
Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc34  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c8  0800be08  0800be08  0001be08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3d0  0800c3d0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800c3d0  0800c3d0  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c3d0  0800c3d0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3d0  0800c3d0  0001c3d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c3d4  0800c3d4  0001c3d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800c3d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000730  200001e0  0800c5b4  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000910  0800c5b4  00020910  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009190  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ff0  00000000  00000000  0002939c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c0  00000000  00000000  0002a390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000628  00000000  00000000  0002aa50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021e46  00000000  00000000  0002b078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007966  00000000  00000000  0004cebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8468  00000000  00000000  00054824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011cc8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003548  00000000  00000000  0011ccdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bdec 	.word	0x0800bdec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800bdec 	.word	0x0800bdec

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff23 	bl	8000b1c <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc99 	bl	8000638 <__aeabi_dmul>
 8000d06:	f7ff ff6f 	bl	8000be8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc1a 	bl	8000544 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc90 	bl	8000638 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff fad2 	bl	80002c8 <__aeabi_dsub>
 8000d24:	f7ff ff60 	bl	8000be8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000
 8000d34:	00000000 	.word	0x00000000

08000d38 <main>:
void calendario(void);

void TIM1_BRK_TIM9_IRQHandler(void);

int main(void)
{
 8000d38:	b5b0      	push	{r4, r5, r7, lr}
 8000d3a:	b0f4      	sub	sp, #464	; 0x1d0
 8000d3c:	af02      	add	r7, sp, #8
unsigned int workspace;
unsigned int zone;
double temperature = 0;
 8000d3e:	f04f 0200 	mov.w	r2, #0
 8000d42:	f04f 0300 	mov.w	r3, #0
 8000d46:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
unsigned int samples = 0;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
const int n_samples = 60;
 8000d50:	233c      	movs	r3, #60	; 0x3c
 8000d52:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
vect[0] = 0;
 8000d56:	4bbe      	ldr	r3, [pc, #760]	; (8001050 <main+0x318>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
vect[1] = 0;
 8000d5c:	4bbc      	ldr	r3, [pc, #752]	; (8001050 <main+0x318>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	605a      	str	r2, [r3, #4]
vect[2] = 0;
 8000d62:	4bbb      	ldr	r3, [pc, #748]	; (8001050 <main+0x318>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]

stm = STM32446enable(); // stm object
 8000d68:	4cba      	ldr	r4, [pc, #744]	; (8001054 <main+0x31c>)
 8000d6a:	463b      	mov	r3, r7
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f002 f85d 	bl	8002e2c <STM32446enable>
 8000d72:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000d76:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8000d82:	461a      	mov	r2, r3
 8000d84:	f005 fb9e 	bl	80064c4 <memcpy>
stm.inic.peripheral();
 8000d88:	4bb2      	ldr	r3, [pc, #712]	; (8001054 <main+0x31c>)
 8000d8a:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8000d8e:	4798      	blx	r3
portinic();
 8000d90:	f000 fa54 	bl	800123c <portinic>
tim9inic();
 8000d94:	f000 fa74 	bl	8001280 <tim9inic>
func = FUNCenable();
 8000d98:	4caf      	ldr	r4, [pc, #700]	; (8001058 <main+0x320>)
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f001 fa7d 	bl	800229c <FUNCenable>
 8000da2:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000da6:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000daa:	4620      	mov	r0, r4
 8000dac:	4619      	mov	r1, r3
 8000dae:	2390      	movs	r3, #144	; 0x90
 8000db0:	461a      	mov	r2, r3
 8000db2:	f005 fb87 	bl	80064c4 <memcpy>
PINA = EXPLODEenable();
 8000db6:	4ca9      	ldr	r4, [pc, #676]	; (800105c <main+0x324>)
 8000db8:	463b      	mov	r3, r7
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f001 f9da 	bl	8002174 <EXPLODEenable>
 8000dc0:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000dc4:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000dc8:	461d      	mov	r5, r3
 8000dca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dcc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINB = EXPLODEenable();
 8000dd6:	4ca2      	ldr	r4, [pc, #648]	; (8001060 <main+0x328>)
 8000dd8:	463b      	mov	r3, r7
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f001 f9ca 	bl	8002174 <EXPLODEenable>
 8000de0:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000de4:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000de8:	461d      	mov	r5, r3
 8000dea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000df2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINC = EXPLODEenable();
 8000df6:	4c9b      	ldr	r4, [pc, #620]	; (8001064 <main+0x32c>)
 8000df8:	463b      	mov	r3, r7
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f001 f9ba 	bl	8002174 <EXPLODEenable>
 8000e00:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000e04:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000e08:	461d      	mov	r5, r3
 8000e0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e0e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e12:	e884 0007 	stmia.w	r4, {r0, r1, r2}

choice = 3;
 8000e16:	4b94      	ldr	r3, [pc, #592]	; (8001068 <main+0x330>)
 8000e18:	2203      	movs	r2, #3
 8000e1a:	701a      	strb	r2, [r3, #0]
count1 = 0;
 8000e1c:	4b93      	ldr	r3, [pc, #588]	; (800106c <main+0x334>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
count2 = 0;
 8000e22:	4b93      	ldr	r3, [pc, #588]	; (8001070 <main+0x338>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	801a      	strh	r2, [r3, #0]
dir = 0;
 8000e28:	4b92      	ldr	r3, [pc, #584]	; (8001074 <main+0x33c>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	701a      	strb	r2, [r3, #0]

// Initialize objects after portinic()
hc = HC595enable(&stm.gpioc.reg->MODER, &stm.gpioc.reg->ODR, 2, 1, 0);
 8000e2e:	4b89      	ldr	r3, [pc, #548]	; (8001054 <main+0x31c>)
 8000e30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e32:	4619      	mov	r1, r3
 8000e34:	4b87      	ldr	r3, [pc, #540]	; (8001054 <main+0x31c>)
 8000e36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e38:	f103 0214 	add.w	r2, r3, #20
 8000e3c:	4c8e      	ldr	r4, [pc, #568]	; (8001078 <main+0x340>)
 8000e3e:	4638      	mov	r0, r7
 8000e40:	2300      	movs	r3, #0
 8000e42:	9301      	str	r3, [sp, #4]
 8000e44:	2301      	movs	r3, #1
 8000e46:	9300      	str	r3, [sp, #0]
 8000e48:	2302      	movs	r3, #2
 8000e4a:	f001 f877 	bl	8001f3c <HC595enable>
 8000e4e:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000e52:	f5a3 72e4 	sub.w	r2, r3, #456	; 0x1c8
 8000e56:	4623      	mov	r3, r4
 8000e58:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
lcd = LCD0enable(stm.gpiob.reg);
 8000e5e:	4b7d      	ldr	r3, [pc, #500]	; (8001054 <main+0x31c>)
 8000e60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000e62:	4c86      	ldr	r4, [pc, #536]	; (800107c <main+0x344>)
 8000e64:	463b      	mov	r3, r7
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f001 fbb5 	bl	80025d8 <LCD0enable>
 8000e6e:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000e72:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000e76:	461d      	mov	r5, r3
 8000e78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e84:	e884 0007 	stmia.w	r4, {r0, r1, r2}

stm.adc1.single.inic();
 8000e88:	4b72      	ldr	r3, [pc, #456]	; (8001054 <main+0x31c>)
 8000e8a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8000e8e:	4798      	blx	r3
stm.adc1.single.temp();
 8000e90:	4b70      	ldr	r3, [pc, #448]	; (8001054 <main+0x31c>)
 8000e92:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000e96:	4798      	blx	r3
stm.adc1.single.start();
 8000e98:	4b6e      	ldr	r3, [pc, #440]	; (8001054 <main+0x31c>)
 8000e9a:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8000e9e:	4798      	blx	r3

stm.rtc.inic(1); // 2 - LSI, 1 - LSE
 8000ea0:	4b6c      	ldr	r3, [pc, #432]	; (8001054 <main+0x31c>)
 8000ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ea6:	2001      	movs	r0, #1
 8000ea8:	4798      	blx	r3
/******************************************************************************/
/***************************** TEST STUFF START *******************************/
/******************************************************************************/

//1 - Enable access to the RTC registers
stm.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8000eaa:	4b6a      	ldr	r3, [pc, #424]	; (8001054 <main+0x31c>)
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	4b68      	ldr	r3, [pc, #416]	; (8001054 <main+0x31c>)
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000eb8:	601a      	str	r2, [r3, #0]
//2 - Enter the "key" to unlock write protection
stm.rtc.reg->WPR |= 0xCA;
 8000eba:	4b66      	ldr	r3, [pc, #408]	; (8001054 <main+0x31c>)
 8000ebc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000ec0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ec2:	4b64      	ldr	r3, [pc, #400]	; (8001054 <main+0x31c>)
 8000ec4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000ec8:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8000ecc:	625a      	str	r2, [r3, #36]	; 0x24
stm.rtc.reg->WPR |= 0x53;
 8000ece:	4b61      	ldr	r3, [pc, #388]	; (8001054 <main+0x31c>)
 8000ed0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000ed4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ed6:	4b5f      	ldr	r3, [pc, #380]	; (8001054 <main+0x31c>)
 8000ed8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000edc:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8000ee0:	625a      	str	r2, [r3, #36]	; 0x24
//3 - Write
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'S', 0);
 8000ee2:	4b5c      	ldr	r3, [pc, #368]	; (8001054 <main+0x31c>)
 8000ee4:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000ee8:	4b5a      	ldr	r3, [pc, #360]	; (8001054 <main+0x31c>)
 8000eea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000eee:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	2253      	movs	r2, #83	; 0x53
 8000ef6:	2108      	movs	r1, #8
 8000ef8:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'E', 1);
 8000efa:	4b56      	ldr	r3, [pc, #344]	; (8001054 <main+0x31c>)
 8000efc:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f00:	4b54      	ldr	r3, [pc, #336]	; (8001054 <main+0x31c>)
 8000f02:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f06:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	2245      	movs	r2, #69	; 0x45
 8000f0e:	2108      	movs	r1, #8
 8000f10:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'T', 2);
 8000f12:	4b50      	ldr	r3, [pc, #320]	; (8001054 <main+0x31c>)
 8000f14:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f18:	4b4e      	ldr	r3, [pc, #312]	; (8001054 <main+0x31c>)
 8000f1a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f1e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f22:	2302      	movs	r3, #2
 8000f24:	2254      	movs	r2, #84	; 0x54
 8000f26:	2108      	movs	r1, #8
 8000f28:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'H', 3);
 8000f2a:	4b4a      	ldr	r3, [pc, #296]	; (8001054 <main+0x31c>)
 8000f2c:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f30:	4b48      	ldr	r3, [pc, #288]	; (8001054 <main+0x31c>)
 8000f32:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f36:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	2248      	movs	r2, #72	; 0x48
 8000f3e:	2108      	movs	r1, #8
 8000f40:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'S', 4);
 8000f42:	4b44      	ldr	r3, [pc, #272]	; (8001054 <main+0x31c>)
 8000f44:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f48:	4b42      	ldr	r3, [pc, #264]	; (8001054 <main+0x31c>)
 8000f4a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f4e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f52:	2304      	movs	r3, #4
 8000f54:	2253      	movs	r2, #83	; 0x53
 8000f56:	2108      	movs	r1, #8
 8000f58:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, '\0', 5);
 8000f5a:	4b3e      	ldr	r3, [pc, #248]	; (8001054 <main+0x31c>)
 8000f5c:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f60:	4b3c      	ldr	r3, [pc, #240]	; (8001054 <main+0x31c>)
 8000f62:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f66:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f6a:	2305      	movs	r3, #5
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2108      	movs	r1, #8
 8000f70:	47a0      	blx	r4
//stm.rtc.RegWrite( &stm.rtc.reg->BKP0R, ( ('\0' << 24) | ('T' << 16) | ('E' << 8) | ('S' << 0)) );
//4 - Disable access to RTC registers
stm.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8000f72:	4b38      	ldr	r3, [pc, #224]	; (8001054 <main+0x31c>)
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4b36      	ldr	r3, [pc, #216]	; (8001054 <main+0x31c>)
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000f80:	601a      	str	r2, [r3, #0]
//lcd.string_size( func.print("%d", vect[0]), 9);

//lcd.gotoxy(1,14);
//lcd.string_size( func.print("%d", vect[1]), 9);

stm.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 8000f82:	4b34      	ldr	r3, [pc, #208]	; (8001054 <main+0x31c>)
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f88:	4b32      	ldr	r3, [pc, #200]	; (8001054 <main+0x31c>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	f042 0210 	orr.w	r2, r2, #16
 8000f90:	645a      	str	r2, [r3, #68]	; 0x44
stm.gpioa.moder(2,9);
 8000f92:	4b30      	ldr	r3, [pc, #192]	; (8001054 <main+0x31c>)
 8000f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f96:	2109      	movs	r1, #9
 8000f98:	2002      	movs	r0, #2
 8000f9a:	4798      	blx	r3
stm.gpioa.moder(2,10);
 8000f9c:	4b2d      	ldr	r3, [pc, #180]	; (8001054 <main+0x31c>)
 8000f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fa0:	210a      	movs	r1, #10
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	4798      	blx	r3
stm.gpioa.afr(7,9);
 8000fa6:	4b2b      	ldr	r3, [pc, #172]	; (8001054 <main+0x31c>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000faa:	2109      	movs	r1, #9
 8000fac:	2007      	movs	r0, #7
 8000fae:	4798      	blx	r3
stm.gpioa.afr(7,10);
 8000fb0:	4b28      	ldr	r3, [pc, #160]	; (8001054 <main+0x31c>)
 8000fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb4:	210a      	movs	r1, #10
 8000fb6:	2007      	movs	r0, #7
 8000fb8:	4798      	blx	r3
stm.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 8000fba:	4b26      	ldr	r3, [pc, #152]	; (8001054 <main+0x31c>)
 8000fbc:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000fc0:	68da      	ldr	r2, [r3, #12]
 8000fc2:	4b24      	ldr	r3, [pc, #144]	; (8001054 <main+0x31c>)
 8000fc4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000fc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000fcc:	60da      	str	r2, [r3, #12]
stm.usart1.parameters( 8, 16, 1, 9600 ); // Default
 8000fce:	4b21      	ldr	r3, [pc, #132]	; (8001054 <main+0x31c>)
 8000fd0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000fd4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000fd8:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 8001048 <main+0x310>
 8000fdc:	2110      	movs	r1, #16
 8000fde:	2008      	movs	r0, #8
 8000fe0:	4798      	blx	r3
stm.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 8000fe2:	4b1c      	ldr	r3, [pc, #112]	; (8001054 <main+0x31c>)
 8000fe4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000fe8:	695a      	ldr	r2, [r3, #20]
 8000fea:	4b1a      	ldr	r3, [pc, #104]	; (8001054 <main+0x31c>)
 8000fec:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000ff0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000ff4:	615a      	str	r2, [r3, #20]
stm.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 8000ff6:	4b17      	ldr	r3, [pc, #92]	; (8001054 <main+0x31c>)
 8000ff8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000ffc:	68da      	ldr	r2, [r3, #12]
 8000ffe:	4b15      	ldr	r3, [pc, #84]	; (8001054 <main+0x31c>)
 8001000:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001004:	f042 0208 	orr.w	r2, r2, #8
 8001008:	60da      	str	r2, [r3, #12]
stm.usart1.reg->DR = 'A';
 800100a:	4b12      	ldr	r3, [pc, #72]	; (8001054 <main+0x31c>)
 800100c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001010:	2241      	movs	r2, #65	; 0x41
 8001012:	605a      	str	r2, [r3, #4]
/******************************************************************************/
/*****************************  TEST STUFF END  *******************************/
/******************************************************************************/
				/************************************/
/******************************************************************************/
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8001014:	2300      	movs	r3, #0
 8001016:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 800101a:	2300      	movs	r3, #0
 800101c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
{// COMMON
zone = workspace & 7;
 8001020:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001024:	f003 0307 	and.w	r3, r3, #7
 8001028:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac

if(zone == 0)
 800102c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001030:	2b00      	cmp	r3, #0
 8001032:	d13b      	bne.n	80010ac <main+0x374>
{// PREAMBLE
	PINA.update(&PINA, stm.gpioa.reg->IDR);
 8001034:	4b09      	ldr	r3, [pc, #36]	; (800105c <main+0x324>)
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	4a06      	ldr	r2, [pc, #24]	; (8001054 <main+0x31c>)
 800103a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800103c:	6912      	ldr	r2, [r2, #16]
 800103e:	4611      	mov	r1, r2
 8001040:	e01e      	b.n	8001080 <main+0x348>
 8001042:	bf00      	nop
 8001044:	f3af 8000 	nop.w
 8001048:	00000000 	.word	0x00000000
 800104c:	3ff00000 	.word	0x3ff00000
 8001050:	200004e8 	.word	0x200004e8
 8001054:	200001fc 	.word	0x200001fc
 8001058:	200003a0 	.word	0x200003a0
 800105c:	20000430 	.word	0x20000430
 8001060:	2000044c 	.word	0x2000044c
 8001064:	20000468 	.word	0x20000468
 8001068:	200004bc 	.word	0x200004bc
 800106c:	200004c8 	.word	0x200004c8
 8001070:	200004ca 	.word	0x200004ca
 8001074:	200004cc 	.word	0x200004cc
 8001078:	20000484 	.word	0x20000484
 800107c:	20000490 	.word	0x20000490
 8001080:	4865      	ldr	r0, [pc, #404]	; (8001218 <main+0x4e0>)
 8001082:	4798      	blx	r3
	PINB.update(&PINB, stm.gpiob.reg->IDR);
 8001084:	4b65      	ldr	r3, [pc, #404]	; (800121c <main+0x4e4>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	4a65      	ldr	r2, [pc, #404]	; (8001220 <main+0x4e8>)
 800108a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800108c:	6912      	ldr	r2, [r2, #16]
 800108e:	4611      	mov	r1, r2
 8001090:	4862      	ldr	r0, [pc, #392]	; (800121c <main+0x4e4>)
 8001092:	4798      	blx	r3
	PINC.update(&PINC, stm.gpioc.reg->IDR);
 8001094:	4b63      	ldr	r3, [pc, #396]	; (8001224 <main+0x4ec>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	4a61      	ldr	r2, [pc, #388]	; (8001220 <main+0x4e8>)
 800109a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800109c:	6912      	ldr	r2, [r2, #16]
 800109e:	4611      	mov	r1, r2
 80010a0:	4860      	ldr	r0, [pc, #384]	; (8001224 <main+0x4ec>)
 80010a2:	4798      	blx	r3
	lcd.reboot();
 80010a4:	4b60      	ldr	r3, [pc, #384]	; (8001228 <main+0x4f0>)
 80010a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010a8:	4798      	blx	r3
	// Detect for all workspaces only once
	continue;
 80010aa:	e0a4      	b.n	80011f6 <main+0x4be>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 1)
 80010ac:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d177      	bne.n	80011a4 <main+0x46c>
{// workspace 1
	lcd.gotoxy(1,0);
 80010b4:	4b5c      	ldr	r3, [pc, #368]	; (8001228 <main+0x4f0>)
 80010b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b8:	2100      	movs	r1, #0
 80010ba:	2001      	movs	r0, #1
 80010bc:	4798      	blx	r3
	lcd.string( func.print("%s", &stm.rtc.reg->BKP0R ));
 80010be:	4b5a      	ldr	r3, [pc, #360]	; (8001228 <main+0x4f0>)
 80010c0:	695c      	ldr	r4, [r3, #20]
 80010c2:	4b5a      	ldr	r3, [pc, #360]	; (800122c <main+0x4f4>)
 80010c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80010c8:	4a55      	ldr	r2, [pc, #340]	; (8001220 <main+0x4e8>)
 80010ca:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
 80010ce:	3250      	adds	r2, #80	; 0x50
 80010d0:	4611      	mov	r1, r2
 80010d2:	4857      	ldr	r0, [pc, #348]	; (8001230 <main+0x4f8>)
 80010d4:	4798      	blx	r3
 80010d6:	4603      	mov	r3, r0
 80010d8:	4618      	mov	r0, r3
 80010da:	47a0      	blx	r4

	lcd.gotoxy(1,7);
 80010dc:	4b52      	ldr	r3, [pc, #328]	; (8001228 <main+0x4f0>)
 80010de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e0:	2107      	movs	r1, #7
 80010e2:	2001      	movs	r0, #1
 80010e4:	4798      	blx	r3
	if(samples < n_samples){
 80010e6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80010ea:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d217      	bcs.n	8001122 <main+0x3ea>
		temperature += stm.adc1.single.read();
 80010f2:	4b4b      	ldr	r3, [pc, #300]	; (8001220 <main+0x4e8>)
 80010f4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010f8:	4798      	blx	r3
 80010fa:	ec53 2b10 	vmov	r2, r3, d0
 80010fe:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001102:	f7ff f8e3 	bl	80002cc <__adddf3>
 8001106:	4602      	mov	r2, r0
 8001108:	460b      	mov	r3, r1
 800110a:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
		stm.adc1.single.restart();
 800110e:	4b44      	ldr	r3, [pc, #272]	; (8001220 <main+0x4e8>)
 8001110:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8001114:	4798      	blx	r3
		samples++;
 8001116:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800111a:	3301      	adds	r3, #1
 800111c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
		temperature /= n_samples;
		temperature = (temperature/3.1 - 943/3.1) + 25;
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
		samples=0;
	  }
	continue;
 8001120:	e069      	b.n	80011f6 <main+0x4be>
		temperature /= n_samples;
 8001122:	f8d7 01b0 	ldr.w	r0, [r7, #432]	; 0x1b0
 8001126:	f7ff fa1d 	bl	8000564 <__aeabi_i2d>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001132:	f7ff fbab 	bl	800088c <__aeabi_ddiv>
 8001136:	4602      	mov	r2, r0
 8001138:	460b      	mov	r3, r1
 800113a:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
		temperature = (temperature/3.1 - 943/3.1) + 25;
 800113e:	a332      	add	r3, pc, #200	; (adr r3, 8001208 <main+0x4d0>)
 8001140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001144:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001148:	f7ff fba0 	bl	800088c <__aeabi_ddiv>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4610      	mov	r0, r2
 8001152:	4619      	mov	r1, r3
 8001154:	a32e      	add	r3, pc, #184	; (adr r3, 8001210 <main+0x4d8>)
 8001156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115a:	f7ff f8b5 	bl	80002c8 <__aeabi_dsub>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	4b32      	ldr	r3, [pc, #200]	; (8001234 <main+0x4fc>)
 800116c:	f7ff f8ae 	bl	80002cc <__adddf3>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
 8001178:	4b2b      	ldr	r3, [pc, #172]	; (8001228 <main+0x4f0>)
 800117a:	699c      	ldr	r4, [r3, #24]
 800117c:	4b2b      	ldr	r3, [pc, #172]	; (800122c <main+0x4f4>)
 800117e:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001182:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001186:	f7ff fd2f 	bl	8000be8 <__aeabi_d2uiz>
 800118a:	4603      	mov	r3, r0
 800118c:	22df      	movs	r2, #223	; 0xdf
 800118e:	4619      	mov	r1, r3
 8001190:	4829      	ldr	r0, [pc, #164]	; (8001238 <main+0x500>)
 8001192:	47a8      	blx	r5
 8001194:	4603      	mov	r3, r0
 8001196:	2106      	movs	r1, #6
 8001198:	4618      	mov	r0, r3
 800119a:	47a0      	blx	r4
		samples=0;
 800119c:	2300      	movs	r3, #0
 800119e:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	continue;
 80011a2:	e028      	b.n	80011f6 <main+0x4be>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 2)
 80011a4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d114      	bne.n	80011d6 <main+0x49e>
{// workspace 2

	lcd.gotoxy(1,0);
 80011ac:	4b1e      	ldr	r3, [pc, #120]	; (8001228 <main+0x4f0>)
 80011ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b0:	2100      	movs	r1, #0
 80011b2:	2001      	movs	r0, #1
 80011b4:	4798      	blx	r3
	lcd.string( func.print("%s", &stm.rtc.reg->BKP0R ));
 80011b6:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <main+0x4f0>)
 80011b8:	695c      	ldr	r4, [r3, #20]
 80011ba:	4b1c      	ldr	r3, [pc, #112]	; (800122c <main+0x4f4>)
 80011bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80011c0:	4a17      	ldr	r2, [pc, #92]	; (8001220 <main+0x4e8>)
 80011c2:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
 80011c6:	3250      	adds	r2, #80	; 0x50
 80011c8:	4611      	mov	r1, r2
 80011ca:	4819      	ldr	r0, [pc, #100]	; (8001230 <main+0x4f8>)
 80011cc:	4798      	blx	r3
 80011ce:	4603      	mov	r3, r0
 80011d0:	4618      	mov	r0, r3
 80011d2:	47a0      	blx	r4


	continue;
 80011d4:	e00f      	b.n	80011f6 <main+0x4be>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 3)
 80011d6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80011da:	2b03      	cmp	r3, #3
 80011dc:	d102      	bne.n	80011e4 <main+0x4ac>
{// workspace 3

	calendario();
 80011de:	f000 f88f 	bl	8001300 <calendario>

	continue;
 80011e2:	e008      	b.n	80011f6 <main+0x4be>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 4)
 80011e4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80011e8:	2b04      	cmp	r3, #4
 80011ea:	d104      	bne.n	80011f6 <main+0x4be>
{// workspace 4
	//stm.usart1.parameters(8,16,1,9600);
	//stm.usart1.test();


	if( stm.usart1.reg->SR & (1 << 6) ){ // TC: Transmission complete
 80011ec:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <main+0x4e8>)
 80011ee:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80011f2:	681b      	ldr	r3, [r3, #0]
		//stm.usart1.reg->DR = 'B';
		//lcd.gotoxy(0,17);
		//lcd.string_size( func.print("%d",zone), 3);
	}

	continue;
 80011f4:	bf00      	nop
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 80011f6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80011fa:	3301      	adds	r3, #1
 80011fc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
zone = workspace & 7;
 8001200:	e70e      	b.n	8001020 <main+0x2e8>
 8001202:	bf00      	nop
 8001204:	f3af 8000 	nop.w
 8001208:	cccccccd 	.word	0xcccccccd
 800120c:	4008cccc 	.word	0x4008cccc
 8001210:	c6318c63 	.word	0xc6318c63
 8001214:	40730318 	.word	0x40730318
 8001218:	20000430 	.word	0x20000430
 800121c:	2000044c 	.word	0x2000044c
 8001220:	200001fc 	.word	0x200001fc
 8001224:	20000468 	.word	0x20000468
 8001228:	20000490 	.word	0x20000490
 800122c:	200003a0 	.word	0x200003a0
 8001230:	0800be08 	.word	0x0800be08
 8001234:	40390000 	.word	0x40390000
 8001238:	0800be0c 	.word	0x0800be0c

0800123c <portinic>:
/******************************************************************************/
/******************************************************************************/
		/*************************************************************/
/******************************************************************************/
void portinic(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
	//Enable clock for IO peripherals
	stm.rcc.reg->AHB1ENR |= 7; //PA PB PC clock enabled
 8001240:	4b0e      	ldr	r3, [pc, #56]	; (800127c <portinic+0x40>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001246:	4b0d      	ldr	r3, [pc, #52]	; (800127c <portinic+0x40>)
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	f042 0207 	orr.w	r2, r2, #7
 800124e:	631a      	str	r2, [r3, #48]	; 0x30
  	// GPIO of 16 pins each.
	/**************************/
  	// PA5 or PB13 is green user led
	stm.gpioa.moder(1,5);
 8001250:	4b0a      	ldr	r3, [pc, #40]	; (800127c <portinic+0x40>)
 8001252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001254:	2105      	movs	r1, #5
 8001256:	2001      	movs	r0, #1
 8001258:	4798      	blx	r3
	stm.gpioa.pupdr(0,5);
 800125a:	4b08      	ldr	r3, [pc, #32]	; (800127c <portinic+0x40>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125e:	2105      	movs	r1, #5
 8001260:	2000      	movs	r0, #0
 8001262:	4798      	blx	r3
	//stm.gpiob.moder(1,13);

	// PC13 is user button
	stm.gpioc.moder(0,13);
 8001264:	4b05      	ldr	r3, [pc, #20]	; (800127c <portinic+0x40>)
 8001266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001268:	210d      	movs	r1, #13
 800126a:	2000      	movs	r0, #0
 800126c:	4798      	blx	r3
	stm.gpioc.pupdr(1,13);
 800126e:	4b03      	ldr	r3, [pc, #12]	; (800127c <portinic+0x40>)
 8001270:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001272:	210d      	movs	r1, #13
 8001274:	2001      	movs	r0, #1
 8001276:	4798      	blx	r3

}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	200001fc 	.word	0x200001fc

08001280 <tim9inic>:
/******************************************************************************/
void tim9inic(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
	stm.rcc.reg->APB2ENR |= (1 << 16); //timer 9 clock enabled
 8001284:	4b1d      	ldr	r3, [pc, #116]	; (80012fc <tim9inic+0x7c>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800128a:	4b1c      	ldr	r3, [pc, #112]	; (80012fc <tim9inic+0x7c>)
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001292:	645a      	str	r2, [r3, #68]	; 0x44
	//stm.rcc.reg->APB2ENR |= (1 << 14); //syscfg clock enable
	stm.nvic.reg->ISER[0] |= (1 << 24); // enable interrupt tim 1 brk and tim 9 global (IRGn 24)
 8001294:	4b19      	ldr	r3, [pc, #100]	; (80012fc <tim9inic+0x7c>)
 8001296:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	4b17      	ldr	r3, [pc, #92]	; (80012fc <tim9inic+0x7c>)
 800129e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80012a2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80012a6:	601a      	str	r2, [r3, #0]
	//stm.nvic.reg->ICER[0] |= (1 << 24);
	stm.tim9.reg->ARR = 45535;
 80012a8:	4b14      	ldr	r3, [pc, #80]	; (80012fc <tim9inic+0x7c>)
 80012aa:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012ae:	f24b 12df 	movw	r2, #45535	; 0xb1df
 80012b2:	62da      	str	r2, [r3, #44]	; 0x2c
	stm.tim9.reg->CCR1 = 7530;
 80012b4:	4b11      	ldr	r3, [pc, #68]	; (80012fc <tim9inic+0x7c>)
 80012b6:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012ba:	f641 526a 	movw	r2, #7530	; 0x1d6a
 80012be:	635a      	str	r2, [r3, #52]	; 0x34
	stm.tim9.reg->PSC = 20;
 80012c0:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <tim9inic+0x7c>)
 80012c2:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012c6:	2214      	movs	r2, #20
 80012c8:	629a      	str	r2, [r3, #40]	; 0x28
	stm.tim9.reg->DIER |= 3; //3 | (1 << 6);
 80012ca:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <tim9inic+0x7c>)
 80012cc:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012d0:	68da      	ldr	r2, [r3, #12]
 80012d2:	4b0a      	ldr	r3, [pc, #40]	; (80012fc <tim9inic+0x7c>)
 80012d4:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012d8:	f042 0203 	orr.w	r2, r2, #3
 80012dc:	60da      	str	r2, [r3, #12]
	//stm.tim9.reg->CCMR1 |= (3 << 2);
	//stm.tim9.reg->CCMR1 |= (3 << 4);
	//stm.tim9.reg->CCER |= 1;
	stm.tim9.reg->CR1 |= 1 | (1 << 7);
 80012de:	4b07      	ldr	r3, [pc, #28]	; (80012fc <tim9inic+0x7c>)
 80012e0:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	4b05      	ldr	r3, [pc, #20]	; (80012fc <tim9inic+0x7c>)
 80012e8:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012ec:	f042 0281 	orr.w	r2, r2, #129	; 0x81
 80012f0:	601a      	str	r2, [r3, #0]
}
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	200001fc 	.word	0x200001fc

08001300 <calendario>:
/******************************************************************************/
void calendario(void)
{
 8001300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001302:	b085      	sub	sp, #20
 8001304:	af04      	add	r7, sp, #16
	/******MENU*****/
	switch(choice){
 8001306:	4b70      	ldr	r3, [pc, #448]	; (80014c8 <calendario+0x1c8>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	3b01      	subs	r3, #1
 800130c:	2b08      	cmp	r3, #8
 800130e:	f200 846b 	bhi.w	8001be8 <calendario+0x8e8>
 8001312:	a201      	add	r2, pc, #4	; (adr r2, 8001318 <calendario+0x18>)
 8001314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001318:	0800133d 	.word	0x0800133d
 800131c:	08001403 	.word	0x08001403
 8001320:	080014f9 	.word	0x080014f9
 8001324:	0800160b 	.word	0x0800160b
 8001328:	08001725 	.word	0x08001725
 800132c:	08001803 	.word	0x08001803
 8001330:	08001919 	.word	0x08001919
 8001334:	080019f7 	.word	0x080019f7
 8001338:	08001b0d 	.word	0x08001b0d
		case 1: // show time
			lcd.gotoxy(0,0);
 800133c:	4b63      	ldr	r3, [pc, #396]	; (80014cc <calendario+0x1cc>)
 800133e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001340:	2100      	movs	r1, #0
 8001342:	2000      	movs	r0, #0
 8001344:	4798      	blx	r3
			lcd.string_size("Relogio",16);
 8001346:	4b61      	ldr	r3, [pc, #388]	; (80014cc <calendario+0x1cc>)
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	2110      	movs	r1, #16
 800134c:	4860      	ldr	r0, [pc, #384]	; (80014d0 <calendario+0x1d0>)
 800134e:	4798      	blx	r3
			stm.rtc.tr2vec(vec);
 8001350:	4b60      	ldr	r3, [pc, #384]	; (80014d4 <calendario+0x1d4>)
 8001352:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8001356:	4860      	ldr	r0, [pc, #384]	; (80014d8 <calendario+0x1d8>)
 8001358:	4798      	blx	r3
			lcd.gotoxy(3,0);
 800135a:	4b5c      	ldr	r3, [pc, #368]	; (80014cc <calendario+0x1cc>)
 800135c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135e:	2100      	movs	r1, #0
 8001360:	2003      	movs	r0, #3
 8001362:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 8001364:	4b59      	ldr	r3, [pc, #356]	; (80014cc <calendario+0x1cc>)
 8001366:	699c      	ldr	r4, [r3, #24]
 8001368:	4b5c      	ldr	r3, [pc, #368]	; (80014dc <calendario+0x1dc>)
 800136a:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800136e:	4b5a      	ldr	r3, [pc, #360]	; (80014d8 <calendario+0x1d8>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	4b58      	ldr	r3, [pc, #352]	; (80014d8 <calendario+0x1d8>)
 8001376:	785b      	ldrb	r3, [r3, #1]
 8001378:	461e      	mov	r6, r3
 800137a:	4b57      	ldr	r3, [pc, #348]	; (80014d8 <calendario+0x1d8>)
 800137c:	789b      	ldrb	r3, [r3, #2]
 800137e:	469c      	mov	ip, r3
 8001380:	4b55      	ldr	r3, [pc, #340]	; (80014d8 <calendario+0x1d8>)
 8001382:	78db      	ldrb	r3, [r3, #3]
 8001384:	461a      	mov	r2, r3
 8001386:	4b54      	ldr	r3, [pc, #336]	; (80014d8 <calendario+0x1d8>)
 8001388:	791b      	ldrb	r3, [r3, #4]
 800138a:	4619      	mov	r1, r3
 800138c:	4b52      	ldr	r3, [pc, #328]	; (80014d8 <calendario+0x1d8>)
 800138e:	795b      	ldrb	r3, [r3, #5]
 8001390:	9302      	str	r3, [sp, #8]
 8001392:	9101      	str	r1, [sp, #4]
 8001394:	9200      	str	r2, [sp, #0]
 8001396:	4663      	mov	r3, ip
 8001398:	4632      	mov	r2, r6
 800139a:	4601      	mov	r1, r0
 800139c:	4850      	ldr	r0, [pc, #320]	; (80014e0 <calendario+0x1e0>)
 800139e:	47a8      	blx	r5
 80013a0:	4603      	mov	r3, r0
 80013a2:	2111      	movs	r1, #17
 80013a4:	4618      	mov	r0, r3
 80013a6:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80013a8:	4b4a      	ldr	r3, [pc, #296]	; (80014d4 <calendario+0x1d4>)
 80013aa:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 80013ae:	4b4d      	ldr	r3, [pc, #308]	; (80014e4 <calendario+0x1e4>)
 80013b0:	6958      	ldr	r0, [r3, #20]
 80013b2:	4b4c      	ldr	r3, [pc, #304]	; (80014e4 <calendario+0x1e4>)
 80013b4:	6919      	ldr	r1, [r3, #16]
 80013b6:	4b4c      	ldr	r3, [pc, #304]	; (80014e8 <calendario+0x1e8>)
 80013b8:	881b      	ldrh	r3, [r3, #0]
 80013ba:	220d      	movs	r2, #13
 80013bc:	47a0      	blx	r4
 80013be:	4603      	mov	r3, r0
 80013c0:	4a4a      	ldr	r2, [pc, #296]	; (80014ec <calendario+0x1ec>)
 80013c2:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 )
 80013c4:	4b49      	ldr	r3, [pc, #292]	; (80014ec <calendario+0x1ec>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2b05      	cmp	r3, #5
 80013ca:	d906      	bls.n	80013da <calendario+0xda>
 80013cc:	4b47      	ldr	r3, [pc, #284]	; (80014ec <calendario+0x1ec>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b0a      	cmp	r3, #10
 80013d2:	d802      	bhi.n	80013da <calendario+0xda>
				choice = 2;
 80013d4:	4b3c      	ldr	r3, [pc, #240]	; (80014c8 <calendario+0x1c8>)
 80013d6:	2202      	movs	r2, #2
 80013d8:	701a      	strb	r2, [r3, #0]
			if( value > 10 && value < 30 )
 80013da:	4b44      	ldr	r3, [pc, #272]	; (80014ec <calendario+0x1ec>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2b0a      	cmp	r3, #10
 80013e0:	d906      	bls.n	80013f0 <calendario+0xf0>
 80013e2:	4b42      	ldr	r3, [pc, #264]	; (80014ec <calendario+0x1ec>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2b1d      	cmp	r3, #29
 80013e8:	d802      	bhi.n	80013f0 <calendario+0xf0>
				choice = 4;
 80013ea:	4b37      	ldr	r3, [pc, #220]	; (80014c8 <calendario+0x1c8>)
 80013ec:	2204      	movs	r2, #4
 80013ee:	701a      	strb	r2, [r3, #0]
			if( value > 40 )
 80013f0:	4b3e      	ldr	r3, [pc, #248]	; (80014ec <calendario+0x1ec>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2b28      	cmp	r3, #40	; 0x28
 80013f6:	f240 83f9 	bls.w	8001bec <calendario+0x8ec>
				choice = 3;
 80013fa:	4b33      	ldr	r3, [pc, #204]	; (80014c8 <calendario+0x1c8>)
 80013fc:	2203      	movs	r2, #3
 80013fe:	701a      	strb	r2, [r3, #0]
			break;
 8001400:	e3f4      	b.n	8001bec <calendario+0x8ec>

		case 2: // show date
			lcd.gotoxy(0,0);
 8001402:	4b32      	ldr	r3, [pc, #200]	; (80014cc <calendario+0x1cc>)
 8001404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001406:	2100      	movs	r1, #0
 8001408:	2000      	movs	r0, #0
 800140a:	4798      	blx	r3
			lcd.string_size("Data",16);
 800140c:	4b2f      	ldr	r3, [pc, #188]	; (80014cc <calendario+0x1cc>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	2110      	movs	r1, #16
 8001412:	4837      	ldr	r0, [pc, #220]	; (80014f0 <calendario+0x1f0>)
 8001414:	4798      	blx	r3
			stm.rtc.dr2vec(vec);
 8001416:	4b2f      	ldr	r3, [pc, #188]	; (80014d4 <calendario+0x1d4>)
 8001418:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800141c:	482e      	ldr	r0, [pc, #184]	; (80014d8 <calendario+0x1d8>)
 800141e:	4798      	blx	r3
			lcd.gotoxy(3,0);
 8001420:	4b2a      	ldr	r3, [pc, #168]	; (80014cc <calendario+0x1cc>)
 8001422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001424:	2100      	movs	r1, #0
 8001426:	2003      	movs	r0, #3
 8001428:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 800142a:	4b28      	ldr	r3, [pc, #160]	; (80014cc <calendario+0x1cc>)
 800142c:	699c      	ldr	r4, [r3, #24]
 800142e:	4b2b      	ldr	r3, [pc, #172]	; (80014dc <calendario+0x1dc>)
 8001430:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001434:	4b28      	ldr	r3, [pc, #160]	; (80014d8 <calendario+0x1d8>)
 8001436:	795b      	ldrb	r3, [r3, #5]
 8001438:	4618      	mov	r0, r3
 800143a:	4b27      	ldr	r3, [pc, #156]	; (80014d8 <calendario+0x1d8>)
 800143c:	799b      	ldrb	r3, [r3, #6]
 800143e:	461e      	mov	r6, r3
 8001440:	4b25      	ldr	r3, [pc, #148]	; (80014d8 <calendario+0x1d8>)
 8001442:	78db      	ldrb	r3, [r3, #3]
 8001444:	469c      	mov	ip, r3
 8001446:	4b24      	ldr	r3, [pc, #144]	; (80014d8 <calendario+0x1d8>)
 8001448:	791b      	ldrb	r3, [r3, #4]
 800144a:	461a      	mov	r2, r3
 800144c:	4b22      	ldr	r3, [pc, #136]	; (80014d8 <calendario+0x1d8>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	4619      	mov	r1, r3
 8001452:	4b21      	ldr	r3, [pc, #132]	; (80014d8 <calendario+0x1d8>)
 8001454:	785b      	ldrb	r3, [r3, #1]
 8001456:	9302      	str	r3, [sp, #8]
 8001458:	9101      	str	r1, [sp, #4]
 800145a:	9200      	str	r2, [sp, #0]
 800145c:	4663      	mov	r3, ip
 800145e:	4632      	mov	r2, r6
 8001460:	4601      	mov	r1, r0
 8001462:	4824      	ldr	r0, [pc, #144]	; (80014f4 <calendario+0x1f4>)
 8001464:	47a8      	blx	r5
 8001466:	4603      	mov	r3, r0
 8001468:	2111      	movs	r1, #17
 800146a:	4618      	mov	r0, r3
 800146c:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800146e:	4b19      	ldr	r3, [pc, #100]	; (80014d4 <calendario+0x1d4>)
 8001470:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001474:	4b1b      	ldr	r3, [pc, #108]	; (80014e4 <calendario+0x1e4>)
 8001476:	6958      	ldr	r0, [r3, #20]
 8001478:	4b1a      	ldr	r3, [pc, #104]	; (80014e4 <calendario+0x1e4>)
 800147a:	6919      	ldr	r1, [r3, #16]
 800147c:	4b1a      	ldr	r3, [pc, #104]	; (80014e8 <calendario+0x1e8>)
 800147e:	881b      	ldrh	r3, [r3, #0]
 8001480:	220d      	movs	r2, #13
 8001482:	47a0      	blx	r4
 8001484:	4603      	mov	r3, r0
 8001486:	4a19      	ldr	r2, [pc, #100]	; (80014ec <calendario+0x1ec>)
 8001488:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 )
 800148a:	4b18      	ldr	r3, [pc, #96]	; (80014ec <calendario+0x1ec>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2b05      	cmp	r3, #5
 8001490:	d906      	bls.n	80014a0 <calendario+0x1a0>
 8001492:	4b16      	ldr	r3, [pc, #88]	; (80014ec <calendario+0x1ec>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2b0a      	cmp	r3, #10
 8001498:	d802      	bhi.n	80014a0 <calendario+0x1a0>
				choice = 1;
 800149a:	4b0b      	ldr	r3, [pc, #44]	; (80014c8 <calendario+0x1c8>)
 800149c:	2201      	movs	r2, #1
 800149e:	701a      	strb	r2, [r3, #0]
			if( value > 10 && value < 30 )
 80014a0:	4b12      	ldr	r3, [pc, #72]	; (80014ec <calendario+0x1ec>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2b0a      	cmp	r3, #10
 80014a6:	d906      	bls.n	80014b6 <calendario+0x1b6>
 80014a8:	4b10      	ldr	r3, [pc, #64]	; (80014ec <calendario+0x1ec>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b1d      	cmp	r3, #29
 80014ae:	d802      	bhi.n	80014b6 <calendario+0x1b6>
				choice = 7;
 80014b0:	4b05      	ldr	r3, [pc, #20]	; (80014c8 <calendario+0x1c8>)
 80014b2:	2207      	movs	r2, #7
 80014b4:	701a      	strb	r2, [r3, #0]
			if( value > 40 )
 80014b6:	4b0d      	ldr	r3, [pc, #52]	; (80014ec <calendario+0x1ec>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2b28      	cmp	r3, #40	; 0x28
 80014bc:	f240 8398 	bls.w	8001bf0 <calendario+0x8f0>
				choice = 3;
 80014c0:	4b01      	ldr	r3, [pc, #4]	; (80014c8 <calendario+0x1c8>)
 80014c2:	2203      	movs	r2, #3
 80014c4:	701a      	strb	r2, [r3, #0]
			break;
 80014c6:	e393      	b.n	8001bf0 <calendario+0x8f0>
 80014c8:	200004bc 	.word	0x200004bc
 80014cc:	20000490 	.word	0x20000490
 80014d0:	0800be14 	.word	0x0800be14
 80014d4:	200001fc 	.word	0x200001fc
 80014d8:	200004d0 	.word	0x200004d0
 80014dc:	200003a0 	.word	0x200003a0
 80014e0:	0800be1c 	.word	0x0800be1c
 80014e4:	20000468 	.word	0x20000468
 80014e8:	200004ca 	.word	0x200004ca
 80014ec:	200004c4 	.word	0x200004c4
 80014f0:	0800be34 	.word	0x0800be34
 80014f4:	0800be3c 	.word	0x0800be3c

		case 3: // message
			lcd.gotoxy(0,0);
 80014f8:	4b7b      	ldr	r3, [pc, #492]	; (80016e8 <calendario+0x3e8>)
 80014fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fc:	2100      	movs	r1, #0
 80014fe:	2000      	movs	r0, #0
 8001500:	4798      	blx	r3
			lcd.string_size("Calendario",10);
 8001502:	4b79      	ldr	r3, [pc, #484]	; (80016e8 <calendario+0x3e8>)
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	210a      	movs	r1, #10
 8001508:	4878      	ldr	r0, [pc, #480]	; (80016ec <calendario+0x3ec>)
 800150a:	4798      	blx	r3

			stm.rtc.dr2vec(vec);
 800150c:	4b78      	ldr	r3, [pc, #480]	; (80016f0 <calendario+0x3f0>)
 800150e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001512:	4878      	ldr	r0, [pc, #480]	; (80016f4 <calendario+0x3f4>)
 8001514:	4798      	blx	r3
			lcd.gotoxy(2,0);
 8001516:	4b74      	ldr	r3, [pc, #464]	; (80016e8 <calendario+0x3e8>)
 8001518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151a:	2100      	movs	r1, #0
 800151c:	2002      	movs	r0, #2
 800151e:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 8001520:	4b71      	ldr	r3, [pc, #452]	; (80016e8 <calendario+0x3e8>)
 8001522:	699c      	ldr	r4, [r3, #24]
 8001524:	4b74      	ldr	r3, [pc, #464]	; (80016f8 <calendario+0x3f8>)
 8001526:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800152a:	4b72      	ldr	r3, [pc, #456]	; (80016f4 <calendario+0x3f4>)
 800152c:	795b      	ldrb	r3, [r3, #5]
 800152e:	4618      	mov	r0, r3
 8001530:	4b70      	ldr	r3, [pc, #448]	; (80016f4 <calendario+0x3f4>)
 8001532:	799b      	ldrb	r3, [r3, #6]
 8001534:	461e      	mov	r6, r3
 8001536:	4b6f      	ldr	r3, [pc, #444]	; (80016f4 <calendario+0x3f4>)
 8001538:	78db      	ldrb	r3, [r3, #3]
 800153a:	469c      	mov	ip, r3
 800153c:	4b6d      	ldr	r3, [pc, #436]	; (80016f4 <calendario+0x3f4>)
 800153e:	791b      	ldrb	r3, [r3, #4]
 8001540:	461a      	mov	r2, r3
 8001542:	4b6c      	ldr	r3, [pc, #432]	; (80016f4 <calendario+0x3f4>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	4619      	mov	r1, r3
 8001548:	4b6a      	ldr	r3, [pc, #424]	; (80016f4 <calendario+0x3f4>)
 800154a:	785b      	ldrb	r3, [r3, #1]
 800154c:	9302      	str	r3, [sp, #8]
 800154e:	9101      	str	r1, [sp, #4]
 8001550:	9200      	str	r2, [sp, #0]
 8001552:	4663      	mov	r3, ip
 8001554:	4632      	mov	r2, r6
 8001556:	4601      	mov	r1, r0
 8001558:	4868      	ldr	r0, [pc, #416]	; (80016fc <calendario+0x3fc>)
 800155a:	47a8      	blx	r5
 800155c:	4603      	mov	r3, r0
 800155e:	2111      	movs	r1, #17
 8001560:	4618      	mov	r0, r3
 8001562:	47a0      	blx	r4

			stm.rtc.tr2vec(vec);
 8001564:	4b62      	ldr	r3, [pc, #392]	; (80016f0 <calendario+0x3f0>)
 8001566:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800156a:	4862      	ldr	r0, [pc, #392]	; (80016f4 <calendario+0x3f4>)
 800156c:	4798      	blx	r3
			lcd.gotoxy(3,0);
 800156e:	4b5e      	ldr	r3, [pc, #376]	; (80016e8 <calendario+0x3e8>)
 8001570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001572:	2100      	movs	r1, #0
 8001574:	2003      	movs	r0, #3
 8001576:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 8001578:	4b5b      	ldr	r3, [pc, #364]	; (80016e8 <calendario+0x3e8>)
 800157a:	699c      	ldr	r4, [r3, #24]
 800157c:	4b5e      	ldr	r3, [pc, #376]	; (80016f8 <calendario+0x3f8>)
 800157e:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001582:	4b5c      	ldr	r3, [pc, #368]	; (80016f4 <calendario+0x3f4>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	4618      	mov	r0, r3
 8001588:	4b5a      	ldr	r3, [pc, #360]	; (80016f4 <calendario+0x3f4>)
 800158a:	785b      	ldrb	r3, [r3, #1]
 800158c:	461e      	mov	r6, r3
 800158e:	4b59      	ldr	r3, [pc, #356]	; (80016f4 <calendario+0x3f4>)
 8001590:	789b      	ldrb	r3, [r3, #2]
 8001592:	469c      	mov	ip, r3
 8001594:	4b57      	ldr	r3, [pc, #348]	; (80016f4 <calendario+0x3f4>)
 8001596:	78db      	ldrb	r3, [r3, #3]
 8001598:	461a      	mov	r2, r3
 800159a:	4b56      	ldr	r3, [pc, #344]	; (80016f4 <calendario+0x3f4>)
 800159c:	791b      	ldrb	r3, [r3, #4]
 800159e:	4619      	mov	r1, r3
 80015a0:	4b54      	ldr	r3, [pc, #336]	; (80016f4 <calendario+0x3f4>)
 80015a2:	795b      	ldrb	r3, [r3, #5]
 80015a4:	9302      	str	r3, [sp, #8]
 80015a6:	9101      	str	r1, [sp, #4]
 80015a8:	9200      	str	r2, [sp, #0]
 80015aa:	4663      	mov	r3, ip
 80015ac:	4632      	mov	r2, r6
 80015ae:	4601      	mov	r1, r0
 80015b0:	4853      	ldr	r0, [pc, #332]	; (8001700 <calendario+0x400>)
 80015b2:	47a8      	blx	r5
 80015b4:	4603      	mov	r3, r0
 80015b6:	2111      	movs	r1, #17
 80015b8:	4618      	mov	r0, r3
 80015ba:	47a0      	blx	r4

			if(stm.func.triggerB(PINC.HL,PINC.LH,13,count2) > 40){
 80015bc:	4b4c      	ldr	r3, [pc, #304]	; (80016f0 <calendario+0x3f0>)
 80015be:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 80015c2:	4b50      	ldr	r3, [pc, #320]	; (8001704 <calendario+0x404>)
 80015c4:	6958      	ldr	r0, [r3, #20]
 80015c6:	4b4f      	ldr	r3, [pc, #316]	; (8001704 <calendario+0x404>)
 80015c8:	6919      	ldr	r1, [r3, #16]
 80015ca:	4b4f      	ldr	r3, [pc, #316]	; (8001708 <calendario+0x408>)
 80015cc:	881b      	ldrh	r3, [r3, #0]
 80015ce:	220d      	movs	r2, #13
 80015d0:	47a0      	blx	r4
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b28      	cmp	r3, #40	; 0x28
 80015d6:	f240 830d 	bls.w	8001bf4 <calendario+0x8f4>
				lcd.gotoxy(2,0);
 80015da:	4b43      	ldr	r3, [pc, #268]	; (80016e8 <calendario+0x3e8>)
 80015dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015de:	2100      	movs	r1, #0
 80015e0:	2002      	movs	r0, #2
 80015e2:	4798      	blx	r3
				lcd.string_size(" ",17);
 80015e4:	4b40      	ldr	r3, [pc, #256]	; (80016e8 <calendario+0x3e8>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	2111      	movs	r1, #17
 80015ea:	4848      	ldr	r0, [pc, #288]	; (800170c <calendario+0x40c>)
 80015ec:	4798      	blx	r3
				lcd.gotoxy(3,0);
 80015ee:	4b3e      	ldr	r3, [pc, #248]	; (80016e8 <calendario+0x3e8>)
 80015f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f2:	2100      	movs	r1, #0
 80015f4:	2003      	movs	r0, #3
 80015f6:	4798      	blx	r3
				lcd.string_size(" ",15);
 80015f8:	4b3b      	ldr	r3, [pc, #236]	; (80016e8 <calendario+0x3e8>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	210f      	movs	r1, #15
 80015fe:	4843      	ldr	r0, [pc, #268]	; (800170c <calendario+0x40c>)
 8001600:	4798      	blx	r3
				choice = 1;
 8001602:	4b43      	ldr	r3, [pc, #268]	; (8001710 <calendario+0x410>)
 8001604:	2201      	movs	r2, #1
 8001606:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001608:	e2f4      	b.n	8001bf4 <calendario+0x8f4>

		// Relogio
		case 4: // Set Hour
			lcd.gotoxy(0,0);
 800160a:	4b37      	ldr	r3, [pc, #220]	; (80016e8 <calendario+0x3e8>)
 800160c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800160e:	2100      	movs	r1, #0
 8001610:	2000      	movs	r0, #0
 8001612:	4798      	blx	r3
			lcd.string_size("Acertar Hora",16);
 8001614:	4b34      	ldr	r3, [pc, #208]	; (80016e8 <calendario+0x3e8>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	2110      	movs	r1, #16
 800161a:	483e      	ldr	r0, [pc, #248]	; (8001714 <calendario+0x414>)
 800161c:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800161e:	4b34      	ldr	r3, [pc, #208]	; (80016f0 <calendario+0x3f0>)
 8001620:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001624:	4b37      	ldr	r3, [pc, #220]	; (8001704 <calendario+0x404>)
 8001626:	6958      	ldr	r0, [r3, #20]
 8001628:	4b36      	ldr	r3, [pc, #216]	; (8001704 <calendario+0x404>)
 800162a:	6919      	ldr	r1, [r3, #16]
 800162c:	4b36      	ldr	r3, [pc, #216]	; (8001708 <calendario+0x408>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	220d      	movs	r2, #13
 8001632:	47a0      	blx	r4
 8001634:	4603      	mov	r3, r0
 8001636:	4a38      	ldr	r2, [pc, #224]	; (8001718 <calendario+0x418>)
 8001638:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 800163a:	4b37      	ldr	r3, [pc, #220]	; (8001718 <calendario+0x418>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d023      	beq.n	800168a <calendario+0x38a>
 8001642:	4b35      	ldr	r3, [pc, #212]	; (8001718 <calendario+0x418>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2b05      	cmp	r3, #5
 8001648:	d81f      	bhi.n	800168a <calendario+0x38a>
				hour ++;
 800164a:	4b34      	ldr	r3, [pc, #208]	; (800171c <calendario+0x41c>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	3301      	adds	r3, #1
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4b32      	ldr	r3, [pc, #200]	; (800171c <calendario+0x41c>)
 8001654:	701a      	strb	r2, [r3, #0]
				if(hour > 23)
 8001656:	4b31      	ldr	r3, [pc, #196]	; (800171c <calendario+0x41c>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b17      	cmp	r3, #23
 800165c:	d902      	bls.n	8001664 <calendario+0x364>
					hour = 0;
 800165e:	4b2f      	ldr	r3, [pc, #188]	; (800171c <calendario+0x41c>)
 8001660:	2200      	movs	r2, #0
 8001662:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001664:	4b20      	ldr	r3, [pc, #128]	; (80016e8 <calendario+0x3e8>)
 8001666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001668:	2100      	movs	r1, #0
 800166a:	2002      	movs	r0, #2
 800166c:	4798      	blx	r3
				lcd.string_size(func.print("hora: %d", hour),16);
 800166e:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <calendario+0x3e8>)
 8001670:	699c      	ldr	r4, [r3, #24]
 8001672:	4b21      	ldr	r3, [pc, #132]	; (80016f8 <calendario+0x3f8>)
 8001674:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001678:	4a28      	ldr	r2, [pc, #160]	; (800171c <calendario+0x41c>)
 800167a:	7812      	ldrb	r2, [r2, #0]
 800167c:	4611      	mov	r1, r2
 800167e:	4828      	ldr	r0, [pc, #160]	; (8001720 <calendario+0x420>)
 8001680:	4798      	blx	r3
 8001682:	4603      	mov	r3, r0
 8001684:	2110      	movs	r1, #16
 8001686:	4618      	mov	r0, r3
 8001688:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 800168a:	4b23      	ldr	r3, [pc, #140]	; (8001718 <calendario+0x418>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b0a      	cmp	r3, #10
 8001690:	d910      	bls.n	80016b4 <calendario+0x3b4>
 8001692:	4b21      	ldr	r3, [pc, #132]	; (8001718 <calendario+0x418>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b13      	cmp	r3, #19
 8001698:	d80c      	bhi.n	80016b4 <calendario+0x3b4>
				lcd.gotoxy(2,0);
 800169a:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <calendario+0x3e8>)
 800169c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800169e:	2100      	movs	r1, #0
 80016a0:	2002      	movs	r0, #2
 80016a2:	4798      	blx	r3
				lcd.string_size(" ",16);
 80016a4:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <calendario+0x3e8>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	2110      	movs	r1, #16
 80016aa:	4818      	ldr	r0, [pc, #96]	; (800170c <calendario+0x40c>)
 80016ac:	4798      	blx	r3
				choice = 5;
 80016ae:	4b18      	ldr	r3, [pc, #96]	; (8001710 <calendario+0x410>)
 80016b0:	2205      	movs	r2, #5
 80016b2:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80016b4:	4b18      	ldr	r3, [pc, #96]	; (8001718 <calendario+0x418>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b13      	cmp	r3, #19
 80016ba:	f240 829d 	bls.w	8001bf8 <calendario+0x8f8>
				lcd.gotoxy(2,0);
 80016be:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <calendario+0x3e8>)
 80016c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c2:	2100      	movs	r1, #0
 80016c4:	2002      	movs	r0, #2
 80016c6:	4798      	blx	r3
				lcd.string_size(" ",16);
 80016c8:	4b07      	ldr	r3, [pc, #28]	; (80016e8 <calendario+0x3e8>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	2110      	movs	r1, #16
 80016ce:	480f      	ldr	r0, [pc, #60]	; (800170c <calendario+0x40c>)
 80016d0:	4798      	blx	r3
				choice = 1;
 80016d2:	4b0f      	ldr	r3, [pc, #60]	; (8001710 <calendario+0x410>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	701a      	strb	r2, [r3, #0]
				stm.rtc.Hour(hour);
 80016d8:	4b05      	ldr	r3, [pc, #20]	; (80016f0 <calendario+0x3f0>)
 80016da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80016de:	4a0f      	ldr	r2, [pc, #60]	; (800171c <calendario+0x41c>)
 80016e0:	7812      	ldrb	r2, [r2, #0]
 80016e2:	4610      	mov	r0, r2
 80016e4:	4798      	blx	r3
			}
			break;
 80016e6:	e287      	b.n	8001bf8 <calendario+0x8f8>
 80016e8:	20000490 	.word	0x20000490
 80016ec:	0800be54 	.word	0x0800be54
 80016f0:	200001fc 	.word	0x200001fc
 80016f4:	200004d0 	.word	0x200004d0
 80016f8:	200003a0 	.word	0x200003a0
 80016fc:	0800be3c 	.word	0x0800be3c
 8001700:	0800be1c 	.word	0x0800be1c
 8001704:	20000468 	.word	0x20000468
 8001708:	200004ca 	.word	0x200004ca
 800170c:	0800be60 	.word	0x0800be60
 8001710:	200004bc 	.word	0x200004bc
 8001714:	0800be64 	.word	0x0800be64
 8001718:	200004c4 	.word	0x200004c4
 800171c:	200004bd 	.word	0x200004bd
 8001720:	0800be74 	.word	0x0800be74

		case 5: // Set Minute
			lcd.gotoxy(0,0);
 8001724:	4b6e      	ldr	r3, [pc, #440]	; (80018e0 <calendario+0x5e0>)
 8001726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001728:	2100      	movs	r1, #0
 800172a:	2000      	movs	r0, #0
 800172c:	4798      	blx	r3
			lcd.string_size("Acertar Minutos",16);
 800172e:	4b6c      	ldr	r3, [pc, #432]	; (80018e0 <calendario+0x5e0>)
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	2110      	movs	r1, #16
 8001734:	486b      	ldr	r0, [pc, #428]	; (80018e4 <calendario+0x5e4>)
 8001736:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001738:	4b6b      	ldr	r3, [pc, #428]	; (80018e8 <calendario+0x5e8>)
 800173a:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 800173e:	4b6b      	ldr	r3, [pc, #428]	; (80018ec <calendario+0x5ec>)
 8001740:	6958      	ldr	r0, [r3, #20]
 8001742:	4b6a      	ldr	r3, [pc, #424]	; (80018ec <calendario+0x5ec>)
 8001744:	6919      	ldr	r1, [r3, #16]
 8001746:	4b6a      	ldr	r3, [pc, #424]	; (80018f0 <calendario+0x5f0>)
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	220d      	movs	r2, #13
 800174c:	47a0      	blx	r4
 800174e:	4603      	mov	r3, r0
 8001750:	4a68      	ldr	r2, [pc, #416]	; (80018f4 <calendario+0x5f4>)
 8001752:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001754:	4b67      	ldr	r3, [pc, #412]	; (80018f4 <calendario+0x5f4>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d023      	beq.n	80017a4 <calendario+0x4a4>
 800175c:	4b65      	ldr	r3, [pc, #404]	; (80018f4 <calendario+0x5f4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2b05      	cmp	r3, #5
 8001762:	d81f      	bhi.n	80017a4 <calendario+0x4a4>
				minute ++;
 8001764:	4b64      	ldr	r3, [pc, #400]	; (80018f8 <calendario+0x5f8>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	3301      	adds	r3, #1
 800176a:	b2da      	uxtb	r2, r3
 800176c:	4b62      	ldr	r3, [pc, #392]	; (80018f8 <calendario+0x5f8>)
 800176e:	701a      	strb	r2, [r3, #0]
				if(minute > 59)
 8001770:	4b61      	ldr	r3, [pc, #388]	; (80018f8 <calendario+0x5f8>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b3b      	cmp	r3, #59	; 0x3b
 8001776:	d902      	bls.n	800177e <calendario+0x47e>
					minute = 0;
 8001778:	4b5f      	ldr	r3, [pc, #380]	; (80018f8 <calendario+0x5f8>)
 800177a:	2200      	movs	r2, #0
 800177c:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 800177e:	4b58      	ldr	r3, [pc, #352]	; (80018e0 <calendario+0x5e0>)
 8001780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001782:	2100      	movs	r1, #0
 8001784:	2002      	movs	r0, #2
 8001786:	4798      	blx	r3
				lcd.string_size(func.print("minuto: %d", minute),16);
 8001788:	4b55      	ldr	r3, [pc, #340]	; (80018e0 <calendario+0x5e0>)
 800178a:	699c      	ldr	r4, [r3, #24]
 800178c:	4b5b      	ldr	r3, [pc, #364]	; (80018fc <calendario+0x5fc>)
 800178e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001792:	4a59      	ldr	r2, [pc, #356]	; (80018f8 <calendario+0x5f8>)
 8001794:	7812      	ldrb	r2, [r2, #0]
 8001796:	4611      	mov	r1, r2
 8001798:	4859      	ldr	r0, [pc, #356]	; (8001900 <calendario+0x600>)
 800179a:	4798      	blx	r3
 800179c:	4603      	mov	r3, r0
 800179e:	2110      	movs	r1, #16
 80017a0:	4618      	mov	r0, r3
 80017a2:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80017a4:	4b53      	ldr	r3, [pc, #332]	; (80018f4 <calendario+0x5f4>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2b0a      	cmp	r3, #10
 80017aa:	d910      	bls.n	80017ce <calendario+0x4ce>
 80017ac:	4b51      	ldr	r3, [pc, #324]	; (80018f4 <calendario+0x5f4>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2b13      	cmp	r3, #19
 80017b2:	d80c      	bhi.n	80017ce <calendario+0x4ce>
				lcd.gotoxy(2,0);
 80017b4:	4b4a      	ldr	r3, [pc, #296]	; (80018e0 <calendario+0x5e0>)
 80017b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b8:	2100      	movs	r1, #0
 80017ba:	2002      	movs	r0, #2
 80017bc:	4798      	blx	r3
				lcd.string_size(" ",16);
 80017be:	4b48      	ldr	r3, [pc, #288]	; (80018e0 <calendario+0x5e0>)
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	2110      	movs	r1, #16
 80017c4:	484f      	ldr	r0, [pc, #316]	; (8001904 <calendario+0x604>)
 80017c6:	4798      	blx	r3
				choice = 6;
 80017c8:	4b4f      	ldr	r3, [pc, #316]	; (8001908 <calendario+0x608>)
 80017ca:	2206      	movs	r2, #6
 80017cc:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80017ce:	4b49      	ldr	r3, [pc, #292]	; (80018f4 <calendario+0x5f4>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2b13      	cmp	r3, #19
 80017d4:	f240 8212 	bls.w	8001bfc <calendario+0x8fc>
				lcd.gotoxy(2,0);
 80017d8:	4b41      	ldr	r3, [pc, #260]	; (80018e0 <calendario+0x5e0>)
 80017da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017dc:	2100      	movs	r1, #0
 80017de:	2002      	movs	r0, #2
 80017e0:	4798      	blx	r3
				lcd.string_size(" ",16);
 80017e2:	4b3f      	ldr	r3, [pc, #252]	; (80018e0 <calendario+0x5e0>)
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	2110      	movs	r1, #16
 80017e8:	4846      	ldr	r0, [pc, #280]	; (8001904 <calendario+0x604>)
 80017ea:	4798      	blx	r3
				choice = 1;
 80017ec:	4b46      	ldr	r3, [pc, #280]	; (8001908 <calendario+0x608>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	701a      	strb	r2, [r3, #0]
				stm.rtc.Minute(minute);
 80017f2:	4b3d      	ldr	r3, [pc, #244]	; (80018e8 <calendario+0x5e8>)
 80017f4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80017f8:	4a3f      	ldr	r2, [pc, #252]	; (80018f8 <calendario+0x5f8>)
 80017fa:	7812      	ldrb	r2, [r2, #0]
 80017fc:	4610      	mov	r0, r2
 80017fe:	4798      	blx	r3
			}
			break;
 8001800:	e1fc      	b.n	8001bfc <calendario+0x8fc>

		case 6: // Set Second
			lcd.gotoxy(0,0);
 8001802:	4b37      	ldr	r3, [pc, #220]	; (80018e0 <calendario+0x5e0>)
 8001804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001806:	2100      	movs	r1, #0
 8001808:	2000      	movs	r0, #0
 800180a:	4798      	blx	r3
			lcd.string_size("Acertar Segundos",16);
 800180c:	4b34      	ldr	r3, [pc, #208]	; (80018e0 <calendario+0x5e0>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	2110      	movs	r1, #16
 8001812:	483e      	ldr	r0, [pc, #248]	; (800190c <calendario+0x60c>)
 8001814:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001816:	4b34      	ldr	r3, [pc, #208]	; (80018e8 <calendario+0x5e8>)
 8001818:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 800181c:	4b33      	ldr	r3, [pc, #204]	; (80018ec <calendario+0x5ec>)
 800181e:	6958      	ldr	r0, [r3, #20]
 8001820:	4b32      	ldr	r3, [pc, #200]	; (80018ec <calendario+0x5ec>)
 8001822:	6919      	ldr	r1, [r3, #16]
 8001824:	4b32      	ldr	r3, [pc, #200]	; (80018f0 <calendario+0x5f0>)
 8001826:	881b      	ldrh	r3, [r3, #0]
 8001828:	220d      	movs	r2, #13
 800182a:	47a0      	blx	r4
 800182c:	4603      	mov	r3, r0
 800182e:	4a31      	ldr	r2, [pc, #196]	; (80018f4 <calendario+0x5f4>)
 8001830:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001832:	4b30      	ldr	r3, [pc, #192]	; (80018f4 <calendario+0x5f4>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d023      	beq.n	8001882 <calendario+0x582>
 800183a:	4b2e      	ldr	r3, [pc, #184]	; (80018f4 <calendario+0x5f4>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2b05      	cmp	r3, #5
 8001840:	d81f      	bhi.n	8001882 <calendario+0x582>
				second ++;
 8001842:	4b33      	ldr	r3, [pc, #204]	; (8001910 <calendario+0x610>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	3301      	adds	r3, #1
 8001848:	b2da      	uxtb	r2, r3
 800184a:	4b31      	ldr	r3, [pc, #196]	; (8001910 <calendario+0x610>)
 800184c:	701a      	strb	r2, [r3, #0]
				if(second > 59)
 800184e:	4b30      	ldr	r3, [pc, #192]	; (8001910 <calendario+0x610>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b3b      	cmp	r3, #59	; 0x3b
 8001854:	d902      	bls.n	800185c <calendario+0x55c>
					second = 0;
 8001856:	4b2e      	ldr	r3, [pc, #184]	; (8001910 <calendario+0x610>)
 8001858:	2200      	movs	r2, #0
 800185a:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 800185c:	4b20      	ldr	r3, [pc, #128]	; (80018e0 <calendario+0x5e0>)
 800185e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001860:	2100      	movs	r1, #0
 8001862:	2002      	movs	r0, #2
 8001864:	4798      	blx	r3
				lcd.string_size(func.print("segundo: %d", second),16);
 8001866:	4b1e      	ldr	r3, [pc, #120]	; (80018e0 <calendario+0x5e0>)
 8001868:	699c      	ldr	r4, [r3, #24]
 800186a:	4b24      	ldr	r3, [pc, #144]	; (80018fc <calendario+0x5fc>)
 800186c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001870:	4a27      	ldr	r2, [pc, #156]	; (8001910 <calendario+0x610>)
 8001872:	7812      	ldrb	r2, [r2, #0]
 8001874:	4611      	mov	r1, r2
 8001876:	4827      	ldr	r0, [pc, #156]	; (8001914 <calendario+0x614>)
 8001878:	4798      	blx	r3
 800187a:	4603      	mov	r3, r0
 800187c:	2110      	movs	r1, #16
 800187e:	4618      	mov	r0, r3
 8001880:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001882:	4b1c      	ldr	r3, [pc, #112]	; (80018f4 <calendario+0x5f4>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2b0a      	cmp	r3, #10
 8001888:	d910      	bls.n	80018ac <calendario+0x5ac>
 800188a:	4b1a      	ldr	r3, [pc, #104]	; (80018f4 <calendario+0x5f4>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b13      	cmp	r3, #19
 8001890:	d80c      	bhi.n	80018ac <calendario+0x5ac>
				lcd.gotoxy(2,0);
 8001892:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <calendario+0x5e0>)
 8001894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001896:	2100      	movs	r1, #0
 8001898:	2002      	movs	r0, #2
 800189a:	4798      	blx	r3
				lcd.string_size(" ",16);
 800189c:	4b10      	ldr	r3, [pc, #64]	; (80018e0 <calendario+0x5e0>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	2110      	movs	r1, #16
 80018a2:	4818      	ldr	r0, [pc, #96]	; (8001904 <calendario+0x604>)
 80018a4:	4798      	blx	r3
				choice = 1;
 80018a6:	4b18      	ldr	r3, [pc, #96]	; (8001908 <calendario+0x608>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80018ac:	4b11      	ldr	r3, [pc, #68]	; (80018f4 <calendario+0x5f4>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2b13      	cmp	r3, #19
 80018b2:	f240 81a5 	bls.w	8001c00 <calendario+0x900>
				lcd.gotoxy(2,0);
 80018b6:	4b0a      	ldr	r3, [pc, #40]	; (80018e0 <calendario+0x5e0>)
 80018b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ba:	2100      	movs	r1, #0
 80018bc:	2002      	movs	r0, #2
 80018be:	4798      	blx	r3
				lcd.string_size(" ",16);
 80018c0:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <calendario+0x5e0>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	2110      	movs	r1, #16
 80018c6:	480f      	ldr	r0, [pc, #60]	; (8001904 <calendario+0x604>)
 80018c8:	4798      	blx	r3
				choice = 1;
 80018ca:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <calendario+0x608>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	701a      	strb	r2, [r3, #0]
				stm.rtc.Second(second);
 80018d0:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <calendario+0x5e8>)
 80018d2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80018d6:	4a0e      	ldr	r2, [pc, #56]	; (8001910 <calendario+0x610>)
 80018d8:	7812      	ldrb	r2, [r2, #0]
 80018da:	4610      	mov	r0, r2
 80018dc:	4798      	blx	r3
			}
			break;
 80018de:	e18f      	b.n	8001c00 <calendario+0x900>
 80018e0:	20000490 	.word	0x20000490
 80018e4:	0800be80 	.word	0x0800be80
 80018e8:	200001fc 	.word	0x200001fc
 80018ec:	20000468 	.word	0x20000468
 80018f0:	200004ca 	.word	0x200004ca
 80018f4:	200004c4 	.word	0x200004c4
 80018f8:	200004be 	.word	0x200004be
 80018fc:	200003a0 	.word	0x200003a0
 8001900:	0800be90 	.word	0x0800be90
 8001904:	0800be60 	.word	0x0800be60
 8001908:	200004bc 	.word	0x200004bc
 800190c:	0800be9c 	.word	0x0800be9c
 8001910:	200004bf 	.word	0x200004bf
 8001914:	0800beb0 	.word	0x0800beb0

			// Calendario
			case 7: // Set Year
			lcd.gotoxy(0,0);
 8001918:	4b6e      	ldr	r3, [pc, #440]	; (8001ad4 <calendario+0x7d4>)
 800191a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800191c:	2100      	movs	r1, #0
 800191e:	2000      	movs	r0, #0
 8001920:	4798      	blx	r3
			lcd.string_size("Acertar Ano",16);
 8001922:	4b6c      	ldr	r3, [pc, #432]	; (8001ad4 <calendario+0x7d4>)
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	2110      	movs	r1, #16
 8001928:	486b      	ldr	r0, [pc, #428]	; (8001ad8 <calendario+0x7d8>)
 800192a:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800192c:	4b6b      	ldr	r3, [pc, #428]	; (8001adc <calendario+0x7dc>)
 800192e:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001932:	4b6b      	ldr	r3, [pc, #428]	; (8001ae0 <calendario+0x7e0>)
 8001934:	6958      	ldr	r0, [r3, #20]
 8001936:	4b6a      	ldr	r3, [pc, #424]	; (8001ae0 <calendario+0x7e0>)
 8001938:	6919      	ldr	r1, [r3, #16]
 800193a:	4b6a      	ldr	r3, [pc, #424]	; (8001ae4 <calendario+0x7e4>)
 800193c:	881b      	ldrh	r3, [r3, #0]
 800193e:	220d      	movs	r2, #13
 8001940:	47a0      	blx	r4
 8001942:	4603      	mov	r3, r0
 8001944:	4a68      	ldr	r2, [pc, #416]	; (8001ae8 <calendario+0x7e8>)
 8001946:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001948:	4b67      	ldr	r3, [pc, #412]	; (8001ae8 <calendario+0x7e8>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d023      	beq.n	8001998 <calendario+0x698>
 8001950:	4b65      	ldr	r3, [pc, #404]	; (8001ae8 <calendario+0x7e8>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b05      	cmp	r3, #5
 8001956:	d81f      	bhi.n	8001998 <calendario+0x698>
				ano ++;
 8001958:	4b64      	ldr	r3, [pc, #400]	; (8001aec <calendario+0x7ec>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	3301      	adds	r3, #1
 800195e:	b2da      	uxtb	r2, r3
 8001960:	4b62      	ldr	r3, [pc, #392]	; (8001aec <calendario+0x7ec>)
 8001962:	701a      	strb	r2, [r3, #0]
				if(ano > 99)
 8001964:	4b61      	ldr	r3, [pc, #388]	; (8001aec <calendario+0x7ec>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b63      	cmp	r3, #99	; 0x63
 800196a:	d902      	bls.n	8001972 <calendario+0x672>
					ano = 0;
 800196c:	4b5f      	ldr	r3, [pc, #380]	; (8001aec <calendario+0x7ec>)
 800196e:	2200      	movs	r2, #0
 8001970:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001972:	4b58      	ldr	r3, [pc, #352]	; (8001ad4 <calendario+0x7d4>)
 8001974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001976:	2100      	movs	r1, #0
 8001978:	2002      	movs	r0, #2
 800197a:	4798      	blx	r3
				lcd.string_size(func.print("Ano: %d", ano),16);
 800197c:	4b55      	ldr	r3, [pc, #340]	; (8001ad4 <calendario+0x7d4>)
 800197e:	699c      	ldr	r4, [r3, #24]
 8001980:	4b5b      	ldr	r3, [pc, #364]	; (8001af0 <calendario+0x7f0>)
 8001982:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001986:	4a59      	ldr	r2, [pc, #356]	; (8001aec <calendario+0x7ec>)
 8001988:	7812      	ldrb	r2, [r2, #0]
 800198a:	4611      	mov	r1, r2
 800198c:	4859      	ldr	r0, [pc, #356]	; (8001af4 <calendario+0x7f4>)
 800198e:	4798      	blx	r3
 8001990:	4603      	mov	r3, r0
 8001992:	2110      	movs	r1, #16
 8001994:	4618      	mov	r0, r3
 8001996:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001998:	4b53      	ldr	r3, [pc, #332]	; (8001ae8 <calendario+0x7e8>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b0a      	cmp	r3, #10
 800199e:	d910      	bls.n	80019c2 <calendario+0x6c2>
 80019a0:	4b51      	ldr	r3, [pc, #324]	; (8001ae8 <calendario+0x7e8>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2b13      	cmp	r3, #19
 80019a6:	d80c      	bhi.n	80019c2 <calendario+0x6c2>
				lcd.gotoxy(2,0);
 80019a8:	4b4a      	ldr	r3, [pc, #296]	; (8001ad4 <calendario+0x7d4>)
 80019aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ac:	2100      	movs	r1, #0
 80019ae:	2002      	movs	r0, #2
 80019b0:	4798      	blx	r3
				lcd.string_size(" ",16);
 80019b2:	4b48      	ldr	r3, [pc, #288]	; (8001ad4 <calendario+0x7d4>)
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	2110      	movs	r1, #16
 80019b8:	484f      	ldr	r0, [pc, #316]	; (8001af8 <calendario+0x7f8>)
 80019ba:	4798      	blx	r3
				choice = 8;
 80019bc:	4b4f      	ldr	r3, [pc, #316]	; (8001afc <calendario+0x7fc>)
 80019be:	2208      	movs	r2, #8
 80019c0:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80019c2:	4b49      	ldr	r3, [pc, #292]	; (8001ae8 <calendario+0x7e8>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2b13      	cmp	r3, #19
 80019c8:	f240 811c 	bls.w	8001c04 <calendario+0x904>
				lcd.gotoxy(2,0);
 80019cc:	4b41      	ldr	r3, [pc, #260]	; (8001ad4 <calendario+0x7d4>)
 80019ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d0:	2100      	movs	r1, #0
 80019d2:	2002      	movs	r0, #2
 80019d4:	4798      	blx	r3
				lcd.string_size(" ",16);
 80019d6:	4b3f      	ldr	r3, [pc, #252]	; (8001ad4 <calendario+0x7d4>)
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	2110      	movs	r1, #16
 80019dc:	4846      	ldr	r0, [pc, #280]	; (8001af8 <calendario+0x7f8>)
 80019de:	4798      	blx	r3
				choice = 2;
 80019e0:	4b46      	ldr	r3, [pc, #280]	; (8001afc <calendario+0x7fc>)
 80019e2:	2202      	movs	r2, #2
 80019e4:	701a      	strb	r2, [r3, #0]
				stm.rtc.Year(ano);
 80019e6:	4b3d      	ldr	r3, [pc, #244]	; (8001adc <calendario+0x7dc>)
 80019e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80019ec:	4a3f      	ldr	r2, [pc, #252]	; (8001aec <calendario+0x7ec>)
 80019ee:	7812      	ldrb	r2, [r2, #0]
 80019f0:	4610      	mov	r0, r2
 80019f2:	4798      	blx	r3
			}
			break;
 80019f4:	e106      	b.n	8001c04 <calendario+0x904>

		case 8: // Set Month
			lcd.gotoxy(0,0);
 80019f6:	4b37      	ldr	r3, [pc, #220]	; (8001ad4 <calendario+0x7d4>)
 80019f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fa:	2100      	movs	r1, #0
 80019fc:	2000      	movs	r0, #0
 80019fe:	4798      	blx	r3
			lcd.string_size("Acertar Mes",16);
 8001a00:	4b34      	ldr	r3, [pc, #208]	; (8001ad4 <calendario+0x7d4>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	2110      	movs	r1, #16
 8001a06:	483e      	ldr	r0, [pc, #248]	; (8001b00 <calendario+0x800>)
 8001a08:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001a0a:	4b34      	ldr	r3, [pc, #208]	; (8001adc <calendario+0x7dc>)
 8001a0c:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001a10:	4b33      	ldr	r3, [pc, #204]	; (8001ae0 <calendario+0x7e0>)
 8001a12:	6958      	ldr	r0, [r3, #20]
 8001a14:	4b32      	ldr	r3, [pc, #200]	; (8001ae0 <calendario+0x7e0>)
 8001a16:	6919      	ldr	r1, [r3, #16]
 8001a18:	4b32      	ldr	r3, [pc, #200]	; (8001ae4 <calendario+0x7e4>)
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	220d      	movs	r2, #13
 8001a1e:	47a0      	blx	r4
 8001a20:	4603      	mov	r3, r0
 8001a22:	4a31      	ldr	r2, [pc, #196]	; (8001ae8 <calendario+0x7e8>)
 8001a24:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001a26:	4b30      	ldr	r3, [pc, #192]	; (8001ae8 <calendario+0x7e8>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d023      	beq.n	8001a76 <calendario+0x776>
 8001a2e:	4b2e      	ldr	r3, [pc, #184]	; (8001ae8 <calendario+0x7e8>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2b05      	cmp	r3, #5
 8001a34:	d81f      	bhi.n	8001a76 <calendario+0x776>
				mes ++;
 8001a36:	4b33      	ldr	r3, [pc, #204]	; (8001b04 <calendario+0x804>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	4b31      	ldr	r3, [pc, #196]	; (8001b04 <calendario+0x804>)
 8001a40:	701a      	strb	r2, [r3, #0]
				if(mes > 12)
 8001a42:	4b30      	ldr	r3, [pc, #192]	; (8001b04 <calendario+0x804>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	2b0c      	cmp	r3, #12
 8001a48:	d902      	bls.n	8001a50 <calendario+0x750>
					mes = 1;
 8001a4a:	4b2e      	ldr	r3, [pc, #184]	; (8001b04 <calendario+0x804>)
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001a50:	4b20      	ldr	r3, [pc, #128]	; (8001ad4 <calendario+0x7d4>)
 8001a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a54:	2100      	movs	r1, #0
 8001a56:	2002      	movs	r0, #2
 8001a58:	4798      	blx	r3
				lcd.string_size(func.print("mes: %d", mes),16);
 8001a5a:	4b1e      	ldr	r3, [pc, #120]	; (8001ad4 <calendario+0x7d4>)
 8001a5c:	699c      	ldr	r4, [r3, #24]
 8001a5e:	4b24      	ldr	r3, [pc, #144]	; (8001af0 <calendario+0x7f0>)
 8001a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001a64:	4a27      	ldr	r2, [pc, #156]	; (8001b04 <calendario+0x804>)
 8001a66:	7812      	ldrb	r2, [r2, #0]
 8001a68:	4611      	mov	r1, r2
 8001a6a:	4827      	ldr	r0, [pc, #156]	; (8001b08 <calendario+0x808>)
 8001a6c:	4798      	blx	r3
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2110      	movs	r1, #16
 8001a72:	4618      	mov	r0, r3
 8001a74:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001a76:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <calendario+0x7e8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b0a      	cmp	r3, #10
 8001a7c:	d910      	bls.n	8001aa0 <calendario+0x7a0>
 8001a7e:	4b1a      	ldr	r3, [pc, #104]	; (8001ae8 <calendario+0x7e8>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b13      	cmp	r3, #19
 8001a84:	d80c      	bhi.n	8001aa0 <calendario+0x7a0>
				lcd.gotoxy(2,0);
 8001a86:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <calendario+0x7d4>)
 8001a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	2002      	movs	r0, #2
 8001a8e:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001a90:	4b10      	ldr	r3, [pc, #64]	; (8001ad4 <calendario+0x7d4>)
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	2110      	movs	r1, #16
 8001a96:	4818      	ldr	r0, [pc, #96]	; (8001af8 <calendario+0x7f8>)
 8001a98:	4798      	blx	r3
				choice = 9;
 8001a9a:	4b18      	ldr	r3, [pc, #96]	; (8001afc <calendario+0x7fc>)
 8001a9c:	2209      	movs	r2, #9
 8001a9e:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001aa0:	4b11      	ldr	r3, [pc, #68]	; (8001ae8 <calendario+0x7e8>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2b13      	cmp	r3, #19
 8001aa6:	f240 80af 	bls.w	8001c08 <calendario+0x908>
				lcd.gotoxy(2,0);
 8001aaa:	4b0a      	ldr	r3, [pc, #40]	; (8001ad4 <calendario+0x7d4>)
 8001aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aae:	2100      	movs	r1, #0
 8001ab0:	2002      	movs	r0, #2
 8001ab2:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001ab4:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <calendario+0x7d4>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	2110      	movs	r1, #16
 8001aba:	480f      	ldr	r0, [pc, #60]	; (8001af8 <calendario+0x7f8>)
 8001abc:	4798      	blx	r3
				choice = 2;
 8001abe:	4b0f      	ldr	r3, [pc, #60]	; (8001afc <calendario+0x7fc>)
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	701a      	strb	r2, [r3, #0]
				stm.rtc.Month(mes);
 8001ac4:	4b05      	ldr	r3, [pc, #20]	; (8001adc <calendario+0x7dc>)
 8001ac6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001aca:	4a0e      	ldr	r2, [pc, #56]	; (8001b04 <calendario+0x804>)
 8001acc:	7812      	ldrb	r2, [r2, #0]
 8001ace:	4610      	mov	r0, r2
 8001ad0:	4798      	blx	r3
			}
			break;
 8001ad2:	e099      	b.n	8001c08 <calendario+0x908>
 8001ad4:	20000490 	.word	0x20000490
 8001ad8:	0800bebc 	.word	0x0800bebc
 8001adc:	200001fc 	.word	0x200001fc
 8001ae0:	20000468 	.word	0x20000468
 8001ae4:	200004ca 	.word	0x200004ca
 8001ae8:	200004c4 	.word	0x200004c4
 8001aec:	200004c0 	.word	0x200004c0
 8001af0:	200003a0 	.word	0x200003a0
 8001af4:	0800bec8 	.word	0x0800bec8
 8001af8:	0800be60 	.word	0x0800be60
 8001afc:	200004bc 	.word	0x200004bc
 8001b00:	0800bed0 	.word	0x0800bed0
 8001b04:	20000000 	.word	0x20000000
 8001b08:	0800bedc 	.word	0x0800bedc

		case 9: // Set Day
			lcd.gotoxy(0,0);
 8001b0c:	4b42      	ldr	r3, [pc, #264]	; (8001c18 <calendario+0x918>)
 8001b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b10:	2100      	movs	r1, #0
 8001b12:	2000      	movs	r0, #0
 8001b14:	4798      	blx	r3
			lcd.string_size("Acertar Dia",16);
 8001b16:	4b40      	ldr	r3, [pc, #256]	; (8001c18 <calendario+0x918>)
 8001b18:	699b      	ldr	r3, [r3, #24]
 8001b1a:	2110      	movs	r1, #16
 8001b1c:	483f      	ldr	r0, [pc, #252]	; (8001c1c <calendario+0x91c>)
 8001b1e:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001b20:	4b3f      	ldr	r3, [pc, #252]	; (8001c20 <calendario+0x920>)
 8001b22:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001b26:	4b3f      	ldr	r3, [pc, #252]	; (8001c24 <calendario+0x924>)
 8001b28:	6958      	ldr	r0, [r3, #20]
 8001b2a:	4b3e      	ldr	r3, [pc, #248]	; (8001c24 <calendario+0x924>)
 8001b2c:	6919      	ldr	r1, [r3, #16]
 8001b2e:	4b3e      	ldr	r3, [pc, #248]	; (8001c28 <calendario+0x928>)
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	220d      	movs	r2, #13
 8001b34:	47a0      	blx	r4
 8001b36:	4603      	mov	r3, r0
 8001b38:	4a3c      	ldr	r2, [pc, #240]	; (8001c2c <calendario+0x92c>)
 8001b3a:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001b3c:	4b3b      	ldr	r3, [pc, #236]	; (8001c2c <calendario+0x92c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d023      	beq.n	8001b8c <calendario+0x88c>
 8001b44:	4b39      	ldr	r3, [pc, #228]	; (8001c2c <calendario+0x92c>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b05      	cmp	r3, #5
 8001b4a:	d81f      	bhi.n	8001b8c <calendario+0x88c>
				dia ++;
 8001b4c:	4b38      	ldr	r3, [pc, #224]	; (8001c30 <calendario+0x930>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	3301      	adds	r3, #1
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	4b36      	ldr	r3, [pc, #216]	; (8001c30 <calendario+0x930>)
 8001b56:	701a      	strb	r2, [r3, #0]
				if(dia > 31)
 8001b58:	4b35      	ldr	r3, [pc, #212]	; (8001c30 <calendario+0x930>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b1f      	cmp	r3, #31
 8001b5e:	d902      	bls.n	8001b66 <calendario+0x866>
					dia = 1;
 8001b60:	4b33      	ldr	r3, [pc, #204]	; (8001c30 <calendario+0x930>)
 8001b62:	2201      	movs	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001b66:	4b2c      	ldr	r3, [pc, #176]	; (8001c18 <calendario+0x918>)
 8001b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	2002      	movs	r0, #2
 8001b6e:	4798      	blx	r3
				lcd.string_size(func.print("dia: %d", dia),16);
 8001b70:	4b29      	ldr	r3, [pc, #164]	; (8001c18 <calendario+0x918>)
 8001b72:	699c      	ldr	r4, [r3, #24]
 8001b74:	4b2f      	ldr	r3, [pc, #188]	; (8001c34 <calendario+0x934>)
 8001b76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b7a:	4a2d      	ldr	r2, [pc, #180]	; (8001c30 <calendario+0x930>)
 8001b7c:	7812      	ldrb	r2, [r2, #0]
 8001b7e:	4611      	mov	r1, r2
 8001b80:	482d      	ldr	r0, [pc, #180]	; (8001c38 <calendario+0x938>)
 8001b82:	4798      	blx	r3
 8001b84:	4603      	mov	r3, r0
 8001b86:	2110      	movs	r1, #16
 8001b88:	4618      	mov	r0, r3
 8001b8a:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001b8c:	4b27      	ldr	r3, [pc, #156]	; (8001c2c <calendario+0x92c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b0a      	cmp	r3, #10
 8001b92:	d910      	bls.n	8001bb6 <calendario+0x8b6>
 8001b94:	4b25      	ldr	r3, [pc, #148]	; (8001c2c <calendario+0x92c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b13      	cmp	r3, #19
 8001b9a:	d80c      	bhi.n	8001bb6 <calendario+0x8b6>
				lcd.gotoxy(2,0);
 8001b9c:	4b1e      	ldr	r3, [pc, #120]	; (8001c18 <calendario+0x918>)
 8001b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	2002      	movs	r0, #2
 8001ba4:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001ba6:	4b1c      	ldr	r3, [pc, #112]	; (8001c18 <calendario+0x918>)
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	2110      	movs	r1, #16
 8001bac:	4823      	ldr	r0, [pc, #140]	; (8001c3c <calendario+0x93c>)
 8001bae:	4798      	blx	r3
				choice = 2;
 8001bb0:	4b23      	ldr	r3, [pc, #140]	; (8001c40 <calendario+0x940>)
 8001bb2:	2202      	movs	r2, #2
 8001bb4:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001bb6:	4b1d      	ldr	r3, [pc, #116]	; (8001c2c <calendario+0x92c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2b13      	cmp	r3, #19
 8001bbc:	d926      	bls.n	8001c0c <calendario+0x90c>
				lcd.gotoxy(2,0);
 8001bbe:	4b16      	ldr	r3, [pc, #88]	; (8001c18 <calendario+0x918>)
 8001bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	2002      	movs	r0, #2
 8001bc6:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001bc8:	4b13      	ldr	r3, [pc, #76]	; (8001c18 <calendario+0x918>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	2110      	movs	r1, #16
 8001bce:	481b      	ldr	r0, [pc, #108]	; (8001c3c <calendario+0x93c>)
 8001bd0:	4798      	blx	r3
				choice = 2;
 8001bd2:	4b1b      	ldr	r3, [pc, #108]	; (8001c40 <calendario+0x940>)
 8001bd4:	2202      	movs	r2, #2
 8001bd6:	701a      	strb	r2, [r3, #0]
				stm.rtc.Day(dia);
 8001bd8:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <calendario+0x920>)
 8001bda:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8001bde:	4a14      	ldr	r2, [pc, #80]	; (8001c30 <calendario+0x930>)
 8001be0:	7812      	ldrb	r2, [r2, #0]
 8001be2:	4610      	mov	r0, r2
 8001be4:	4798      	blx	r3
			}
			break;
 8001be6:	e011      	b.n	8001c0c <calendario+0x90c>
		default:
			break;
 8001be8:	bf00      	nop
 8001bea:	e010      	b.n	8001c0e <calendario+0x90e>
			break;
 8001bec:	bf00      	nop
 8001bee:	e00e      	b.n	8001c0e <calendario+0x90e>
			break;
 8001bf0:	bf00      	nop
 8001bf2:	e00c      	b.n	8001c0e <calendario+0x90e>
			break;
 8001bf4:	bf00      	nop
 8001bf6:	e00a      	b.n	8001c0e <calendario+0x90e>
			break;
 8001bf8:	bf00      	nop
 8001bfa:	e008      	b.n	8001c0e <calendario+0x90e>
			break;
 8001bfc:	bf00      	nop
 8001bfe:	e006      	b.n	8001c0e <calendario+0x90e>
			break;
 8001c00:	bf00      	nop
 8001c02:	e004      	b.n	8001c0e <calendario+0x90e>
			break;
 8001c04:	bf00      	nop
 8001c06:	e002      	b.n	8001c0e <calendario+0x90e>
			break;
 8001c08:	bf00      	nop
 8001c0a:	e000      	b.n	8001c0e <calendario+0x90e>
			break;
 8001c0c:	bf00      	nop
	}
}
 8001c0e:	bf00      	nop
 8001c10:	3704      	adds	r7, #4
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c16:	bf00      	nop
 8001c18:	20000490 	.word	0x20000490
 8001c1c:	0800bee4 	.word	0x0800bee4
 8001c20:	200001fc 	.word	0x200001fc
 8001c24:	20000468 	.word	0x20000468
 8001c28:	200004ca 	.word	0x200004ca
 8001c2c:	200004c4 	.word	0x200004c4
 8001c30:	20000001 	.word	0x20000001
 8001c34:	200003a0 	.word	0x200003a0
 8001c38:	0800bef0 	.word	0x0800bef0
 8001c3c:	0800be60 	.word	0x0800be60
 8001c40:	200004bc 	.word	0x200004bc

08001c44 <TIM1_BRK_TIM9_IRQHandler>:
/******************************************************************************/

/***Interrupt Definition***/

void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
	/***/
	if(stm.tim9.reg->SR & 1){ // status register (view interrupt flags)
 8001c48:	4b36      	ldr	r3, [pc, #216]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c4a:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001c4e:	691b      	ldr	r3, [r3, #16]
 8001c50:	f003 0301 	and.w	r3, r3, #1
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d050      	beq.n	8001cfa <TIM1_BRK_TIM9_IRQHandler+0xb6>
		stm.tim9.reg->SR &=  (uint32_t) ~1;
 8001c58:	4b32      	ldr	r3, [pc, #200]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c5a:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001c5e:	691a      	ldr	r2, [r3, #16]
 8001c60:	4b30      	ldr	r3, [pc, #192]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c62:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001c66:	f022 0201 	bic.w	r2, r2, #1
 8001c6a:	611a      	str	r2, [r3, #16]

		if(dir){
 8001c6c:	4b2e      	ldr	r3, [pc, #184]	; (8001d28 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d01e      	beq.n	8001cb2 <TIM1_BRK_TIM9_IRQHandler+0x6e>
			stm.gpioa.reset(1 << 5);
 8001c74:	4b2b      	ldr	r3, [pc, #172]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c78:	2020      	movs	r0, #32
 8001c7a:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1--));
 8001c7c:	4b2b      	ldr	r3, [pc, #172]	; (8001d2c <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	4a2b      	ldr	r2, [pc, #172]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c82:	f992 1000 	ldrsb.w	r1, [r2]
 8001c86:	b2ca      	uxtb	r2, r1
 8001c88:	3a01      	subs	r2, #1
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	b250      	sxtb	r0, r2
 8001c8e:	4a28      	ldr	r2, [pc, #160]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c90:	7010      	strb	r0, [r2, #0]
 8001c92:	2201      	movs	r2, #1
 8001c94:	408a      	lsls	r2, r1
 8001c96:	b2d2      	uxtb	r2, r2
 8001c98:	43d2      	mvns	r2, r2
 8001c9a:	b2d2      	uxtb	r2, r2
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	4798      	blx	r3
			if(count1 < 0)
 8001ca0:	4b23      	ldr	r3, [pc, #140]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001ca2:	f993 3000 	ldrsb.w	r3, [r3]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	da21      	bge.n	8001cee <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 0;
 8001caa:	4b1f      	ldr	r3, [pc, #124]	; (8001d28 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	701a      	strb	r2, [r3, #0]
 8001cb0:	e01d      	b.n	8001cee <TIM1_BRK_TIM9_IRQHandler+0xaa>
		}else{
			stm.gpioa.set(1 << 5);
 8001cb2:	4b1c      	ldr	r3, [pc, #112]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb6:	2020      	movs	r0, #32
 8001cb8:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1++));
 8001cba:	4b1c      	ldr	r3, [pc, #112]	; (8001d2c <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	4a1c      	ldr	r2, [pc, #112]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cc0:	f992 1000 	ldrsb.w	r1, [r2]
 8001cc4:	b2ca      	uxtb	r2, r1
 8001cc6:	3201      	adds	r2, #1
 8001cc8:	b2d2      	uxtb	r2, r2
 8001cca:	b250      	sxtb	r0, r2
 8001ccc:	4a18      	ldr	r2, [pc, #96]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cce:	7010      	strb	r0, [r2, #0]
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	408a      	lsls	r2, r1
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	43d2      	mvns	r2, r2
 8001cd8:	b2d2      	uxtb	r2, r2
 8001cda:	4610      	mov	r0, r2
 8001cdc:	4798      	blx	r3
			if(count1 > 7)
 8001cde:	4b14      	ldr	r3, [pc, #80]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001ce0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ce4:	2b07      	cmp	r3, #7
 8001ce6:	dd02      	ble.n	8001cee <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 1;
 8001ce8:	4b0f      	ldr	r3, [pc, #60]	; (8001d28 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]
		}
		count2++;
 8001cee:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	b29a      	uxth	r2, r3
 8001cf6:	4b0f      	ldr	r3, [pc, #60]	; (8001d34 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001cf8:	801a      	strh	r2, [r3, #0]
	}
	if(stm.tim9.reg->SR & 2){
 8001cfa:	4b0a      	ldr	r3, [pc, #40]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001cfc:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d00:	691b      	ldr	r3, [r3, #16]
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d009      	beq.n	8001d1e <TIM1_BRK_TIM9_IRQHandler+0xda>
		stm.tim9.reg->SR &=  (uint32_t) ~2;
 8001d0a:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d0c:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d10:	691a      	ldr	r2, [r3, #16]
 8001d12:	4b04      	ldr	r3, [pc, #16]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d14:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d18:	f022 0202 	bic.w	r2, r2, #2
 8001d1c:	611a      	str	r2, [r3, #16]

	}
	/***/
	//stm.tim9.reg->SR &=  (uint32_t) ~1;
	//stm.tim9.reg->SR &=  (uint32_t) ~2;
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	200001fc 	.word	0x200001fc
 8001d28:	200004cc 	.word	0x200004cc
 8001d2c:	20000484 	.word	0x20000484
 8001d30:	200004c8 	.word	0x200004c8
 8001d34:	200004ca 	.word	0x200004ca

08001d38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
	return 1;
 8001d3c:	2301      	movs	r3, #1
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <_kill>:

int _kill(int pid, int sig)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d52:	f004 fb8d 	bl	8006470 <__errno>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2216      	movs	r2, #22
 8001d5a:	601a      	str	r2, [r3, #0]
	return -1;
 8001d5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <_exit>:

void _exit (int status)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d70:	f04f 31ff 	mov.w	r1, #4294967295
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f7ff ffe7 	bl	8001d48 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d7a:	e7fe      	b.n	8001d7a <_exit+0x12>

08001d7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]
 8001d8c:	e00a      	b.n	8001da4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d8e:	f3af 8000 	nop.w
 8001d92:	4601      	mov	r1, r0
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	1c5a      	adds	r2, r3, #1
 8001d98:	60ba      	str	r2, [r7, #8]
 8001d9a:	b2ca      	uxtb	r2, r1
 8001d9c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	3301      	adds	r3, #1
 8001da2:	617b      	str	r3, [r7, #20]
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	dbf0      	blt.n	8001d8e <_read+0x12>
	}

return len;
 8001dac:	687b      	ldr	r3, [r7, #4]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3718      	adds	r7, #24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b086      	sub	sp, #24
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	60f8      	str	r0, [r7, #12]
 8001dbe:	60b9      	str	r1, [r7, #8]
 8001dc0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	617b      	str	r3, [r7, #20]
 8001dc6:	e009      	b.n	8001ddc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	1c5a      	adds	r2, r3, #1
 8001dcc:	60ba      	str	r2, [r7, #8]
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	617b      	str	r3, [r7, #20]
 8001ddc:	697a      	ldr	r2, [r7, #20]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	dbf1      	blt.n	8001dc8 <_write+0x12>
	}
	return len;
 8001de4:	687b      	ldr	r3, [r7, #4]
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3718      	adds	r7, #24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <_close>:

int _close(int file)
{
 8001dee:	b480      	push	{r7}
 8001df0:	b083      	sub	sp, #12
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
	return -1;
 8001df6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr

08001e06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
 8001e0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e16:	605a      	str	r2, [r3, #4]
	return 0;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <_isatty>:

int _isatty(int file)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b083      	sub	sp, #12
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
	return 1;
 8001e2e:	2301      	movs	r3, #1
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
	return 0;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3714      	adds	r7, #20
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
	...

08001e58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b086      	sub	sp, #24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e60:	4a14      	ldr	r2, [pc, #80]	; (8001eb4 <_sbrk+0x5c>)
 8001e62:	4b15      	ldr	r3, [pc, #84]	; (8001eb8 <_sbrk+0x60>)
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e6c:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <_sbrk+0x64>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d102      	bne.n	8001e7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e74:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <_sbrk+0x64>)
 8001e76:	4a12      	ldr	r2, [pc, #72]	; (8001ec0 <_sbrk+0x68>)
 8001e78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e7a:	4b10      	ldr	r3, [pc, #64]	; (8001ebc <_sbrk+0x64>)
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4413      	add	r3, r2
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d207      	bcs.n	8001e98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e88:	f004 faf2 	bl	8006470 <__errno>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	220c      	movs	r2, #12
 8001e90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e92:	f04f 33ff 	mov.w	r3, #4294967295
 8001e96:	e009      	b.n	8001eac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e98:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <_sbrk+0x64>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e9e:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <_sbrk+0x64>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	4a05      	ldr	r2, [pc, #20]	; (8001ebc <_sbrk+0x64>)
 8001ea8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20020000 	.word	0x20020000
 8001eb8:	00000400 	.word	0x00000400
 8001ebc:	20000508 	.word	0x20000508
 8001ec0:	20000910 	.word	0x20000910

08001ec4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ec8:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <SystemInit+0x20>)
 8001eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ece:	4a05      	ldr	r2, [pc, #20]	; (8001ee4 <SystemInit+0x20>)
 8001ed0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ed4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ed8:	bf00      	nop
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	e000ed00 	.word	0xe000ed00

08001ee8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ee8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001eec:	480d      	ldr	r0, [pc, #52]	; (8001f24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001eee:	490e      	ldr	r1, [pc, #56]	; (8001f28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ef0:	4a0e      	ldr	r2, [pc, #56]	; (8001f2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ef4:	e002      	b.n	8001efc <LoopCopyDataInit>

08001ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001efa:	3304      	adds	r3, #4

08001efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f00:	d3f9      	bcc.n	8001ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f02:	4a0b      	ldr	r2, [pc, #44]	; (8001f30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f04:	4c0b      	ldr	r4, [pc, #44]	; (8001f34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f08:	e001      	b.n	8001f0e <LoopFillZerobss>

08001f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f0c:	3204      	adds	r2, #4

08001f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f10:	d3fb      	bcc.n	8001f0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f12:	f7ff ffd7 	bl	8001ec4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f16:	f004 fab1 	bl	800647c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f1a:	f7fe ff0d 	bl	8000d38 <main>
  bx  lr    
 8001f1e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f28:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001f2c:	0800c3d8 	.word	0x0800c3d8
  ldr r2, =_sbss
 8001f30:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f34:	20000910 	.word	0x20000910

08001f38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f38:	e7fe      	b.n	8001f38 <ADC_IRQHandler>
	...

08001f3c <HC595enable>:
void HC595_shift_bit(uint8_t bool);
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);
/***Procedure & Function***/
HC595 HC595enable(volatile uint32_t *ddr, volatile uint32_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
 8001f3c:	b490      	push	{r4, r7}
 8001f3e:	b088      	sub	sp, #32
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
 8001f48:	70fb      	strb	r3, [r7, #3]
	//LOCAL VARIABLES
	//ALLOCAO MEMORIA PARA Estrutura
	HC595 hc595;
	//import parametros
	hc595_DDR = ddr;
 8001f4a:	4a38      	ldr	r2, [pc, #224]	; (800202c <HC595enable+0xf0>)
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	6013      	str	r3, [r2, #0]
	hc595_PORT = port;
 8001f50:	4a37      	ldr	r2, [pc, #220]	; (8002030 <HC595enable+0xf4>)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6013      	str	r3, [r2, #0]
	HC595_datapin = datapin;
 8001f56:	4a37      	ldr	r2, [pc, #220]	; (8002034 <HC595enable+0xf8>)
 8001f58:	78fb      	ldrb	r3, [r7, #3]
 8001f5a:	7013      	strb	r3, [r2, #0]
	HC595_clkpin = clkpin;
 8001f5c:	4a36      	ldr	r2, [pc, #216]	; (8002038 <HC595enable+0xfc>)
 8001f5e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001f62:	7013      	strb	r3, [r2, #0]
	HC595_outpin = outpin;
 8001f64:	4a35      	ldr	r2, [pc, #212]	; (800203c <HC595enable+0x100>)
 8001f66:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f6a:	7013      	strb	r3, [r2, #0]
	//inic variables
#if defined (STM32F446xx)
	*hc595_DDR &= (uint32_t) ~((3 << (datapin * 2)) | (3 << (clkpin * 2)) | (3 << (outpin * 2)));
 8001f6c:	4b2f      	ldr	r3, [pc, #188]	; (800202c <HC595enable+0xf0>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	78fb      	ldrb	r3, [r7, #3]
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	2103      	movs	r1, #3
 8001f78:	4099      	lsls	r1, r3
 8001f7a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	2003      	movs	r0, #3
 8001f82:	fa00 f303 	lsl.w	r3, r0, r3
 8001f86:	4319      	orrs	r1, r3
 8001f88:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	2003      	movs	r0, #3
 8001f90:	fa00 f303 	lsl.w	r3, r0, r3
 8001f94:	430b      	orrs	r3, r1
 8001f96:	43db      	mvns	r3, r3
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4b24      	ldr	r3, [pc, #144]	; (800202c <HC595enable+0xf0>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	400a      	ands	r2, r1
 8001fa0:	601a      	str	r2, [r3, #0]
	*hc595_DDR |= ((1 << (datapin * 2)) | (1 << (clkpin * 2)) | (1 << (outpin * 2)));
 8001fa2:	4b22      	ldr	r3, [pc, #136]	; (800202c <HC595enable+0xf0>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	78fb      	ldrb	r3, [r7, #3]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	2101      	movs	r1, #1
 8001fae:	4099      	lsls	r1, r3
 8001fb0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	fa00 f303 	lsl.w	r3, r0, r3
 8001fbc:	4319      	orrs	r1, r3
 8001fbe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	2001      	movs	r0, #1
 8001fc6:	fa00 f303 	lsl.w	r3, r0, r3
 8001fca:	430b      	orrs	r3, r1
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4b17      	ldr	r3, [pc, #92]	; (800202c <HC595enable+0xf0>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	601a      	str	r2, [r3, #0]
#else
	*hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
#endif
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
 8001fd6:	4b16      	ldr	r3, [pc, #88]	; (8002030 <HC595enable+0xf4>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	78fb      	ldrb	r3, [r7, #3]
 8001fde:	2101      	movs	r1, #1
 8001fe0:	4099      	lsls	r1, r3
 8001fe2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001fe6:	2001      	movs	r0, #1
 8001fe8:	fa00 f303 	lsl.w	r3, r0, r3
 8001fec:	4319      	orrs	r1, r3
 8001fee:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ff2:	2001      	movs	r0, #1
 8001ff4:	fa00 f303 	lsl.w	r3, r0, r3
 8001ff8:	430b      	orrs	r3, r1
 8001ffa:	43db      	mvns	r3, r3
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4b0c      	ldr	r3, [pc, #48]	; (8002030 <HC595enable+0xf4>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	400a      	ands	r2, r1
 8002004:	601a      	str	r2, [r3, #0]
	//Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
 8002006:	4b0e      	ldr	r3, [pc, #56]	; (8002040 <HC595enable+0x104>)
 8002008:	617b      	str	r3, [r7, #20]
	hc595.byte = HC595_shift_byte;
 800200a:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <HC595enable+0x108>)
 800200c:	61bb      	str	r3, [r7, #24]
	hc595.out = HC595_shift_out;
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <HC595enable+0x10c>)
 8002010:	61fb      	str	r3, [r7, #28]
	//
	return hc595;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	461c      	mov	r4, r3
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800201e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8002022:	68f8      	ldr	r0, [r7, #12]
 8002024:	3720      	adds	r7, #32
 8002026:	46bd      	mov	sp, r7
 8002028:	bc90      	pop	{r4, r7}
 800202a:	4770      	bx	lr
 800202c:	2000050c 	.word	0x2000050c
 8002030:	20000510 	.word	0x20000510
 8002034:	20000514 	.word	0x20000514
 8002038:	20000515 	.word	0x20000515
 800203c:	20000516 	.word	0x20000516
 8002040:	0800204d 	.word	0x0800204d
 8002044:	080020e5 	.word	0x080020e5
 8002048:	08002129 	.word	0x08002129

0800204c <HC595_shift_bit>:
void HC595_shift_bit(uint8_t bool)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	71fb      	strb	r3, [r7, #7]
	if (bool)
 8002056:	79fb      	ldrb	r3, [r7, #7]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00d      	beq.n	8002078 <HC595_shift_bit+0x2c>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
 800205c:	4b1e      	ldr	r3, [pc, #120]	; (80020d8 <HC595_shift_bit+0x8c>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	4b1e      	ldr	r3, [pc, #120]	; (80020dc <HC595_shift_bit+0x90>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	4619      	mov	r1, r3
 8002068:	2301      	movs	r3, #1
 800206a:	408b      	lsls	r3, r1
 800206c:	4619      	mov	r1, r3
 800206e:	4b1a      	ldr	r3, [pc, #104]	; (80020d8 <HC595_shift_bit+0x8c>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	e00d      	b.n	8002094 <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
 8002078:	4b17      	ldr	r3, [pc, #92]	; (80020d8 <HC595_shift_bit+0x8c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	4b17      	ldr	r3, [pc, #92]	; (80020dc <HC595_shift_bit+0x90>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	4619      	mov	r1, r3
 8002084:	2301      	movs	r3, #1
 8002086:	408b      	lsls	r3, r1
 8002088:	43db      	mvns	r3, r3
 800208a:	4619      	mov	r1, r3
 800208c:	4b12      	ldr	r3, [pc, #72]	; (80020d8 <HC595_shift_bit+0x8c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	400a      	ands	r2, r1
 8002092:	601a      	str	r2, [r3, #0]
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
 8002094:	4b10      	ldr	r3, [pc, #64]	; (80020d8 <HC595_shift_bit+0x8c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <HC595_shift_bit+0x94>)
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	4619      	mov	r1, r3
 80020a0:	2301      	movs	r3, #1
 80020a2:	408b      	lsls	r3, r1
 80020a4:	4619      	mov	r1, r3
 80020a6:	4b0c      	ldr	r3, [pc, #48]	; (80020d8 <HC595_shift_bit+0x8c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	430a      	orrs	r2, r1
 80020ac:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1 << HC595_clkpin); //Shift disable
 80020ae:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <HC595_shift_bit+0x8c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <HC595_shift_bit+0x94>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	4619      	mov	r1, r3
 80020ba:	2301      	movs	r3, #1
 80020bc:	408b      	lsls	r3, r1
 80020be:	43db      	mvns	r3, r3
 80020c0:	4619      	mov	r1, r3
 80020c2:	4b05      	ldr	r3, [pc, #20]	; (80020d8 <HC595_shift_bit+0x8c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	400a      	ands	r2, r1
 80020c8:	601a      	str	r2, [r3, #0]
}
 80020ca:	bf00      	nop
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	20000510 	.word	0x20000510
 80020dc:	20000514 	.word	0x20000514
 80020e0:	20000515 	.word	0x20000515

080020e4 <HC595_shift_byte>:
void HC595_shift_byte(uint8_t byte)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 80020ee:	2300      	movs	r3, #0
 80020f0:	73fb      	strb	r3, [r7, #15]
 80020f2:	e00f      	b.n	8002114 <HC595_shift_byte+0x30>
		HC595_shift_bit(byte & (1 << i));
 80020f4:	7bfb      	ldrb	r3, [r7, #15]
 80020f6:	2201      	movs	r2, #1
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	b25a      	sxtb	r2, r3
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	4013      	ands	r3, r2
 8002104:	b25b      	sxtb	r3, r3
 8002106:	b2db      	uxtb	r3, r3
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff ff9f 	bl	800204c <HC595_shift_bit>
	for(i = 0; i < 8; i++)
 800210e:	7bfb      	ldrb	r3, [r7, #15]
 8002110:	3301      	adds	r3, #1
 8002112:	73fb      	strb	r3, [r7, #15]
 8002114:	7bfb      	ldrb	r3, [r7, #15]
 8002116:	2b07      	cmp	r3, #7
 8002118:	d9ec      	bls.n	80020f4 <HC595_shift_byte+0x10>
	HC595_shift_out();
 800211a:	f000 f805 	bl	8002128 <HC595_shift_out>
}
 800211e:	bf00      	nop
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
	...

08002128 <HC595_shift_out>:
void HC595_shift_out(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
 800212c:	4b0f      	ldr	r3, [pc, #60]	; (800216c <HC595_shift_out+0x44>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	4b0f      	ldr	r3, [pc, #60]	; (8002170 <HC595_shift_out+0x48>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	4619      	mov	r1, r3
 8002138:	2301      	movs	r3, #1
 800213a:	408b      	lsls	r3, r1
 800213c:	4619      	mov	r1, r3
 800213e:	4b0b      	ldr	r3, [pc, #44]	; (800216c <HC595_shift_out+0x44>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	430a      	orrs	r2, r1
 8002144:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
 8002146:	4b09      	ldr	r3, [pc, #36]	; (800216c <HC595_shift_out+0x44>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b08      	ldr	r3, [pc, #32]	; (8002170 <HC595_shift_out+0x48>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	4619      	mov	r1, r3
 8002152:	2301      	movs	r3, #1
 8002154:	408b      	lsls	r3, r1
 8002156:	43db      	mvns	r3, r3
 8002158:	4619      	mov	r1, r3
 800215a:	4b04      	ldr	r3, [pc, #16]	; (800216c <HC595_shift_out+0x44>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	400a      	ands	r2, r1
 8002160:	601a      	str	r2, [r3, #0]
}
 8002162:	bf00      	nop
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	20000510 	.word	0x20000510
 8002170:	20000516 	.word	0x20000516

08002174 <EXPLODEenable>:
uint32_t EXPLODEll(EXPLODE* self);
uint32_t EXPLODElh(EXPLODE* self);
uint32_t EXPLODEhl(EXPLODE* self);
/***Procedure & Function***/
EXPLODE EXPLODEenable( void )
{
 8002174:	b4b0      	push	{r4, r5, r7}
 8002176:	b08b      	sub	sp, #44	; 0x2c
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
	//explode=(struct expld*)calloc(1,sizeof(struct expld));
	//if(explode == NULL){
		//perror("explode at calloc");
	//}
	// inic VAR
	explode.XI=ZERO;
 800217c:	2300      	movs	r3, #0
 800217e:	60fb      	str	r3, [r7, #12]
	explode.XF=ZERO;
 8002180:	2300      	movs	r3, #0
 8002182:	613b      	str	r3, [r7, #16]
	// function pointers
	explode.update = EXPLODEupdate;
 8002184:	4b08      	ldr	r3, [pc, #32]	; (80021a8 <EXPLODEenable+0x34>)
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
	/******/
	return explode;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	461d      	mov	r5, r3
 800218c:	f107 040c 	add.w	r4, r7, #12
 8002190:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002192:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002194:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002198:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	372c      	adds	r7, #44	; 0x2c
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bcb0      	pop	{r4, r5, r7}
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	080021ad 	.word	0x080021ad

080021ac <EXPLODEupdate>:
// boot
void EXPLODEupdate(EXPLODE* self, uint32_t x)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
	self->XI = self->XF;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	601a      	str	r2, [r3, #0]
	self->XF = x;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	605a      	str	r2, [r3, #4]
	self->HH = EXPLODEhh(self);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f819 	bl	80021fc <EXPLODEhh>
 80021ca:	4602      	mov	r2, r0
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	609a      	str	r2, [r3, #8]
	self->LL = EXPLODEll(self);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 f824 	bl	800221e <EXPLODEll>
 80021d6:	4602      	mov	r2, r0
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	60da      	str	r2, [r3, #12]
	self->LH = EXPLODElh(self);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f830 	bl	8002242 <EXPLODElh>
 80021e2:	4602      	mov	r2, r0
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	611a      	str	r2, [r3, #16]
	self->HL = EXPLODEhl(self);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f000 f840 	bl	800226e <EXPLODEhl>
 80021ee:	4602      	mov	r2, r0
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	615a      	str	r2, [r3, #20]
}
 80021f4:	bf00      	nop
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <EXPLODEhh>:
// hh
uint32_t EXPLODEhh(EXPLODE* self)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI & self->XF;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	4013      	ands	r3, r2
 800220e:	60fb      	str	r3, [r7, #12]
	return i;
 8002210:	68fb      	ldr	r3, [r7, #12]
}
 8002212:	4618      	mov	r0, r3
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <EXPLODEll>:
// ll
uint32_t EXPLODEll(EXPLODE* self)
{
 800221e:	b480      	push	{r7}
 8002220:	b085      	sub	sp, #20
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI | self->XF;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	4313      	orrs	r3, r2
 8002230:	60fb      	str	r3, [r7, #12]
	return ~i;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	43db      	mvns	r3, r3
}
 8002236:	4618      	mov	r0, r3
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <EXPLODElh>:
// lh
uint32_t EXPLODElh(EXPLODE* self)
{
 8002242:	b480      	push	{r7}
 8002244:	b085      	sub	sp, #20
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI ^ self->XF;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	4053      	eors	r3, r2
 8002254:	60fb      	str	r3, [r7, #12]
	i &= self->XF;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	4013      	ands	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]
	return i;
 8002260:	68fb      	ldr	r3, [r7, #12]
}
 8002262:	4618      	mov	r0, r3
 8002264:	3714      	adds	r7, #20
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <EXPLODEhl>:
// hl
uint32_t EXPLODEhl(EXPLODE* self)
{
 800226e:	b480      	push	{r7}
 8002270:	b085      	sub	sp, #20
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XF ^ self->XI;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4053      	eors	r3, r2
 8002280:	60fb      	str	r3, [r7, #12]
	i &= self->XI;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	4013      	ands	r3, r2
 800228a:	60fb      	str	r3, [r7, #12]
	return i;
 800228c:	68fb      	ldr	r3, [r7, #12]
}
 800228e:	4618      	mov	r0, r3
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
	...

0800229c <FUNCenable>:
int FUNCreadint(int nmin, int nmax);
***/
// uint8_t TRANupdate(struct TRAN *tr, uint8_t idata);
/***Procedure & Function***/
FUNC FUNCenable( void )
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b0a6      	sub	sp, #152	; 0x98
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	
*******************************************************************************/
	// struct object
	FUNC func;
	// Inic FUNCstr
	FUNCstr[FUNCSTRSIZE] = '\0';
 80022a4:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <FUNCenable+0x34>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	//func.bcd2bin = FUNCbcd2bin;
	//func.bin2bcd = FUNCbin2bcd;
	//func.gcd1 = FUNCgcd1;
	//func.pincheck = FUNCpincheck;
	//func.print_binary = FUNCprint_binary;
	func.ftoa = FUNCftoa;
 80022ac:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <FUNCenable+0x38>)
 80022ae:	67bb      	str	r3, [r7, #120]	; 0x78
	//func.ReadHLByte = FUNCReadHLByte;
	//func.ReadLHByte = FUNCReadLHByte;
	//func.WriteHLByte = FUNCWriteHLByte;
	//func.WriteLHByte = FUNCWriteLHByte;
	//func.SwapByte = FUNCSwapByte;
	func.print = FUNCprint;
 80022b0:	4b09      	ldr	r3, [pc, #36]	; (80022d8 <FUNCenable+0x3c>)
 80022b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	func.getnum = FUNCgetnum;
	func.getnumv2 = FUNCgetnumv2;
	func.readint = FUNCreadint;
	*/
	/******/
	return func;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f107 0308 	add.w	r3, r7, #8
 80022be:	2290      	movs	r2, #144	; 0x90
 80022c0:	4619      	mov	r1, r3
 80022c2:	f004 f8ff 	bl	80064c4 <memcpy>
}
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	3798      	adds	r7, #152	; 0x98
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000518 	.word	0x20000518
 80022d4:	08002421 	.word	0x08002421
 80022d8:	0800259d 	.word	0x0800259d

080022dc <StringLength>:
{
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}
// Function to count the number of characters in a string
int StringLength (const char string[])
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 80022e4:	2300      	movs	r3, #0
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	e002      	b.n	80022f0 <StringLength+0x14>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	3301      	adds	r3, #1
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	4413      	add	r3, r2
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d1f6      	bne.n	80022ea <StringLength+0xe>
	return count;
 80022fc:	68fb      	ldr	r3, [r7, #12]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3714      	adds	r7, #20
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <Reverse>:
// reverse: reverse string s in place
void Reverse(char s[])
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b086      	sub	sp, #24
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f7ff ffe0 	bl	80022dc <StringLength>
 800231c:	4603      	mov	r3, r0
 800231e:	3b01      	subs	r3, #1
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	e017      	b.n	8002354 <Reverse+0x4a>
		c = s[i];
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	4413      	add	r3, r2
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	441a      	add	r2, r3
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	6879      	ldr	r1, [r7, #4]
 8002338:	440b      	add	r3, r1
 800233a:	7812      	ldrb	r2, [r2, #0]
 800233c:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	4413      	add	r3, r2
 8002344:	7bfa      	ldrb	r2, [r7, #15]
 8002346:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	3301      	adds	r3, #1
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	3b01      	subs	r3, #1
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	429a      	cmp	r2, r3
 800235a:	dbe3      	blt.n	8002324 <Reverse+0x1a>
	}
}
 800235c:	bf00      	nop
 800235e:	bf00      	nop
 8002360:	3718      	adds	r7, #24
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
	...

08002368 <FUNCintinvstr>:
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
/***intinvstr***/
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 8002368:	b480      	push	{r7}
 800236a:	b087      	sub	sp, #28
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	4613      	mov	r3, r2
 8002374:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 8002376:	2300      	movs	r3, #0
 8002378:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	4b27      	ldr	r3, [pc, #156]	; (800241c <FUNCintinvstr+0xb4>)
 800237e:	fb83 1302 	smull	r1, r3, r3, r2
 8002382:	1099      	asrs	r1, r3, #2
 8002384:	17d3      	asrs	r3, r2, #31
 8002386:	1ac9      	subs	r1, r1, r3
 8002388:	460b      	mov	r3, r1
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	440b      	add	r3, r1
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	1ad1      	subs	r1, r2, r3
 8002392:	b2ca      	uxtb	r2, r1
 8002394:	7dfb      	ldrb	r3, [r7, #23]
 8002396:	1c59      	adds	r1, r3, #1
 8002398:	75f9      	strb	r1, [r7, #23]
 800239a:	4619      	mov	r1, r3
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	440b      	add	r3, r1
 80023a0:	3230      	adds	r2, #48	; 0x30
 80023a2:	b2d2      	uxtb	r2, r2
 80023a4:	701a      	strb	r2, [r3, #0]
 80023a6:	e015      	b.n	80023d4 <FUNCintinvstr+0x6c>
 80023a8:	68fa      	ldr	r2, [r7, #12]
 80023aa:	4b1c      	ldr	r3, [pc, #112]	; (800241c <FUNCintinvstr+0xb4>)
 80023ac:	fb83 1302 	smull	r1, r3, r3, r2
 80023b0:	1099      	asrs	r1, r3, #2
 80023b2:	17d3      	asrs	r3, r2, #31
 80023b4:	1ac9      	subs	r1, r1, r3
 80023b6:	460b      	mov	r3, r1
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	440b      	add	r3, r1
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	1ad1      	subs	r1, r2, r3
 80023c0:	b2ca      	uxtb	r2, r1
 80023c2:	7dfb      	ldrb	r3, [r7, #23]
 80023c4:	1c59      	adds	r1, r3, #1
 80023c6:	75f9      	strb	r1, [r7, #23]
 80023c8:	4619      	mov	r1, r3
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	440b      	add	r3, r1
 80023ce:	3230      	adds	r2, #48	; 0x30
 80023d0:	b2d2      	uxtb	r2, r2
 80023d2:	701a      	strb	r2, [r3, #0]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4a11      	ldr	r2, [pc, #68]	; (800241c <FUNCintinvstr+0xb4>)
 80023d8:	fb82 1203 	smull	r1, r2, r2, r3
 80023dc:	1092      	asrs	r2, r2, #2
 80023de:	17db      	asrs	r3, r3, #31
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	dcde      	bgt.n	80023a8 <FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 80023ea:	e007      	b.n	80023fc <FUNCintinvstr+0x94>
 80023ec:	7dfb      	ldrb	r3, [r7, #23]
 80023ee:	1c5a      	adds	r2, r3, #1
 80023f0:	75fa      	strb	r2, [r7, #23]
 80023f2:	461a      	mov	r2, r3
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	4413      	add	r3, r2
 80023f8:	2230      	movs	r2, #48	; 0x30
 80023fa:	701a      	strb	r2, [r3, #0]
 80023fc:	7dfa      	ldrb	r2, [r7, #23]
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	429a      	cmp	r2, r3
 8002402:	d3f3      	bcc.n	80023ec <FUNCintinvstr+0x84>
	res[k] = '\0';
 8002404:	7dfb      	ldrb	r3, [r7, #23]
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	4413      	add	r3, r2
 800240a:	2200      	movs	r2, #0
 800240c:	701a      	strb	r2, [r3, #0]
	return k;
 800240e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002410:	4618      	mov	r0, r3
 8002412:	371c      	adds	r7, #28
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	66666667 	.word	0x66666667

08002420 <FUNCftoa>:
/***/
/***ftoa***/
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 8002420:	b5b0      	push	{r4, r5, r7, lr}
 8002422:	b08a      	sub	sp, #40	; 0x28
 8002424:	af00      	add	r7, sp, #0
 8002426:	ed87 0b02 	vstr	d0, [r7, #8]
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	460b      	mov	r3, r1
 800242e:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 8002434:	f04f 0200 	mov.w	r2, #0
 8002438:	f04f 0300 	mov.w	r3, #0
 800243c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002440:	f7fe fb6c 	bl	8000b1c <__aeabi_dcmplt>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d008      	beq.n	800245c <FUNCftoa+0x3c>
		n = -num; sign = -1;
 800244a:	68bc      	ldr	r4, [r7, #8]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002452:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8002456:	23ff      	movs	r3, #255	; 0xff
 8002458:	77bb      	strb	r3, [r7, #30]
 800245a:	e005      	b.n	8002468 <FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 800245c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002460:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002464:	2301      	movs	r3, #1
 8002466:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 8002468:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800246c:	f7fe fbbc 	bl	8000be8 <__aeabi_d2uiz>
 8002470:	4603      	mov	r3, r0
 8002472:	61bb      	str	r3, [r7, #24]
 8002474:	69b8      	ldr	r0, [r7, #24]
 8002476:	f7fe f865 	bl	8000544 <__aeabi_ui2d>
 800247a:	4602      	mov	r2, r0
 800247c:	460b      	mov	r3, r1
 800247e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002482:	f7fd ff21 	bl	80002c8 <__aeabi_dsub>
 8002486:	4602      	mov	r2, r0
 8002488:	460b      	mov	r3, r1
 800248a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = FUNCintinvstr((int)ipart, res, 1);
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	2201      	movs	r2, #1
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff ff67 	bl	8002368 <FUNCintinvstr>
 800249a:	4603      	mov	r3, r0
 800249c:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 800249e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	da08      	bge.n	80024b8 <FUNCftoa+0x98>
 80024a6:	7ffb      	ldrb	r3, [r7, #31]
 80024a8:	1c5a      	adds	r2, r3, #1
 80024aa:	77fa      	strb	r2, [r7, #31]
 80024ac:	461a      	mov	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4413      	add	r3, r2
 80024b2:	222d      	movs	r2, #45	; 0x2d
 80024b4:	701a      	strb	r2, [r3, #0]
 80024b6:	e007      	b.n	80024c8 <FUNCftoa+0xa8>
 80024b8:	7ffb      	ldrb	r3, [r7, #31]
 80024ba:	1c5a      	adds	r2, r3, #1
 80024bc:	77fa      	strb	r2, [r7, #31]
 80024be:	461a      	mov	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4413      	add	r3, r2
 80024c4:	2220      	movs	r2, #32
 80024c6:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 80024c8:	7ffb      	ldrb	r3, [r7, #31]
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	4413      	add	r3, r2
 80024ce:	2200      	movs	r2, #0
 80024d0:	701a      	strb	r2, [r3, #0]
	Reverse(res);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7ff ff19 	bl	800230a <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
 80024d8:	78fb      	ldrb	r3, [r7, #3]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d030      	beq.n	8002540 <FUNCftoa+0x120>
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	2b06      	cmp	r3, #6
 80024e2:	d82d      	bhi.n	8002540 <FUNCftoa+0x120>
		res[k++] = '.';
 80024e4:	7ffb      	ldrb	r3, [r7, #31]
 80024e6:	1c5a      	adds	r2, r3, #1
 80024e8:	77fa      	strb	r2, [r7, #31]
 80024ea:	461a      	mov	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4413      	add	r3, r2
 80024f0:	222e      	movs	r2, #46	; 0x2e
 80024f2:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 80024f4:	78fb      	ldrb	r3, [r7, #3]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7fe f824 	bl	8000544 <__aeabi_ui2d>
 80024fc:	4602      	mov	r2, r0
 80024fe:	460b      	mov	r3, r1
 8002500:	ec43 2b11 	vmov	d1, r2, r3
 8002504:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8002590 <FUNCftoa+0x170>
 8002508:	f008 fd54 	bl	800afb4 <pow>
 800250c:	ec51 0b10 	vmov	r0, r1, d0
 8002510:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002514:	f7fe f890 	bl	8000638 <__aeabi_dmul>
 8002518:	4602      	mov	r2, r0
 800251a:	460b      	mov	r3, r1
 800251c:	4610      	mov	r0, r2
 800251e:	4619      	mov	r1, r3
 8002520:	f7fe fb3a 	bl	8000b98 <__aeabi_d2iz>
 8002524:	7ffb      	ldrb	r3, [r7, #31]
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	4413      	add	r3, r2
 800252a:	78fa      	ldrb	r2, [r7, #3]
 800252c:	4619      	mov	r1, r3
 800252e:	f7ff ff1b 	bl	8002368 <FUNCintinvstr>
		Reverse(res + k);
 8002532:	7ffb      	ldrb	r3, [r7, #31]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	4413      	add	r3, r2
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff fee6 	bl	800230a <Reverse>
 800253e:	e021      	b.n	8002584 <FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 8002540:	7ffb      	ldrb	r3, [r7, #31]
 8002542:	1c5a      	adds	r2, r3, #1
 8002544:	77fa      	strb	r2, [r7, #31]
 8002546:	461a      	mov	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4413      	add	r3, r2
 800254c:	222e      	movs	r2, #46	; 0x2e
 800254e:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	4b10      	ldr	r3, [pc, #64]	; (8002598 <FUNCftoa+0x178>)
 8002556:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800255a:	f7fe f86d 	bl	8000638 <__aeabi_dmul>
 800255e:	4602      	mov	r2, r0
 8002560:	460b      	mov	r3, r1
 8002562:	4610      	mov	r0, r2
 8002564:	4619      	mov	r1, r3
 8002566:	f7fe fb17 	bl	8000b98 <__aeabi_d2iz>
 800256a:	7ffb      	ldrb	r3, [r7, #31]
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	4413      	add	r3, r2
 8002570:	2202      	movs	r2, #2
 8002572:	4619      	mov	r1, r3
 8002574:	f7ff fef8 	bl	8002368 <FUNCintinvstr>
		Reverse(res + k);
 8002578:	7ffb      	ldrb	r3, [r7, #31]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	4413      	add	r3, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff fec3 	bl	800230a <Reverse>
	}
	return res;
 8002584:	687b      	ldr	r3, [r7, #4]
}
 8002586:	4618      	mov	r0, r3
 8002588:	3728      	adds	r7, #40	; 0x28
 800258a:	46bd      	mov	sp, r7
 800258c:	bdb0      	pop	{r4, r5, r7, pc}
 800258e:	bf00      	nop
 8002590:	00000000 	.word	0x00000000
 8002594:	40240000 	.word	0x40240000
 8002598:	40590000 	.word	0x40590000

0800259c <FUNCprint>:
	return (num >> 8) | tp;
}

/***print***/
char* FUNCprint( char* format, ... )
{
 800259c:	b40f      	push	{r0, r1, r2, r3}
 800259e:	b580      	push	{r7, lr}
 80025a0:	b082      	sub	sp, #8
 80025a2:	af00      	add	r7, sp, #0
	va_list aptr;
	int ret;
	
	va_start(aptr, format);
 80025a4:	f107 0314 	add.w	r3, r7, #20
 80025a8:	603b      	str	r3, [r7, #0]
	ret = vsnprintf( FUNCstr, FUNCSTRSIZE, (const char*) format, aptr );
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	215f      	movs	r1, #95	; 0x5f
 80025b0:	4808      	ldr	r0, [pc, #32]	; (80025d4 <FUNCprint+0x38>)
 80025b2:	f005 fd69 	bl	8008088 <vsniprintf>
 80025b6:	6078      	str	r0, [r7, #4]
	//ret = vsnprintf( ptr, FUNCSTRSIZE, format, aptr );
	va_end(aptr);
	
	if(ret < 0){
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	da01      	bge.n	80025c2 <FUNCprint+0x26>
		return NULL;
 80025be:	2300      	movs	r3, #0
 80025c0:	e000      	b.n	80025c4 <FUNCprint+0x28>
		//FUNCstr[0]='/0';FUNCstr[1]='/0';FUNCstr[2]='/0';FUNCstr[3]='/0';
	}else
		return FUNCstr;
 80025c2:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <FUNCprint+0x38>)
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80025ce:	b004      	add	sp, #16
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	20000518 	.word	0x20000518

080025d8 <LCD0enable>:
void LCD0_clear(void);
void LCD0_gotoxy(unsigned int y, unsigned int x);
void LCD0_reboot(void);
/***Procedure & Function***/
LCD0 LCD0enable(GPIO_TypeDef* reg)
{
 80025d8:	b5b0      	push	{r4, r5, r7, lr}
 80025da:	b0f8      	sub	sp, #480	; 0x1e0
 80025dc:	af00      	add	r7, sp, #0
 80025de:	f8c7 01ac 	str.w	r0, [r7, #428]	; 0x1ac
 80025e2:	f8c7 11a8 	str.w	r1, [r7, #424]	; 0x1a8
	//ALLOCAO MEMORIA PARA Estrutura
	LCD0 lcd0;
	stm = STM32446enable(); // The entire stm32446
 80025e6:	4c25      	ldr	r4, [pc, #148]	; (800267c <LCD0enable+0xa4>)
 80025e8:	463b      	mov	r3, r7
 80025ea:	4618      	mov	r0, r3
 80025ec:	f000 fc1e 	bl	8002e2c <STM32446enable>
 80025f0:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 80025f4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80025f8:	4620      	mov	r0, r4
 80025fa:	4619      	mov	r1, r3
 80025fc:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8002600:	461a      	mov	r2, r3
 8002602:	f003 ff5f 	bl	80064c4 <memcpy>
	//LOCAL VARIABLES
	//import parameters
	ireg = reg;
 8002606:	4a1e      	ldr	r2, [pc, #120]	; (8002680 <LCD0enable+0xa8>)
 8002608:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800260c:	6013      	str	r3, [r2, #0]
	//initialize variables
	//Direccionar apontadores para PROTOTIPOS
	lcd0.write = LCD0_write;
 800260e:	4b1d      	ldr	r3, [pc, #116]	; (8002684 <LCD0enable+0xac>)
 8002610:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	lcd0.read = LCD0_read;
 8002614:	4b1c      	ldr	r3, [pc, #112]	; (8002688 <LCD0enable+0xb0>)
 8002616:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	lcd0.BF = LCD0_BF;
 800261a:	4b1c      	ldr	r3, [pc, #112]	; (800268c <LCD0enable+0xb4>)
 800261c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	lcd0.putch = LCD0_putch;
 8002620:	4b1b      	ldr	r3, [pc, #108]	; (8002690 <LCD0enable+0xb8>)
 8002622:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
	lcd0.getch = LCD0_getch;
 8002626:	4b1b      	ldr	r3, [pc, #108]	; (8002694 <LCD0enable+0xbc>)
 8002628:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	lcd0.string = LCD0_string; // RAW
 800262c:	4b1a      	ldr	r3, [pc, #104]	; (8002698 <LCD0enable+0xc0>)
 800262e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
	lcd0.string_size = LCD0_string_size; // RAW
 8002632:	4b1a      	ldr	r3, [pc, #104]	; (800269c <LCD0enable+0xc4>)
 8002634:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
	lcd0.hspace = LCD0_hspace;
 8002638:	4b19      	ldr	r3, [pc, #100]	; (80026a0 <LCD0enable+0xc8>)
 800263a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
	lcd0.clear = LCD0_clear;
 800263e:	4b19      	ldr	r3, [pc, #100]	; (80026a4 <LCD0enable+0xcc>)
 8002640:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
	lcd0.gotoxy = LCD0_gotoxy;
 8002644:	4b18      	ldr	r3, [pc, #96]	; (80026a8 <LCD0enable+0xd0>)
 8002646:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
	lcd0.reboot = LCD0_reboot;
 800264a:	4b18      	ldr	r3, [pc, #96]	; (80026ac <LCD0enable+0xd4>)
 800264c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
	//LCD INIC
	LCD0_inic();
 8002650:	f000 f82e 	bl	80026b0 <LCD0_inic>
	//
	return lcd0;
 8002654:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002658:	461d      	mov	r5, r3
 800265a:	f507 74da 	add.w	r4, r7, #436	; 0x1b4
 800265e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002660:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002662:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002664:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002666:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800266a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800266e:	f8d7 01ac 	ldr.w	r0, [r7, #428]	; 0x1ac
 8002672:	f507 77f0 	add.w	r7, r7, #480	; 0x1e0
 8002676:	46bd      	mov	sp, r7
 8002678:	bdb0      	pop	{r4, r5, r7, pc}
 800267a:	bf00      	nop
 800267c:	20000578 	.word	0x20000578
 8002680:	2000071c 	.word	0x2000071c
 8002684:	0800280d 	.word	0x0800280d
 8002688:	08002a5d 	.word	0x08002a5d
 800268c:	08002c31 	.word	0x08002c31
 8002690:	08002c69 	.word	0x08002c69
 8002694:	08002c4b 	.word	0x08002c4b
 8002698:	08002c89 	.word	0x08002c89
 800269c:	08002cb7 	.word	0x08002cb7
 80026a0:	08002d13 	.word	0x08002d13
 80026a4:	08002d39 	.word	0x08002d39
 80026a8:	08002d5d 	.word	0x08002d5d
 80026ac:	08002de9 	.word	0x08002de9

080026b0 <LCD0_inic>:
void LCD0_inic(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
	//LCD INIC
	ireg->MODER &= (uint32_t) ~((3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2))); // control pins as output
 80026b4:	4b52      	ldr	r3, [pc, #328]	; (8002800 <LCD0_inic+0x150>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	4b51      	ldr	r3, [pc, #324]	; (8002800 <LCD0_inic+0x150>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80026c2:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (RS * 2)) | (1 << (RW * 2)) | (1 << (EN * 2))); // control pins as output
 80026c4:	4b4e      	ldr	r3, [pc, #312]	; (8002800 <LCD0_inic+0x150>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	4b4d      	ldr	r3, [pc, #308]	; (8002800 <LCD0_inic+0x150>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f042 0215 	orr.w	r2, r2, #21
 80026d2:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // enable pull up resistors
 80026d4:	4b4a      	ldr	r3, [pc, #296]	; (8002800 <LCD0_inic+0x150>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	4b49      	ldr	r3, [pc, #292]	; (8002800 <LCD0_inic+0x150>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80026e2:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= ((1 << (DB4 * 2)) | (1 << (DB5 * 2)) | (1 << (DB6 * 2)) | (1 << (DB7 * 2))); // enable pull up resistors
 80026e4:	4b46      	ldr	r3, [pc, #280]	; (8002800 <LCD0_inic+0x150>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	4b45      	ldr	r3, [pc, #276]	; (8002800 <LCD0_inic+0x150>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 80026f2:	60da      	str	r2, [r3, #12]

	ireg->MODER &= (uint32_t) ~(3 << (NC * 2)); // reboot detect input
 80026f4:	4b42      	ldr	r3, [pc, #264]	; (8002800 <LCD0_inic+0x150>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	4b41      	ldr	r3, [pc, #260]	; (8002800 <LCD0_inic+0x150>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002702:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~(3 << (NC * 2)); // pull up resistors
 8002704:	4b3e      	ldr	r3, [pc, #248]	; (8002800 <LCD0_inic+0x150>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	68da      	ldr	r2, [r3, #12]
 800270a:	4b3d      	ldr	r3, [pc, #244]	; (8002800 <LCD0_inic+0x150>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002712:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= (1 << (NC * 2)); // pull up resistors
 8002714:	4b3a      	ldr	r3, [pc, #232]	; (8002800 <LCD0_inic+0x150>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	4b39      	ldr	r3, [pc, #228]	; (8002800 <LCD0_inic+0x150>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002722:	60da      	str	r2, [r3, #12]

	ireg->OSPEEDR &= (uint32_t) ~( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 8002724:	4b36      	ldr	r3, [pc, #216]	; (8002800 <LCD0_inic+0x150>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	4a35      	ldr	r2, [pc, #212]	; (8002800 <LCD0_inic+0x150>)
 800272c:	6812      	ldr	r2, [r2, #0]
 800272e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002732:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002736:	6093      	str	r3, [r2, #8]
	ireg->OSPEEDR |= ( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 8002738:	4b31      	ldr	r3, [pc, #196]	; (8002800 <LCD0_inic+0x150>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	4a30      	ldr	r2, [pc, #192]	; (8002800 <LCD0_inic+0x150>)
 8002740:	6812      	ldr	r2, [r2, #0]
 8002742:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 8002746:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 800274a:	6093      	str	r3, [r2, #8]
	 
	lcd0_detect = ireg->IDR & (1 << NC);
 800274c:	4b2c      	ldr	r3, [pc, #176]	; (8002800 <LCD0_inic+0x150>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	f003 0308 	and.w	r3, r3, #8
 8002756:	4a2b      	ldr	r2, [pc, #172]	; (8002804 <LCD0_inic+0x154>)
 8002758:	6013      	str	r3, [r2, #0]
	
	/***INICIALIZACAO LCD**datasheet******/
	stm.systick.delay_ms(20); // using clock at 16Mhz
 800275a:	4b2b      	ldr	r3, [pc, #172]	; (8002808 <LCD0_inic+0x158>)
 800275c:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8002760:	2014      	movs	r0, #20
 8002762:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 8002764:	2100      	movs	r1, #0
 8002766:	2038      	movs	r0, #56	; 0x38
 8002768:	f000 f850 	bl	800280c <LCD0_write>
	stm.systick.delay_10us(4);
 800276c:	4b26      	ldr	r3, [pc, #152]	; (8002808 <LCD0_inic+0x158>)
 800276e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8002772:	2004      	movs	r0, #4
 8002774:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 8002776:	2100      	movs	r1, #0
 8002778:	2038      	movs	r0, #56	; 0x38
 800277a:	f000 f847 	bl	800280c <LCD0_write>
	stm.systick.delay_10us(10);
 800277e:	4b22      	ldr	r3, [pc, #136]	; (8002808 <LCD0_inic+0x158>)
 8002780:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8002784:	200a      	movs	r0, #10
 8002786:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 8002788:	2100      	movs	r1, #0
 800278a:	2038      	movs	r0, #56	; 0x38
 800278c:	f000 f83e 	bl	800280c <LCD0_write>
	stm.systick.delay_10us(4);
 8002790:	4b1d      	ldr	r3, [pc, #116]	; (8002808 <LCD0_inic+0x158>)
 8002792:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8002796:	2004      	movs	r0, #4
 8002798:	4798      	blx	r3
	/**************************************/
	// repeat twice in 4 bit length
	LCD0_write(0x28, INST); //function set 2B
 800279a:	2100      	movs	r1, #0
 800279c:	2028      	movs	r0, #40	; 0x28
 800279e:	f000 f835 	bl	800280c <LCD0_write>
	LCD0_BF();
 80027a2:	f000 fa45 	bl	8002c30 <LCD0_BF>
	LCD0_write(0x28, INST); //function set 2B
 80027a6:	2100      	movs	r1, #0
 80027a8:	2028      	movs	r0, #40	; 0x28
 80027aa:	f000 f82f 	bl	800280c <LCD0_write>
	LCD0_BF();
 80027ae:	f000 fa3f 	bl	8002c30 <LCD0_BF>

	LCD0_write(0x0C, INST);// display on/off control
 80027b2:	2100      	movs	r1, #0
 80027b4:	200c      	movs	r0, #12
 80027b6:	f000 f829 	bl	800280c <LCD0_write>
	LCD0_BF();
 80027ba:	f000 fa39 	bl	8002c30 <LCD0_BF>
	LCD0_write(0x0C, INST);// display on/off control
 80027be:	2100      	movs	r1, #0
 80027c0:	200c      	movs	r0, #12
 80027c2:	f000 f823 	bl	800280c <LCD0_write>
	LCD0_BF();
 80027c6:	f000 fa33 	bl	8002c30 <LCD0_BF>

	LCD0_write(0x01, INST);// clear display
 80027ca:	2100      	movs	r1, #0
 80027cc:	2001      	movs	r0, #1
 80027ce:	f000 f81d 	bl	800280c <LCD0_write>
	LCD0_BF();
 80027d2:	f000 fa2d 	bl	8002c30 <LCD0_BF>
	LCD0_write(0x01, INST);// clear display
 80027d6:	2100      	movs	r1, #0
 80027d8:	2001      	movs	r0, #1
 80027da:	f000 f817 	bl	800280c <LCD0_write>
	LCD0_BF();
 80027de:	f000 fa27 	bl	8002c30 <LCD0_BF>

	LCD0_write(0x06, INST);// entry mode set (crazy settings)
 80027e2:	2100      	movs	r1, #0
 80027e4:	2006      	movs	r0, #6
 80027e6:	f000 f811 	bl	800280c <LCD0_write>
	LCD0_BF();
 80027ea:	f000 fa21 	bl	8002c30 <LCD0_BF>
	LCD0_write(0x06, INST);// entry mode set (crazy settings)
 80027ee:	2100      	movs	r1, #0
 80027f0:	2006      	movs	r0, #6
 80027f2:	f000 f80b 	bl	800280c <LCD0_write>
	LCD0_BF();
 80027f6:	f000 fa1b 	bl	8002c30 <LCD0_BF>
	/**********INICIALIZATION END**********/
	//LCD0_write(0x1F, INST);// cursor or display shift
	//stm.systick.delay_10us(4);
	//LCD0_write(0x03, INST);// return home
	//stm.systick.delay_ms(2);
}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	2000071c 	.word	0x2000071c
 8002804:	20000720 	.word	0x20000720
 8002808:	20000578 	.word	0x20000578

0800280c <LCD0_write>:
void LCD0_write(char c, unsigned short D_I)
{ // write to LCD
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	460a      	mov	r2, r1
 8002816:	71fb      	strb	r3, [r7, #7]
 8002818:	4613      	mov	r3, r2
 800281a:	80bb      	strh	r3, [r7, #4]
	stm.func.resetpin(ireg,RW); // lcd as input
 800281c:	4b8d      	ldr	r3, [pc, #564]	; (8002a54 <LCD0_write+0x248>)
 800281e:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002822:	4a8d      	ldr	r2, [pc, #564]	; (8002a58 <LCD0_write+0x24c>)
 8002824:	6812      	ldr	r2, [r2, #0]
 8002826:	2101      	movs	r1, #1
 8002828:	4610      	mov	r0, r2
 800282a:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 800282c:	88bb      	ldrh	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d008      	beq.n	8002844 <LCD0_write+0x38>
 8002832:	4b88      	ldr	r3, [pc, #544]	; (8002a54 <LCD0_write+0x248>)
 8002834:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002838:	4a87      	ldr	r2, [pc, #540]	; (8002a58 <LCD0_write+0x24c>)
 800283a:	6812      	ldr	r2, [r2, #0]
 800283c:	2100      	movs	r1, #0
 800283e:	4610      	mov	r0, r2
 8002840:	4798      	blx	r3
 8002842:	e007      	b.n	8002854 <LCD0_write+0x48>
 8002844:	4b83      	ldr	r3, [pc, #524]	; (8002a54 <LCD0_write+0x248>)
 8002846:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800284a:	4a83      	ldr	r2, [pc, #524]	; (8002a58 <LCD0_write+0x24c>)
 800284c:	6812      	ldr	r2, [r2, #0]
 800284e:	2100      	movs	r1, #0
 8002850:	4610      	mov	r0, r2
 8002852:	4798      	blx	r3
	
	ireg->MODER &= (uint32_t) ~((3 << (DB4 *2)) | (3 << (DB5* 2)) | (3 << (DB6* 2)) | (3 << (DB7 * 2))); // mcu as output
 8002854:	4b80      	ldr	r3, [pc, #512]	; (8002a58 <LCD0_write+0x24c>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	4b7f      	ldr	r3, [pc, #508]	; (8002a58 <LCD0_write+0x24c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002862:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (DB4 *2)) | (1 << (DB5* 2)) | (1 << (DB6* 2)) | (1 << (DB7 * 2))); // mcu as output
 8002864:	4b7c      	ldr	r3, [pc, #496]	; (8002a58 <LCD0_write+0x24c>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	4b7b      	ldr	r3, [pc, #492]	; (8002a58 <LCD0_write+0x24c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 8002872:	601a      	str	r2, [r3, #0]
	
	stm.func.setpin(ireg, EN); // lcd enabled
 8002874:	4b77      	ldr	r3, [pc, #476]	; (8002a54 <LCD0_write+0x248>)
 8002876:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800287a:	4a77      	ldr	r2, [pc, #476]	; (8002a58 <LCD0_write+0x24c>)
 800287c:	6812      	ldr	r2, [r2, #0]
 800287e:	2102      	movs	r1, #2
 8002880:	4610      	mov	r0, r2
 8002882:	4798      	blx	r3
	
	if(c & 0x80) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 8002884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002888:	2b00      	cmp	r3, #0
 800288a:	da08      	bge.n	800289e <LCD0_write+0x92>
 800288c:	4b71      	ldr	r3, [pc, #452]	; (8002a54 <LCD0_write+0x248>)
 800288e:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002892:	4a71      	ldr	r2, [pc, #452]	; (8002a58 <LCD0_write+0x24c>)
 8002894:	6812      	ldr	r2, [r2, #0]
 8002896:	2107      	movs	r1, #7
 8002898:	4610      	mov	r0, r2
 800289a:	4798      	blx	r3
 800289c:	e007      	b.n	80028ae <LCD0_write+0xa2>
 800289e:	4b6d      	ldr	r3, [pc, #436]	; (8002a54 <LCD0_write+0x248>)
 80028a0:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80028a4:	4a6c      	ldr	r2, [pc, #432]	; (8002a58 <LCD0_write+0x24c>)
 80028a6:	6812      	ldr	r2, [r2, #0]
 80028a8:	2107      	movs	r1, #7
 80028aa:	4610      	mov	r0, r2
 80028ac:	4798      	blx	r3
	if(c & 0x40) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 80028ae:	79fb      	ldrb	r3, [r7, #7]
 80028b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d008      	beq.n	80028ca <LCD0_write+0xbe>
 80028b8:	4b66      	ldr	r3, [pc, #408]	; (8002a54 <LCD0_write+0x248>)
 80028ba:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80028be:	4a66      	ldr	r2, [pc, #408]	; (8002a58 <LCD0_write+0x24c>)
 80028c0:	6812      	ldr	r2, [r2, #0]
 80028c2:	2106      	movs	r1, #6
 80028c4:	4610      	mov	r0, r2
 80028c6:	4798      	blx	r3
 80028c8:	e007      	b.n	80028da <LCD0_write+0xce>
 80028ca:	4b62      	ldr	r3, [pc, #392]	; (8002a54 <LCD0_write+0x248>)
 80028cc:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80028d0:	4a61      	ldr	r2, [pc, #388]	; (8002a58 <LCD0_write+0x24c>)
 80028d2:	6812      	ldr	r2, [r2, #0]
 80028d4:	2106      	movs	r1, #6
 80028d6:	4610      	mov	r0, r2
 80028d8:	4798      	blx	r3
	if(c & 0x20) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	f003 0320 	and.w	r3, r3, #32
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d008      	beq.n	80028f6 <LCD0_write+0xea>
 80028e4:	4b5b      	ldr	r3, [pc, #364]	; (8002a54 <LCD0_write+0x248>)
 80028e6:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80028ea:	4a5b      	ldr	r2, [pc, #364]	; (8002a58 <LCD0_write+0x24c>)
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	2105      	movs	r1, #5
 80028f0:	4610      	mov	r0, r2
 80028f2:	4798      	blx	r3
 80028f4:	e007      	b.n	8002906 <LCD0_write+0xfa>
 80028f6:	4b57      	ldr	r3, [pc, #348]	; (8002a54 <LCD0_write+0x248>)
 80028f8:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80028fc:	4a56      	ldr	r2, [pc, #344]	; (8002a58 <LCD0_write+0x24c>)
 80028fe:	6812      	ldr	r2, [r2, #0]
 8002900:	2105      	movs	r1, #5
 8002902:	4610      	mov	r0, r2
 8002904:	4798      	blx	r3
	if(c & 0x10) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4);
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	f003 0310 	and.w	r3, r3, #16
 800290c:	2b00      	cmp	r3, #0
 800290e:	d008      	beq.n	8002922 <LCD0_write+0x116>
 8002910:	4b50      	ldr	r3, [pc, #320]	; (8002a54 <LCD0_write+0x248>)
 8002912:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002916:	4a50      	ldr	r2, [pc, #320]	; (8002a58 <LCD0_write+0x24c>)
 8002918:	6812      	ldr	r2, [r2, #0]
 800291a:	2104      	movs	r1, #4
 800291c:	4610      	mov	r0, r2
 800291e:	4798      	blx	r3
 8002920:	e007      	b.n	8002932 <LCD0_write+0x126>
 8002922:	4b4c      	ldr	r3, [pc, #304]	; (8002a54 <LCD0_write+0x248>)
 8002924:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002928:	4a4b      	ldr	r2, [pc, #300]	; (8002a58 <LCD0_write+0x24c>)
 800292a:	6812      	ldr	r2, [r2, #0]
 800292c:	2104      	movs	r1, #4
 800292e:	4610      	mov	r0, r2
 8002930:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 8002932:	4b48      	ldr	r3, [pc, #288]	; (8002a54 <LCD0_write+0x248>)
 8002934:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002938:	4a47      	ldr	r2, [pc, #284]	; (8002a58 <LCD0_write+0x24c>)
 800293a:	6812      	ldr	r2, [r2, #0]
 800293c:	2102      	movs	r1, #2
 800293e:	4610      	mov	r0, r2
 8002940:	4798      	blx	r3
	
	// Second nibble
	 
	stm.func.resetpin(ireg, RW); // lcd as input
 8002942:	4b44      	ldr	r3, [pc, #272]	; (8002a54 <LCD0_write+0x248>)
 8002944:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002948:	4a43      	ldr	r2, [pc, #268]	; (8002a58 <LCD0_write+0x24c>)
 800294a:	6812      	ldr	r2, [r2, #0]
 800294c:	2101      	movs	r1, #1
 800294e:	4610      	mov	r0, r2
 8002950:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002952:	88bb      	ldrh	r3, [r7, #4]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d008      	beq.n	800296a <LCD0_write+0x15e>
 8002958:	4b3e      	ldr	r3, [pc, #248]	; (8002a54 <LCD0_write+0x248>)
 800295a:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800295e:	4a3e      	ldr	r2, [pc, #248]	; (8002a58 <LCD0_write+0x24c>)
 8002960:	6812      	ldr	r2, [r2, #0]
 8002962:	2100      	movs	r1, #0
 8002964:	4610      	mov	r0, r2
 8002966:	4798      	blx	r3
 8002968:	e007      	b.n	800297a <LCD0_write+0x16e>
 800296a:	4b3a      	ldr	r3, [pc, #232]	; (8002a54 <LCD0_write+0x248>)
 800296c:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002970:	4a39      	ldr	r2, [pc, #228]	; (8002a58 <LCD0_write+0x24c>)
 8002972:	6812      	ldr	r2, [r2, #0]
 8002974:	2100      	movs	r1, #0
 8002976:	4610      	mov	r0, r2
 8002978:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enabled
 800297a:	4b36      	ldr	r3, [pc, #216]	; (8002a54 <LCD0_write+0x248>)
 800297c:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002980:	4a35      	ldr	r2, [pc, #212]	; (8002a58 <LCD0_write+0x24c>)
 8002982:	6812      	ldr	r2, [r2, #0]
 8002984:	2102      	movs	r1, #2
 8002986:	4610      	mov	r0, r2
 8002988:	4798      	blx	r3
	
	if(c & 0x08) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 800298a:	79fb      	ldrb	r3, [r7, #7]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b00      	cmp	r3, #0
 8002992:	d008      	beq.n	80029a6 <LCD0_write+0x19a>
 8002994:	4b2f      	ldr	r3, [pc, #188]	; (8002a54 <LCD0_write+0x248>)
 8002996:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800299a:	4a2f      	ldr	r2, [pc, #188]	; (8002a58 <LCD0_write+0x24c>)
 800299c:	6812      	ldr	r2, [r2, #0]
 800299e:	2107      	movs	r1, #7
 80029a0:	4610      	mov	r0, r2
 80029a2:	4798      	blx	r3
 80029a4:	e007      	b.n	80029b6 <LCD0_write+0x1aa>
 80029a6:	4b2b      	ldr	r3, [pc, #172]	; (8002a54 <LCD0_write+0x248>)
 80029a8:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80029ac:	4a2a      	ldr	r2, [pc, #168]	; (8002a58 <LCD0_write+0x24c>)
 80029ae:	6812      	ldr	r2, [r2, #0]
 80029b0:	2107      	movs	r1, #7
 80029b2:	4610      	mov	r0, r2
 80029b4:	4798      	blx	r3
	if(c & 0x04) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d008      	beq.n	80029d2 <LCD0_write+0x1c6>
 80029c0:	4b24      	ldr	r3, [pc, #144]	; (8002a54 <LCD0_write+0x248>)
 80029c2:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80029c6:	4a24      	ldr	r2, [pc, #144]	; (8002a58 <LCD0_write+0x24c>)
 80029c8:	6812      	ldr	r2, [r2, #0]
 80029ca:	2106      	movs	r1, #6
 80029cc:	4610      	mov	r0, r2
 80029ce:	4798      	blx	r3
 80029d0:	e007      	b.n	80029e2 <LCD0_write+0x1d6>
 80029d2:	4b20      	ldr	r3, [pc, #128]	; (8002a54 <LCD0_write+0x248>)
 80029d4:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80029d8:	4a1f      	ldr	r2, [pc, #124]	; (8002a58 <LCD0_write+0x24c>)
 80029da:	6812      	ldr	r2, [r2, #0]
 80029dc:	2106      	movs	r1, #6
 80029de:	4610      	mov	r0, r2
 80029e0:	4798      	blx	r3
	if(c & 0x02) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d008      	beq.n	80029fe <LCD0_write+0x1f2>
 80029ec:	4b19      	ldr	r3, [pc, #100]	; (8002a54 <LCD0_write+0x248>)
 80029ee:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80029f2:	4a19      	ldr	r2, [pc, #100]	; (8002a58 <LCD0_write+0x24c>)
 80029f4:	6812      	ldr	r2, [r2, #0]
 80029f6:	2105      	movs	r1, #5
 80029f8:	4610      	mov	r0, r2
 80029fa:	4798      	blx	r3
 80029fc:	e007      	b.n	8002a0e <LCD0_write+0x202>
 80029fe:	4b15      	ldr	r3, [pc, #84]	; (8002a54 <LCD0_write+0x248>)
 8002a00:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002a04:	4a14      	ldr	r2, [pc, #80]	; (8002a58 <LCD0_write+0x24c>)
 8002a06:	6812      	ldr	r2, [r2, #0]
 8002a08:	2105      	movs	r1, #5
 8002a0a:	4610      	mov	r0, r2
 8002a0c:	4798      	blx	r3
	if(c & 0x01) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4); 
 8002a0e:	79fb      	ldrb	r3, [r7, #7]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d008      	beq.n	8002a2a <LCD0_write+0x21e>
 8002a18:	4b0e      	ldr	r3, [pc, #56]	; (8002a54 <LCD0_write+0x248>)
 8002a1a:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002a1e:	4a0e      	ldr	r2, [pc, #56]	; (8002a58 <LCD0_write+0x24c>)
 8002a20:	6812      	ldr	r2, [r2, #0]
 8002a22:	2104      	movs	r1, #4
 8002a24:	4610      	mov	r0, r2
 8002a26:	4798      	blx	r3
 8002a28:	e007      	b.n	8002a3a <LCD0_write+0x22e>
 8002a2a:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <LCD0_write+0x248>)
 8002a2c:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002a30:	4a09      	ldr	r2, [pc, #36]	; (8002a58 <LCD0_write+0x24c>)
 8002a32:	6812      	ldr	r2, [r2, #0]
 8002a34:	2104      	movs	r1, #4
 8002a36:	4610      	mov	r0, r2
 8002a38:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 8002a3a:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <LCD0_write+0x248>)
 8002a3c:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002a40:	4a05      	ldr	r2, [pc, #20]	; (8002a58 <LCD0_write+0x24c>)
 8002a42:	6812      	ldr	r2, [r2, #0]
 8002a44:	2102      	movs	r1, #2
 8002a46:	4610      	mov	r0, r2
 8002a48:	4798      	blx	r3
}
 8002a4a:	bf00      	nop
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20000578 	.word	0x20000578
 8002a58:	2000071c 	.word	0x2000071c

08002a5c <LCD0_read>:
char LCD0_read(unsigned short D_I)
{ // Read from LCD
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	80fb      	strh	r3, [r7, #6]
	uint32_t data = 0;
 8002a66:	2300      	movs	r3, #0
 8002a68:	60bb      	str	r3, [r7, #8]
	uint8_t c = 0;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	73fb      	strb	r3, [r7, #15]
	ireg->MODER &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // mcu as input
 8002a6e:	4b6e      	ldr	r3, [pc, #440]	; (8002c28 <LCD0_read+0x1cc>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4b6c      	ldr	r3, [pc, #432]	; (8002c28 <LCD0_read+0x1cc>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002a7c:	601a      	str	r2, [r3, #0]
	
	//First nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8002a7e:	4b6b      	ldr	r3, [pc, #428]	; (8002c2c <LCD0_read+0x1d0>)
 8002a80:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002a84:	4a68      	ldr	r2, [pc, #416]	; (8002c28 <LCD0_read+0x1cc>)
 8002a86:	6812      	ldr	r2, [r2, #0]
 8002a88:	2101      	movs	r1, #1
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002a8e:	88fb      	ldrh	r3, [r7, #6]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d008      	beq.n	8002aa6 <LCD0_read+0x4a>
 8002a94:	4b65      	ldr	r3, [pc, #404]	; (8002c2c <LCD0_read+0x1d0>)
 8002a96:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002a9a:	4a63      	ldr	r2, [pc, #396]	; (8002c28 <LCD0_read+0x1cc>)
 8002a9c:	6812      	ldr	r2, [r2, #0]
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	4610      	mov	r0, r2
 8002aa2:	4798      	blx	r3
 8002aa4:	e007      	b.n	8002ab6 <LCD0_read+0x5a>
 8002aa6:	4b61      	ldr	r3, [pc, #388]	; (8002c2c <LCD0_read+0x1d0>)
 8002aa8:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002aac:	4a5e      	ldr	r2, [pc, #376]	; (8002c28 <LCD0_read+0x1cc>)
 8002aae:	6812      	ldr	r2, [r2, #0]
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	4610      	mov	r0, r2
 8002ab4:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8002ab6:	4b5d      	ldr	r3, [pc, #372]	; (8002c2c <LCD0_read+0x1d0>)
 8002ab8:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002abc:	4a5a      	ldr	r2, [pc, #360]	; (8002c28 <LCD0_read+0x1cc>)
 8002abe:	6812      	ldr	r2, [r2, #0]
 8002ac0:	2102      	movs	r1, #2
 8002ac2:	4610      	mov	r0, r2
 8002ac4:	4798      	blx	r3
	data = ireg->IDR; // read data 
 8002ac6:	4b58      	ldr	r3, [pc, #352]	; (8002c28 <LCD0_read+0x1cc>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8002ace:	4b57      	ldr	r3, [pc, #348]	; (8002c2c <LCD0_read+0x1d0>)
 8002ad0:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002ad4:	4a54      	ldr	r2, [pc, #336]	; (8002c28 <LCD0_read+0x1cc>)
 8002ad6:	6812      	ldr	r2, [r2, #0]
 8002ad8:	2102      	movs	r1, #2
 8002ada:	4610      	mov	r0, r2
 8002adc:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7);
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d004      	beq.n	8002af2 <LCD0_read+0x96>
 8002ae8:	7bfb      	ldrb	r3, [r7, #15]
 8002aea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002aee:	73fb      	strb	r3, [r7, #15]
 8002af0:	e003      	b.n	8002afa <LCD0_read+0x9e>
 8002af2:	7bfb      	ldrb	r3, [r7, #15]
 8002af4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002af8:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6);
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d004      	beq.n	8002b0e <LCD0_read+0xb2>
 8002b04:	7bfb      	ldrb	r3, [r7, #15]
 8002b06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b0a:	73fb      	strb	r3, [r7, #15]
 8002b0c:	e003      	b.n	8002b16 <LCD0_read+0xba>
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
 8002b10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b14:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5);
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	f003 0320 	and.w	r3, r3, #32
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d004      	beq.n	8002b2a <LCD0_read+0xce>
 8002b20:	7bfb      	ldrb	r3, [r7, #15]
 8002b22:	f043 0320 	orr.w	r3, r3, #32
 8002b26:	73fb      	strb	r3, [r7, #15]
 8002b28:	e003      	b.n	8002b32 <LCD0_read+0xd6>
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
 8002b2c:	f023 0320 	bic.w	r3, r3, #32
 8002b30:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4);
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	f003 0310 	and.w	r3, r3, #16
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d004      	beq.n	8002b46 <LCD0_read+0xea>
 8002b3c:	7bfb      	ldrb	r3, [r7, #15]
 8002b3e:	f043 0310 	orr.w	r3, r3, #16
 8002b42:	73fb      	strb	r3, [r7, #15]
 8002b44:	e003      	b.n	8002b4e <LCD0_read+0xf2>
 8002b46:	7bfb      	ldrb	r3, [r7, #15]
 8002b48:	f023 0310 	bic.w	r3, r3, #16
 8002b4c:	73fb      	strb	r3, [r7, #15]
	  
	// Second nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8002b4e:	4b37      	ldr	r3, [pc, #220]	; (8002c2c <LCD0_read+0x1d0>)
 8002b50:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002b54:	4a34      	ldr	r2, [pc, #208]	; (8002c28 <LCD0_read+0x1cc>)
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	2101      	movs	r1, #1
 8002b5a:	4610      	mov	r0, r2
 8002b5c:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002b5e:	88fb      	ldrh	r3, [r7, #6]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d008      	beq.n	8002b76 <LCD0_read+0x11a>
 8002b64:	4b31      	ldr	r3, [pc, #196]	; (8002c2c <LCD0_read+0x1d0>)
 8002b66:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002b6a:	4a2f      	ldr	r2, [pc, #188]	; (8002c28 <LCD0_read+0x1cc>)
 8002b6c:	6812      	ldr	r2, [r2, #0]
 8002b6e:	2100      	movs	r1, #0
 8002b70:	4610      	mov	r0, r2
 8002b72:	4798      	blx	r3
 8002b74:	e007      	b.n	8002b86 <LCD0_read+0x12a>
 8002b76:	4b2d      	ldr	r3, [pc, #180]	; (8002c2c <LCD0_read+0x1d0>)
 8002b78:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002b7c:	4a2a      	ldr	r2, [pc, #168]	; (8002c28 <LCD0_read+0x1cc>)
 8002b7e:	6812      	ldr	r2, [r2, #0]
 8002b80:	2100      	movs	r1, #0
 8002b82:	4610      	mov	r0, r2
 8002b84:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8002b86:	4b29      	ldr	r3, [pc, #164]	; (8002c2c <LCD0_read+0x1d0>)
 8002b88:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002b8c:	4a26      	ldr	r2, [pc, #152]	; (8002c28 <LCD0_read+0x1cc>)
 8002b8e:	6812      	ldr	r2, [r2, #0]
 8002b90:	2102      	movs	r1, #2
 8002b92:	4610      	mov	r0, r2
 8002b94:	4798      	blx	r3
	data = ireg->IDR; // read data
 8002b96:	4b24      	ldr	r3, [pc, #144]	; (8002c28 <LCD0_read+0x1cc>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8002b9e:	4b23      	ldr	r3, [pc, #140]	; (8002c2c <LCD0_read+0x1d0>)
 8002ba0:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002ba4:	4a20      	ldr	r2, [pc, #128]	; (8002c28 <LCD0_read+0x1cc>)
 8002ba6:	6812      	ldr	r2, [r2, #0]
 8002ba8:	2102      	movs	r1, #2
 8002baa:	4610      	mov	r0, r2
 8002bac:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3);
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d004      	beq.n	8002bc2 <LCD0_read+0x166>
 8002bb8:	7bfb      	ldrb	r3, [r7, #15]
 8002bba:	f043 0308 	orr.w	r3, r3, #8
 8002bbe:	73fb      	strb	r3, [r7, #15]
 8002bc0:	e003      	b.n	8002bca <LCD0_read+0x16e>
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
 8002bc4:	f023 0308 	bic.w	r3, r3, #8
 8002bc8:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2);
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d004      	beq.n	8002bde <LCD0_read+0x182>
 8002bd4:	7bfb      	ldrb	r3, [r7, #15]
 8002bd6:	f043 0304 	orr.w	r3, r3, #4
 8002bda:	73fb      	strb	r3, [r7, #15]
 8002bdc:	e003      	b.n	8002be6 <LCD0_read+0x18a>
 8002bde:	7bfb      	ldrb	r3, [r7, #15]
 8002be0:	f023 0304 	bic.w	r3, r3, #4
 8002be4:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1);
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	f003 0320 	and.w	r3, r3, #32
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d004      	beq.n	8002bfa <LCD0_read+0x19e>
 8002bf0:	7bfb      	ldrb	r3, [r7, #15]
 8002bf2:	f043 0302 	orr.w	r3, r3, #2
 8002bf6:	73fb      	strb	r3, [r7, #15]
 8002bf8:	e003      	b.n	8002c02 <LCD0_read+0x1a6>
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	f023 0302 	bic.w	r3, r3, #2
 8002c00:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0);
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	f003 0310 	and.w	r3, r3, #16
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d004      	beq.n	8002c16 <LCD0_read+0x1ba>
 8002c0c:	7bfb      	ldrb	r3, [r7, #15]
 8002c0e:	f043 0301 	orr.w	r3, r3, #1
 8002c12:	73fb      	strb	r3, [r7, #15]
 8002c14:	e003      	b.n	8002c1e <LCD0_read+0x1c2>
 8002c16:	7bfb      	ldrb	r3, [r7, #15]
 8002c18:	f023 0301 	bic.w	r3, r3, #1
 8002c1c:	73fb      	strb	r3, [r7, #15]
	
	return c;
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	2000071c 	.word	0x2000071c
 8002c2c:	20000578 	.word	0x20000578

08002c30 <LCD0_BF>:
void LCD0_BF(void)
//	It has to read at minimum one equal and exit
//	immediately if not equal, weird property.
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
	for( ; 0x80 & LCD0_read(INST) ; );
 8002c34:	bf00      	nop
 8002c36:	2000      	movs	r0, #0
 8002c38:	f7ff ff10 	bl	8002a5c <LCD0_read>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	b25b      	sxtb	r3, r3
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	dbf8      	blt.n	8002c36 <LCD0_BF+0x6>
}
 8002c44:	bf00      	nop
 8002c46:	bf00      	nop
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <LCD0_getch>:
char LCD0_getch(void)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b082      	sub	sp, #8
 8002c4e:	af00      	add	r7, sp, #0
	char c;
	c = LCD0_read(DATA);
 8002c50:	2001      	movs	r0, #1
 8002c52:	f7ff ff03 	bl	8002a5c <LCD0_read>
 8002c56:	4603      	mov	r3, r0
 8002c58:	71fb      	strb	r3, [r7, #7]
	LCD0_BF();
 8002c5a:	f7ff ffe9 	bl	8002c30 <LCD0_BF>
	return c;
 8002c5e:	79fb      	ldrb	r3, [r7, #7]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3708      	adds	r7, #8
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <LCD0_putch>:
void LCD0_putch(char c)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	71fb      	strb	r3, [r7, #7]
	LCD0_write(c, DATA);
 8002c72:	79fb      	ldrb	r3, [r7, #7]
 8002c74:	2101      	movs	r1, #1
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff fdc8 	bl	800280c <LCD0_write>
	LCD0_BF();
 8002c7c:	f7ff ffd8 	bl	8002c30 <LCD0_BF>
}
 8002c80:	bf00      	nop
 8002c82:	3708      	adds	r7, #8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <LCD0_string>:
void LCD0_string(const char* s)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
	char tmp;
	while(*s){
 8002c90:	e008      	b.n	8002ca4 <LCD0_string+0x1c>
		tmp = *(s++);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	1c5a      	adds	r2, r3, #1
 8002c96:	607a      	str	r2, [r7, #4]
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	73fb      	strb	r3, [r7, #15]
		LCD0_putch(tmp);
 8002c9c:	7bfb      	ldrb	r3, [r7, #15]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff ffe2 	bl	8002c68 <LCD0_putch>
	while(*s){
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1f2      	bne.n	8002c92 <LCD0_string+0xa>
	}
}
 8002cac:	bf00      	nop
 8002cae:	bf00      	nop
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <LCD0_string_size>:
void LCD0_string_size(const char* s, uint32_t size)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b084      	sub	sp, #16
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
 8002cbe:	6039      	str	r1, [r7, #0]
	char tmp;
	uint32_t pos = 0;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	60fb      	str	r3, [r7, #12]
	while(*s){
 8002cc4:	e00f      	b.n	8002ce6 <LCD0_string_size+0x30>
		tmp=*(s++);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	1c5a      	adds	r2, r3, #1
 8002cca:	607a      	str	r2, [r7, #4]
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	72fb      	strb	r3, [r7, #11]
		pos++;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	60fb      	str	r3, [r7, #12]
		if(pos > size) // 1 TO SIZE+1
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d808      	bhi.n	8002cf0 <LCD0_string_size+0x3a>
			break;
		LCD0_putch(tmp);
 8002cde:	7afb      	ldrb	r3, [r7, #11]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff ffc1 	bl	8002c68 <LCD0_putch>
	while(*s){
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1eb      	bne.n	8002cc6 <LCD0_string_size+0x10>
 8002cee:	e007      	b.n	8002d00 <LCD0_string_size+0x4a>
			break;
 8002cf0:	bf00      	nop
	}
	while(pos < size){ // TO SIZE
 8002cf2:	e005      	b.n	8002d00 <LCD0_string_size+0x4a>
		LCD0_putch(' ');
 8002cf4:	2020      	movs	r0, #32
 8002cf6:	f7ff ffb7 	bl	8002c68 <LCD0_putch>
		pos++;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	60fb      	str	r3, [r7, #12]
	while(pos < size){ // TO SIZE
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d3f5      	bcc.n	8002cf4 <LCD0_string_size+0x3e>
	}
}
 8002d08:	bf00      	nop
 8002d0a:	bf00      	nop
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <LCD0_hspace>:
void LCD0_hspace(uint32_t n)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b082      	sub	sp, #8
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
	for(; n; n--){
 8002d1a:	e005      	b.n	8002d28 <LCD0_hspace+0x16>
		LCD0_putch(' ');
 8002d1c:	2020      	movs	r0, #32
 8002d1e:	f7ff ffa3 	bl	8002c68 <LCD0_putch>
	for(; n; n--){
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	3b01      	subs	r3, #1
 8002d26:	607b      	str	r3, [r7, #4]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1f6      	bne.n	8002d1c <LCD0_hspace+0xa>
	}
}
 8002d2e:	bf00      	nop
 8002d30:	bf00      	nop
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <LCD0_clear>:
void LCD0_clear(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
	LCD0_write(0x01, INST);
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	2001      	movs	r0, #1
 8002d40:	f7ff fd64 	bl	800280c <LCD0_write>
	LCD0_BF();
 8002d44:	f7ff ff74 	bl	8002c30 <LCD0_BF>
	stm.systick.delay_ms(2);
 8002d48:	4b03      	ldr	r3, [pc, #12]	; (8002d58 <LCD0_clear+0x20>)
 8002d4a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8002d4e:	2002      	movs	r0, #2
 8002d50:	4798      	blx	r3
}
 8002d52:	bf00      	nop
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	20000578 	.word	0x20000578

08002d5c <LCD0_gotoxy>:
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
	switch(y){
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2b03      	cmp	r3, #3
 8002d6a:	d837      	bhi.n	8002ddc <LCD0_gotoxy+0x80>
 8002d6c:	a201      	add	r2, pc, #4	; (adr r2, 8002d74 <LCD0_gotoxy+0x18>)
 8002d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d72:	bf00      	nop
 8002d74:	08002d85 	.word	0x08002d85
 8002d78:	08002d9b 	.word	0x08002d9b
 8002d7c:	08002db1 	.word	0x08002db1
 8002d80:	08002dc7 	.word	0x08002dc7
		case 0:
			LCD0_write((char)(0x80 + x), INST);
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	3b80      	subs	r3, #128	; 0x80
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff fd3c 	bl	800280c <LCD0_write>
			LCD0_BF();
 8002d94:	f7ff ff4c 	bl	8002c30 <LCD0_BF>
			break;
 8002d98:	e021      	b.n	8002dde <LCD0_gotoxy+0x82>
		case 1:
			LCD0_write((char)(0xC0 + x), INST);
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	3b40      	subs	r3, #64	; 0x40
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fd31 	bl	800280c <LCD0_write>
			LCD0_BF();
 8002daa:	f7ff ff41 	bl	8002c30 <LCD0_BF>
			break;
 8002dae:	e016      	b.n	8002dde <LCD0_gotoxy+0x82>
		case 2:
			LCD0_write((char)(0x94 + x), INST); // 0x94
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	3b6c      	subs	r3, #108	; 0x6c
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	2100      	movs	r1, #0
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff fd26 	bl	800280c <LCD0_write>
			LCD0_BF();
 8002dc0:	f7ff ff36 	bl	8002c30 <LCD0_BF>
			break;
 8002dc4:	e00b      	b.n	8002dde <LCD0_gotoxy+0x82>
		case 3:
			LCD0_write((char)(0xD4 + x), INST); // 0xD4
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	3b2c      	subs	r3, #44	; 0x2c
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2100      	movs	r1, #0
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff fd1b 	bl	800280c <LCD0_write>
			LCD0_BF();
 8002dd6:	f7ff ff2b 	bl	8002c30 <LCD0_BF>
			break;
 8002dda:	e000      	b.n	8002dde <LCD0_gotoxy+0x82>
		default:
			break;
 8002ddc:	bf00      	nop
	}
}
 8002dde:	bf00      	nop
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop

08002de8 <LCD0_reboot>:
void LCD0_reboot(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
	//low high detect pin NC
	uint32_t i;
	uint32_t tmp;
	tmp = ireg->IDR & (1 << NC);
 8002dee:	4b0d      	ldr	r3, [pc, #52]	; (8002e24 <LCD0_reboot+0x3c>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	f003 0308 	and.w	r3, r3, #8
 8002df8:	607b      	str	r3, [r7, #4]
	i = tmp ^ lcd0_detect;
 8002dfa:	4b0b      	ldr	r3, [pc, #44]	; (8002e28 <LCD0_reboot+0x40>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	4053      	eors	r3, r2
 8002e02:	603b      	str	r3, [r7, #0]
	i &= tmp;
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	603b      	str	r3, [r7, #0]
	if(i)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <LCD0_reboot+0x2e>
		LCD0_inic();
 8002e12:	f7ff fc4d 	bl	80026b0 <LCD0_inic>
	lcd0_detect = tmp;
 8002e16:	4a04      	ldr	r2, [pc, #16]	; (8002e28 <LCD0_reboot+0x40>)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6013      	str	r3, [r2, #0]
}
 8002e1c:	bf00      	nop
 8002e1e:	3708      	adds	r7, #8
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	2000071c 	.word	0x2000071c
 8002e28:	20000720 	.word	0x20000720

08002e2c <STM32446enable>:
/*
*** File Procedure and Functions
*/

// STM32446 Image Linker
STM32446 STM32446enable(void){
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
/******************************************************************************
	Comment out the linked modules to reduce memmory usage.
	
*******************************************************************************/
	mem[0] = 0;
 8002e34:	4b98      	ldr	r3, [pc, #608]	; (8003098 <STM32446enable+0x26c>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
	nen[0] = 0;
 8002e3a:	4b98      	ldr	r3, [pc, #608]	; (800309c <STM32446enable+0x270>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
	STM32446temperature = 0;
 8002e40:	4997      	ldr	r1, [pc, #604]	; (80030a0 <STM32446enable+0x274>)
 8002e42:	f04f 0200 	mov.w	r2, #0
 8002e46:	f04f 0300 	mov.w	r3, #0
 8002e4a:	e9c1 2300 	strd	r2, r3, [r1]
	/*****STM32446 OBJECTS******/
	//FLASH
	ret.flash.reg = (FLASH_TypeDef*) FLASH_R_BASE;
 8002e4e:	4b95      	ldr	r3, [pc, #596]	; (80030a4 <STM32446enable+0x278>)
 8002e50:	4a95      	ldr	r2, [pc, #596]	; (80030a8 <STM32446enable+0x27c>)
 8002e52:	601a      	str	r2, [r3, #0]
	
	//CRC
	ret.crc.reg = (CRC_TypeDef*) CRC_BASE;
 8002e54:	4b93      	ldr	r3, [pc, #588]	; (80030a4 <STM32446enable+0x278>)
 8002e56:	4a95      	ldr	r2, [pc, #596]	; (80030ac <STM32446enable+0x280>)
 8002e58:	605a      	str	r2, [r3, #4]
	
	//PWR
	ret.pwr.reg = (PWR_TypeDef*) PWR_BASE;
 8002e5a:	4b92      	ldr	r3, [pc, #584]	; (80030a4 <STM32446enable+0x278>)
 8002e5c:	4a94      	ldr	r2, [pc, #592]	; (80030b0 <STM32446enable+0x284>)
 8002e5e:	609a      	str	r2, [r3, #8]
	
	//RCC
	ret.rcc.reg = (RCC_TypeDef*) RCC_BASE;
 8002e60:	4b90      	ldr	r3, [pc, #576]	; (80030a4 <STM32446enable+0x278>)
 8002e62:	4a94      	ldr	r2, [pc, #592]	; (80030b4 <STM32446enable+0x288>)
 8002e64:	60da      	str	r2, [r3, #12]
	ret.rcc.henable = STM32446RccHEnable;
 8002e66:	4b8f      	ldr	r3, [pc, #572]	; (80030a4 <STM32446enable+0x278>)
 8002e68:	4a93      	ldr	r2, [pc, #588]	; (80030b8 <STM32446enable+0x28c>)
 8002e6a:	611a      	str	r2, [r3, #16]
	ret.rcc.hselect = STM32446RccHSelect;
 8002e6c:	4b8d      	ldr	r3, [pc, #564]	; (80030a4 <STM32446enable+0x278>)
 8002e6e:	4a93      	ldr	r2, [pc, #588]	; (80030bc <STM32446enable+0x290>)
 8002e70:	615a      	str	r2, [r3, #20]
	ret.rcc.lenable = STM32446RccLEnable;
 8002e72:	4b8c      	ldr	r3, [pc, #560]	; (80030a4 <STM32446enable+0x278>)
 8002e74:	4a92      	ldr	r2, [pc, #584]	; (80030c0 <STM32446enable+0x294>)
 8002e76:	619a      	str	r2, [r3, #24]
	ret.rcc.lselect = STM32446RccLSelect;
 8002e78:	4b8a      	ldr	r3, [pc, #552]	; (80030a4 <STM32446enable+0x278>)
 8002e7a:	4a92      	ldr	r2, [pc, #584]	; (80030c4 <STM32446enable+0x298>)
 8002e7c:	61da      	str	r2, [r3, #28]
	ret.rcc.prescaler = STM32446Prescaler;
 8002e7e:	4b89      	ldr	r3, [pc, #548]	; (80030a4 <STM32446enable+0x278>)
 8002e80:	4a91      	ldr	r2, [pc, #580]	; (80030c8 <STM32446enable+0x29c>)
 8002e82:	621a      	str	r2, [r3, #32]
	/****PLL****/
	ret.rcc.pll.division = STM32446PLLDivision;
 8002e84:	4b87      	ldr	r3, [pc, #540]	; (80030a4 <STM32446enable+0x278>)
 8002e86:	4a91      	ldr	r2, [pc, #580]	; (80030cc <STM32446enable+0x2a0>)
 8002e88:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rcc.pll.enable = STM32446RccPLLCLKEnable;
 8002e8a:	4b86      	ldr	r3, [pc, #536]	; (80030a4 <STM32446enable+0x278>)
 8002e8c:	4a90      	ldr	r2, [pc, #576]	; (80030d0 <STM32446enable+0x2a4>)
 8002e8e:	629a      	str	r2, [r3, #40]	; 0x28
	ret.rcc.plli2s.enable = STM32446RccPLLI2SEnable;
 8002e90:	4b84      	ldr	r3, [pc, #528]	; (80030a4 <STM32446enable+0x278>)
 8002e92:	4a90      	ldr	r2, [pc, #576]	; (80030d4 <STM32446enable+0x2a8>)
 8002e94:	62da      	str	r2, [r3, #44]	; 0x2c
	ret.rcc.pllsai.enable = STM32446RccPLLSAIEnable;
 8002e96:	4b83      	ldr	r3, [pc, #524]	; (80030a4 <STM32446enable+0x278>)
 8002e98:	4a8f      	ldr	r2, [pc, #572]	; (80030d8 <STM32446enable+0x2ac>)
 8002e9a:	631a      	str	r2, [r3, #48]	; 0x30
	
	//GPIOA
	ret.gpioa.reg = (GPIO_TypeDef*) GPIOA_BASE;
 8002e9c:	4b81      	ldr	r3, [pc, #516]	; (80030a4 <STM32446enable+0x278>)
 8002e9e:	4a8f      	ldr	r2, [pc, #572]	; (80030dc <STM32446enable+0x2b0>)
 8002ea0:	635a      	str	r2, [r3, #52]	; 0x34
	ret.gpioa.moder = STM32446GpioAmoder;
 8002ea2:	4b80      	ldr	r3, [pc, #512]	; (80030a4 <STM32446enable+0x278>)
 8002ea4:	4a8e      	ldr	r2, [pc, #568]	; (80030e0 <STM32446enable+0x2b4>)
 8002ea6:	639a      	str	r2, [r3, #56]	; 0x38
	ret.gpioa.ospeedr = STM32446GpioAospeedr;
 8002ea8:	4b7e      	ldr	r3, [pc, #504]	; (80030a4 <STM32446enable+0x278>)
 8002eaa:	4a8e      	ldr	r2, [pc, #568]	; (80030e4 <STM32446enable+0x2b8>)
 8002eac:	63da      	str	r2, [r3, #60]	; 0x3c
	ret.gpioa.pupdr = STM32446GpioApupdr;
 8002eae:	4b7d      	ldr	r3, [pc, #500]	; (80030a4 <STM32446enable+0x278>)
 8002eb0:	4a8d      	ldr	r2, [pc, #564]	; (80030e8 <STM32446enable+0x2bc>)
 8002eb2:	641a      	str	r2, [r3, #64]	; 0x40
	ret.gpioa.reset = STM32446GpioAreset;
 8002eb4:	4b7b      	ldr	r3, [pc, #492]	; (80030a4 <STM32446enable+0x278>)
 8002eb6:	4a8d      	ldr	r2, [pc, #564]	; (80030ec <STM32446enable+0x2c0>)
 8002eb8:	649a      	str	r2, [r3, #72]	; 0x48
	ret.gpioa.set = STM32446GpioAset;
 8002eba:	4b7a      	ldr	r3, [pc, #488]	; (80030a4 <STM32446enable+0x278>)
 8002ebc:	4a8c      	ldr	r2, [pc, #560]	; (80030f0 <STM32446enable+0x2c4>)
 8002ebe:	64da      	str	r2, [r3, #76]	; 0x4c
	ret.gpioa.afr = STM32446GpioAafr;
 8002ec0:	4b78      	ldr	r3, [pc, #480]	; (80030a4 <STM32446enable+0x278>)
 8002ec2:	4a8c      	ldr	r2, [pc, #560]	; (80030f4 <STM32446enable+0x2c8>)
 8002ec4:	645a      	str	r2, [r3, #68]	; 0x44
	
	//GPIOB
	ret.gpiob.reg = (GPIO_TypeDef*) GPIOB_BASE;
 8002ec6:	4b77      	ldr	r3, [pc, #476]	; (80030a4 <STM32446enable+0x278>)
 8002ec8:	4a8b      	ldr	r2, [pc, #556]	; (80030f8 <STM32446enable+0x2cc>)
 8002eca:	651a      	str	r2, [r3, #80]	; 0x50
	ret.gpiob.moder = STM32446GpioBmoder;
 8002ecc:	4b75      	ldr	r3, [pc, #468]	; (80030a4 <STM32446enable+0x278>)
 8002ece:	4a8b      	ldr	r2, [pc, #556]	; (80030fc <STM32446enable+0x2d0>)
 8002ed0:	655a      	str	r2, [r3, #84]	; 0x54
	ret.gpiob.ospeedr = STM32446GpioBospeedr;
 8002ed2:	4b74      	ldr	r3, [pc, #464]	; (80030a4 <STM32446enable+0x278>)
 8002ed4:	4a8a      	ldr	r2, [pc, #552]	; (8003100 <STM32446enable+0x2d4>)
 8002ed6:	659a      	str	r2, [r3, #88]	; 0x58
	ret.gpiob.pupdr = STM32446GpioBpupdr;
 8002ed8:	4b72      	ldr	r3, [pc, #456]	; (80030a4 <STM32446enable+0x278>)
 8002eda:	4a8a      	ldr	r2, [pc, #552]	; (8003104 <STM32446enable+0x2d8>)
 8002edc:	65da      	str	r2, [r3, #92]	; 0x5c
	ret.gpiob.reset = STM32446GpioBreset;
 8002ede:	4b71      	ldr	r3, [pc, #452]	; (80030a4 <STM32446enable+0x278>)
 8002ee0:	4a89      	ldr	r2, [pc, #548]	; (8003108 <STM32446enable+0x2dc>)
 8002ee2:	665a      	str	r2, [r3, #100]	; 0x64
	ret.gpiob.set = STM32446GpioBset;
 8002ee4:	4b6f      	ldr	r3, [pc, #444]	; (80030a4 <STM32446enable+0x278>)
 8002ee6:	4a89      	ldr	r2, [pc, #548]	; (800310c <STM32446enable+0x2e0>)
 8002ee8:	669a      	str	r2, [r3, #104]	; 0x68
	ret.gpiob.afr = STM32446GpioBafr;
 8002eea:	4b6e      	ldr	r3, [pc, #440]	; (80030a4 <STM32446enable+0x278>)
 8002eec:	4a88      	ldr	r2, [pc, #544]	; (8003110 <STM32446enable+0x2e4>)
 8002eee:	661a      	str	r2, [r3, #96]	; 0x60
	
	//GPIOC
	ret.gpioc.reg = (GPIO_TypeDef*) GPIOC_BASE;
 8002ef0:	4b6c      	ldr	r3, [pc, #432]	; (80030a4 <STM32446enable+0x278>)
 8002ef2:	4a88      	ldr	r2, [pc, #544]	; (8003114 <STM32446enable+0x2e8>)
 8002ef4:	66da      	str	r2, [r3, #108]	; 0x6c
	ret.gpioc.moder = STM32446GpioCmoder;
 8002ef6:	4b6b      	ldr	r3, [pc, #428]	; (80030a4 <STM32446enable+0x278>)
 8002ef8:	4a87      	ldr	r2, [pc, #540]	; (8003118 <STM32446enable+0x2ec>)
 8002efa:	671a      	str	r2, [r3, #112]	; 0x70
	ret.gpioc.ospeedr = STM32446GpioCospeedr;
 8002efc:	4b69      	ldr	r3, [pc, #420]	; (80030a4 <STM32446enable+0x278>)
 8002efe:	4a87      	ldr	r2, [pc, #540]	; (800311c <STM32446enable+0x2f0>)
 8002f00:	675a      	str	r2, [r3, #116]	; 0x74
	ret.gpioc.pupdr = STM32446GpioCpupdr;
 8002f02:	4b68      	ldr	r3, [pc, #416]	; (80030a4 <STM32446enable+0x278>)
 8002f04:	4a86      	ldr	r2, [pc, #536]	; (8003120 <STM32446enable+0x2f4>)
 8002f06:	679a      	str	r2, [r3, #120]	; 0x78
	ret.gpioc.reset = STM32446GpioCreset;
 8002f08:	4b66      	ldr	r3, [pc, #408]	; (80030a4 <STM32446enable+0x278>)
 8002f0a:	4a86      	ldr	r2, [pc, #536]	; (8003124 <STM32446enable+0x2f8>)
 8002f0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	ret.gpioc.set = STM32446GpioCset;
 8002f10:	4b64      	ldr	r3, [pc, #400]	; (80030a4 <STM32446enable+0x278>)
 8002f12:	4a85      	ldr	r2, [pc, #532]	; (8003128 <STM32446enable+0x2fc>)
 8002f14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	ret.gpioc.afr = STM32446GpioCafr;
 8002f18:	4b62      	ldr	r3, [pc, #392]	; (80030a4 <STM32446enable+0x278>)
 8002f1a:	4a84      	ldr	r2, [pc, #528]	; (800312c <STM32446enable+0x300>)
 8002f1c:	67da      	str	r2, [r3, #124]	; 0x7c
	
	//GPIOD
	ret.gpiod.reg = (GPIO_TypeDef*) GPIOD_BASE;
 8002f1e:	4b61      	ldr	r3, [pc, #388]	; (80030a4 <STM32446enable+0x278>)
 8002f20:	4a83      	ldr	r2, [pc, #524]	; (8003130 <STM32446enable+0x304>)
 8002f22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	ret.gpiod.moder = STM32446GpioDmoder;
 8002f26:	4b5f      	ldr	r3, [pc, #380]	; (80030a4 <STM32446enable+0x278>)
 8002f28:	4a82      	ldr	r2, [pc, #520]	; (8003134 <STM32446enable+0x308>)
 8002f2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	ret.gpiod.ospeedr = STM32446GpioDospeedr;
 8002f2e:	4b5d      	ldr	r3, [pc, #372]	; (80030a4 <STM32446enable+0x278>)
 8002f30:	4a81      	ldr	r2, [pc, #516]	; (8003138 <STM32446enable+0x30c>)
 8002f32:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	ret.gpiod.pupdr = STM32446GpioDpupdr;
 8002f36:	4b5b      	ldr	r3, [pc, #364]	; (80030a4 <STM32446enable+0x278>)
 8002f38:	4a80      	ldr	r2, [pc, #512]	; (800313c <STM32446enable+0x310>)
 8002f3a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	ret.gpiod.reset = STM32446GpioDreset;
 8002f3e:	4b59      	ldr	r3, [pc, #356]	; (80030a4 <STM32446enable+0x278>)
 8002f40:	4a7f      	ldr	r2, [pc, #508]	; (8003140 <STM32446enable+0x314>)
 8002f42:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	ret.gpiod.set = STM32446GpioDset;
 8002f46:	4b57      	ldr	r3, [pc, #348]	; (80030a4 <STM32446enable+0x278>)
 8002f48:	4a7e      	ldr	r2, [pc, #504]	; (8003144 <STM32446enable+0x318>)
 8002f4a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ret.gpiod.afr = STM32446GpioDafr;
 8002f4e:	4b55      	ldr	r3, [pc, #340]	; (80030a4 <STM32446enable+0x278>)
 8002f50:	4a7d      	ldr	r2, [pc, #500]	; (8003148 <STM32446enable+0x31c>)
 8002f52:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	//GPIOE
	ret.gpioe.reg = (GPIO_TypeDef*) GPIOE_BASE;
 8002f56:	4b53      	ldr	r3, [pc, #332]	; (80030a4 <STM32446enable+0x278>)
 8002f58:	4a7c      	ldr	r2, [pc, #496]	; (800314c <STM32446enable+0x320>)
 8002f5a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	ret.gpioe.moder = STM32446GpioEmoder;
 8002f5e:	4b51      	ldr	r3, [pc, #324]	; (80030a4 <STM32446enable+0x278>)
 8002f60:	4a7b      	ldr	r2, [pc, #492]	; (8003150 <STM32446enable+0x324>)
 8002f62:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	ret.gpioe.ospeedr = STM32446GpioEospeedr;
 8002f66:	4b4f      	ldr	r3, [pc, #316]	; (80030a4 <STM32446enable+0x278>)
 8002f68:	4a7a      	ldr	r2, [pc, #488]	; (8003154 <STM32446enable+0x328>)
 8002f6a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	ret.gpioe.pupdr = STM32446GpioEpupdr;
 8002f6e:	4b4d      	ldr	r3, [pc, #308]	; (80030a4 <STM32446enable+0x278>)
 8002f70:	4a79      	ldr	r2, [pc, #484]	; (8003158 <STM32446enable+0x32c>)
 8002f72:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ret.gpioe.reset = STM32446GpioEreset;
 8002f76:	4b4b      	ldr	r3, [pc, #300]	; (80030a4 <STM32446enable+0x278>)
 8002f78:	4a78      	ldr	r2, [pc, #480]	; (800315c <STM32446enable+0x330>)
 8002f7a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	ret.gpioe.set = STM32446GpioEset;
 8002f7e:	4b49      	ldr	r3, [pc, #292]	; (80030a4 <STM32446enable+0x278>)
 8002f80:	4a77      	ldr	r2, [pc, #476]	; (8003160 <STM32446enable+0x334>)
 8002f82:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	ret.gpioe.afr = STM32446GpioEafr;
 8002f86:	4b47      	ldr	r3, [pc, #284]	; (80030a4 <STM32446enable+0x278>)
 8002f88:	4a76      	ldr	r2, [pc, #472]	; (8003164 <STM32446enable+0x338>)
 8002f8a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

	//GPIOH
	ret.gpioh.reg = (GPIO_TypeDef*) GPIOH_BASE;
 8002f8e:	4b45      	ldr	r3, [pc, #276]	; (80030a4 <STM32446enable+0x278>)
 8002f90:	4a75      	ldr	r2, [pc, #468]	; (8003168 <STM32446enable+0x33c>)
 8002f92:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	ret.gpioh.moder = STM32446GpioHmoder;
 8002f96:	4b43      	ldr	r3, [pc, #268]	; (80030a4 <STM32446enable+0x278>)
 8002f98:	4a74      	ldr	r2, [pc, #464]	; (800316c <STM32446enable+0x340>)
 8002f9a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	ret.gpioh.ospeedr = STM32446GpioHospeedr;
 8002f9e:	4b41      	ldr	r3, [pc, #260]	; (80030a4 <STM32446enable+0x278>)
 8002fa0:	4a73      	ldr	r2, [pc, #460]	; (8003170 <STM32446enable+0x344>)
 8002fa2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ret.gpioh.pupdr = STM32446GpioHpupdr;
 8002fa6:	4b3f      	ldr	r3, [pc, #252]	; (80030a4 <STM32446enable+0x278>)
 8002fa8:	4a72      	ldr	r2, [pc, #456]	; (8003174 <STM32446enable+0x348>)
 8002faa:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	ret.gpioh.reset = STM32446GpioHreset;
 8002fae:	4b3d      	ldr	r3, [pc, #244]	; (80030a4 <STM32446enable+0x278>)
 8002fb0:	4a71      	ldr	r2, [pc, #452]	; (8003178 <STM32446enable+0x34c>)
 8002fb2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	ret.gpioh.set = STM32446GpioHset;
 8002fb6:	4b3b      	ldr	r3, [pc, #236]	; (80030a4 <STM32446enable+0x278>)
 8002fb8:	4a70      	ldr	r2, [pc, #448]	; (800317c <STM32446enable+0x350>)
 8002fba:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	ret.gpioh.afr = STM32446GpioHafr;
 8002fbe:	4b39      	ldr	r3, [pc, #228]	; (80030a4 <STM32446enable+0x278>)
 8002fc0:	4a6f      	ldr	r2, [pc, #444]	; (8003180 <STM32446enable+0x354>)
 8002fc2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	
	//RTC
	ret.rtc.reg = (RTC_TypeDef*) RTC_BASE;
 8002fc6:	4b37      	ldr	r3, [pc, #220]	; (80030a4 <STM32446enable+0x278>)
 8002fc8:	4a6e      	ldr	r2, [pc, #440]	; (8003184 <STM32446enable+0x358>)
 8002fca:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	ret.rtc.inic = STM32446RtcInic;
 8002fce:	4b35      	ldr	r3, [pc, #212]	; (80030a4 <STM32446enable+0x278>)
 8002fd0:	4a6d      	ldr	r2, [pc, #436]	; (8003188 <STM32446enable+0x35c>)
 8002fd2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	ret.rtc.Day = STM32446RtcDay;
 8002fd6:	4b33      	ldr	r3, [pc, #204]	; (80030a4 <STM32446enable+0x278>)
 8002fd8:	4a6c      	ldr	r2, [pc, #432]	; (800318c <STM32446enable+0x360>)
 8002fda:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ret.rtc.Month = STM32446RtcMonth;
 8002fde:	4b31      	ldr	r3, [pc, #196]	; (80030a4 <STM32446enable+0x278>)
 8002fe0:	4a6b      	ldr	r2, [pc, #428]	; (8003190 <STM32446enable+0x364>)
 8002fe2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	ret.rtc.WeekDay = STM32446RtcWeekDay;
 8002fe6:	4b2f      	ldr	r3, [pc, #188]	; (80030a4 <STM32446enable+0x278>)
 8002fe8:	4a6a      	ldr	r2, [pc, #424]	; (8003194 <STM32446enable+0x368>)
 8002fea:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	ret.rtc.Year = STM32446RtcYear;
 8002fee:	4b2d      	ldr	r3, [pc, #180]	; (80030a4 <STM32446enable+0x278>)
 8002ff0:	4a69      	ldr	r2, [pc, #420]	; (8003198 <STM32446enable+0x36c>)
 8002ff2:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	ret.rtc.Hour = STM32446RtcHour;
 8002ff6:	4b2b      	ldr	r3, [pc, #172]	; (80030a4 <STM32446enable+0x278>)
 8002ff8:	4a68      	ldr	r2, [pc, #416]	; (800319c <STM32446enable+0x370>)
 8002ffa:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	ret.rtc.Minute = STM32446RtcMinute;
 8002ffe:	4b29      	ldr	r3, [pc, #164]	; (80030a4 <STM32446enable+0x278>)
 8003000:	4a67      	ldr	r2, [pc, #412]	; (80031a0 <STM32446enable+0x374>)
 8003002:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	ret.rtc.Second = STM32446RtcSecond;
 8003006:	4b27      	ldr	r3, [pc, #156]	; (80030a4 <STM32446enable+0x278>)
 8003008:	4a66      	ldr	r2, [pc, #408]	; (80031a4 <STM32446enable+0x378>)
 800300a:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	ret.rtc.dr2vec = STM32446Rtcdr2vec;
 800300e:	4b25      	ldr	r3, [pc, #148]	; (80030a4 <STM32446enable+0x278>)
 8003010:	4a65      	ldr	r2, [pc, #404]	; (80031a8 <STM32446enable+0x37c>)
 8003012:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	ret.rtc.tr2vec = STM32446Rtctr2vec;
 8003016:	4b23      	ldr	r3, [pc, #140]	; (80030a4 <STM32446enable+0x278>)
 8003018:	4a64      	ldr	r2, [pc, #400]	; (80031ac <STM32446enable+0x380>)
 800301a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	ret.rtc.RegWrite = STM32446RtcRegWrite;
 800301e:	4b21      	ldr	r3, [pc, #132]	; (80030a4 <STM32446enable+0x278>)
 8003020:	4a63      	ldr	r2, [pc, #396]	; (80031b0 <STM32446enable+0x384>)
 8003022:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	
	//SYSCFG
	ret.syscfg.reg = (SYSCFG_TypeDef*) SYSCFG_BASE;
 8003026:	4b1f      	ldr	r3, [pc, #124]	; (80030a4 <STM32446enable+0x278>)
 8003028:	4a62      	ldr	r2, [pc, #392]	; (80031b4 <STM32446enable+0x388>)
 800302a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	
	//DMA1
	ret.dma1.reg = (DMA_TypeDef*) DMA1_BASE;
 800302e:	4b1d      	ldr	r3, [pc, #116]	; (80030a4 <STM32446enable+0x278>)
 8003030:	4a61      	ldr	r2, [pc, #388]	; (80031b8 <STM32446enable+0x38c>)
 8003032:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	//DMA2
	ret.dma2.reg = (DMA_TypeDef*) DMA2_BASE;
 8003036:	4b1b      	ldr	r3, [pc, #108]	; (80030a4 <STM32446enable+0x278>)
 8003038:	4a60      	ldr	r2, [pc, #384]	; (80031bc <STM32446enable+0x390>)
 800303a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	
	//NVIC
	ret.nvic.reg = (NVIC_Type*) NVIC_BASE;
 800303e:	4b19      	ldr	r3, [pc, #100]	; (80030a4 <STM32446enable+0x278>)
 8003040:	4a5f      	ldr	r2, [pc, #380]	; (80031c0 <STM32446enable+0x394>)
 8003042:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	
	//SysTick (Used as Delay Source)
	ret.systick.reg = (SysTick_Type*) SysTick_BASE;
 8003046:	4b17      	ldr	r3, [pc, #92]	; (80030a4 <STM32446enable+0x278>)
 8003048:	4a5e      	ldr	r2, [pc, #376]	; (80031c4 <STM32446enable+0x398>)
 800304a:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	ret.systick.delay_ms = STM32446delay_ms;
 800304e:	4b15      	ldr	r3, [pc, #84]	; (80030a4 <STM32446enable+0x278>)
 8003050:	4a5d      	ldr	r2, [pc, #372]	; (80031c8 <STM32446enable+0x39c>)
 8003052:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	ret.systick.delay_10us = STM32446delay_10us;
 8003056:	4b13      	ldr	r3, [pc, #76]	; (80030a4 <STM32446enable+0x278>)
 8003058:	4a5c      	ldr	r2, [pc, #368]	; (80031cc <STM32446enable+0x3a0>)
 800305a:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	
	/**random order**/
	
	//TIM9
	ret.tim9.reg = (TIM_TypeDef*) TIM9_BASE;
 800305e:	4b11      	ldr	r3, [pc, #68]	; (80030a4 <STM32446enable+0x278>)
 8003060:	4a5b      	ldr	r2, [pc, #364]	; (80031d0 <STM32446enable+0x3a4>)
 8003062:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	
	//ADC1
	ret.adc1.reg = (ADC_TypeDef*) ADC1_BASE;
 8003066:	4b0f      	ldr	r3, [pc, #60]	; (80030a4 <STM32446enable+0x278>)
 8003068:	4a5a      	ldr	r2, [pc, #360]	; (80031d4 <STM32446enable+0x3a8>)
 800306a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
	/****single****/
	ret.adc1.single.inic = STM32446Adc1Inic;
 800306e:	4b0d      	ldr	r3, [pc, #52]	; (80030a4 <STM32446enable+0x278>)
 8003070:	4a59      	ldr	r2, [pc, #356]	; (80031d8 <STM32446enable+0x3ac>)
 8003072:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	ret.adc1.single.vbat = STM32446Adc1VBAT;
 8003076:	4b0b      	ldr	r3, [pc, #44]	; (80030a4 <STM32446enable+0x278>)
 8003078:	4a58      	ldr	r2, [pc, #352]	; (80031dc <STM32446enable+0x3b0>)
 800307a:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	ret.adc1.single.temp = STM32446Adc1TEMP;
 800307e:	4b09      	ldr	r3, [pc, #36]	; (80030a4 <STM32446enable+0x278>)
 8003080:	4a57      	ldr	r2, [pc, #348]	; (80031e0 <STM32446enable+0x3b4>)
 8003082:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	ret.adc1.single.start = STM32446Adc1Start;
 8003086:	4b07      	ldr	r3, [pc, #28]	; (80030a4 <STM32446enable+0x278>)
 8003088:	4a56      	ldr	r2, [pc, #344]	; (80031e4 <STM32446enable+0x3b8>)
 800308a:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	ret.adc1.single.read = STM32446Adc1Read;
 800308e:	4b05      	ldr	r3, [pc, #20]	; (80030a4 <STM32446enable+0x278>)
 8003090:	4a55      	ldr	r2, [pc, #340]	; (80031e8 <STM32446enable+0x3bc>)
 8003092:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 8003096:	e0a9      	b.n	80031ec <STM32446enable+0x3c0>
 8003098:	200008d4 	.word	0x200008d4
 800309c:	200008e4 	.word	0x200008e4
 80030a0:	200008f8 	.word	0x200008f8
 80030a4:	20000724 	.word	0x20000724
 80030a8:	40023c00 	.word	0x40023c00
 80030ac:	40023000 	.word	0x40023000
 80030b0:	40007000 	.word	0x40007000
 80030b4:	40023800 	.word	0x40023800
 80030b8:	08003381 	.word	0x08003381
 80030bc:	0800343d 	.word	0x0800343d
 80030c0:	080034c5 	.word	0x080034c5
 80030c4:	08003581 	.word	0x08003581
 80030c8:	08003605 	.word	0x08003605
 80030cc:	080038a5 	.word	0x080038a5
 80030d0:	08003a09 	.word	0x08003a09
 80030d4:	08003a5d 	.word	0x08003a5d
 80030d8:	08003ab1 	.word	0x08003ab1
 80030dc:	40020000 	.word	0x40020000
 80030e0:	08003db9 	.word	0x08003db9
 80030e4:	08003e61 	.word	0x08003e61
 80030e8:	08003f09 	.word	0x08003f09
 80030ec:	08003fb1 	.word	0x08003fb1
 80030f0:	08003fd5 	.word	0x08003fd5
 80030f4:	08003ff9 	.word	0x08003ff9
 80030f8:	40020400 	.word	0x40020400
 80030fc:	080040f1 	.word	0x080040f1
 8003100:	08004199 	.word	0x08004199
 8003104:	08004241 	.word	0x08004241
 8003108:	080042e9 	.word	0x080042e9
 800310c:	0800430d 	.word	0x0800430d
 8003110:	08004331 	.word	0x08004331
 8003114:	40020800 	.word	0x40020800
 8003118:	08004429 	.word	0x08004429
 800311c:	080044d1 	.word	0x080044d1
 8003120:	08004579 	.word	0x08004579
 8003124:	08004621 	.word	0x08004621
 8003128:	08004645 	.word	0x08004645
 800312c:	08004669 	.word	0x08004669
 8003130:	40020c00 	.word	0x40020c00
 8003134:	08004761 	.word	0x08004761
 8003138:	08004819 	.word	0x08004819
 800313c:	080048d1 	.word	0x080048d1
 8003140:	08004989 	.word	0x08004989
 8003144:	080049ad 	.word	0x080049ad
 8003148:	080049d1 	.word	0x080049d1
 800314c:	40021000 	.word	0x40021000
 8003150:	08004ad9 	.word	0x08004ad9
 8003154:	08004b91 	.word	0x08004b91
 8003158:	08004c49 	.word	0x08004c49
 800315c:	08004d01 	.word	0x08004d01
 8003160:	08004d25 	.word	0x08004d25
 8003164:	08004d49 	.word	0x08004d49
 8003168:	40021c00 	.word	0x40021c00
 800316c:	08004e51 	.word	0x08004e51
 8003170:	08004f09 	.word	0x08004f09
 8003174:	08004fc1 	.word	0x08004fc1
 8003178:	08005079 	.word	0x08005079
 800317c:	0800509d 	.word	0x0800509d
 8003180:	080050c1 	.word	0x080050c1
 8003184:	40002800 	.word	0x40002800
 8003188:	080051c9 	.word	0x080051c9
 800318c:	080055bd 	.word	0x080055bd
 8003190:	0800553d 	.word	0x0800553d
 8003194:	080054d9 	.word	0x080054d9
 8003198:	08005459 	.word	0x08005459
 800319c:	080052ad 	.word	0x080052ad
 80031a0:	0800533d 	.word	0x0800533d
 80031a4:	080053cd 	.word	0x080053cd
 80031a8:	080056a1 	.word	0x080056a1
 80031ac:	080057cd 	.word	0x080057cd
 80031b0:	08005639 	.word	0x08005639
 80031b4:	40013800 	.word	0x40013800
 80031b8:	40026000 	.word	0x40026000
 80031bc:	40026400 	.word	0x40026400
 80031c0:	e000e100 	.word	0xe000e100
 80031c4:	e000e010 	.word	0xe000e010
 80031c8:	08006369 	.word	0x08006369
 80031cc:	080063dd 	.word	0x080063dd
 80031d0:	40014000 	.word	0x40014000
 80031d4:	40012000 	.word	0x40012000
 80031d8:	080058f9 	.word	0x080058f9
 80031dc:	08005981 	.word	0x08005981
 80031e0:	080059a9 	.word	0x080059a9
 80031e4:	080059d1 	.word	0x080059d1
 80031e8:	08005a0d 	.word	0x08005a0d
	ret.adc1.single.restart = STM32446Adc1Restart;
 80031ec:	4b37      	ldr	r3, [pc, #220]	; (80032cc <STM32446enable+0x4a0>)
 80031ee:	4a38      	ldr	r2, [pc, #224]	; (80032d0 <STM32446enable+0x4a4>)
 80031f0:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	ret.adc1.single.stop = STM32446Adc1Stop;
 80031f4:	4b35      	ldr	r3, [pc, #212]	; (80032cc <STM32446enable+0x4a0>)
 80031f6:	4a37      	ldr	r2, [pc, #220]	; (80032d4 <STM32446enable+0x4a8>)
 80031f8:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	
	//ADC COMMON
	ret.adc123.reg = (ADC_Common_TypeDef*) ADC123_COMMON_BASE;
 80031fc:	4b33      	ldr	r3, [pc, #204]	; (80032cc <STM32446enable+0x4a0>)
 80031fe:	4a36      	ldr	r2, [pc, #216]	; (80032d8 <STM32446enable+0x4ac>)
 8003200:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
	
	//USART1
	ret.usart1.reg = (USART_TypeDef*) USART1_BASE;
 8003204:	4b31      	ldr	r3, [pc, #196]	; (80032cc <STM32446enable+0x4a0>)
 8003206:	4a35      	ldr	r2, [pc, #212]	; (80032dc <STM32446enable+0x4b0>)
 8003208:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	ret.usart1.parameters = STM32446usart1parameters;
 800320c:	4b2f      	ldr	r3, [pc, #188]	; (80032cc <STM32446enable+0x4a0>)
 800320e:	4a34      	ldr	r2, [pc, #208]	; (80032e0 <STM32446enable+0x4b4>)
 8003210:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	ret.usart1.test = STM32446usart1transmitsetup;
 8003214:	4b2d      	ldr	r3, [pc, #180]	; (80032cc <STM32446enable+0x4a0>)
 8003216:	4a33      	ldr	r2, [pc, #204]	; (80032e4 <STM32446enable+0x4b8>)
 8003218:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	
	/*** INICS ***/
	ret.inic.peripheral = STM32446PeripheralInic;
 800321c:	4b2b      	ldr	r3, [pc, #172]	; (80032cc <STM32446enable+0x4a0>)
 800321e:	4a32      	ldr	r2, [pc, #200]	; (80032e8 <STM32446enable+0x4bc>)
 8003220:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	
	/*** FUNCS ***/
	ret.func.bcd2dec = STM32446bcd2dec;
 8003224:	4b29      	ldr	r3, [pc, #164]	; (80032cc <STM32446enable+0x4a0>)
 8003226:	4a31      	ldr	r2, [pc, #196]	; (80032ec <STM32446enable+0x4c0>)
 8003228:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	ret.func.dec2bcd = STM32446dec2bcd;
 800322c:	4b27      	ldr	r3, [pc, #156]	; (80032cc <STM32446enable+0x4a0>)
 800322e:	4a30      	ldr	r2, [pc, #192]	; (80032f0 <STM32446enable+0x4c4>)
 8003230:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	ret.func.triggerA = STM32446triggerA;
 8003234:	4b25      	ldr	r3, [pc, #148]	; (80032cc <STM32446enable+0x4a0>)
 8003236:	4a2f      	ldr	r2, [pc, #188]	; (80032f4 <STM32446enable+0x4c8>)
 8003238:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	ret.func.triggerB = STM32446triggerB;
 800323c:	4b23      	ldr	r3, [pc, #140]	; (80032cc <STM32446enable+0x4a0>)
 800323e:	4a2e      	ldr	r2, [pc, #184]	; (80032f8 <STM32446enable+0x4cc>)
 8003240:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	ret.func.ReadHLByte = STM32ReadHLByte;
 8003244:	4b21      	ldr	r3, [pc, #132]	; (80032cc <STM32446enable+0x4a0>)
 8003246:	4a2d      	ldr	r2, [pc, #180]	; (80032fc <STM32446enable+0x4d0>)
 8003248:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	ret.func.ReadLHByte = STM32ReadLHByte;
 800324c:	4b1f      	ldr	r3, [pc, #124]	; (80032cc <STM32446enable+0x4a0>)
 800324e:	4a2c      	ldr	r2, [pc, #176]	; (8003300 <STM32446enable+0x4d4>)
 8003250:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	ret.func.WriteHLByte = STM32WriteHLByte;
 8003254:	4b1d      	ldr	r3, [pc, #116]	; (80032cc <STM32446enable+0x4a0>)
 8003256:	4a2b      	ldr	r2, [pc, #172]	; (8003304 <STM32446enable+0x4d8>)
 8003258:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	ret.func.WriteLHByte = STM32WriteLHByte;
 800325c:	4b1b      	ldr	r3, [pc, #108]	; (80032cc <STM32446enable+0x4a0>)
 800325e:	4a2a      	ldr	r2, [pc, #168]	; (8003308 <STM32446enable+0x4dc>)
 8003260:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
	ret.func.SwapByte = STM32SwapByte;
 8003264:	4b19      	ldr	r3, [pc, #100]	; (80032cc <STM32446enable+0x4a0>)
 8003266:	4a29      	ldr	r2, [pc, #164]	; (800330c <STM32446enable+0x4e0>)
 8003268:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	ret.func.setpins = STM32446GpioSetpins;
 800326c:	4b17      	ldr	r3, [pc, #92]	; (80032cc <STM32446enable+0x4a0>)
 800326e:	4a28      	ldr	r2, [pc, #160]	; (8003310 <STM32446enable+0x4e4>)
 8003270:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	ret.func.setpin = STM32446GpioSetpin;
 8003274:	4b15      	ldr	r3, [pc, #84]	; (80032cc <STM32446enable+0x4a0>)
 8003276:	4a27      	ldr	r2, [pc, #156]	; (8003314 <STM32446enable+0x4e8>)
 8003278:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	ret.func.set = STM32446GpioSet;
 800327c:	4b13      	ldr	r3, [pc, #76]	; (80032cc <STM32446enable+0x4a0>)
 800327e:	4a26      	ldr	r2, [pc, #152]	; (8003318 <STM32446enable+0x4ec>)
 8003280:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	ret.func.resetpins = STM32446GpioResetpins;
 8003284:	4b11      	ldr	r3, [pc, #68]	; (80032cc <STM32446enable+0x4a0>)
 8003286:	4a25      	ldr	r2, [pc, #148]	; (800331c <STM32446enable+0x4f0>)
 8003288:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	ret.func.resetpin = STM32446GpioResetpin;
 800328c:	4b0f      	ldr	r3, [pc, #60]	; (80032cc <STM32446enable+0x4a0>)
 800328e:	4a24      	ldr	r2, [pc, #144]	; (8003320 <STM32446enable+0x4f4>)
 8003290:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
	ret.func.reset = STM32446GpioReset;
 8003294:	4b0d      	ldr	r3, [pc, #52]	; (80032cc <STM32446enable+0x4a0>)
 8003296:	4a23      	ldr	r2, [pc, #140]	; (8003324 <STM32446enable+0x4f8>)
 8003298:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	ret.func.setupreg = STM32446Gpiosetupreg;
 800329c:	4b0b      	ldr	r3, [pc, #44]	; (80032cc <STM32446enable+0x4a0>)
 800329e:	4a22      	ldr	r2, [pc, #136]	; (8003328 <STM32446enable+0x4fc>)
 80032a0:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	ret.func.setup = STM32446GpioSetup;
 80032a4:	4b09      	ldr	r3, [pc, #36]	; (80032cc <STM32446enable+0x4a0>)
 80032a6:	4a21      	ldr	r2, [pc, #132]	; (800332c <STM32446enable+0x500>)
 80032a8:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	
	/****************************************************************************/
	SystickInic(); // Polling delay source.
 80032ac:	f003 f83a 	bl	8006324 <SystickInic>
	/****************************************************************************/
	return ret;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a06      	ldr	r2, [pc, #24]	; (80032cc <STM32446enable+0x4a0>)
 80032b4:	4618      	mov	r0, r3
 80032b6:	4611      	mov	r1, r2
 80032b8:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 80032bc:	461a      	mov	r2, r3
 80032be:	f003 f901 	bl	80064c4 <memcpy>
}
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	20000724 	.word	0x20000724
 80032d0:	08005a69 	.word	0x08005a69
 80032d4:	08005aa1 	.word	0x08005aa1
 80032d8:	40012300 	.word	0x40012300
 80032dc:	40011000 	.word	0x40011000
 80032e0:	08005b69 	.word	0x08005b69
 80032e4:	08005ac9 	.word	0x08005ac9
 80032e8:	08003331 	.word	0x08003331
 80032ec:	08005edd 	.word	0x08005edd
 80032f0:	08005f11 	.word	0x08005f11
 80032f4:	08005f55 	.word	0x08005f55
 80032f8:	08006001 	.word	0x08006001
 80032fc:	080060ad 	.word	0x080060ad
 8003300:	080060d1 	.word	0x080060d1
 8003304:	080060f5 	.word	0x080060f5
 8003308:	0800612d 	.word	0x0800612d
 800330c:	08006165 	.word	0x08006165
 8003310:	08003b05 	.word	0x08003b05
 8003314:	08003b57 	.word	0x08003b57
 8003318:	08003b7b 	.word	0x08003b7b
 800331c:	08003b97 	.word	0x08003b97
 8003320:	08003beb 	.word	0x08003beb
 8003324:	08003c11 	.word	0x08003c11
 8003328:	08003c31 	.word	0x08003c31
 800332c:	08003cd1 	.word	0x08003cd1

08003330 <STM32446PeripheralInic>:
/*******************************/
/*************INICS*************/
/*******************************/
// peripheral
uint8_t STM32446PeripheralInic(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af02      	add	r7, sp, #8
	/**************************************************************************
	PLLDIVISIO parameters
	source 0 or 1		M 2 to 63		N 50 to 432		P 2,4,6,8
	Q 2 to 15			R 2 to 7        (2Mhz ideal, N/m  *  clkx)
	**************************************************************************/
	STM32446PLLDivision(0, 8, 400, 2, 8, 4);
 8003336:	2304      	movs	r3, #4
 8003338:	9301      	str	r3, [sp, #4]
 800333a:	2308      	movs	r3, #8
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	2302      	movs	r3, #2
 8003340:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003344:	2108      	movs	r1, #8
 8003346:	2000      	movs	r0, #0
 8003348:	f000 faac 	bl	80038a4 <STM32446PLLDivision>
	// Enable PLL
	STM32446RccPLLCLKEnable(0); // Only enable when Division is configured correctly.
 800334c:	2000      	movs	r0, #0
 800334e:	f000 fb5b 	bl	8003a08 <STM32446RccPLLCLKEnable>
	SysClock prescaler parameters
	AHB 1,2,4,8,16,64,128,256,512 		APB1 1,2,4,8,16		APB2 1,2,4,8,16
	RTC 2 to 31
	**************************************************************************/
	//STM32446Prescaler(16, 1, 1, 0); // using PLL at 25Mhz [16 a must]
	STM32446Prescaler(1, 1, 1, 0);
 8003352:	2300      	movs	r3, #0
 8003354:	2201      	movs	r2, #1
 8003356:	2101      	movs	r1, #1
 8003358:	2001      	movs	r0, #1
 800335a:	f000 f953 	bl	8003604 <STM32446Prescaler>
	// System Clock Source
	STM32446RccHEnable(0);
 800335e:	2000      	movs	r0, #0
 8003360:	f000 f80e 	bl	8003380 <STM32446RccHEnable>
	// System Clock Select or Enable
	clkused = STM32446RccHSelect(0); // SW[1:0]: System clock switch 00 - HSI, 01 - HSE pg133
 8003364:	2000      	movs	r0, #0
 8003366:	f000 f869 	bl	800343c <STM32446RccHSelect>
 800336a:	4603      	mov	r3, r0
 800336c:	71fb      	strb	r3, [r7, #7]
	// Low Speed Internal Clock turned on as default
	// Internal low-speed oscillator enable and Internal low-speed oscillator ready
	STM32446RccLEnable(2);
 800336e:	2002      	movs	r0, #2
 8003370:	f000 f8a8 	bl	80034c4 <STM32446RccLEnable>
	return clkused;
 8003374:	79fb      	ldrb	r3, [r7, #7]
}
 8003376:	4618      	mov	r0, r3
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
	...

08003380 <STM32446RccHEnable>:
/*******************************/
/*************FUNCS*************/
/*******************************/
// RCC
void STM32446RccHEnable(unsigned int hclock)
{
 8003380:	b480      	push	{r7}
 8003382:	b085      	sub	sp, #20
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 8003388:	2301      	movs	r3, #1
 800338a:	60fb      	str	r3, [r7, #12]
 800338c:	2301      	movs	r3, #1
 800338e:	60bb      	str	r3, [r7, #8]
 8003390:	e048      	b.n	8003424 <STM32446RccHEnable+0xa4>
		if(hclock == 0){ // HSION: Internal high-speed clock enable
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d117      	bne.n	80033c8 <STM32446RccHEnable+0x48>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 1) ) rdy = 0;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00a      	beq.n	80033b4 <STM32446RccHEnable+0x34>
 800339e:	4b26      	ldr	r3, [pc, #152]	; (8003438 <STM32446RccHEnable+0xb8>)
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	4b24      	ldr	r3, [pc, #144]	; (8003438 <STM32446RccHEnable+0xb8>)
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	f042 0201 	orr.w	r2, r2, #1
 80033ac:	601a      	str	r2, [r3, #0]
 80033ae:	2300      	movs	r3, #0
 80033b0:	60fb      	str	r3, [r7, #12]
 80033b2:	e037      	b.n	8003424 <STM32446RccHEnable+0xa4>
 80033b4:	4b20      	ldr	r3, [pc, #128]	; (8003438 <STM32446RccHEnable+0xb8>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d030      	beq.n	8003424 <STM32446RccHEnable+0xa4>
 80033c2:	2300      	movs	r3, #0
 80033c4:	60bb      	str	r3, [r7, #8]
 80033c6:	e02d      	b.n	8003424 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 1){ // HSEON: HSE clock enable
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d117      	bne.n	80033fe <STM32446RccHEnable+0x7e>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 16); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 17) ) rdy = 0;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00a      	beq.n	80033ea <STM32446RccHEnable+0x6a>
 80033d4:	4b18      	ldr	r3, [pc, #96]	; (8003438 <STM32446RccHEnable+0xb8>)
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	4b17      	ldr	r3, [pc, #92]	; (8003438 <STM32446RccHEnable+0xb8>)
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	2300      	movs	r3, #0
 80033e6:	60fb      	str	r3, [r7, #12]
 80033e8:	e01c      	b.n	8003424 <STM32446RccHEnable+0xa4>
 80033ea:	4b13      	ldr	r3, [pc, #76]	; (8003438 <STM32446RccHEnable+0xb8>)
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d015      	beq.n	8003424 <STM32446RccHEnable+0xa4>
 80033f8:	2300      	movs	r3, #0
 80033fa:	60bb      	str	r3, [r7, #8]
 80033fc:	e012      	b.n	8003424 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 2){ // HSEBYP: HSE clock bypass
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b02      	cmp	r3, #2
 8003402:	d10d      	bne.n	8003420 <STM32446RccHEnable+0xa0>
			if( set ) ret.rcc.reg->CR |= ( 1 << 18 );
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d007      	beq.n	800341a <STM32446RccHEnable+0x9a>
 800340a:	4b0b      	ldr	r3, [pc, #44]	; (8003438 <STM32446RccHEnable+0xb8>)
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	4b09      	ldr	r3, [pc, #36]	; (8003438 <STM32446RccHEnable+0xb8>)
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003418:	601a      	str	r2, [r3, #0]
			hclock = 1;
 800341a:	2301      	movs	r3, #1
 800341c:	607b      	str	r3, [r7, #4]
 800341e:	e001      	b.n	8003424 <STM32446RccHEnable+0xa4>
		}
		else hclock = 0; // default
 8003420:	2300      	movs	r3, #0
 8003422:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d1b3      	bne.n	8003392 <STM32446RccHEnable+0x12>
	}
}
 800342a:	bf00      	nop
 800342c:	bf00      	nop
 800342e:	3714      	adds	r7, #20
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr
 8003438:	20000724 	.word	0x20000724

0800343c <STM32446RccHSelect>:

uint8_t STM32446RccHSelect(uint8_t sysclk)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	4603      	mov	r3, r0
 8003444:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->CFGR &= (unsigned int) ~(3); // 00: HSI oscillator selected as system clock
 8003446:	4b1e      	ldr	r3, [pc, #120]	; (80034c0 <STM32446RccHSelect+0x84>)
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	4b1c      	ldr	r3, [pc, #112]	; (80034c0 <STM32446RccHSelect+0x84>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	f022 0203 	bic.w	r2, r2, #3
 8003454:	609a      	str	r2, [r3, #8]
	switch(sysclk){
 8003456:	79fb      	ldrb	r3, [r7, #7]
 8003458:	2b03      	cmp	r3, #3
 800345a:	d018      	beq.n	800348e <STM32446RccHSelect+0x52>
 800345c:	2b03      	cmp	r3, #3
 800345e:	dc1f      	bgt.n	80034a0 <STM32446RccHSelect+0x64>
 8003460:	2b01      	cmp	r3, #1
 8003462:	d002      	beq.n	800346a <STM32446RccHSelect+0x2e>
 8003464:	2b02      	cmp	r3, #2
 8003466:	d009      	beq.n	800347c <STM32446RccHSelect+0x40>
			break;
		case 3:
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
			break;
		default:
			break;
 8003468:	e01a      	b.n	80034a0 <STM32446RccHSelect+0x64>
			ret.rcc.reg->CFGR |= 1; // HSE oscillator selected as system clock
 800346a:	4b15      	ldr	r3, [pc, #84]	; (80034c0 <STM32446RccHSelect+0x84>)
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	4b13      	ldr	r3, [pc, #76]	; (80034c0 <STM32446RccHSelect+0x84>)
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	f042 0201 	orr.w	r2, r2, #1
 8003478:	609a      	str	r2, [r3, #8]
			break;
 800347a:	e012      	b.n	80034a2 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 2; // PLL_P selected as system clock
 800347c:	4b10      	ldr	r3, [pc, #64]	; (80034c0 <STM32446RccHSelect+0x84>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	4b0f      	ldr	r3, [pc, #60]	; (80034c0 <STM32446RccHSelect+0x84>)
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	f042 0202 	orr.w	r2, r2, #2
 800348a:	609a      	str	r2, [r3, #8]
			break;
 800348c:	e009      	b.n	80034a2 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
 800348e:	4b0c      	ldr	r3, [pc, #48]	; (80034c0 <STM32446RccHSelect+0x84>)
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	689a      	ldr	r2, [r3, #8]
 8003494:	4b0a      	ldr	r3, [pc, #40]	; (80034c0 <STM32446RccHSelect+0x84>)
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	f042 0203 	orr.w	r2, r2, #3
 800349c:	609a      	str	r2, [r3, #8]
			break;
 800349e:	e000      	b.n	80034a2 <STM32446RccHSelect+0x66>
			break;
 80034a0:	bf00      	nop
	}
	return (ret.rcc.reg->CFGR >> 2) & 3;
 80034a2:	4b07      	ldr	r3, [pc, #28]	; (80034c0 <STM32446RccHSelect+0x84>)
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	089b      	lsrs	r3, r3, #2
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	b2db      	uxtb	r3, r3
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	20000724 	.word	0x20000724

080034c4 <STM32446RccLEnable>:

void STM32446RccLEnable(unsigned int lclock)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b085      	sub	sp, #20
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 80034cc:	2301      	movs	r3, #1
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	2301      	movs	r3, #1
 80034d2:	60bb      	str	r3, [r7, #8]
 80034d4:	e048      	b.n	8003568 <STM32446RccLEnable+0xa4>
		if(lclock == 2){ // LSION: Internal low-speed oscillator enable
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d117      	bne.n	800350c <STM32446RccLEnable+0x48>
			if( set ){ ret.rcc.reg->CSR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CSR & ( 1 << 1) ) rdy = 0;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00a      	beq.n	80034f8 <STM32446RccLEnable+0x34>
 80034e2:	4b26      	ldr	r3, [pc, #152]	; (800357c <STM32446RccLEnable+0xb8>)
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80034e8:	4b24      	ldr	r3, [pc, #144]	; (800357c <STM32446RccLEnable+0xb8>)
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	f042 0201 	orr.w	r2, r2, #1
 80034f0:	675a      	str	r2, [r3, #116]	; 0x74
 80034f2:	2300      	movs	r3, #0
 80034f4:	60fb      	str	r3, [r7, #12]
 80034f6:	e037      	b.n	8003568 <STM32446RccLEnable+0xa4>
 80034f8:	4b20      	ldr	r3, [pc, #128]	; (800357c <STM32446RccLEnable+0xb8>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d030      	beq.n	8003568 <STM32446RccLEnable+0xa4>
 8003506:	2300      	movs	r3, #0
 8003508:	60bb      	str	r3, [r7, #8]
 800350a:	e02d      	b.n	8003568 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 1){ // LSEON: External low-speed oscillator enable
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d117      	bne.n	8003542 <STM32446RccLEnable+0x7e>
			if( set ){ ret.rcc.reg->BDCR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->BDCR & ( 1 << 1) ) rdy = 0;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00a      	beq.n	800352e <STM32446RccLEnable+0x6a>
 8003518:	4b18      	ldr	r3, [pc, #96]	; (800357c <STM32446RccLEnable+0xb8>)
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800351e:	4b17      	ldr	r3, [pc, #92]	; (800357c <STM32446RccLEnable+0xb8>)
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	f042 0201 	orr.w	r2, r2, #1
 8003526:	671a      	str	r2, [r3, #112]	; 0x70
 8003528:	2300      	movs	r3, #0
 800352a:	60fb      	str	r3, [r7, #12]
 800352c:	e01c      	b.n	8003568 <STM32446RccLEnable+0xa4>
 800352e:	4b13      	ldr	r3, [pc, #76]	; (800357c <STM32446RccLEnable+0xb8>)
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d015      	beq.n	8003568 <STM32446RccLEnable+0xa4>
 800353c:	2300      	movs	r3, #0
 800353e:	60bb      	str	r3, [r7, #8]
 8003540:	e012      	b.n	8003568 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 4){ // LSEBYP: External low-speed oscillator bypass
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2b04      	cmp	r3, #4
 8003546:	d10d      	bne.n	8003564 <STM32446RccLEnable+0xa0>
			if( set ) ret.rcc.reg->BDCR |= ( 1 << 2 );
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d007      	beq.n	800355e <STM32446RccLEnable+0x9a>
 800354e:	4b0b      	ldr	r3, [pc, #44]	; (800357c <STM32446RccLEnable+0xb8>)
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003554:	4b09      	ldr	r3, [pc, #36]	; (800357c <STM32446RccLEnable+0xb8>)
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	f042 0204 	orr.w	r2, r2, #4
 800355c:	671a      	str	r2, [r3, #112]	; 0x70
			lclock = 1;
 800355e:	2301      	movs	r3, #1
 8003560:	607b      	str	r3, [r7, #4]
 8003562:	e001      	b.n	8003568 <STM32446RccLEnable+0xa4>
		}
		else lclock = 2; // default
 8003564:	2302      	movs	r3, #2
 8003566:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1b3      	bne.n	80034d6 <STM32446RccLEnable+0x12>
	}
}
 800356e:	bf00      	nop
 8003570:	bf00      	nop
 8003572:	3714      	adds	r7, #20
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr
 800357c:	20000724 	.word	0x20000724

08003580 <STM32446RccLSelect>:

void STM32446RccLSelect(uint8_t lclock)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 800358a:	4b1d      	ldr	r3, [pc, #116]	; (8003600 <STM32446RccLSelect+0x80>)
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003590:	4b1b      	ldr	r3, [pc, #108]	; (8003600 <STM32446RccLSelect+0x80>)
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003598:	671a      	str	r2, [r3, #112]	; 0x70
	switch(lclock){
 800359a:	79fb      	ldrb	r3, [r7, #7]
 800359c:	2b03      	cmp	r3, #3
 800359e:	d017      	beq.n	80035d0 <STM32446RccLSelect+0x50>
 80035a0:	2b03      	cmp	r3, #3
 80035a2:	dc1e      	bgt.n	80035e2 <STM32446RccLSelect+0x62>
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d00a      	beq.n	80035be <STM32446RccLSelect+0x3e>
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d11a      	bne.n	80035e2 <STM32446RccLSelect+0x62>
		case 2:
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 80035ac:	4b14      	ldr	r3, [pc, #80]	; (8003600 <STM32446RccLSelect+0x80>)
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035b2:	4b13      	ldr	r3, [pc, #76]	; (8003600 <STM32446RccLSelect+0x80>)
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ba:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80035bc:	e01a      	b.n	80035f4 <STM32446RccLSelect+0x74>
		case 1:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 80035be:	4b10      	ldr	r3, [pc, #64]	; (8003600 <STM32446RccLSelect+0x80>)
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035c4:	4b0e      	ldr	r3, [pc, #56]	; (8003600 <STM32446RccLSelect+0x80>)
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035cc:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80035ce:	e011      	b.n	80035f4 <STM32446RccLSelect+0x74>
		case 3:
			ret.rcc.reg->BDCR |= ((1 << 8) | (1 << 9)); // HSE oscillator clock divided by a programmable prescaler
 80035d0:	4b0b      	ldr	r3, [pc, #44]	; (8003600 <STM32446RccLSelect+0x80>)
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035d6:	4b0a      	ldr	r3, [pc, #40]	; (8003600 <STM32446RccLSelect+0x80>)
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80035de:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80035e0:	e008      	b.n	80035f4 <STM32446RccLSelect+0x74>
		default:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 80035e2:	4b07      	ldr	r3, [pc, #28]	; (8003600 <STM32446RccLSelect+0x80>)
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035e8:	4b05      	ldr	r3, [pc, #20]	; (8003600 <STM32446RccLSelect+0x80>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035f0:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80035f2:	bf00      	nop
	}
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	20000724 	.word	0x20000724

08003604 <STM32446Prescaler>:

void STM32446Prescaler(unsigned int ahbpre, unsigned int ppre1, unsigned int ppre2, unsigned int rtcpre)
{
 8003604:	b480      	push	{r7}
 8003606:	b087      	sub	sp, #28
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
 8003610:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x001FFCF0;
 8003612:	4ba2      	ldr	r3, [pc, #648]	; (800389c <STM32446Prescaler+0x298>)
 8003614:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->CFGR &= ~mask; // clear args
 8003616:	4ba2      	ldr	r3, [pc, #648]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	6899      	ldr	r1, [r3, #8]
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	43da      	mvns	r2, r3
 8003620:	4b9f      	ldr	r3, [pc, #636]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	400a      	ands	r2, r1
 8003626:	609a      	str	r2, [r3, #8]

	if(rtcpre > 1 && rtcpre < 32) // 16
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	2b01      	cmp	r3, #1
 800362c:	d90b      	bls.n	8003646 <STM32446Prescaler+0x42>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	2b1f      	cmp	r3, #31
 8003632:	d808      	bhi.n	8003646 <STM32446Prescaler+0x42>
		ret.rcc.reg->CFGR |= (rtcpre << 16);
 8003634:	4b9a      	ldr	r3, [pc, #616]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	6899      	ldr	r1, [r3, #8]
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	041a      	lsls	r2, r3, #16
 800363e:	4b98      	ldr	r3, [pc, #608]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	430a      	orrs	r2, r1
 8003644:	609a      	str	r2, [r3, #8]

	switch(ppre2){ // 13
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	3b02      	subs	r3, #2
 800364a:	2b0e      	cmp	r3, #14
 800364c:	d844      	bhi.n	80036d8 <STM32446Prescaler+0xd4>
 800364e:	a201      	add	r2, pc, #4	; (adr r2, 8003654 <STM32446Prescaler+0x50>)
 8003650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003654:	08003691 	.word	0x08003691
 8003658:	080036d9 	.word	0x080036d9
 800365c:	080036a3 	.word	0x080036a3
 8003660:	080036d9 	.word	0x080036d9
 8003664:	080036d9 	.word	0x080036d9
 8003668:	080036d9 	.word	0x080036d9
 800366c:	080036b5 	.word	0x080036b5
 8003670:	080036d9 	.word	0x080036d9
 8003674:	080036d9 	.word	0x080036d9
 8003678:	080036d9 	.word	0x080036d9
 800367c:	080036d9 	.word	0x080036d9
 8003680:	080036d9 	.word	0x080036d9
 8003684:	080036d9 	.word	0x080036d9
 8003688:	080036d9 	.word	0x080036d9
 800368c:	080036c7 	.word	0x080036c7
		case 2:
			ret.rcc.reg->CFGR |= (4 << 13);
 8003690:	4b83      	ldr	r3, [pc, #524]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	4b82      	ldr	r3, [pc, #520]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800369e:	609a      	str	r2, [r3, #8]
			break;
 80036a0:	e01b      	b.n	80036da <STM32446Prescaler+0xd6>
		case 4:
			ret.rcc.reg->CFGR |= (5 << 13);
 80036a2:	4b7f      	ldr	r3, [pc, #508]	; (80038a0 <STM32446Prescaler+0x29c>)
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	4b7d      	ldr	r3, [pc, #500]	; (80038a0 <STM32446Prescaler+0x29c>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	f442 4220 	orr.w	r2, r2, #40960	; 0xa000
 80036b0:	609a      	str	r2, [r3, #8]
			break;
 80036b2:	e012      	b.n	80036da <STM32446Prescaler+0xd6>
		case 8:
			ret.rcc.reg->CFGR |= (6 << 13);
 80036b4:	4b7a      	ldr	r3, [pc, #488]	; (80038a0 <STM32446Prescaler+0x29c>)
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	689a      	ldr	r2, [r3, #8]
 80036ba:	4b79      	ldr	r3, [pc, #484]	; (80038a0 <STM32446Prescaler+0x29c>)
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80036c2:	609a      	str	r2, [r3, #8]
			break;
 80036c4:	e009      	b.n	80036da <STM32446Prescaler+0xd6>
		case 16:
			ret.rcc.reg->CFGR |= (7 << 13);
 80036c6:	4b76      	ldr	r3, [pc, #472]	; (80038a0 <STM32446Prescaler+0x29c>)
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	4b74      	ldr	r3, [pc, #464]	; (80038a0 <STM32446Prescaler+0x29c>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80036d4:	609a      	str	r2, [r3, #8]
			break;
 80036d6:	e000      	b.n	80036da <STM32446Prescaler+0xd6>
		default:
			break;
 80036d8:	bf00      	nop
	}

	switch(ppre1){ // 10
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	3b02      	subs	r3, #2
 80036de:	2b0e      	cmp	r3, #14
 80036e0:	d844      	bhi.n	800376c <STM32446Prescaler+0x168>
 80036e2:	a201      	add	r2, pc, #4	; (adr r2, 80036e8 <STM32446Prescaler+0xe4>)
 80036e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036e8:	08003725 	.word	0x08003725
 80036ec:	0800376d 	.word	0x0800376d
 80036f0:	08003737 	.word	0x08003737
 80036f4:	0800376d 	.word	0x0800376d
 80036f8:	0800376d 	.word	0x0800376d
 80036fc:	0800376d 	.word	0x0800376d
 8003700:	08003749 	.word	0x08003749
 8003704:	0800376d 	.word	0x0800376d
 8003708:	0800376d 	.word	0x0800376d
 800370c:	0800376d 	.word	0x0800376d
 8003710:	0800376d 	.word	0x0800376d
 8003714:	0800376d 	.word	0x0800376d
 8003718:	0800376d 	.word	0x0800376d
 800371c:	0800376d 	.word	0x0800376d
 8003720:	0800375b 	.word	0x0800375b
	case 2:
		ret.rcc.reg->CFGR |= (4 << 10);
 8003724:	4b5e      	ldr	r3, [pc, #376]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	4b5d      	ldr	r3, [pc, #372]	; (80038a0 <STM32446Prescaler+0x29c>)
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003732:	609a      	str	r2, [r3, #8]
		break;
 8003734:	e01b      	b.n	800376e <STM32446Prescaler+0x16a>
	case 4:
		ret.rcc.reg->CFGR |= (5 << 10);
 8003736:	4b5a      	ldr	r3, [pc, #360]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	4b58      	ldr	r3, [pc, #352]	; (80038a0 <STM32446Prescaler+0x29c>)
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8003744:	609a      	str	r2, [r3, #8]
		break;
 8003746:	e012      	b.n	800376e <STM32446Prescaler+0x16a>
	case 8:
		ret.rcc.reg->CFGR |= (6 << 10);
 8003748:	4b55      	ldr	r3, [pc, #340]	; (80038a0 <STM32446Prescaler+0x29c>)
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	4b54      	ldr	r3, [pc, #336]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 8003756:	609a      	str	r2, [r3, #8]
		break;
 8003758:	e009      	b.n	800376e <STM32446Prescaler+0x16a>
	case 16:
		ret.rcc.reg->CFGR |= (7 << 10);
 800375a:	4b51      	ldr	r3, [pc, #324]	; (80038a0 <STM32446Prescaler+0x29c>)
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	689a      	ldr	r2, [r3, #8]
 8003760:	4b4f      	ldr	r3, [pc, #316]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8003768:	609a      	str	r2, [r3, #8]
		break;
 800376a:	e000      	b.n	800376e <STM32446Prescaler+0x16a>
	default:
		break;
 800376c:	bf00      	nop
	}

	switch(ahbpre){ // 4
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003774:	f000 8081 	beq.w	800387a <STM32446Prescaler+0x276>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800377e:	f200 8085 	bhi.w	800388c <STM32446Prescaler+0x288>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003788:	d06e      	beq.n	8003868 <STM32446Prescaler+0x264>
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003790:	d87c      	bhi.n	800388c <STM32446Prescaler+0x288>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2b80      	cmp	r3, #128	; 0x80
 8003796:	d05e      	beq.n	8003856 <STM32446Prescaler+0x252>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2b80      	cmp	r3, #128	; 0x80
 800379c:	d876      	bhi.n	800388c <STM32446Prescaler+0x288>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2b10      	cmp	r3, #16
 80037a2:	d827      	bhi.n	80037f4 <STM32446Prescaler+0x1f0>
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d370      	bcc.n	800388c <STM32446Prescaler+0x288>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	3b02      	subs	r3, #2
 80037ae:	2b0e      	cmp	r3, #14
 80037b0:	d86c      	bhi.n	800388c <STM32446Prescaler+0x288>
 80037b2:	a201      	add	r2, pc, #4	; (adr r2, 80037b8 <STM32446Prescaler+0x1b4>)
 80037b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b8:	080037fd 	.word	0x080037fd
 80037bc:	0800388d 	.word	0x0800388d
 80037c0:	0800380f 	.word	0x0800380f
 80037c4:	0800388d 	.word	0x0800388d
 80037c8:	0800388d 	.word	0x0800388d
 80037cc:	0800388d 	.word	0x0800388d
 80037d0:	08003821 	.word	0x08003821
 80037d4:	0800388d 	.word	0x0800388d
 80037d8:	0800388d 	.word	0x0800388d
 80037dc:	0800388d 	.word	0x0800388d
 80037e0:	0800388d 	.word	0x0800388d
 80037e4:	0800388d 	.word	0x0800388d
 80037e8:	0800388d 	.word	0x0800388d
 80037ec:	0800388d 	.word	0x0800388d
 80037f0:	08003833 	.word	0x08003833
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2b40      	cmp	r3, #64	; 0x40
 80037f8:	d024      	beq.n	8003844 <STM32446Prescaler+0x240>
		break;
	case 512:
		ret.rcc.reg->CFGR |= (15 << 4);
		break;
	default:
		break;
 80037fa:	e047      	b.n	800388c <STM32446Prescaler+0x288>
		ret.rcc.reg->CFGR |= (8 << 4);
 80037fc:	4b28      	ldr	r3, [pc, #160]	; (80038a0 <STM32446Prescaler+0x29c>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	689a      	ldr	r2, [r3, #8]
 8003802:	4b27      	ldr	r3, [pc, #156]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800380a:	609a      	str	r2, [r3, #8]
		break;
 800380c:	e03f      	b.n	800388e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (9 << 4);
 800380e:	4b24      	ldr	r3, [pc, #144]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	4b22      	ldr	r3, [pc, #136]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 800381c:	609a      	str	r2, [r3, #8]
		break;
 800381e:	e036      	b.n	800388e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (10 << 4);
 8003820:	4b1f      	ldr	r3, [pc, #124]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	689a      	ldr	r2, [r3, #8]
 8003826:	4b1e      	ldr	r3, [pc, #120]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800382e:	609a      	str	r2, [r3, #8]
		break;
 8003830:	e02d      	b.n	800388e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (11 << 4);
 8003832:	4b1b      	ldr	r3, [pc, #108]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	689a      	ldr	r2, [r3, #8]
 8003838:	4b19      	ldr	r3, [pc, #100]	; (80038a0 <STM32446Prescaler+0x29c>)
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 8003840:	609a      	str	r2, [r3, #8]
		break;
 8003842:	e024      	b.n	800388e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (12 << 4);
 8003844:	4b16      	ldr	r3, [pc, #88]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	689a      	ldr	r2, [r3, #8]
 800384a:	4b15      	ldr	r3, [pc, #84]	; (80038a0 <STM32446Prescaler+0x29c>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003852:	609a      	str	r2, [r3, #8]
		break;
 8003854:	e01b      	b.n	800388e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (13 << 4);
 8003856:	4b12      	ldr	r3, [pc, #72]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	4b10      	ldr	r3, [pc, #64]	; (80038a0 <STM32446Prescaler+0x29c>)
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 8003864:	609a      	str	r2, [r3, #8]
		break;
 8003866:	e012      	b.n	800388e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (14 << 4);
 8003868:	4b0d      	ldr	r3, [pc, #52]	; (80038a0 <STM32446Prescaler+0x29c>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	689a      	ldr	r2, [r3, #8]
 800386e:	4b0c      	ldr	r3, [pc, #48]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8003876:	609a      	str	r2, [r3, #8]
		break;
 8003878:	e009      	b.n	800388e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (15 << 4);
 800387a:	4b09      	ldr	r3, [pc, #36]	; (80038a0 <STM32446Prescaler+0x29c>)
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	4b07      	ldr	r3, [pc, #28]	; (80038a0 <STM32446Prescaler+0x29c>)
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8003888:	609a      	str	r2, [r3, #8]
		break;
 800388a:	e000      	b.n	800388e <STM32446Prescaler+0x28a>
		break;
 800388c:	bf00      	nop
	}
}
 800388e:	bf00      	nop
 8003890:	371c      	adds	r7, #28
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	001ffcf0 	.word	0x001ffcf0
 80038a0:	20000724 	.word	0x20000724

080038a4 <STM32446PLLDivision>:

/****PLL****/

void STM32446PLLDivision(unsigned int pllsrc, unsigned int pllm, unsigned int plln, unsigned int pllp, unsigned int pllq, unsigned int pllr)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b087      	sub	sp, #28
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
 80038b0:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x7F437FFF;
 80038b2:	4b52      	ldr	r3, [pc, #328]	; (80039fc <STM32446PLLDivision+0x158>)
 80038b4:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->PLLCFGR |= mask; // set mask bits high
 80038b6:	4b52      	ldr	r3, [pc, #328]	; (8003a00 <STM32446PLLDivision+0x15c>)
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	6859      	ldr	r1, [r3, #4]
 80038bc:	4b50      	ldr	r3, [pc, #320]	; (8003a00 <STM32446PLLDivision+0x15c>)
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	605a      	str	r2, [r3, #4]

	if(pllr > 1 && pllr < 8) // PLLR[28]: Main PLL division factor for I2Ss, SAIs, SYSTEM and SPDIF-Rx clocks
 80038c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d90d      	bls.n	80038e8 <STM32446PLLDivision+0x44>
 80038cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ce:	2b07      	cmp	r3, #7
 80038d0:	d80a      	bhi.n	80038e8 <STM32446PLLDivision+0x44>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(7 << 28)) | (pllr << 28);
 80038d2:	4b4b      	ldr	r3, [pc, #300]	; (8003a00 <STM32446PLLDivision+0x15c>)
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	6859      	ldr	r1, [r3, #4]
 80038d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038da:	071b      	lsls	r3, r3, #28
 80038dc:	f063 42e0 	orn	r2, r3, #1879048192	; 0x70000000
 80038e0:	4b47      	ldr	r3, [pc, #284]	; (8003a00 <STM32446PLLDivision+0x15c>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	400a      	ands	r2, r1
 80038e6:	605a      	str	r2, [r3, #4]

	if(pllq > 1 && pllq < 16) // PLLQ[24]: Main PLL (PLL) division factor for USB OTG FS, SDIOclocks
 80038e8:	6a3b      	ldr	r3, [r7, #32]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d90d      	bls.n	800390a <STM32446PLLDivision+0x66>
 80038ee:	6a3b      	ldr	r3, [r7, #32]
 80038f0:	2b0f      	cmp	r3, #15
 80038f2:	d80a      	bhi.n	800390a <STM32446PLLDivision+0x66>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(15 << 24)) | (pllq << 24);
 80038f4:	4b42      	ldr	r3, [pc, #264]	; (8003a00 <STM32446PLLDivision+0x15c>)
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	6859      	ldr	r1, [r3, #4]
 80038fa:	6a3b      	ldr	r3, [r7, #32]
 80038fc:	061b      	lsls	r3, r3, #24
 80038fe:	f063 6270 	orn	r2, r3, #251658240	; 0xf000000
 8003902:	4b3f      	ldr	r3, [pc, #252]	; (8003a00 <STM32446PLLDivision+0x15c>)
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	400a      	ands	r2, r1
 8003908:	605a      	str	r2, [r3, #4]

	if(pllsrc == 1) // PLLSRC[22]: Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d10b      	bne.n	8003928 <STM32446PLLDivision+0x84>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(1 << 22)) | (pllsrc << 22);
 8003910:	4b3b      	ldr	r3, [pc, #236]	; (8003a00 <STM32446PLLDivision+0x15c>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	6859      	ldr	r1, [r3, #4]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	059b      	lsls	r3, r3, #22
 800391a:	f463 0280 	orn	r2, r3, #4194304	; 0x400000
 800391e:	4b38      	ldr	r3, [pc, #224]	; (8003a00 <STM32446PLLDivision+0x15c>)
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	400a      	ands	r2, r1
 8003924:	605a      	str	r2, [r3, #4]
 8003926:	e007      	b.n	8003938 <STM32446PLLDivision+0x94>
	else
		ret.rcc.reg->PLLCFGR &= (unsigned int) ~(1 << 22);
 8003928:	4b35      	ldr	r3, [pc, #212]	; (8003a00 <STM32446PLLDivision+0x15c>)
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	4b34      	ldr	r3, [pc, #208]	; (8003a00 <STM32446PLLDivision+0x15c>)
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8003936:	605a      	str	r2, [r3, #4]

	switch(pllp){ // PLLP[16]: Main PLL (PLL) division factor for main system clock
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	3b02      	subs	r3, #2
 800393c:	2b06      	cmp	r3, #6
 800393e:	d833      	bhi.n	80039a8 <STM32446PLLDivision+0x104>
 8003940:	a201      	add	r2, pc, #4	; (adr r2, 8003948 <STM32446PLLDivision+0xa4>)
 8003942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003946:	bf00      	nop
 8003948:	08003965 	.word	0x08003965
 800394c:	080039a9 	.word	0x080039a9
 8003950:	08003977 	.word	0x08003977
 8003954:	080039a9 	.word	0x080039a9
 8003958:	08003989 	.word	0x08003989
 800395c:	080039a9 	.word	0x080039a9
 8003960:	0800399b 	.word	0x0800399b
		case 2:
			ret.rcc.reg->PLLCFGR &= (unsigned int) ~(3 << 16);
 8003964:	4b26      	ldr	r3, [pc, #152]	; (8003a00 <STM32446PLLDivision+0x15c>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	4b25      	ldr	r3, [pc, #148]	; (8003a00 <STM32446PLLDivision+0x15c>)
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003972:	605a      	str	r2, [r3, #4]
			break;
 8003974:	e019      	b.n	80039aa <STM32446PLLDivision+0x106>
		case 4:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (1 << 16);
 8003976:	4b22      	ldr	r3, [pc, #136]	; (8003a00 <STM32446PLLDivision+0x15c>)
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	4b20      	ldr	r3, [pc, #128]	; (8003a00 <STM32446PLLDivision+0x15c>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003984:	605a      	str	r2, [r3, #4]
			break;
 8003986:	e010      	b.n	80039aa <STM32446PLLDivision+0x106>
		case 6:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (2 << 16);
 8003988:	4b1d      	ldr	r3, [pc, #116]	; (8003a00 <STM32446PLLDivision+0x15c>)
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	685a      	ldr	r2, [r3, #4]
 800398e:	4b1c      	ldr	r3, [pc, #112]	; (8003a00 <STM32446PLLDivision+0x15c>)
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003996:	605a      	str	r2, [r3, #4]
			break;
 8003998:	e007      	b.n	80039aa <STM32446PLLDivision+0x106>
		case 8:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (3 << 16);
 800399a:	4b19      	ldr	r3, [pc, #100]	; (8003a00 <STM32446PLLDivision+0x15c>)
 800399c:	68da      	ldr	r2, [r3, #12]
 800399e:	4b18      	ldr	r3, [pc, #96]	; (8003a00 <STM32446PLLDivision+0x15c>)
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	6852      	ldr	r2, [r2, #4]
 80039a4:	605a      	str	r2, [r3, #4]
			break;
 80039a6:	e000      	b.n	80039aa <STM32446PLLDivision+0x106>
		default:
			break;
 80039a8:	bf00      	nop
	}

	if(plln > 49 && plln < 433) // PLLN[6]: Main PLL (PLL) multiplication factor for VCO
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2b31      	cmp	r3, #49	; 0x31
 80039ae:	d90e      	bls.n	80039ce <STM32446PLLDivision+0x12a>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80039b6:	d80a      	bhi.n	80039ce <STM32446PLLDivision+0x12a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(511 << 6)) | (plln << 6);
 80039b8:	4b11      	ldr	r3, [pc, #68]	; (8003a00 <STM32446PLLDivision+0x15c>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	6859      	ldr	r1, [r3, #4]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	019a      	lsls	r2, r3, #6
 80039c2:	4b10      	ldr	r3, [pc, #64]	; (8003a04 <STM32446PLLDivision+0x160>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	4a0e      	ldr	r2, [pc, #56]	; (8003a00 <STM32446PLLDivision+0x15c>)
 80039c8:	68d2      	ldr	r2, [r2, #12]
 80039ca:	400b      	ands	r3, r1
 80039cc:	6053      	str	r3, [r2, #4]

	if(pllm > 1 && pllm < 64) // PLLM[0]: Division factor for the main PLL (PLL) input clock [2Mhz]
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d90c      	bls.n	80039ee <STM32446PLLDivision+0x14a>
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	2b3f      	cmp	r3, #63	; 0x3f
 80039d8:	d809      	bhi.n	80039ee <STM32446PLLDivision+0x14a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(63)) | pllm;
 80039da:	4b09      	ldr	r3, [pc, #36]	; (8003a00 <STM32446PLLDivision+0x15c>)
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	6859      	ldr	r1, [r3, #4]
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	f063 023f 	orn	r2, r3, #63	; 0x3f
 80039e6:	4b06      	ldr	r3, [pc, #24]	; (8003a00 <STM32446PLLDivision+0x15c>)
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	400a      	ands	r2, r1
 80039ec:	605a      	str	r2, [r3, #4]
}
 80039ee:	bf00      	nop
 80039f0:	371c      	adds	r7, #28
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	7f437fff 	.word	0x7f437fff
 8003a00:	20000724 	.word	0x20000724
 8003a04:	ffff803f 	.word	0xffff803f

08003a08 <STM32446RccPLLCLKEnable>:

void STM32446RccPLLCLKEnable(uint8_t onoff)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8003a12:	79fb      	ldrb	r3, [r7, #7]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d010      	beq.n	8003a3a <STM32446RccPLLCLKEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 24) ; !(ret.rcc.reg->CR & (1 << 25)) ; ); // PLLON: Main PLL (PLL) enable
 8003a18:	4b0f      	ldr	r3, [pc, #60]	; (8003a58 <STM32446RccPLLCLKEnable+0x50>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	4b0e      	ldr	r3, [pc, #56]	; (8003a58 <STM32446RccPLLCLKEnable+0x50>)
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003a26:	601a      	str	r2, [r3, #0]
 8003a28:	bf00      	nop
 8003a2a:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <STM32446RccPLLCLKEnable+0x50>)
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d0f8      	beq.n	8003a2a <STM32446RccPLLCLKEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
}
 8003a38:	e007      	b.n	8003a4a <STM32446RccPLLCLKEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
 8003a3a:	4b07      	ldr	r3, [pc, #28]	; (8003a58 <STM32446RccPLLCLKEnable+0x50>)
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <STM32446RccPLLCLKEnable+0x50>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003a48:	601a      	str	r2, [r3, #0]
}
 8003a4a:	bf00      	nop
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	20000724 	.word	0x20000724

08003a5c <STM32446RccPLLI2SEnable>:

void STM32446RccPLLI2SEnable(uint8_t onoff)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8003a66:	79fb      	ldrb	r3, [r7, #7]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d010      	beq.n	8003a8e <STM32446RccPLLI2SEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 26) ; !(ret.rcc.reg->CR & (1 << 27)) ; ); // PLLI2SON: PLLI2S enable
 8003a6c:	4b0f      	ldr	r3, [pc, #60]	; (8003aac <STM32446RccPLLI2SEnable+0x50>)
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	4b0e      	ldr	r3, [pc, #56]	; (8003aac <STM32446RccPLLI2SEnable+0x50>)
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	bf00      	nop
 8003a7e:	4b0b      	ldr	r3, [pc, #44]	; (8003aac <STM32446RccPLLI2SEnable+0x50>)
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d0f8      	beq.n	8003a7e <STM32446RccPLLI2SEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
}
 8003a8c:	e007      	b.n	8003a9e <STM32446RccPLLI2SEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
 8003a8e:	4b07      	ldr	r3, [pc, #28]	; (8003aac <STM32446RccPLLI2SEnable+0x50>)
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	4b05      	ldr	r3, [pc, #20]	; (8003aac <STM32446RccPLLI2SEnable+0x50>)
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003a9c:	601a      	str	r2, [r3, #0]
}
 8003a9e:	bf00      	nop
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	20000724 	.word	0x20000724

08003ab0 <STM32446RccPLLSAIEnable>:

void STM32446RccPLLSAIEnable(uint8_t onoff)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8003aba:	79fb      	ldrb	r3, [r7, #7]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d010      	beq.n	8003ae2 <STM32446RccPLLSAIEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 28) ; !(ret.rcc.reg->CR & (1 << 29)) ; ); // PLLSAION: PLLSAI enable
 8003ac0:	4b0f      	ldr	r3, [pc, #60]	; (8003b00 <STM32446RccPLLSAIEnable+0x50>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	4b0e      	ldr	r3, [pc, #56]	; (8003b00 <STM32446RccPLLSAIEnable+0x50>)
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	bf00      	nop
 8003ad2:	4b0b      	ldr	r3, [pc, #44]	; (8003b00 <STM32446RccPLLSAIEnable+0x50>)
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d0f8      	beq.n	8003ad2 <STM32446RccPLLSAIEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
}
 8003ae0:	e007      	b.n	8003af2 <STM32446RccPLLSAIEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
 8003ae2:	4b07      	ldr	r3, [pc, #28]	; (8003b00 <STM32446RccPLLSAIEnable+0x50>)
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <STM32446RccPLLSAIEnable+0x50>)
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003af0:	601a      	str	r2, [r3, #0]
}
 8003af2:	bf00      	nop
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
 8003afe:	bf00      	nop
 8003b00:	20000724 	.word	0x20000724

08003b04 <STM32446GpioSetpins>:

// GPIO
/** To much resources **/
void STM32446GpioSetpins( GPIO_TypeDef* regs, int n_pin, ... )
{
 8003b04:	b40e      	push	{r1, r2, r3}
 8003b06:	b480      	push	{r7}
 8003b08:	b084      	sub	sp, #16
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
	uint8_t i;

	if(n_pin > 0 && n_pin < 33){ // Filter input
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	dd19      	ble.n	8003b48 <STM32446GpioSetpins+0x44>
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	2b20      	cmp	r3, #32
 8003b18:	dc16      	bgt.n	8003b48 <STM32446GpioSetpins+0x44>
		va_list list;
		va_start(list, n_pin);
 8003b1a:	f107 0318 	add.w	r3, r7, #24
 8003b1e:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8003b20:	2300      	movs	r3, #0
 8003b22:	73fb      	strb	r3, [r7, #15]
 8003b24:	e00c      	b.n	8003b40 <STM32446GpioSetpins+0x3c>
			regs->BSRR = (1 << va_arg(list, int));
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	1d1a      	adds	r2, r3, #4
 8003b2a:	60ba      	str	r2, [r7, #8]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	461a      	mov	r2, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 8003b3a:	7bfb      	ldrb	r3, [r7, #15]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	73fb      	strb	r3, [r7, #15]
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	dcee      	bgt.n	8003b26 <STM32446GpioSetpins+0x22>
		}
		va_end(list);
	}
}
 8003b48:	bf00      	nop
 8003b4a:	3710      	adds	r7, #16
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	b003      	add	sp, #12
 8003b54:	4770      	bx	lr

08003b56 <STM32446GpioSetpin>:
/** disabled **/

void STM32446GpioSetpin( GPIO_TypeDef* regs, int pin )
{
 8003b56:	b480      	push	{r7}
 8003b58:	b083      	sub	sp, #12
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
 8003b5e:	6039      	str	r1, [r7, #0]
			regs->BSRR = (1 << pin);
 8003b60:	2201      	movs	r2, #1
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	fa02 f303 	lsl.w	r3, r2, r3
 8003b68:	461a      	mov	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	619a      	str	r2, [r3, #24]
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <STM32446GpioSet>:

void STM32446GpioSet( GPIO_TypeDef* regs, int data )
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b083      	sub	sp, #12
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]
 8003b82:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int) data;
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	619a      	str	r2, [r3, #24]
}
 8003b8a:	bf00      	nop
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <STM32446GpioResetpins>:

/** To much resources **/
void STM32446GpioResetpins( GPIO_TypeDef* regs, int n_pin, ... )
{ // slow
 8003b96:	b40e      	push	{r1, r2, r3}
 8003b98:	b480      	push	{r7}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	if(n_pin > 0 && n_pin < 33){ // Filter input
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	dd1a      	ble.n	8003bdc <STM32446GpioResetpins+0x46>
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	2b20      	cmp	r3, #32
 8003baa:	dc17      	bgt.n	8003bdc <STM32446GpioResetpins+0x46>
		va_list list;
		va_start(list, n_pin);
 8003bac:	f107 0318 	add.w	r3, r7, #24
 8003bb0:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	73fb      	strb	r3, [r7, #15]
 8003bb6:	e00d      	b.n	8003bd4 <STM32446GpioResetpins+0x3e>
			regs->BSRR = (unsigned int)((1 << va_arg(list, int)) << 16);
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	1d1a      	adds	r2, r3, #4
 8003bbc:	60ba      	str	r2, [r7, #8]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	041b      	lsls	r3, r3, #16
 8003bc8:	461a      	mov	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 8003bce:	7bfb      	ldrb	r3, [r7, #15]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
 8003bd4:	7bfb      	ldrb	r3, [r7, #15]
 8003bd6:	697a      	ldr	r2, [r7, #20]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	dced      	bgt.n	8003bb8 <STM32446GpioResetpins+0x22>
		}
		va_end(list);
	}
}
 8003bdc:	bf00      	nop
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	b003      	add	sp, #12
 8003be8:	4770      	bx	lr

08003bea <STM32446GpioResetpin>:
/** disabled **/

void STM32446GpioResetpin( GPIO_TypeDef* regs, int pin )
{
 8003bea:	b480      	push	{r7}
 8003bec:	b083      	sub	sp, #12
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
 8003bf2:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)((1 << pin) << 16);
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfc:	041b      	lsls	r3, r3, #16
 8003bfe:	461a      	mov	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	619a      	str	r2, [r3, #24]
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <STM32446GpioReset>:

void STM32446GpioReset( GPIO_TypeDef* regs, int data )
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)(data << 16);
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	041b      	lsls	r3, r3, #16
 8003c1e:	461a      	mov	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	619a      	str	r2, [r3, #24]
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <STM32446Gpiosetupreg>:

/***generic***/
void STM32446Gpiosetupreg( volatile uint32_t* reg, unsigned int size_block, unsigned int data, unsigned int pin )
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b086      	sub	sp, #24
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	607a      	str	r2, [r7, #4]
 8003c3c:	603b      	str	r3, [r7, #0]
	unsigned int mask = (unsigned int)(pow(2, size_block) - 1);
 8003c3e:	68b8      	ldr	r0, [r7, #8]
 8003c40:	f7fc fc80 	bl	8000544 <__aeabi_ui2d>
 8003c44:	4602      	mov	r2, r0
 8003c46:	460b      	mov	r3, r1
 8003c48:	ec43 2b11 	vmov	d1, r2, r3
 8003c4c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8003cc0 <STM32446Gpiosetupreg+0x90>
 8003c50:	f007 f9b0 	bl	800afb4 <pow>
 8003c54:	ec51 0b10 	vmov	r0, r1, d0
 8003c58:	f04f 0200 	mov.w	r2, #0
 8003c5c:	4b1a      	ldr	r3, [pc, #104]	; (8003cc8 <STM32446Gpiosetupreg+0x98>)
 8003c5e:	f7fc fb33 	bl	80002c8 <__aeabi_dsub>
 8003c62:	4602      	mov	r2, r0
 8003c64:	460b      	mov	r3, r1
 8003c66:	4610      	mov	r0, r2
 8003c68:	4619      	mov	r1, r3
 8003c6a:	f7fc ffbd 	bl	8000be8 <__aeabi_d2uiz>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	617b      	str	r3, [r7, #20]
	data &= mask;
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	4013      	ands	r3, r2
 8003c78:	607b      	str	r3, [r7, #4]
	*reg &= ~(mask << (pin * size_block));
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	68b9      	ldr	r1, [r7, #8]
 8003c82:	fb01 f303 	mul.w	r3, r1, r3
 8003c86:	6979      	ldr	r1, [r7, #20]
 8003c88:	fa01 f303 	lsl.w	r3, r1, r3
 8003c8c:	43db      	mvns	r3, r3
 8003c8e:	401a      	ands	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	601a      	str	r2, [r3, #0]
	*reg |= (data << (pin * size_block));
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	68b9      	ldr	r1, [r7, #8]
 8003c9c:	fb01 f303 	mul.w	r3, r1, r3
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	601a      	str	r2, [r3, #0]
	*reg &= (unsigned int) sperm;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	601a      	str	r2, [r3, #0]
}
 8003cb4:	bf00      	nop
 8003cb6:	3718      	adds	r7, #24
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	f3af 8000 	nop.w
 8003cc0:	00000000 	.word	0x00000000
 8003cc4:	40000000 	.word	0x40000000
 8003cc8:	3ff00000 	.word	0x3ff00000
 8003ccc:	00000000 	.word	0x00000000

08003cd0 <STM32446GpioSetup>:

void STM32446GpioSetup( volatile uint32_t vec[], const unsigned int size_block, unsigned int data, unsigned int block_n )
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b088      	sub	sp, #32
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]
 8003cdc:	603b      	str	r3, [r7, #0]
	const unsigned int n_bits = sizeof(data) * 8;
 8003cde:	2320      	movs	r3, #32
 8003ce0:	61fb      	str	r3, [r7, #28]
	const unsigned int mask = (unsigned int) (pow(2, size_block) - 1);
 8003ce2:	68b8      	ldr	r0, [r7, #8]
 8003ce4:	f7fc fc2e 	bl	8000544 <__aeabi_ui2d>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	ec43 2b11 	vmov	d1, r2, r3
 8003cf0:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8003da8 <STM32446GpioSetup+0xd8>
 8003cf4:	f007 f95e 	bl	800afb4 <pow>
 8003cf8:	ec51 0b10 	vmov	r0, r1, d0
 8003cfc:	f04f 0200 	mov.w	r2, #0
 8003d00:	4b2b      	ldr	r3, [pc, #172]	; (8003db0 <STM32446GpioSetup+0xe0>)
 8003d02:	f7fc fae1 	bl	80002c8 <__aeabi_dsub>
 8003d06:	4602      	mov	r2, r0
 8003d08:	460b      	mov	r3, r1
 8003d0a:	4610      	mov	r0, r2
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	f7fc ff6b 	bl	8000be8 <__aeabi_d2uiz>
 8003d12:	4603      	mov	r3, r0
 8003d14:	61bb      	str	r3, [r7, #24]
	unsigned int index = (block_n * size_block) / n_bits;
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	fb03 f202 	mul.w	r2, r3, r2
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d24:	617b      	str	r3, [r7, #20]
	data &= mask;
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	607b      	str	r3, [r7, #4]
	vec[index] &= ~( mask << ((block_n * size_block) - (index * n_bits)) );
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	68fa      	ldr	r2, [r7, #12]
 8003d34:	4413      	add	r3, r2
 8003d36:	6819      	ldr	r1, [r3, #0]
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	68ba      	ldr	r2, [r7, #8]
 8003d3c:	fb03 f202 	mul.w	r2, r3, r2
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	69f8      	ldr	r0, [r7, #28]
 8003d44:	fb00 f303 	mul.w	r3, r0, r3
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d50:	43da      	mvns	r2, r3
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	68f8      	ldr	r0, [r7, #12]
 8003d58:	4403      	add	r3, r0
 8003d5a:	400a      	ands	r2, r1
 8003d5c:	601a      	str	r2, [r3, #0]
	vec[index] |= ( data << ((block_n * size_block) - (index * n_bits)) );
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	4413      	add	r3, r2
 8003d66:	6819      	ldr	r1, [r3, #0]
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	68ba      	ldr	r2, [r7, #8]
 8003d6c:	fb03 f202 	mul.w	r2, r3, r2
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	69f8      	ldr	r0, [r7, #28]
 8003d74:	fb00 f303 	mul.w	r3, r0, r3
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	68f8      	ldr	r0, [r7, #12]
 8003d84:	4403      	add	r3, r0
 8003d86:	430a      	orrs	r2, r1
 8003d88:	601a      	str	r2, [r3, #0]
	vec[index] &= (unsigned int) sperm;
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	009b      	lsls	r3, r3, #2
 8003d8e:	68fa      	ldr	r2, [r7, #12]
 8003d90:	441a      	add	r2, r3
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	68f9      	ldr	r1, [r7, #12]
 8003d98:	440b      	add	r3, r1
 8003d9a:	6812      	ldr	r2, [r2, #0]
 8003d9c:	601a      	str	r2, [r3, #0]
}
 8003d9e:	bf00      	nop
 8003da0:	3720      	adds	r7, #32
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	00000000 	.word	0x00000000
 8003dac:	40000000 	.word	0x40000000
 8003db0:	3ff00000 	.word	0x3ff00000
 8003db4:	00000000 	.word	0x00000000

08003db8 <STM32446GpioAmoder>:
/***generic***/

// GPIOA
void STM32446GpioAmoder( unsigned int data, unsigned int pin )
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8003dc2:	2302      	movs	r3, #2
 8003dc4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f7fc fbbc 	bl	8000544 <__aeabi_ui2d>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	460b      	mov	r3, r1
 8003dd0:	ec43 2b11 	vmov	d1, r2, r3
 8003dd4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8003e50 <STM32446GpioAmoder+0x98>
 8003dd8:	f007 f8ec 	bl	800afb4 <pow>
 8003ddc:	ec51 0b10 	vmov	r0, r1, d0
 8003de0:	f04f 0200 	mov.w	r2, #0
 8003de4:	4b1c      	ldr	r3, [pc, #112]	; (8003e58 <STM32446GpioAmoder+0xa0>)
 8003de6:	f7fc fa6f 	bl	80002c8 <__aeabi_dsub>
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	4610      	mov	r0, r2
 8003df0:	4619      	mov	r1, r3
 8003df2:	f7fc fef9 	bl	8000be8 <__aeabi_d2uiz>
 8003df6:	4603      	mov	r3, r0
 8003df8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	4013      	ands	r3, r2
 8003e00:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->MODER &= ~(mask << (pin * blocksize));
 8003e02:	4b16      	ldr	r3, [pc, #88]	; (8003e5c <STM32446GpioAmoder+0xa4>)
 8003e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e06:	6819      	ldr	r1, [r3, #0]
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	fb02 f303 	mul.w	r3, r2, r3
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	fa02 f303 	lsl.w	r3, r2, r3
 8003e16:	43da      	mvns	r2, r3
 8003e18:	4b10      	ldr	r3, [pc, #64]	; (8003e5c <STM32446GpioAmoder+0xa4>)
 8003e1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e1c:	400a      	ands	r2, r1
 8003e1e:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER |= (data << (pin * blocksize));
 8003e20:	4b0e      	ldr	r3, [pc, #56]	; (8003e5c <STM32446GpioAmoder+0xa4>)
 8003e22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e24:	6819      	ldr	r1, [r3, #0]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	fb02 f303 	mul.w	r3, r2, r3
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	409a      	lsls	r2, r3
 8003e32:	4b0a      	ldr	r3, [pc, #40]	; (8003e5c <STM32446GpioAmoder+0xa4>)
 8003e34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e36:	430a      	orrs	r2, r1
 8003e38:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER &= (unsigned int) sperm;
 8003e3a:	4b08      	ldr	r3, [pc, #32]	; (8003e5c <STM32446GpioAmoder+0xa4>)
 8003e3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e3e:	4b07      	ldr	r3, [pc, #28]	; (8003e5c <STM32446GpioAmoder+0xa4>)
 8003e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e42:	6812      	ldr	r2, [r2, #0]
 8003e44:	601a      	str	r2, [r3, #0]
}
 8003e46:	bf00      	nop
 8003e48:	3710      	adds	r7, #16
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	00000000 	.word	0x00000000
 8003e54:	40000000 	.word	0x40000000
 8003e58:	3ff00000 	.word	0x3ff00000
 8003e5c:	20000724 	.word	0x20000724

08003e60 <STM32446GpioAospeedr>:

void STM32446GpioAospeedr( unsigned int data, unsigned int pin )
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8003e6a:	2302      	movs	r3, #2
 8003e6c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f7fc fb68 	bl	8000544 <__aeabi_ui2d>
 8003e74:	4602      	mov	r2, r0
 8003e76:	460b      	mov	r3, r1
 8003e78:	ec43 2b11 	vmov	d1, r2, r3
 8003e7c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8003ef8 <STM32446GpioAospeedr+0x98>
 8003e80:	f007 f898 	bl	800afb4 <pow>
 8003e84:	ec51 0b10 	vmov	r0, r1, d0
 8003e88:	f04f 0200 	mov.w	r2, #0
 8003e8c:	4b1c      	ldr	r3, [pc, #112]	; (8003f00 <STM32446GpioAospeedr+0xa0>)
 8003e8e:	f7fc fa1b 	bl	80002c8 <__aeabi_dsub>
 8003e92:	4602      	mov	r2, r0
 8003e94:	460b      	mov	r3, r1
 8003e96:	4610      	mov	r0, r2
 8003e98:	4619      	mov	r1, r3
 8003e9a:	f7fc fea5 	bl	8000be8 <__aeabi_d2uiz>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8003eaa:	4b16      	ldr	r3, [pc, #88]	; (8003f04 <STM32446GpioAospeedr+0xa4>)
 8003eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eae:	6899      	ldr	r1, [r3, #8]
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	fb02 f303 	mul.w	r3, r2, r3
 8003eb8:	68ba      	ldr	r2, [r7, #8]
 8003eba:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebe:	43da      	mvns	r2, r3
 8003ec0:	4b10      	ldr	r3, [pc, #64]	; (8003f04 <STM32446GpioAospeedr+0xa4>)
 8003ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ec4:	400a      	ands	r2, r1
 8003ec6:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR |= (data << (pin * blocksize));
 8003ec8:	4b0e      	ldr	r3, [pc, #56]	; (8003f04 <STM32446GpioAospeedr+0xa4>)
 8003eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ecc:	6899      	ldr	r1, [r3, #8]
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	fb02 f303 	mul.w	r3, r2, r3
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	409a      	lsls	r2, r3
 8003eda:	4b0a      	ldr	r3, [pc, #40]	; (8003f04 <STM32446GpioAospeedr+0xa4>)
 8003edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR &= (unsigned int) sperm;
 8003ee2:	4b08      	ldr	r3, [pc, #32]	; (8003f04 <STM32446GpioAospeedr+0xa4>)
 8003ee4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ee6:	4b07      	ldr	r3, [pc, #28]	; (8003f04 <STM32446GpioAospeedr+0xa4>)
 8003ee8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eea:	6892      	ldr	r2, [r2, #8]
 8003eec:	609a      	str	r2, [r3, #8]
}
 8003eee:	bf00      	nop
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	00000000 	.word	0x00000000
 8003efc:	40000000 	.word	0x40000000
 8003f00:	3ff00000 	.word	0x3ff00000
 8003f04:	20000724 	.word	0x20000724

08003f08 <STM32446GpioApupdr>:

void STM32446GpioApupdr( unsigned int data, unsigned int pin )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8003f12:	2302      	movs	r3, #2
 8003f14:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f7fc fb14 	bl	8000544 <__aeabi_ui2d>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	460b      	mov	r3, r1
 8003f20:	ec43 2b11 	vmov	d1, r2, r3
 8003f24:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8003fa0 <STM32446GpioApupdr+0x98>
 8003f28:	f007 f844 	bl	800afb4 <pow>
 8003f2c:	ec51 0b10 	vmov	r0, r1, d0
 8003f30:	f04f 0200 	mov.w	r2, #0
 8003f34:	4b1c      	ldr	r3, [pc, #112]	; (8003fa8 <STM32446GpioApupdr+0xa0>)
 8003f36:	f7fc f9c7 	bl	80002c8 <__aeabi_dsub>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	4610      	mov	r0, r2
 8003f40:	4619      	mov	r1, r3
 8003f42:	f7fc fe51 	bl	8000be8 <__aeabi_d2uiz>
 8003f46:	4603      	mov	r3, r0
 8003f48:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->PUPDR &= ~(mask << (pin * blocksize));
 8003f52:	4b16      	ldr	r3, [pc, #88]	; (8003fac <STM32446GpioApupdr+0xa4>)
 8003f54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f56:	68d9      	ldr	r1, [r3, #12]
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	fb02 f303 	mul.w	r3, r2, r3
 8003f60:	68ba      	ldr	r2, [r7, #8]
 8003f62:	fa02 f303 	lsl.w	r3, r2, r3
 8003f66:	43da      	mvns	r2, r3
 8003f68:	4b10      	ldr	r3, [pc, #64]	; (8003fac <STM32446GpioApupdr+0xa4>)
 8003f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f6c:	400a      	ands	r2, r1
 8003f6e:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR |= (data << (pin * blocksize));
 8003f70:	4b0e      	ldr	r3, [pc, #56]	; (8003fac <STM32446GpioApupdr+0xa4>)
 8003f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f74:	68d9      	ldr	r1, [r3, #12]
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	fb02 f303 	mul.w	r3, r2, r3
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	409a      	lsls	r2, r3
 8003f82:	4b0a      	ldr	r3, [pc, #40]	; (8003fac <STM32446GpioApupdr+0xa4>)
 8003f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f86:	430a      	orrs	r2, r1
 8003f88:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR &= (unsigned int) sperm;
 8003f8a:	4b08      	ldr	r3, [pc, #32]	; (8003fac <STM32446GpioApupdr+0xa4>)
 8003f8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f8e:	4b07      	ldr	r3, [pc, #28]	; (8003fac <STM32446GpioApupdr+0xa4>)
 8003f90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f92:	68d2      	ldr	r2, [r2, #12]
 8003f94:	60da      	str	r2, [r3, #12]
}
 8003f96:	bf00      	nop
 8003f98:	3710      	adds	r7, #16
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	00000000 	.word	0x00000000
 8003fa4:	40000000 	.word	0x40000000
 8003fa8:	3ff00000 	.word	0x3ff00000
 8003fac:	20000724 	.word	0x20000724

08003fb0 <STM32446GpioAreset>:

void STM32446GpioAreset( unsigned int data )
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)(data << 16);
 8003fb8:	4b05      	ldr	r3, [pc, #20]	; (8003fd0 <STM32446GpioAreset+0x20>)
 8003fba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	0412      	lsls	r2, r2, #16
 8003fc0:	619a      	str	r2, [r3, #24]
}
 8003fc2:	bf00      	nop
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	20000724 	.word	0x20000724

08003fd4 <STM32446GpioAset>:

void STM32446GpioAset( unsigned int data )
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)( data );
 8003fdc:	4b04      	ldr	r3, [pc, #16]	; (8003ff0 <STM32446GpioAset+0x1c>)
 8003fde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	619a      	str	r2, [r3, #24]
}
 8003fe4:	bf00      	nop
 8003fe6:	370c      	adds	r7, #12
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr
 8003ff0:	20000724 	.word	0x20000724
 8003ff4:	00000000 	.word	0x00000000

08003ff8 <STM32446GpioAafr>:

void STM32446GpioAafr( unsigned int data, unsigned int pin )
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b086      	sub	sp, #24
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004002:	2304      	movs	r3, #4
 8004004:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004006:	2320      	movs	r3, #32
 8004008:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 800400a:	6978      	ldr	r0, [r7, #20]
 800400c:	f7fc fa9a 	bl	8000544 <__aeabi_ui2d>
 8004010:	4602      	mov	r2, r0
 8004012:	460b      	mov	r3, r1
 8004014:	ec43 2b11 	vmov	d1, r2, r3
 8004018:	ed9f 0b31 	vldr	d0, [pc, #196]	; 80040e0 <STM32446GpioAafr+0xe8>
 800401c:	f006 ffca 	bl	800afb4 <pow>
 8004020:	ec51 0b10 	vmov	r0, r1, d0
 8004024:	f04f 0200 	mov.w	r2, #0
 8004028:	4b2f      	ldr	r3, [pc, #188]	; (80040e8 <STM32446GpioAafr+0xf0>)
 800402a:	f7fc f94d 	bl	80002c8 <__aeabi_dsub>
 800402e:	4602      	mov	r2, r0
 8004030:	460b      	mov	r3, r1
 8004032:	4610      	mov	r0, r2
 8004034:	4619      	mov	r1, r3
 8004036:	f7fc fdd7 	bl	8000be8 <__aeabi_d2uiz>
 800403a:	4603      	mov	r3, r0
 800403c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	fb03 f202 	mul.w	r2, r3, r2
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	fbb2 f3f3 	udiv	r3, r2, r3
 800404c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	4013      	ands	r3, r2
 8004054:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d83d      	bhi.n	80040d8 <STM32446GpioAafr+0xe0>
		ret.gpioa.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 800405c:	4b23      	ldr	r3, [pc, #140]	; (80040ec <STM32446GpioAafr+0xf4>)
 800405e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004060:	68ba      	ldr	r2, [r7, #8]
 8004062:	3208      	adds	r2, #8
 8004064:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	fb03 f202 	mul.w	r2, r3, r2
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	6938      	ldr	r0, [r7, #16]
 8004074:	fb00 f303 	mul.w	r3, r0, r3
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	68fa      	ldr	r2, [r7, #12]
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	43da      	mvns	r2, r3
 8004082:	4b1a      	ldr	r3, [pc, #104]	; (80040ec <STM32446GpioAafr+0xf4>)
 8004084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004086:	4011      	ands	r1, r2
 8004088:	68ba      	ldr	r2, [r7, #8]
 800408a:	3208      	adds	r2, #8
 800408c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004090:	4b16      	ldr	r3, [pc, #88]	; (80040ec <STM32446GpioAafr+0xf4>)
 8004092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	3208      	adds	r2, #8
 8004098:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	fb03 f202 	mul.w	r2, r3, r2
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	6938      	ldr	r0, [r7, #16]
 80040a8:	fb00 f303 	mul.w	r3, r0, r3
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	409a      	lsls	r2, r3
 80040b2:	4b0e      	ldr	r3, [pc, #56]	; (80040ec <STM32446GpioAafr+0xf4>)
 80040b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040b6:	4311      	orrs	r1, r2
 80040b8:	68ba      	ldr	r2, [r7, #8]
 80040ba:	3208      	adds	r2, #8
 80040bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] &= (unsigned int) sperm;
 80040c0:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <STM32446GpioAafr+0xf4>)
 80040c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040c4:	4b09      	ldr	r3, [pc, #36]	; (80040ec <STM32446GpioAafr+0xf4>)
 80040c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040c8:	68b9      	ldr	r1, [r7, #8]
 80040ca:	3108      	adds	r1, #8
 80040cc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80040d0:	68ba      	ldr	r2, [r7, #8]
 80040d2:	3208      	adds	r2, #8
 80040d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80040d8:	bf00      	nop
 80040da:	3718      	adds	r7, #24
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	00000000 	.word	0x00000000
 80040e4:	40000000 	.word	0x40000000
 80040e8:	3ff00000 	.word	0x3ff00000
 80040ec:	20000724 	.word	0x20000724

080040f0 <STM32446GpioBmoder>:

// GPIOB
void STM32446GpioBmoder( unsigned int data, unsigned int pin )
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80040fa:	2302      	movs	r3, #2
 80040fc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80040fe:	68f8      	ldr	r0, [r7, #12]
 8004100:	f7fc fa20 	bl	8000544 <__aeabi_ui2d>
 8004104:	4602      	mov	r2, r0
 8004106:	460b      	mov	r3, r1
 8004108:	ec43 2b11 	vmov	d1, r2, r3
 800410c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004188 <STM32446GpioBmoder+0x98>
 8004110:	f006 ff50 	bl	800afb4 <pow>
 8004114:	ec51 0b10 	vmov	r0, r1, d0
 8004118:	f04f 0200 	mov.w	r2, #0
 800411c:	4b1c      	ldr	r3, [pc, #112]	; (8004190 <STM32446GpioBmoder+0xa0>)
 800411e:	f7fc f8d3 	bl	80002c8 <__aeabi_dsub>
 8004122:	4602      	mov	r2, r0
 8004124:	460b      	mov	r3, r1
 8004126:	4610      	mov	r0, r2
 8004128:	4619      	mov	r1, r3
 800412a:	f7fc fd5d 	bl	8000be8 <__aeabi_d2uiz>
 800412e:	4603      	mov	r3, r0
 8004130:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	4013      	ands	r3, r2
 8004138:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->MODER &= ~(mask << (pin * blocksize));
 800413a:	4b16      	ldr	r3, [pc, #88]	; (8004194 <STM32446GpioBmoder+0xa4>)
 800413c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800413e:	6819      	ldr	r1, [r3, #0]
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	fb02 f303 	mul.w	r3, r2, r3
 8004148:	68ba      	ldr	r2, [r7, #8]
 800414a:	fa02 f303 	lsl.w	r3, r2, r3
 800414e:	43da      	mvns	r2, r3
 8004150:	4b10      	ldr	r3, [pc, #64]	; (8004194 <STM32446GpioBmoder+0xa4>)
 8004152:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004154:	400a      	ands	r2, r1
 8004156:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER |= (data << (pin * blocksize));
 8004158:	4b0e      	ldr	r3, [pc, #56]	; (8004194 <STM32446GpioBmoder+0xa4>)
 800415a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800415c:	6819      	ldr	r1, [r3, #0]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	68fa      	ldr	r2, [r7, #12]
 8004162:	fb02 f303 	mul.w	r3, r2, r3
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	409a      	lsls	r2, r3
 800416a:	4b0a      	ldr	r3, [pc, #40]	; (8004194 <STM32446GpioBmoder+0xa4>)
 800416c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800416e:	430a      	orrs	r2, r1
 8004170:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER &= (unsigned int) sperm;
 8004172:	4b08      	ldr	r3, [pc, #32]	; (8004194 <STM32446GpioBmoder+0xa4>)
 8004174:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004176:	4b07      	ldr	r3, [pc, #28]	; (8004194 <STM32446GpioBmoder+0xa4>)
 8004178:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800417a:	6812      	ldr	r2, [r2, #0]
 800417c:	601a      	str	r2, [r3, #0]
}
 800417e:	bf00      	nop
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	00000000 	.word	0x00000000
 800418c:	40000000 	.word	0x40000000
 8004190:	3ff00000 	.word	0x3ff00000
 8004194:	20000724 	.word	0x20000724

08004198 <STM32446GpioBospeedr>:

void STM32446GpioBospeedr( unsigned int data, unsigned int pin )
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80041a2:	2302      	movs	r3, #2
 80041a4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80041a6:	68f8      	ldr	r0, [r7, #12]
 80041a8:	f7fc f9cc 	bl	8000544 <__aeabi_ui2d>
 80041ac:	4602      	mov	r2, r0
 80041ae:	460b      	mov	r3, r1
 80041b0:	ec43 2b11 	vmov	d1, r2, r3
 80041b4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004230 <STM32446GpioBospeedr+0x98>
 80041b8:	f006 fefc 	bl	800afb4 <pow>
 80041bc:	ec51 0b10 	vmov	r0, r1, d0
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	4b1c      	ldr	r3, [pc, #112]	; (8004238 <STM32446GpioBospeedr+0xa0>)
 80041c6:	f7fc f87f 	bl	80002c8 <__aeabi_dsub>
 80041ca:	4602      	mov	r2, r0
 80041cc:	460b      	mov	r3, r1
 80041ce:	4610      	mov	r0, r2
 80041d0:	4619      	mov	r1, r3
 80041d2:	f7fc fd09 	bl	8000be8 <__aeabi_d2uiz>
 80041d6:	4603      	mov	r3, r0
 80041d8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	4013      	ands	r3, r2
 80041e0:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80041e2:	4b16      	ldr	r3, [pc, #88]	; (800423c <STM32446GpioBospeedr+0xa4>)
 80041e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041e6:	6899      	ldr	r1, [r3, #8]
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	fb02 f303 	mul.w	r3, r2, r3
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	fa02 f303 	lsl.w	r3, r2, r3
 80041f6:	43da      	mvns	r2, r3
 80041f8:	4b10      	ldr	r3, [pc, #64]	; (800423c <STM32446GpioBospeedr+0xa4>)
 80041fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041fc:	400a      	ands	r2, r1
 80041fe:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR |= (data << (pin * blocksize));
 8004200:	4b0e      	ldr	r3, [pc, #56]	; (800423c <STM32446GpioBospeedr+0xa4>)
 8004202:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004204:	6899      	ldr	r1, [r3, #8]
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	fb02 f303 	mul.w	r3, r2, r3
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	409a      	lsls	r2, r3
 8004212:	4b0a      	ldr	r3, [pc, #40]	; (800423c <STM32446GpioBospeedr+0xa4>)
 8004214:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004216:	430a      	orrs	r2, r1
 8004218:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR &= (unsigned int) sperm;
 800421a:	4b08      	ldr	r3, [pc, #32]	; (800423c <STM32446GpioBospeedr+0xa4>)
 800421c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800421e:	4b07      	ldr	r3, [pc, #28]	; (800423c <STM32446GpioBospeedr+0xa4>)
 8004220:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004222:	6892      	ldr	r2, [r2, #8]
 8004224:	609a      	str	r2, [r3, #8]
}
 8004226:	bf00      	nop
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	00000000 	.word	0x00000000
 8004234:	40000000 	.word	0x40000000
 8004238:	3ff00000 	.word	0x3ff00000
 800423c:	20000724 	.word	0x20000724

08004240 <STM32446GpioBpupdr>:

void STM32446GpioBpupdr( unsigned int data, unsigned int pin )
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800424a:	2302      	movs	r3, #2
 800424c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f7fc f978 	bl	8000544 <__aeabi_ui2d>
 8004254:	4602      	mov	r2, r0
 8004256:	460b      	mov	r3, r1
 8004258:	ec43 2b11 	vmov	d1, r2, r3
 800425c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80042d8 <STM32446GpioBpupdr+0x98>
 8004260:	f006 fea8 	bl	800afb4 <pow>
 8004264:	ec51 0b10 	vmov	r0, r1, d0
 8004268:	f04f 0200 	mov.w	r2, #0
 800426c:	4b1c      	ldr	r3, [pc, #112]	; (80042e0 <STM32446GpioBpupdr+0xa0>)
 800426e:	f7fc f82b 	bl	80002c8 <__aeabi_dsub>
 8004272:	4602      	mov	r2, r0
 8004274:	460b      	mov	r3, r1
 8004276:	4610      	mov	r0, r2
 8004278:	4619      	mov	r1, r3
 800427a:	f7fc fcb5 	bl	8000be8 <__aeabi_d2uiz>
 800427e:	4603      	mov	r3, r0
 8004280:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	4013      	ands	r3, r2
 8004288:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->PUPDR &= ~(mask << (pin * blocksize));
 800428a:	4b16      	ldr	r3, [pc, #88]	; (80042e4 <STM32446GpioBpupdr+0xa4>)
 800428c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800428e:	68d9      	ldr	r1, [r3, #12]
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	fb02 f303 	mul.w	r3, r2, r3
 8004298:	68ba      	ldr	r2, [r7, #8]
 800429a:	fa02 f303 	lsl.w	r3, r2, r3
 800429e:	43da      	mvns	r2, r3
 80042a0:	4b10      	ldr	r3, [pc, #64]	; (80042e4 <STM32446GpioBpupdr+0xa4>)
 80042a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042a4:	400a      	ands	r2, r1
 80042a6:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR |= (data << (pin * blocksize));
 80042a8:	4b0e      	ldr	r3, [pc, #56]	; (80042e4 <STM32446GpioBpupdr+0xa4>)
 80042aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042ac:	68d9      	ldr	r1, [r3, #12]
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	fb02 f303 	mul.w	r3, r2, r3
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	409a      	lsls	r2, r3
 80042ba:	4b0a      	ldr	r3, [pc, #40]	; (80042e4 <STM32446GpioBpupdr+0xa4>)
 80042bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042be:	430a      	orrs	r2, r1
 80042c0:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR &= (unsigned int) sperm;
 80042c2:	4b08      	ldr	r3, [pc, #32]	; (80042e4 <STM32446GpioBpupdr+0xa4>)
 80042c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80042c6:	4b07      	ldr	r3, [pc, #28]	; (80042e4 <STM32446GpioBpupdr+0xa4>)
 80042c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042ca:	68d2      	ldr	r2, [r2, #12]
 80042cc:	60da      	str	r2, [r3, #12]
}
 80042ce:	bf00      	nop
 80042d0:	3710      	adds	r7, #16
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	00000000 	.word	0x00000000
 80042dc:	40000000 	.word	0x40000000
 80042e0:	3ff00000 	.word	0x3ff00000
 80042e4:	20000724 	.word	0x20000724

080042e8 <STM32446GpioBreset>:

void STM32446GpioBreset( unsigned int data )
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)(data << 16);
 80042f0:	4b05      	ldr	r3, [pc, #20]	; (8004308 <STM32446GpioBreset+0x20>)
 80042f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	0412      	lsls	r2, r2, #16
 80042f8:	619a      	str	r2, [r3, #24]
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	20000724 	.word	0x20000724

0800430c <STM32446GpioBset>:

void STM32446GpioBset( unsigned int data )
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)( data );
 8004314:	4b04      	ldr	r3, [pc, #16]	; (8004328 <STM32446GpioBset+0x1c>)
 8004316:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	619a      	str	r2, [r3, #24]
}
 800431c:	bf00      	nop
 800431e:	370c      	adds	r7, #12
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr
 8004328:	20000724 	.word	0x20000724
 800432c:	00000000 	.word	0x00000000

08004330 <STM32446GpioBafr>:

void STM32446GpioBafr( unsigned int data, unsigned int pin )
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800433a:	2304      	movs	r3, #4
 800433c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 800433e:	2320      	movs	r3, #32
 8004340:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004342:	6978      	ldr	r0, [r7, #20]
 8004344:	f7fc f8fe 	bl	8000544 <__aeabi_ui2d>
 8004348:	4602      	mov	r2, r0
 800434a:	460b      	mov	r3, r1
 800434c:	ec43 2b11 	vmov	d1, r2, r3
 8004350:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004418 <STM32446GpioBafr+0xe8>
 8004354:	f006 fe2e 	bl	800afb4 <pow>
 8004358:	ec51 0b10 	vmov	r0, r1, d0
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	4b2f      	ldr	r3, [pc, #188]	; (8004420 <STM32446GpioBafr+0xf0>)
 8004362:	f7fb ffb1 	bl	80002c8 <__aeabi_dsub>
 8004366:	4602      	mov	r2, r0
 8004368:	460b      	mov	r3, r1
 800436a:	4610      	mov	r0, r2
 800436c:	4619      	mov	r1, r3
 800436e:	f7fc fc3b 	bl	8000be8 <__aeabi_d2uiz>
 8004372:	4603      	mov	r3, r0
 8004374:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	fb03 f202 	mul.w	r2, r3, r2
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	fbb2 f3f3 	udiv	r3, r2, r3
 8004384:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	4013      	ands	r3, r2
 800438c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d83d      	bhi.n	8004410 <STM32446GpioBafr+0xe0>
		ret.gpiob.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004394:	4b23      	ldr	r3, [pc, #140]	; (8004424 <STM32446GpioBafr+0xf4>)
 8004396:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	3208      	adds	r2, #8
 800439c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	fb03 f202 	mul.w	r2, r3, r2
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	6938      	ldr	r0, [r7, #16]
 80043ac:	fb00 f303 	mul.w	r3, r0, r3
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	43da      	mvns	r2, r3
 80043ba:	4b1a      	ldr	r3, [pc, #104]	; (8004424 <STM32446GpioBafr+0xf4>)
 80043bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043be:	4011      	ands	r1, r2
 80043c0:	68ba      	ldr	r2, [r7, #8]
 80043c2:	3208      	adds	r2, #8
 80043c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80043c8:	4b16      	ldr	r3, [pc, #88]	; (8004424 <STM32446GpioBafr+0xf4>)
 80043ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043cc:	68ba      	ldr	r2, [r7, #8]
 80043ce:	3208      	adds	r2, #8
 80043d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	fb03 f202 	mul.w	r2, r3, r2
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	6938      	ldr	r0, [r7, #16]
 80043e0:	fb00 f303 	mul.w	r3, r0, r3
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	409a      	lsls	r2, r3
 80043ea:	4b0e      	ldr	r3, [pc, #56]	; (8004424 <STM32446GpioBafr+0xf4>)
 80043ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ee:	4311      	orrs	r1, r2
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	3208      	adds	r2, #8
 80043f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] &= (unsigned int) sperm;
 80043f8:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <STM32446GpioBafr+0xf4>)
 80043fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80043fc:	4b09      	ldr	r3, [pc, #36]	; (8004424 <STM32446GpioBafr+0xf4>)
 80043fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004400:	68b9      	ldr	r1, [r7, #8]
 8004402:	3108      	adds	r1, #8
 8004404:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	3208      	adds	r2, #8
 800440c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004410:	bf00      	nop
 8004412:	3718      	adds	r7, #24
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	00000000 	.word	0x00000000
 800441c:	40000000 	.word	0x40000000
 8004420:	3ff00000 	.word	0x3ff00000
 8004424:	20000724 	.word	0x20000724

08004428 <STM32446GpioCmoder>:

// GPIOC
void STM32446GpioCmoder( unsigned int data, unsigned int pin )
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004432:	2302      	movs	r3, #2
 8004434:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004436:	68f8      	ldr	r0, [r7, #12]
 8004438:	f7fc f884 	bl	8000544 <__aeabi_ui2d>
 800443c:	4602      	mov	r2, r0
 800443e:	460b      	mov	r3, r1
 8004440:	ec43 2b11 	vmov	d1, r2, r3
 8004444:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80044c0 <STM32446GpioCmoder+0x98>
 8004448:	f006 fdb4 	bl	800afb4 <pow>
 800444c:	ec51 0b10 	vmov	r0, r1, d0
 8004450:	f04f 0200 	mov.w	r2, #0
 8004454:	4b1c      	ldr	r3, [pc, #112]	; (80044c8 <STM32446GpioCmoder+0xa0>)
 8004456:	f7fb ff37 	bl	80002c8 <__aeabi_dsub>
 800445a:	4602      	mov	r2, r0
 800445c:	460b      	mov	r3, r1
 800445e:	4610      	mov	r0, r2
 8004460:	4619      	mov	r1, r3
 8004462:	f7fc fbc1 	bl	8000be8 <__aeabi_d2uiz>
 8004466:	4603      	mov	r3, r0
 8004468:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	4013      	ands	r3, r2
 8004470:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->MODER &= ~(mask << (pin * blocksize));
 8004472:	4b16      	ldr	r3, [pc, #88]	; (80044cc <STM32446GpioCmoder+0xa4>)
 8004474:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004476:	6819      	ldr	r1, [r3, #0]
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	fb02 f303 	mul.w	r3, r2, r3
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	43da      	mvns	r2, r3
 8004488:	4b10      	ldr	r3, [pc, #64]	; (80044cc <STM32446GpioCmoder+0xa4>)
 800448a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800448c:	400a      	ands	r2, r1
 800448e:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER |= (data << (pin * blocksize));
 8004490:	4b0e      	ldr	r3, [pc, #56]	; (80044cc <STM32446GpioCmoder+0xa4>)
 8004492:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004494:	6819      	ldr	r1, [r3, #0]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	fb02 f303 	mul.w	r3, r2, r3
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	409a      	lsls	r2, r3
 80044a2:	4b0a      	ldr	r3, [pc, #40]	; (80044cc <STM32446GpioCmoder+0xa4>)
 80044a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044a6:	430a      	orrs	r2, r1
 80044a8:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER &= (unsigned int) sperm;
 80044aa:	4b08      	ldr	r3, [pc, #32]	; (80044cc <STM32446GpioCmoder+0xa4>)
 80044ac:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80044ae:	4b07      	ldr	r3, [pc, #28]	; (80044cc <STM32446GpioCmoder+0xa4>)
 80044b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044b2:	6812      	ldr	r2, [r2, #0]
 80044b4:	601a      	str	r2, [r3, #0]
}
 80044b6:	bf00      	nop
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	00000000 	.word	0x00000000
 80044c4:	40000000 	.word	0x40000000
 80044c8:	3ff00000 	.word	0x3ff00000
 80044cc:	20000724 	.word	0x20000724

080044d0 <STM32446GpioCospeedr>:

void STM32446GpioCospeedr( unsigned int data, unsigned int pin )
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80044da:	2302      	movs	r3, #2
 80044dc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f7fc f830 	bl	8000544 <__aeabi_ui2d>
 80044e4:	4602      	mov	r2, r0
 80044e6:	460b      	mov	r3, r1
 80044e8:	ec43 2b11 	vmov	d1, r2, r3
 80044ec:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004568 <STM32446GpioCospeedr+0x98>
 80044f0:	f006 fd60 	bl	800afb4 <pow>
 80044f4:	ec51 0b10 	vmov	r0, r1, d0
 80044f8:	f04f 0200 	mov.w	r2, #0
 80044fc:	4b1c      	ldr	r3, [pc, #112]	; (8004570 <STM32446GpioCospeedr+0xa0>)
 80044fe:	f7fb fee3 	bl	80002c8 <__aeabi_dsub>
 8004502:	4602      	mov	r2, r0
 8004504:	460b      	mov	r3, r1
 8004506:	4610      	mov	r0, r2
 8004508:	4619      	mov	r1, r3
 800450a:	f7fc fb6d 	bl	8000be8 <__aeabi_d2uiz>
 800450e:	4603      	mov	r3, r0
 8004510:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	4013      	ands	r3, r2
 8004518:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 800451a:	4b16      	ldr	r3, [pc, #88]	; (8004574 <STM32446GpioCospeedr+0xa4>)
 800451c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800451e:	6899      	ldr	r1, [r3, #8]
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	fb02 f303 	mul.w	r3, r2, r3
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	fa02 f303 	lsl.w	r3, r2, r3
 800452e:	43da      	mvns	r2, r3
 8004530:	4b10      	ldr	r3, [pc, #64]	; (8004574 <STM32446GpioCospeedr+0xa4>)
 8004532:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004534:	400a      	ands	r2, r1
 8004536:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR |= (data << (pin * blocksize));
 8004538:	4b0e      	ldr	r3, [pc, #56]	; (8004574 <STM32446GpioCospeedr+0xa4>)
 800453a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800453c:	6899      	ldr	r1, [r3, #8]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	fb02 f303 	mul.w	r3, r2, r3
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	409a      	lsls	r2, r3
 800454a:	4b0a      	ldr	r3, [pc, #40]	; (8004574 <STM32446GpioCospeedr+0xa4>)
 800454c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800454e:	430a      	orrs	r2, r1
 8004550:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR &= (unsigned int) sperm;
 8004552:	4b08      	ldr	r3, [pc, #32]	; (8004574 <STM32446GpioCospeedr+0xa4>)
 8004554:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004556:	4b07      	ldr	r3, [pc, #28]	; (8004574 <STM32446GpioCospeedr+0xa4>)
 8004558:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800455a:	6892      	ldr	r2, [r2, #8]
 800455c:	609a      	str	r2, [r3, #8]
}
 800455e:	bf00      	nop
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	00000000 	.word	0x00000000
 800456c:	40000000 	.word	0x40000000
 8004570:	3ff00000 	.word	0x3ff00000
 8004574:	20000724 	.word	0x20000724

08004578 <STM32446GpioCpupdr>:

void STM32446GpioCpupdr( unsigned int data, unsigned int pin )
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004582:	2302      	movs	r3, #2
 8004584:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004586:	68f8      	ldr	r0, [r7, #12]
 8004588:	f7fb ffdc 	bl	8000544 <__aeabi_ui2d>
 800458c:	4602      	mov	r2, r0
 800458e:	460b      	mov	r3, r1
 8004590:	ec43 2b11 	vmov	d1, r2, r3
 8004594:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004610 <STM32446GpioCpupdr+0x98>
 8004598:	f006 fd0c 	bl	800afb4 <pow>
 800459c:	ec51 0b10 	vmov	r0, r1, d0
 80045a0:	f04f 0200 	mov.w	r2, #0
 80045a4:	4b1c      	ldr	r3, [pc, #112]	; (8004618 <STM32446GpioCpupdr+0xa0>)
 80045a6:	f7fb fe8f 	bl	80002c8 <__aeabi_dsub>
 80045aa:	4602      	mov	r2, r0
 80045ac:	460b      	mov	r3, r1
 80045ae:	4610      	mov	r0, r2
 80045b0:	4619      	mov	r1, r3
 80045b2:	f7fc fb19 	bl	8000be8 <__aeabi_d2uiz>
 80045b6:	4603      	mov	r3, r0
 80045b8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	4013      	ands	r3, r2
 80045c0:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->PUPDR &= ~(mask << (pin * blocksize));
 80045c2:	4b16      	ldr	r3, [pc, #88]	; (800461c <STM32446GpioCpupdr+0xa4>)
 80045c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045c6:	68d9      	ldr	r1, [r3, #12]
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	68fa      	ldr	r2, [r7, #12]
 80045cc:	fb02 f303 	mul.w	r3, r2, r3
 80045d0:	68ba      	ldr	r2, [r7, #8]
 80045d2:	fa02 f303 	lsl.w	r3, r2, r3
 80045d6:	43da      	mvns	r2, r3
 80045d8:	4b10      	ldr	r3, [pc, #64]	; (800461c <STM32446GpioCpupdr+0xa4>)
 80045da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045dc:	400a      	ands	r2, r1
 80045de:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR |= (data << (pin * blocksize));
 80045e0:	4b0e      	ldr	r3, [pc, #56]	; (800461c <STM32446GpioCpupdr+0xa4>)
 80045e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045e4:	68d9      	ldr	r1, [r3, #12]
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	fb02 f303 	mul.w	r3, r2, r3
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	409a      	lsls	r2, r3
 80045f2:	4b0a      	ldr	r3, [pc, #40]	; (800461c <STM32446GpioCpupdr+0xa4>)
 80045f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045f6:	430a      	orrs	r2, r1
 80045f8:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR &= (unsigned int) sperm;
 80045fa:	4b08      	ldr	r3, [pc, #32]	; (800461c <STM32446GpioCpupdr+0xa4>)
 80045fc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80045fe:	4b07      	ldr	r3, [pc, #28]	; (800461c <STM32446GpioCpupdr+0xa4>)
 8004600:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004602:	68d2      	ldr	r2, [r2, #12]
 8004604:	60da      	str	r2, [r3, #12]
}
 8004606:	bf00      	nop
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	00000000 	.word	0x00000000
 8004614:	40000000 	.word	0x40000000
 8004618:	3ff00000 	.word	0x3ff00000
 800461c:	20000724 	.word	0x20000724

08004620 <STM32446GpioCreset>:

void STM32446GpioCreset( unsigned int data )
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)(data << 16);
 8004628:	4b05      	ldr	r3, [pc, #20]	; (8004640 <STM32446GpioCreset+0x20>)
 800462a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	0412      	lsls	r2, r2, #16
 8004630:	619a      	str	r2, [r3, #24]
}
 8004632:	bf00      	nop
 8004634:	370c      	adds	r7, #12
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	20000724 	.word	0x20000724

08004644 <STM32446GpioCset>:

void STM32446GpioCset( unsigned int data )
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)( data );
 800464c:	4b04      	ldr	r3, [pc, #16]	; (8004660 <STM32446GpioCset+0x1c>)
 800464e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	619a      	str	r2, [r3, #24]
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr
 8004660:	20000724 	.word	0x20000724
 8004664:	00000000 	.word	0x00000000

08004668 <STM32446GpioCafr>:

void STM32446GpioCafr( unsigned int data, unsigned int pin )
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b086      	sub	sp, #24
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004672:	2304      	movs	r3, #4
 8004674:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004676:	2320      	movs	r3, #32
 8004678:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 800467a:	6978      	ldr	r0, [r7, #20]
 800467c:	f7fb ff62 	bl	8000544 <__aeabi_ui2d>
 8004680:	4602      	mov	r2, r0
 8004682:	460b      	mov	r3, r1
 8004684:	ec43 2b11 	vmov	d1, r2, r3
 8004688:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004750 <STM32446GpioCafr+0xe8>
 800468c:	f006 fc92 	bl	800afb4 <pow>
 8004690:	ec51 0b10 	vmov	r0, r1, d0
 8004694:	f04f 0200 	mov.w	r2, #0
 8004698:	4b2f      	ldr	r3, [pc, #188]	; (8004758 <STM32446GpioCafr+0xf0>)
 800469a:	f7fb fe15 	bl	80002c8 <__aeabi_dsub>
 800469e:	4602      	mov	r2, r0
 80046a0:	460b      	mov	r3, r1
 80046a2:	4610      	mov	r0, r2
 80046a4:	4619      	mov	r1, r3
 80046a6:	f7fc fa9f 	bl	8000be8 <__aeabi_d2uiz>
 80046aa:	4603      	mov	r3, r0
 80046ac:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	fb03 f202 	mul.w	r2, r3, r2
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046bc:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	4013      	ands	r3, r2
 80046c4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d83d      	bhi.n	8004748 <STM32446GpioCafr+0xe0>
		ret.gpioc.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80046cc:	4b23      	ldr	r3, [pc, #140]	; (800475c <STM32446GpioCafr+0xf4>)
 80046ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046d0:	68ba      	ldr	r2, [r7, #8]
 80046d2:	3208      	adds	r2, #8
 80046d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	fb03 f202 	mul.w	r2, r3, r2
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	6938      	ldr	r0, [r7, #16]
 80046e4:	fb00 f303 	mul.w	r3, r0, r3
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	fa02 f303 	lsl.w	r3, r2, r3
 80046f0:	43da      	mvns	r2, r3
 80046f2:	4b1a      	ldr	r3, [pc, #104]	; (800475c <STM32446GpioCafr+0xf4>)
 80046f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046f6:	4011      	ands	r1, r2
 80046f8:	68ba      	ldr	r2, [r7, #8]
 80046fa:	3208      	adds	r2, #8
 80046fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004700:	4b16      	ldr	r3, [pc, #88]	; (800475c <STM32446GpioCafr+0xf4>)
 8004702:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004704:	68ba      	ldr	r2, [r7, #8]
 8004706:	3208      	adds	r2, #8
 8004708:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	fb03 f202 	mul.w	r2, r3, r2
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	6938      	ldr	r0, [r7, #16]
 8004718:	fb00 f303 	mul.w	r3, r0, r3
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	409a      	lsls	r2, r3
 8004722:	4b0e      	ldr	r3, [pc, #56]	; (800475c <STM32446GpioCafr+0xf4>)
 8004724:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004726:	4311      	orrs	r1, r2
 8004728:	68ba      	ldr	r2, [r7, #8]
 800472a:	3208      	adds	r2, #8
 800472c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] &= (unsigned int) sperm;
 8004730:	4b0a      	ldr	r3, [pc, #40]	; (800475c <STM32446GpioCafr+0xf4>)
 8004732:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004734:	4b09      	ldr	r3, [pc, #36]	; (800475c <STM32446GpioCafr+0xf4>)
 8004736:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004738:	68b9      	ldr	r1, [r7, #8]
 800473a:	3108      	adds	r1, #8
 800473c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004740:	68ba      	ldr	r2, [r7, #8]
 8004742:	3208      	adds	r2, #8
 8004744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004748:	bf00      	nop
 800474a:	3718      	adds	r7, #24
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	00000000 	.word	0x00000000
 8004754:	40000000 	.word	0x40000000
 8004758:	3ff00000 	.word	0x3ff00000
 800475c:	20000724 	.word	0x20000724

08004760 <STM32446GpioDmoder>:

// GPIOD
void STM32446GpioDmoder( unsigned int data, unsigned int pin )
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800476a:	2302      	movs	r3, #2
 800476c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	f7fb fee8 	bl	8000544 <__aeabi_ui2d>
 8004774:	4602      	mov	r2, r0
 8004776:	460b      	mov	r3, r1
 8004778:	ec43 2b11 	vmov	d1, r2, r3
 800477c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004808 <STM32446GpioDmoder+0xa8>
 8004780:	f006 fc18 	bl	800afb4 <pow>
 8004784:	ec51 0b10 	vmov	r0, r1, d0
 8004788:	f04f 0200 	mov.w	r2, #0
 800478c:	4b20      	ldr	r3, [pc, #128]	; (8004810 <STM32446GpioDmoder+0xb0>)
 800478e:	f7fb fd9b 	bl	80002c8 <__aeabi_dsub>
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	4610      	mov	r0, r2
 8004798:	4619      	mov	r1, r3
 800479a:	f7fc fa25 	bl	8000be8 <__aeabi_d2uiz>
 800479e:	4603      	mov	r3, r0
 80047a0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	4013      	ands	r3, r2
 80047a8:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->MODER &= ~(mask << (pin * blocksize));
 80047aa:	4b1a      	ldr	r3, [pc, #104]	; (8004814 <STM32446GpioDmoder+0xb4>)
 80047ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b0:	6819      	ldr	r1, [r3, #0]
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68fa      	ldr	r2, [r7, #12]
 80047b6:	fb02 f303 	mul.w	r3, r2, r3
 80047ba:	68ba      	ldr	r2, [r7, #8]
 80047bc:	fa02 f303 	lsl.w	r3, r2, r3
 80047c0:	43da      	mvns	r2, r3
 80047c2:	4b14      	ldr	r3, [pc, #80]	; (8004814 <STM32446GpioDmoder+0xb4>)
 80047c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047c8:	400a      	ands	r2, r1
 80047ca:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER |= (data << (pin * blocksize));
 80047cc:	4b11      	ldr	r3, [pc, #68]	; (8004814 <STM32446GpioDmoder+0xb4>)
 80047ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d2:	6819      	ldr	r1, [r3, #0]
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	fb02 f303 	mul.w	r3, r2, r3
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	409a      	lsls	r2, r3
 80047e0:	4b0c      	ldr	r3, [pc, #48]	; (8004814 <STM32446GpioDmoder+0xb4>)
 80047e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e6:	430a      	orrs	r2, r1
 80047e8:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER &= (unsigned int) sperm;
 80047ea:	4b0a      	ldr	r3, [pc, #40]	; (8004814 <STM32446GpioDmoder+0xb4>)
 80047ec:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80047f0:	4b08      	ldr	r3, [pc, #32]	; (8004814 <STM32446GpioDmoder+0xb4>)
 80047f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047f6:	6812      	ldr	r2, [r2, #0]
 80047f8:	601a      	str	r2, [r3, #0]
}
 80047fa:	bf00      	nop
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	f3af 8000 	nop.w
 8004808:	00000000 	.word	0x00000000
 800480c:	40000000 	.word	0x40000000
 8004810:	3ff00000 	.word	0x3ff00000
 8004814:	20000724 	.word	0x20000724

08004818 <STM32446GpioDospeedr>:

void STM32446GpioDospeedr( unsigned int data, unsigned int pin )
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004822:	2302      	movs	r3, #2
 8004824:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f7fb fe8c 	bl	8000544 <__aeabi_ui2d>
 800482c:	4602      	mov	r2, r0
 800482e:	460b      	mov	r3, r1
 8004830:	ec43 2b11 	vmov	d1, r2, r3
 8004834:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80048c0 <STM32446GpioDospeedr+0xa8>
 8004838:	f006 fbbc 	bl	800afb4 <pow>
 800483c:	ec51 0b10 	vmov	r0, r1, d0
 8004840:	f04f 0200 	mov.w	r2, #0
 8004844:	4b20      	ldr	r3, [pc, #128]	; (80048c8 <STM32446GpioDospeedr+0xb0>)
 8004846:	f7fb fd3f 	bl	80002c8 <__aeabi_dsub>
 800484a:	4602      	mov	r2, r0
 800484c:	460b      	mov	r3, r1
 800484e:	4610      	mov	r0, r2
 8004850:	4619      	mov	r1, r3
 8004852:	f7fc f9c9 	bl	8000be8 <__aeabi_d2uiz>
 8004856:	4603      	mov	r3, r0
 8004858:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	4013      	ands	r3, r2
 8004860:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004862:	4b1a      	ldr	r3, [pc, #104]	; (80048cc <STM32446GpioDospeedr+0xb4>)
 8004864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004868:	6899      	ldr	r1, [r3, #8]
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	fb02 f303 	mul.w	r3, r2, r3
 8004872:	68ba      	ldr	r2, [r7, #8]
 8004874:	fa02 f303 	lsl.w	r3, r2, r3
 8004878:	43da      	mvns	r2, r3
 800487a:	4b14      	ldr	r3, [pc, #80]	; (80048cc <STM32446GpioDospeedr+0xb4>)
 800487c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004880:	400a      	ands	r2, r1
 8004882:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR |= (data << (pin * blocksize));
 8004884:	4b11      	ldr	r3, [pc, #68]	; (80048cc <STM32446GpioDospeedr+0xb4>)
 8004886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800488a:	6899      	ldr	r1, [r3, #8]
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	fb02 f303 	mul.w	r3, r2, r3
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	409a      	lsls	r2, r3
 8004898:	4b0c      	ldr	r3, [pc, #48]	; (80048cc <STM32446GpioDospeedr+0xb4>)
 800489a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800489e:	430a      	orrs	r2, r1
 80048a0:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR &= (unsigned int) sperm;
 80048a2:	4b0a      	ldr	r3, [pc, #40]	; (80048cc <STM32446GpioDospeedr+0xb4>)
 80048a4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80048a8:	4b08      	ldr	r3, [pc, #32]	; (80048cc <STM32446GpioDospeedr+0xb4>)
 80048aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ae:	6892      	ldr	r2, [r2, #8]
 80048b0:	609a      	str	r2, [r3, #8]
}
 80048b2:	bf00      	nop
 80048b4:	3710      	adds	r7, #16
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	f3af 8000 	nop.w
 80048c0:	00000000 	.word	0x00000000
 80048c4:	40000000 	.word	0x40000000
 80048c8:	3ff00000 	.word	0x3ff00000
 80048cc:	20000724 	.word	0x20000724

080048d0 <STM32446GpioDpupdr>:

void STM32446GpioDpupdr( unsigned int data, unsigned int pin )
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80048da:	2302      	movs	r3, #2
 80048dc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f7fb fe30 	bl	8000544 <__aeabi_ui2d>
 80048e4:	4602      	mov	r2, r0
 80048e6:	460b      	mov	r3, r1
 80048e8:	ec43 2b11 	vmov	d1, r2, r3
 80048ec:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004978 <STM32446GpioDpupdr+0xa8>
 80048f0:	f006 fb60 	bl	800afb4 <pow>
 80048f4:	ec51 0b10 	vmov	r0, r1, d0
 80048f8:	f04f 0200 	mov.w	r2, #0
 80048fc:	4b20      	ldr	r3, [pc, #128]	; (8004980 <STM32446GpioDpupdr+0xb0>)
 80048fe:	f7fb fce3 	bl	80002c8 <__aeabi_dsub>
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	4610      	mov	r0, r2
 8004908:	4619      	mov	r1, r3
 800490a:	f7fc f96d 	bl	8000be8 <__aeabi_d2uiz>
 800490e:	4603      	mov	r3, r0
 8004910:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	4013      	ands	r3, r2
 8004918:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->PUPDR &= ~(mask << (pin * blocksize));
 800491a:	4b1a      	ldr	r3, [pc, #104]	; (8004984 <STM32446GpioDpupdr+0xb4>)
 800491c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004920:	68d9      	ldr	r1, [r3, #12]
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	68fa      	ldr	r2, [r7, #12]
 8004926:	fb02 f303 	mul.w	r3, r2, r3
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	fa02 f303 	lsl.w	r3, r2, r3
 8004930:	43da      	mvns	r2, r3
 8004932:	4b14      	ldr	r3, [pc, #80]	; (8004984 <STM32446GpioDpupdr+0xb4>)
 8004934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004938:	400a      	ands	r2, r1
 800493a:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR |= (data << (pin * blocksize));
 800493c:	4b11      	ldr	r3, [pc, #68]	; (8004984 <STM32446GpioDpupdr+0xb4>)
 800493e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004942:	68d9      	ldr	r1, [r3, #12]
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	fb02 f303 	mul.w	r3, r2, r3
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	409a      	lsls	r2, r3
 8004950:	4b0c      	ldr	r3, [pc, #48]	; (8004984 <STM32446GpioDpupdr+0xb4>)
 8004952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004956:	430a      	orrs	r2, r1
 8004958:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR &= (unsigned int) sperm;
 800495a:	4b0a      	ldr	r3, [pc, #40]	; (8004984 <STM32446GpioDpupdr+0xb4>)
 800495c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004960:	4b08      	ldr	r3, [pc, #32]	; (8004984 <STM32446GpioDpupdr+0xb4>)
 8004962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004966:	68d2      	ldr	r2, [r2, #12]
 8004968:	60da      	str	r2, [r3, #12]
}
 800496a:	bf00      	nop
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	f3af 8000 	nop.w
 8004978:	00000000 	.word	0x00000000
 800497c:	40000000 	.word	0x40000000
 8004980:	3ff00000 	.word	0x3ff00000
 8004984:	20000724 	.word	0x20000724

08004988 <STM32446GpioDreset>:

void STM32446GpioDreset( unsigned int data )
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)(data << 16);
 8004990:	4b05      	ldr	r3, [pc, #20]	; (80049a8 <STM32446GpioDreset+0x20>)
 8004992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	0412      	lsls	r2, r2, #16
 800499a:	619a      	str	r2, [r3, #24]
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr
 80049a8:	20000724 	.word	0x20000724

080049ac <STM32446GpioDset>:

void STM32446GpioDset( unsigned int data )
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)( data );
 80049b4:	4b05      	ldr	r3, [pc, #20]	; (80049cc <STM32446GpioDset+0x20>)
 80049b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	619a      	str	r2, [r3, #24]
}
 80049be:	bf00      	nop
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	20000724 	.word	0x20000724

080049d0 <STM32446GpioDafr>:

void STM32446GpioDafr( unsigned int data, unsigned int pin )
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80049da:	2304      	movs	r3, #4
 80049dc:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80049de:	2320      	movs	r3, #32
 80049e0:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80049e2:	6978      	ldr	r0, [r7, #20]
 80049e4:	f7fb fdae 	bl	8000544 <__aeabi_ui2d>
 80049e8:	4602      	mov	r2, r0
 80049ea:	460b      	mov	r3, r1
 80049ec:	ec43 2b11 	vmov	d1, r2, r3
 80049f0:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8004ac8 <STM32446GpioDafr+0xf8>
 80049f4:	f006 fade 	bl	800afb4 <pow>
 80049f8:	ec51 0b10 	vmov	r0, r1, d0
 80049fc:	f04f 0200 	mov.w	r2, #0
 8004a00:	4b33      	ldr	r3, [pc, #204]	; (8004ad0 <STM32446GpioDafr+0x100>)
 8004a02:	f7fb fc61 	bl	80002c8 <__aeabi_dsub>
 8004a06:	4602      	mov	r2, r0
 8004a08:	460b      	mov	r3, r1
 8004a0a:	4610      	mov	r0, r2
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	f7fc f8eb 	bl	8000be8 <__aeabi_d2uiz>
 8004a12:	4603      	mov	r3, r0
 8004a14:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	fb03 f202 	mul.w	r2, r3, r2
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a24:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d843      	bhi.n	8004abc <STM32446GpioDafr+0xec>
		ret.gpiod.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004a34:	4b27      	ldr	r3, [pc, #156]	; (8004ad4 <STM32446GpioDafr+0x104>)
 8004a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a3a:	68ba      	ldr	r2, [r7, #8]
 8004a3c:	3208      	adds	r2, #8
 8004a3e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	697a      	ldr	r2, [r7, #20]
 8004a46:	fb03 f202 	mul.w	r2, r3, r2
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	6938      	ldr	r0, [r7, #16]
 8004a4e:	fb00 f303 	mul.w	r3, r0, r3
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5a:	43da      	mvns	r2, r3
 8004a5c:	4b1d      	ldr	r3, [pc, #116]	; (8004ad4 <STM32446GpioDafr+0x104>)
 8004a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a62:	4011      	ands	r1, r2
 8004a64:	68ba      	ldr	r2, [r7, #8]
 8004a66:	3208      	adds	r2, #8
 8004a68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004a6c:	4b19      	ldr	r3, [pc, #100]	; (8004ad4 <STM32446GpioDafr+0x104>)
 8004a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a72:	68ba      	ldr	r2, [r7, #8]
 8004a74:	3208      	adds	r2, #8
 8004a76:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	fb03 f202 	mul.w	r2, r3, r2
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	6938      	ldr	r0, [r7, #16]
 8004a86:	fb00 f303 	mul.w	r3, r0, r3
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	409a      	lsls	r2, r3
 8004a90:	4b10      	ldr	r3, [pc, #64]	; (8004ad4 <STM32446GpioDafr+0x104>)
 8004a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a96:	4311      	orrs	r1, r2
 8004a98:	68ba      	ldr	r2, [r7, #8]
 8004a9a:	3208      	adds	r2, #8
 8004a9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] &= (unsigned int) sperm;
 8004aa0:	4b0c      	ldr	r3, [pc, #48]	; (8004ad4 <STM32446GpioDafr+0x104>)
 8004aa2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004aa6:	4b0b      	ldr	r3, [pc, #44]	; (8004ad4 <STM32446GpioDafr+0x104>)
 8004aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aac:	68b9      	ldr	r1, [r7, #8]
 8004aae:	3108      	adds	r1, #8
 8004ab0:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	3208      	adds	r2, #8
 8004ab8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004abc:	bf00      	nop
 8004abe:	3718      	adds	r7, #24
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	f3af 8000 	nop.w
 8004ac8:	00000000 	.word	0x00000000
 8004acc:	40000000 	.word	0x40000000
 8004ad0:	3ff00000 	.word	0x3ff00000
 8004ad4:	20000724 	.word	0x20000724

08004ad8 <STM32446GpioEmoder>:

// GPIOE
void STM32446GpioEmoder( unsigned int data, unsigned int pin )
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f7fb fd2c 	bl	8000544 <__aeabi_ui2d>
 8004aec:	4602      	mov	r2, r0
 8004aee:	460b      	mov	r3, r1
 8004af0:	ec43 2b11 	vmov	d1, r2, r3
 8004af4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004b80 <STM32446GpioEmoder+0xa8>
 8004af8:	f006 fa5c 	bl	800afb4 <pow>
 8004afc:	ec51 0b10 	vmov	r0, r1, d0
 8004b00:	f04f 0200 	mov.w	r2, #0
 8004b04:	4b20      	ldr	r3, [pc, #128]	; (8004b88 <STM32446GpioEmoder+0xb0>)
 8004b06:	f7fb fbdf 	bl	80002c8 <__aeabi_dsub>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	4610      	mov	r0, r2
 8004b10:	4619      	mov	r1, r3
 8004b12:	f7fc f869 	bl	8000be8 <__aeabi_d2uiz>
 8004b16:	4603      	mov	r3, r0
 8004b18:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	4013      	ands	r3, r2
 8004b20:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->MODER &= ~(mask << (pin * blocksize));
 8004b22:	4b1a      	ldr	r3, [pc, #104]	; (8004b8c <STM32446GpioEmoder+0xb4>)
 8004b24:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b28:	6819      	ldr	r1, [r3, #0]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	fb02 f303 	mul.w	r3, r2, r3
 8004b32:	68ba      	ldr	r2, [r7, #8]
 8004b34:	fa02 f303 	lsl.w	r3, r2, r3
 8004b38:	43da      	mvns	r2, r3
 8004b3a:	4b14      	ldr	r3, [pc, #80]	; (8004b8c <STM32446GpioEmoder+0xb4>)
 8004b3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b40:	400a      	ands	r2, r1
 8004b42:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER |= (data << (pin * blocksize));
 8004b44:	4b11      	ldr	r3, [pc, #68]	; (8004b8c <STM32446GpioEmoder+0xb4>)
 8004b46:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b4a:	6819      	ldr	r1, [r3, #0]
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	fb02 f303 	mul.w	r3, r2, r3
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	409a      	lsls	r2, r3
 8004b58:	4b0c      	ldr	r3, [pc, #48]	; (8004b8c <STM32446GpioEmoder+0xb4>)
 8004b5a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b5e:	430a      	orrs	r2, r1
 8004b60:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER &= (unsigned int) sperm;
 8004b62:	4b0a      	ldr	r3, [pc, #40]	; (8004b8c <STM32446GpioEmoder+0xb4>)
 8004b64:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004b68:	4b08      	ldr	r3, [pc, #32]	; (8004b8c <STM32446GpioEmoder+0xb4>)
 8004b6a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b6e:	6812      	ldr	r2, [r2, #0]
 8004b70:	601a      	str	r2, [r3, #0]
}
 8004b72:	bf00      	nop
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	f3af 8000 	nop.w
 8004b80:	00000000 	.word	0x00000000
 8004b84:	40000000 	.word	0x40000000
 8004b88:	3ff00000 	.word	0x3ff00000
 8004b8c:	20000724 	.word	0x20000724

08004b90 <STM32446GpioEospeedr>:

void STM32446GpioEospeedr( unsigned int data, unsigned int pin )
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004b9a:	2302      	movs	r3, #2
 8004b9c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f7fb fcd0 	bl	8000544 <__aeabi_ui2d>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	ec43 2b11 	vmov	d1, r2, r3
 8004bac:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004c38 <STM32446GpioEospeedr+0xa8>
 8004bb0:	f006 fa00 	bl	800afb4 <pow>
 8004bb4:	ec51 0b10 	vmov	r0, r1, d0
 8004bb8:	f04f 0200 	mov.w	r2, #0
 8004bbc:	4b20      	ldr	r3, [pc, #128]	; (8004c40 <STM32446GpioEospeedr+0xb0>)
 8004bbe:	f7fb fb83 	bl	80002c8 <__aeabi_dsub>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4610      	mov	r0, r2
 8004bc8:	4619      	mov	r1, r3
 8004bca:	f7fc f80d 	bl	8000be8 <__aeabi_d2uiz>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004bda:	4b1a      	ldr	r3, [pc, #104]	; (8004c44 <STM32446GpioEospeedr+0xb4>)
 8004bdc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004be0:	6899      	ldr	r1, [r3, #8]
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	fb02 f303 	mul.w	r3, r2, r3
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf0:	43da      	mvns	r2, r3
 8004bf2:	4b14      	ldr	r3, [pc, #80]	; (8004c44 <STM32446GpioEospeedr+0xb4>)
 8004bf4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004bf8:	400a      	ands	r2, r1
 8004bfa:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR |= (data << (pin * blocksize));
 8004bfc:	4b11      	ldr	r3, [pc, #68]	; (8004c44 <STM32446GpioEospeedr+0xb4>)
 8004bfe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004c02:	6899      	ldr	r1, [r3, #8]
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	fb02 f303 	mul.w	r3, r2, r3
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	409a      	lsls	r2, r3
 8004c10:	4b0c      	ldr	r3, [pc, #48]	; (8004c44 <STM32446GpioEospeedr+0xb4>)
 8004c12:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004c16:	430a      	orrs	r2, r1
 8004c18:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR &= (unsigned int) sperm;
 8004c1a:	4b0a      	ldr	r3, [pc, #40]	; (8004c44 <STM32446GpioEospeedr+0xb4>)
 8004c1c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004c20:	4b08      	ldr	r3, [pc, #32]	; (8004c44 <STM32446GpioEospeedr+0xb4>)
 8004c22:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004c26:	6892      	ldr	r2, [r2, #8]
 8004c28:	609a      	str	r2, [r3, #8]
}
 8004c2a:	bf00      	nop
 8004c2c:	3710      	adds	r7, #16
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	f3af 8000 	nop.w
 8004c38:	00000000 	.word	0x00000000
 8004c3c:	40000000 	.word	0x40000000
 8004c40:	3ff00000 	.word	0x3ff00000
 8004c44:	20000724 	.word	0x20000724

08004c48 <STM32446GpioEpupdr>:

void STM32446GpioEpupdr( unsigned int data, unsigned int pin )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004c52:	2302      	movs	r3, #2
 8004c54:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004c56:	68f8      	ldr	r0, [r7, #12]
 8004c58:	f7fb fc74 	bl	8000544 <__aeabi_ui2d>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	460b      	mov	r3, r1
 8004c60:	ec43 2b11 	vmov	d1, r2, r3
 8004c64:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004cf0 <STM32446GpioEpupdr+0xa8>
 8004c68:	f006 f9a4 	bl	800afb4 <pow>
 8004c6c:	ec51 0b10 	vmov	r0, r1, d0
 8004c70:	f04f 0200 	mov.w	r2, #0
 8004c74:	4b20      	ldr	r3, [pc, #128]	; (8004cf8 <STM32446GpioEpupdr+0xb0>)
 8004c76:	f7fb fb27 	bl	80002c8 <__aeabi_dsub>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	4610      	mov	r0, r2
 8004c80:	4619      	mov	r1, r3
 8004c82:	f7fb ffb1 	bl	8000be8 <__aeabi_d2uiz>
 8004c86:	4603      	mov	r3, r0
 8004c88:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	4013      	ands	r3, r2
 8004c90:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004c92:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <STM32446GpioEpupdr+0xb4>)
 8004c94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004c98:	68d9      	ldr	r1, [r3, #12]
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68fa      	ldr	r2, [r7, #12]
 8004c9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca8:	43da      	mvns	r2, r3
 8004caa:	4b14      	ldr	r3, [pc, #80]	; (8004cfc <STM32446GpioEpupdr+0xb4>)
 8004cac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004cb0:	400a      	ands	r2, r1
 8004cb2:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR |= (data << (pin * blocksize));
 8004cb4:	4b11      	ldr	r3, [pc, #68]	; (8004cfc <STM32446GpioEpupdr+0xb4>)
 8004cb6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004cba:	68d9      	ldr	r1, [r3, #12]
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	fb02 f303 	mul.w	r3, r2, r3
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	409a      	lsls	r2, r3
 8004cc8:	4b0c      	ldr	r3, [pc, #48]	; (8004cfc <STM32446GpioEpupdr+0xb4>)
 8004cca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR &= (unsigned int) sperm;
 8004cd2:	4b0a      	ldr	r3, [pc, #40]	; (8004cfc <STM32446GpioEpupdr+0xb4>)
 8004cd4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004cd8:	4b08      	ldr	r3, [pc, #32]	; (8004cfc <STM32446GpioEpupdr+0xb4>)
 8004cda:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004cde:	68d2      	ldr	r2, [r2, #12]
 8004ce0:	60da      	str	r2, [r3, #12]
}
 8004ce2:	bf00      	nop
 8004ce4:	3710      	adds	r7, #16
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	f3af 8000 	nop.w
 8004cf0:	00000000 	.word	0x00000000
 8004cf4:	40000000 	.word	0x40000000
 8004cf8:	3ff00000 	.word	0x3ff00000
 8004cfc:	20000724 	.word	0x20000724

08004d00 <STM32446GpioEreset>:

void STM32446GpioEreset( unsigned int data )
{
 8004d00:	b480      	push	{r7}
 8004d02:	b083      	sub	sp, #12
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)(data << 16);
 8004d08:	4b05      	ldr	r3, [pc, #20]	; (8004d20 <STM32446GpioEreset+0x20>)
 8004d0a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	0412      	lsls	r2, r2, #16
 8004d12:	619a      	str	r2, [r3, #24]
}
 8004d14:	bf00      	nop
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr
 8004d20:	20000724 	.word	0x20000724

08004d24 <STM32446GpioEset>:

void STM32446GpioEset( unsigned int data )
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)( data );
 8004d2c:	4b05      	ldr	r3, [pc, #20]	; (8004d44 <STM32446GpioEset+0x20>)
 8004d2e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	619a      	str	r2, [r3, #24]
}
 8004d36:	bf00      	nop
 8004d38:	370c      	adds	r7, #12
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	20000724 	.word	0x20000724

08004d48 <STM32446GpioEafr>:

void STM32446GpioEafr( unsigned int data, unsigned int pin )
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004d52:	2304      	movs	r3, #4
 8004d54:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004d56:	2320      	movs	r3, #32
 8004d58:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004d5a:	6978      	ldr	r0, [r7, #20]
 8004d5c:	f7fb fbf2 	bl	8000544 <__aeabi_ui2d>
 8004d60:	4602      	mov	r2, r0
 8004d62:	460b      	mov	r3, r1
 8004d64:	ec43 2b11 	vmov	d1, r2, r3
 8004d68:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8004e40 <STM32446GpioEafr+0xf8>
 8004d6c:	f006 f922 	bl	800afb4 <pow>
 8004d70:	ec51 0b10 	vmov	r0, r1, d0
 8004d74:	f04f 0200 	mov.w	r2, #0
 8004d78:	4b33      	ldr	r3, [pc, #204]	; (8004e48 <STM32446GpioEafr+0x100>)
 8004d7a:	f7fb faa5 	bl	80002c8 <__aeabi_dsub>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	460b      	mov	r3, r1
 8004d82:	4610      	mov	r0, r2
 8004d84:	4619      	mov	r1, r3
 8004d86:	f7fb ff2f 	bl	8000be8 <__aeabi_d2uiz>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	697a      	ldr	r2, [r7, #20]
 8004d92:	fb03 f202 	mul.w	r2, r3, r2
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d9c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	4013      	ands	r3, r2
 8004da4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d843      	bhi.n	8004e34 <STM32446GpioEafr+0xec>
		ret.gpioe.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004dac:	4b27      	ldr	r3, [pc, #156]	; (8004e4c <STM32446GpioEafr+0x104>)
 8004dae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	3208      	adds	r2, #8
 8004db6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	fb03 f202 	mul.w	r2, r3, r2
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	6938      	ldr	r0, [r7, #16]
 8004dc6:	fb00 f303 	mul.w	r3, r0, r3
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	68fa      	ldr	r2, [r7, #12]
 8004dce:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd2:	43da      	mvns	r2, r3
 8004dd4:	4b1d      	ldr	r3, [pc, #116]	; (8004e4c <STM32446GpioEafr+0x104>)
 8004dd6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004dda:	4011      	ands	r1, r2
 8004ddc:	68ba      	ldr	r2, [r7, #8]
 8004dde:	3208      	adds	r2, #8
 8004de0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004de4:	4b19      	ldr	r3, [pc, #100]	; (8004e4c <STM32446GpioEafr+0x104>)
 8004de6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	3208      	adds	r2, #8
 8004dee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	fb03 f202 	mul.w	r2, r3, r2
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	6938      	ldr	r0, [r7, #16]
 8004dfe:	fb00 f303 	mul.w	r3, r0, r3
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	409a      	lsls	r2, r3
 8004e08:	4b10      	ldr	r3, [pc, #64]	; (8004e4c <STM32446GpioEafr+0x104>)
 8004e0a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004e0e:	4311      	orrs	r1, r2
 8004e10:	68ba      	ldr	r2, [r7, #8]
 8004e12:	3208      	adds	r2, #8
 8004e14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] &= (unsigned int) sperm;
 8004e18:	4b0c      	ldr	r3, [pc, #48]	; (8004e4c <STM32446GpioEafr+0x104>)
 8004e1a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004e1e:	4b0b      	ldr	r3, [pc, #44]	; (8004e4c <STM32446GpioEafr+0x104>)
 8004e20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004e24:	68b9      	ldr	r1, [r7, #8]
 8004e26:	3108      	adds	r1, #8
 8004e28:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004e2c:	68ba      	ldr	r2, [r7, #8]
 8004e2e:	3208      	adds	r2, #8
 8004e30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004e34:	bf00      	nop
 8004e36:	3718      	adds	r7, #24
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	f3af 8000 	nop.w
 8004e40:	00000000 	.word	0x00000000
 8004e44:	40000000 	.word	0x40000000
 8004e48:	3ff00000 	.word	0x3ff00000
 8004e4c:	20000724 	.word	0x20000724

08004e50 <STM32446GpioHmoder>:

// GPIOH
void STM32446GpioHmoder( unsigned int data, unsigned int pin )
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004e5e:	68f8      	ldr	r0, [r7, #12]
 8004e60:	f7fb fb70 	bl	8000544 <__aeabi_ui2d>
 8004e64:	4602      	mov	r2, r0
 8004e66:	460b      	mov	r3, r1
 8004e68:	ec43 2b11 	vmov	d1, r2, r3
 8004e6c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004ef8 <STM32446GpioHmoder+0xa8>
 8004e70:	f006 f8a0 	bl	800afb4 <pow>
 8004e74:	ec51 0b10 	vmov	r0, r1, d0
 8004e78:	f04f 0200 	mov.w	r2, #0
 8004e7c:	4b20      	ldr	r3, [pc, #128]	; (8004f00 <STM32446GpioHmoder+0xb0>)
 8004e7e:	f7fb fa23 	bl	80002c8 <__aeabi_dsub>
 8004e82:	4602      	mov	r2, r0
 8004e84:	460b      	mov	r3, r1
 8004e86:	4610      	mov	r0, r2
 8004e88:	4619      	mov	r1, r3
 8004e8a:	f7fb fead 	bl	8000be8 <__aeabi_d2uiz>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	4013      	ands	r3, r2
 8004e98:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->MODER &= ~(mask << (pin * blocksize));
 8004e9a:	4b1a      	ldr	r3, [pc, #104]	; (8004f04 <STM32446GpioHmoder+0xb4>)
 8004e9c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004ea0:	6819      	ldr	r1, [r3, #0]
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	fb02 f303 	mul.w	r3, r2, r3
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb0:	43da      	mvns	r2, r3
 8004eb2:	4b14      	ldr	r3, [pc, #80]	; (8004f04 <STM32446GpioHmoder+0xb4>)
 8004eb4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004eb8:	400a      	ands	r2, r1
 8004eba:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER |= (data << (pin * blocksize));
 8004ebc:	4b11      	ldr	r3, [pc, #68]	; (8004f04 <STM32446GpioHmoder+0xb4>)
 8004ebe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004ec2:	6819      	ldr	r1, [r3, #0]
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	fb02 f303 	mul.w	r3, r2, r3
 8004ecc:	687a      	ldr	r2, [r7, #4]
 8004ece:	409a      	lsls	r2, r3
 8004ed0:	4b0c      	ldr	r3, [pc, #48]	; (8004f04 <STM32446GpioHmoder+0xb4>)
 8004ed2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER &= (unsigned int) sperm;
 8004eda:	4b0a      	ldr	r3, [pc, #40]	; (8004f04 <STM32446GpioHmoder+0xb4>)
 8004edc:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004ee0:	4b08      	ldr	r3, [pc, #32]	; (8004f04 <STM32446GpioHmoder+0xb4>)
 8004ee2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004ee6:	6812      	ldr	r2, [r2, #0]
 8004ee8:	601a      	str	r2, [r3, #0]
}
 8004eea:	bf00      	nop
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	f3af 8000 	nop.w
 8004ef8:	00000000 	.word	0x00000000
 8004efc:	40000000 	.word	0x40000000
 8004f00:	3ff00000 	.word	0x3ff00000
 8004f04:	20000724 	.word	0x20000724

08004f08 <STM32446GpioHospeedr>:

void STM32446GpioHospeedr( unsigned int data, unsigned int pin )
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004f12:	2302      	movs	r3, #2
 8004f14:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f7fb fb14 	bl	8000544 <__aeabi_ui2d>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	460b      	mov	r3, r1
 8004f20:	ec43 2b11 	vmov	d1, r2, r3
 8004f24:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004fb0 <STM32446GpioHospeedr+0xa8>
 8004f28:	f006 f844 	bl	800afb4 <pow>
 8004f2c:	ec51 0b10 	vmov	r0, r1, d0
 8004f30:	f04f 0200 	mov.w	r2, #0
 8004f34:	4b20      	ldr	r3, [pc, #128]	; (8004fb8 <STM32446GpioHospeedr+0xb0>)
 8004f36:	f7fb f9c7 	bl	80002c8 <__aeabi_dsub>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	4610      	mov	r0, r2
 8004f40:	4619      	mov	r1, r3
 8004f42:	f7fb fe51 	bl	8000be8 <__aeabi_d2uiz>
 8004f46:	4603      	mov	r3, r0
 8004f48:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	4013      	ands	r3, r2
 8004f50:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004f52:	4b1a      	ldr	r3, [pc, #104]	; (8004fbc <STM32446GpioHospeedr+0xb4>)
 8004f54:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f58:	6899      	ldr	r1, [r3, #8]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	fb02 f303 	mul.w	r3, r2, r3
 8004f62:	68ba      	ldr	r2, [r7, #8]
 8004f64:	fa02 f303 	lsl.w	r3, r2, r3
 8004f68:	43da      	mvns	r2, r3
 8004f6a:	4b14      	ldr	r3, [pc, #80]	; (8004fbc <STM32446GpioHospeedr+0xb4>)
 8004f6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f70:	400a      	ands	r2, r1
 8004f72:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR |= (data << (pin * blocksize));
 8004f74:	4b11      	ldr	r3, [pc, #68]	; (8004fbc <STM32446GpioHospeedr+0xb4>)
 8004f76:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f7a:	6899      	ldr	r1, [r3, #8]
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	fb02 f303 	mul.w	r3, r2, r3
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	409a      	lsls	r2, r3
 8004f88:	4b0c      	ldr	r3, [pc, #48]	; (8004fbc <STM32446GpioHospeedr+0xb4>)
 8004f8a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR &= (unsigned int) sperm;
 8004f92:	4b0a      	ldr	r3, [pc, #40]	; (8004fbc <STM32446GpioHospeedr+0xb4>)
 8004f94:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004f98:	4b08      	ldr	r3, [pc, #32]	; (8004fbc <STM32446GpioHospeedr+0xb4>)
 8004f9a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f9e:	6892      	ldr	r2, [r2, #8]
 8004fa0:	609a      	str	r2, [r3, #8]
}
 8004fa2:	bf00      	nop
 8004fa4:	3710      	adds	r7, #16
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	f3af 8000 	nop.w
 8004fb0:	00000000 	.word	0x00000000
 8004fb4:	40000000 	.word	0x40000000
 8004fb8:	3ff00000 	.word	0x3ff00000
 8004fbc:	20000724 	.word	0x20000724

08004fc0 <STM32446GpioHpupdr>:

void STM32446GpioHpupdr( unsigned int data, unsigned int pin )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004fca:	2302      	movs	r3, #2
 8004fcc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004fce:	68f8      	ldr	r0, [r7, #12]
 8004fd0:	f7fb fab8 	bl	8000544 <__aeabi_ui2d>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	460b      	mov	r3, r1
 8004fd8:	ec43 2b11 	vmov	d1, r2, r3
 8004fdc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005068 <STM32446GpioHpupdr+0xa8>
 8004fe0:	f005 ffe8 	bl	800afb4 <pow>
 8004fe4:	ec51 0b10 	vmov	r0, r1, d0
 8004fe8:	f04f 0200 	mov.w	r2, #0
 8004fec:	4b20      	ldr	r3, [pc, #128]	; (8005070 <STM32446GpioHpupdr+0xb0>)
 8004fee:	f7fb f96b 	bl	80002c8 <__aeabi_dsub>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	4610      	mov	r0, r2
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	f7fb fdf5 	bl	8000be8 <__aeabi_d2uiz>
 8004ffe:	4603      	mov	r3, r0
 8005000:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	4013      	ands	r3, r2
 8005008:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->PUPDR &= ~(mask << (pin * blocksize));
 800500a:	4b1a      	ldr	r3, [pc, #104]	; (8005074 <STM32446GpioHpupdr+0xb4>)
 800500c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005010:	68d9      	ldr	r1, [r3, #12]
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	fb02 f303 	mul.w	r3, r2, r3
 800501a:	68ba      	ldr	r2, [r7, #8]
 800501c:	fa02 f303 	lsl.w	r3, r2, r3
 8005020:	43da      	mvns	r2, r3
 8005022:	4b14      	ldr	r3, [pc, #80]	; (8005074 <STM32446GpioHpupdr+0xb4>)
 8005024:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005028:	400a      	ands	r2, r1
 800502a:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR |= (data << (pin * blocksize));
 800502c:	4b11      	ldr	r3, [pc, #68]	; (8005074 <STM32446GpioHpupdr+0xb4>)
 800502e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005032:	68d9      	ldr	r1, [r3, #12]
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	68fa      	ldr	r2, [r7, #12]
 8005038:	fb02 f303 	mul.w	r3, r2, r3
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	409a      	lsls	r2, r3
 8005040:	4b0c      	ldr	r3, [pc, #48]	; (8005074 <STM32446GpioHpupdr+0xb4>)
 8005042:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005046:	430a      	orrs	r2, r1
 8005048:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR &= (unsigned int) sperm;
 800504a:	4b0a      	ldr	r3, [pc, #40]	; (8005074 <STM32446GpioHpupdr+0xb4>)
 800504c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005050:	4b08      	ldr	r3, [pc, #32]	; (8005074 <STM32446GpioHpupdr+0xb4>)
 8005052:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005056:	68d2      	ldr	r2, [r2, #12]
 8005058:	60da      	str	r2, [r3, #12]
}
 800505a:	bf00      	nop
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	f3af 8000 	nop.w
 8005068:	00000000 	.word	0x00000000
 800506c:	40000000 	.word	0x40000000
 8005070:	3ff00000 	.word	0x3ff00000
 8005074:	20000724 	.word	0x20000724

08005078 <STM32446GpioHreset>:

void STM32446GpioHreset( unsigned int data )
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)(data << 16);
 8005080:	4b05      	ldr	r3, [pc, #20]	; (8005098 <STM32446GpioHreset+0x20>)
 8005082:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	0412      	lsls	r2, r2, #16
 800508a:	619a      	str	r2, [r3, #24]
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr
 8005098:	20000724 	.word	0x20000724

0800509c <STM32446GpioHset>:

void STM32446GpioHset( unsigned int data )
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)( data );
 80050a4:	4b05      	ldr	r3, [pc, #20]	; (80050bc <STM32446GpioHset+0x20>)
 80050a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	619a      	str	r2, [r3, #24]
}
 80050ae:	bf00      	nop
 80050b0:	370c      	adds	r7, #12
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	20000724 	.word	0x20000724

080050c0 <STM32446GpioHafr>:

void STM32446GpioHafr( unsigned int data, unsigned int pin )
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b086      	sub	sp, #24
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80050ca:	2304      	movs	r3, #4
 80050cc:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80050ce:	2320      	movs	r3, #32
 80050d0:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80050d2:	6978      	ldr	r0, [r7, #20]
 80050d4:	f7fb fa36 	bl	8000544 <__aeabi_ui2d>
 80050d8:	4602      	mov	r2, r0
 80050da:	460b      	mov	r3, r1
 80050dc:	ec43 2b11 	vmov	d1, r2, r3
 80050e0:	ed9f 0b35 	vldr	d0, [pc, #212]	; 80051b8 <STM32446GpioHafr+0xf8>
 80050e4:	f005 ff66 	bl	800afb4 <pow>
 80050e8:	ec51 0b10 	vmov	r0, r1, d0
 80050ec:	f04f 0200 	mov.w	r2, #0
 80050f0:	4b33      	ldr	r3, [pc, #204]	; (80051c0 <STM32446GpioHafr+0x100>)
 80050f2:	f7fb f8e9 	bl	80002c8 <__aeabi_dsub>
 80050f6:	4602      	mov	r2, r0
 80050f8:	460b      	mov	r3, r1
 80050fa:	4610      	mov	r0, r2
 80050fc:	4619      	mov	r1, r3
 80050fe:	f7fb fd73 	bl	8000be8 <__aeabi_d2uiz>
 8005102:	4603      	mov	r3, r0
 8005104:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	697a      	ldr	r2, [r7, #20]
 800510a:	fb03 f202 	mul.w	r2, r3, r2
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	fbb2 f3f3 	udiv	r3, r2, r3
 8005114:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	4013      	ands	r3, r2
 800511c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d843      	bhi.n	80051ac <STM32446GpioHafr+0xec>
		ret.gpioh.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005124:	4b27      	ldr	r3, [pc, #156]	; (80051c4 <STM32446GpioHafr+0x104>)
 8005126:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	3208      	adds	r2, #8
 800512e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	697a      	ldr	r2, [r7, #20]
 8005136:	fb03 f202 	mul.w	r2, r3, r2
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	6938      	ldr	r0, [r7, #16]
 800513e:	fb00 f303 	mul.w	r3, r0, r3
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	68fa      	ldr	r2, [r7, #12]
 8005146:	fa02 f303 	lsl.w	r3, r2, r3
 800514a:	43da      	mvns	r2, r3
 800514c:	4b1d      	ldr	r3, [pc, #116]	; (80051c4 <STM32446GpioHafr+0x104>)
 800514e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005152:	4011      	ands	r1, r2
 8005154:	68ba      	ldr	r2, [r7, #8]
 8005156:	3208      	adds	r2, #8
 8005158:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 800515c:	4b19      	ldr	r3, [pc, #100]	; (80051c4 <STM32446GpioHafr+0x104>)
 800515e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	3208      	adds	r2, #8
 8005166:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	697a      	ldr	r2, [r7, #20]
 800516e:	fb03 f202 	mul.w	r2, r3, r2
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	6938      	ldr	r0, [r7, #16]
 8005176:	fb00 f303 	mul.w	r3, r0, r3
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	409a      	lsls	r2, r3
 8005180:	4b10      	ldr	r3, [pc, #64]	; (80051c4 <STM32446GpioHafr+0x104>)
 8005182:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005186:	4311      	orrs	r1, r2
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	3208      	adds	r2, #8
 800518c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] &= (unsigned int) sperm;
 8005190:	4b0c      	ldr	r3, [pc, #48]	; (80051c4 <STM32446GpioHafr+0x104>)
 8005192:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005196:	4b0b      	ldr	r3, [pc, #44]	; (80051c4 <STM32446GpioHafr+0x104>)
 8005198:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800519c:	68b9      	ldr	r1, [r7, #8]
 800519e:	3108      	adds	r1, #8
 80051a0:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	3208      	adds	r2, #8
 80051a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80051ac:	bf00      	nop
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	f3af 8000 	nop.w
 80051b8:	00000000 	.word	0x00000000
 80051bc:	40000000 	.word	0x40000000
 80051c0:	3ff00000 	.word	0x3ff00000
 80051c4:	20000724 	.word	0x20000724

080051c8 <STM32446RtcInic>:

// RTC
uint8_t STM32446RtcInic(uint8_t clock)
{ // slow
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	4603      	mov	r3, r0
 80051d0:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 255;
 80051d2:	23ff      	movs	r3, #255	; 0xff
 80051d4:	73fb      	strb	r3, [r7, #15]
	STM32446TimeTr = ret.rtc.reg->TR;
 80051d6:	4b32      	ldr	r3, [pc, #200]	; (80052a0 <STM32446RtcInic+0xd8>)
 80051d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a31      	ldr	r2, [pc, #196]	; (80052a4 <STM32446RtcInic+0xdc>)
 80051e0:	6013      	str	r3, [r2, #0]
	STM32446DateDr = ret.rtc.reg->DR;
 80051e2:	4b2f      	ldr	r3, [pc, #188]	; (80052a0 <STM32446RtcInic+0xd8>)
 80051e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	4a2f      	ldr	r2, [pc, #188]	; (80052a8 <STM32446RtcInic+0xe0>)
 80051ec:	6013      	str	r3, [r2, #0]
	
	status = STM32446RtcAccess(clock);
 80051ee:	79fb      	ldrb	r3, [r7, #7]
 80051f0:	4618      	mov	r0, r3
 80051f2:	f001 f86f 	bl	80062d4 <STM32446RtcAccess>
 80051f6:	4603      	mov	r3, r0
 80051f8:	73fb      	strb	r3, [r7, #15]
	//Some help from youtube vids
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 0) | (1 << 1)); // RCC_CFGR sw[2:0] 00 Bits 1:0
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 20) | (1 << 19) | (1 << 18) | (1 << 17) | (1 << 16)); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits 20:16
	//ret.rcc.reg->CFGR |= (uint32_t) (1 << 17); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits
	
	ret.rcc.reg->BDCR |= (1 << 15); // RTCEN: RTC clock enable
 80051fa:	4b29      	ldr	r3, [pc, #164]	; (80052a0 <STM32446RtcInic+0xd8>)
 80051fc:	68db      	ldr	r3, [r3, #12]
 80051fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005200:	4b27      	ldr	r3, [pc, #156]	; (80052a0 <STM32446RtcInic+0xd8>)
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005208:	671a      	str	r2, [r3, #112]	; 0x70
	
	//5 - Enter the "key" to unlock write protection
	ret.rtc.reg->WPR |= 0xCA;
 800520a:	4b25      	ldr	r3, [pc, #148]	; (80052a0 <STM32446RtcInic+0xd8>)
 800520c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005210:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005212:	4b23      	ldr	r3, [pc, #140]	; (80052a0 <STM32446RtcInic+0xd8>)
 8005214:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005218:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 800521c:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 800521e:	4b20      	ldr	r3, [pc, #128]	; (80052a0 <STM32446RtcInic+0xd8>)
 8005220:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005224:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005226:	4b1e      	ldr	r3, [pc, #120]	; (80052a0 <STM32446RtcInic+0xd8>)
 8005228:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800522c:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8005230:	625a      	str	r2, [r3, #36]	; 0x24
	//ret.rtc.reg->ISR &= (uint32_t) ~((1 << 3) | (1 << 5) | (1 << 7));

	//6 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8005232:	4b1b      	ldr	r3, [pc, #108]	; (80052a0 <STM32446RtcInic+0xd8>)
 8005234:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005238:	68da      	ldr	r2, [r3, #12]
 800523a:	4b19      	ldr	r3, [pc, #100]	; (80052a0 <STM32446RtcInic+0xd8>)
 800523c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005240:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005244:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8005246:	bf00      	nop
 8005248:	4b15      	ldr	r3, [pc, #84]	; (80052a0 <STM32446RtcInic+0xd8>)
 800524a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005254:	2b00      	cmp	r3, #0
 8005256:	d0f7      	beq.n	8005248 <STM32446RtcInic+0x80>
	status = 6;
 8005258:	2306      	movs	r3, #6
 800525a:	73fb      	strb	r3, [r7, #15]
	
	//9 - Set BYPSHAD bit
	// must read twice
	//ret.rtc.reg->CR |= (1 << 5); // BYPSHAD: Bypass the shadow registers
	// read only once
	ret.rtc.reg->CR &= (uint32_t) ~(1 << 5); // BYPSHAD: Disable Bypass the shadow registers
 800525c:	4b10      	ldr	r3, [pc, #64]	; (80052a0 <STM32446RtcInic+0xd8>)
 800525e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005262:	689a      	ldr	r2, [r3, #8]
 8005264:	4b0e      	ldr	r3, [pc, #56]	; (80052a0 <STM32446RtcInic+0xd8>)
 8005266:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800526a:	f022 0220 	bic.w	r2, r2, #32
 800526e:	609a      	str	r2, [r3, #8]
	
	//10 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8005270:	4b0b      	ldr	r3, [pc, #44]	; (80052a0 <STM32446RtcInic+0xd8>)
 8005272:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005276:	68da      	ldr	r2, [r3, #12]
 8005278:	4b09      	ldr	r3, [pc, #36]	; (80052a0 <STM32446RtcInic+0xd8>)
 800527a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800527e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005282:	60da      	str	r2, [r3, #12]
	
	//11 - Disable access to RTC registers
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8005284:	4b06      	ldr	r3, [pc, #24]	; (80052a0 <STM32446RtcInic+0xd8>)
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	4b05      	ldr	r3, [pc, #20]	; (80052a0 <STM32446RtcInic+0xd8>)
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005292:	601a      	str	r2, [r3, #0]

	return status;
 8005294:	7bfb      	ldrb	r3, [r7, #15]
}
 8005296:	4618      	mov	r0, r3
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	20000724 	.word	0x20000724
 80052a4:	200008cc 	.word	0x200008cc
 80052a8:	200008d0 	.word	0x200008d0

080052ac <STM32446RtcHour>:

void STM32446RtcHour(uint8_t hour)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	4603      	mov	r3, r0
 80052b4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x003F0000;
 80052b6:	f44f 137c 	mov.w	r3, #4128768	; 0x3f0000
 80052ba:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(hour / 10);
 80052bc:	79fb      	ldrb	r3, [r7, #7]
 80052be:	4a1c      	ldr	r2, [pc, #112]	; (8005330 <STM32446RtcHour+0x84>)
 80052c0:	fba2 2303 	umull	r2, r3, r2, r3
 80052c4:	08db      	lsrs	r3, r3, #3
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	4618      	mov	r0, r3
 80052ca:	f000 fe21 	bl	8005f10 <STM32446dec2bcd>
 80052ce:	4603      	mov	r3, r0
 80052d0:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(hour % 10);
 80052d2:	79fa      	ldrb	r2, [r7, #7]
 80052d4:	4b16      	ldr	r3, [pc, #88]	; (8005330 <STM32446RtcHour+0x84>)
 80052d6:	fba3 1302 	umull	r1, r3, r3, r2
 80052da:	08d9      	lsrs	r1, r3, #3
 80052dc:	460b      	mov	r3, r1
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	440b      	add	r3, r1
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	4618      	mov	r0, r3
 80052ea:	f000 fe11 	bl	8005f10 <STM32446dec2bcd>
 80052ee:	4603      	mov	r3, r0
 80052f0:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 80052f2:	4b10      	ldr	r3, [pc, #64]	; (8005334 <STM32446RtcHour+0x88>)
 80052f4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a0f      	ldr	r2, [pc, #60]	; (8005338 <STM32446RtcHour+0x8c>)
 80052fc:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear ht and hu 
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	43da      	mvns	r2, r3
 8005302:	4b0d      	ldr	r3, [pc, #52]	; (8005338 <STM32446RtcHour+0x8c>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4013      	ands	r3, r2
 8005308:	4a0b      	ldr	r2, [pc, #44]	; (8005338 <STM32446RtcHour+0x8c>)
 800530a:	6013      	str	r3, [r2, #0]
	// hu, ht
	STM32446TimeTr |= (uint32_t) ((u << 16) | (t << 20));
 800530c:	7abb      	ldrb	r3, [r7, #10]
 800530e:	041a      	lsls	r2, r3, #16
 8005310:	7afb      	ldrb	r3, [r7, #11]
 8005312:	051b      	lsls	r3, r3, #20
 8005314:	4313      	orrs	r3, r2
 8005316:	461a      	mov	r2, r3
 8005318:	4b07      	ldr	r3, [pc, #28]	; (8005338 <STM32446RtcHour+0x8c>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4313      	orrs	r3, r2
 800531e:	4a06      	ldr	r2, [pc, #24]	; (8005338 <STM32446RtcHour+0x8c>)
 8005320:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005322:	f000 ff33 	bl	800618c <STM32446RtcSetTr>
}
 8005326:	bf00      	nop
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	cccccccd 	.word	0xcccccccd
 8005334:	20000724 	.word	0x20000724
 8005338:	200008cc 	.word	0x200008cc

0800533c <STM32446RtcMinute>:

void STM32446RtcMinute(uint8_t minute)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	4603      	mov	r3, r0
 8005344:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00007F00;
 8005346:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 800534a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(minute / 10);
 800534c:	79fb      	ldrb	r3, [r7, #7]
 800534e:	4a1c      	ldr	r2, [pc, #112]	; (80053c0 <STM32446RtcMinute+0x84>)
 8005350:	fba2 2303 	umull	r2, r3, r2, r3
 8005354:	08db      	lsrs	r3, r3, #3
 8005356:	b2db      	uxtb	r3, r3
 8005358:	4618      	mov	r0, r3
 800535a:	f000 fdd9 	bl	8005f10 <STM32446dec2bcd>
 800535e:	4603      	mov	r3, r0
 8005360:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(minute % 10);
 8005362:	79fa      	ldrb	r2, [r7, #7]
 8005364:	4b16      	ldr	r3, [pc, #88]	; (80053c0 <STM32446RtcMinute+0x84>)
 8005366:	fba3 1302 	umull	r1, r3, r3, r2
 800536a:	08d9      	lsrs	r1, r3, #3
 800536c:	460b      	mov	r3, r1
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	440b      	add	r3, r1
 8005372:	005b      	lsls	r3, r3, #1
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	b2db      	uxtb	r3, r3
 8005378:	4618      	mov	r0, r3
 800537a:	f000 fdc9 	bl	8005f10 <STM32446dec2bcd>
 800537e:	4603      	mov	r3, r0
 8005380:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005382:	4b10      	ldr	r3, [pc, #64]	; (80053c4 <STM32446RtcMinute+0x88>)
 8005384:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a0f      	ldr	r2, [pc, #60]	; (80053c8 <STM32446RtcMinute+0x8c>)
 800538c:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear mnt and mnu 
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	43da      	mvns	r2, r3
 8005392:	4b0d      	ldr	r3, [pc, #52]	; (80053c8 <STM32446RtcMinute+0x8c>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4013      	ands	r3, r2
 8005398:	4a0b      	ldr	r2, [pc, #44]	; (80053c8 <STM32446RtcMinute+0x8c>)
 800539a:	6013      	str	r3, [r2, #0]
	// mnu, mnt
	STM32446TimeTr |= (uint32_t) ((u << 8) | (t << 12));
 800539c:	7abb      	ldrb	r3, [r7, #10]
 800539e:	021a      	lsls	r2, r3, #8
 80053a0:	7afb      	ldrb	r3, [r7, #11]
 80053a2:	031b      	lsls	r3, r3, #12
 80053a4:	4313      	orrs	r3, r2
 80053a6:	461a      	mov	r2, r3
 80053a8:	4b07      	ldr	r3, [pc, #28]	; (80053c8 <STM32446RtcMinute+0x8c>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	4a06      	ldr	r2, [pc, #24]	; (80053c8 <STM32446RtcMinute+0x8c>)
 80053b0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 80053b2:	f000 feeb 	bl	800618c <STM32446RtcSetTr>
}
 80053b6:	bf00      	nop
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	cccccccd 	.word	0xcccccccd
 80053c4:	20000724 	.word	0x20000724
 80053c8:	200008cc 	.word	0x200008cc

080053cc <STM32446RtcSecond>:

void STM32446RtcSecond(uint8_t second)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	4603      	mov	r3, r0
 80053d4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000007F;
 80053d6:	237f      	movs	r3, #127	; 0x7f
 80053d8:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(second / 10);
 80053da:	79fb      	ldrb	r3, [r7, #7]
 80053dc:	4a1b      	ldr	r2, [pc, #108]	; (800544c <STM32446RtcSecond+0x80>)
 80053de:	fba2 2303 	umull	r2, r3, r2, r3
 80053e2:	08db      	lsrs	r3, r3, #3
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	4618      	mov	r0, r3
 80053e8:	f000 fd92 	bl	8005f10 <STM32446dec2bcd>
 80053ec:	4603      	mov	r3, r0
 80053ee:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(second % 10);
 80053f0:	79fa      	ldrb	r2, [r7, #7]
 80053f2:	4b16      	ldr	r3, [pc, #88]	; (800544c <STM32446RtcSecond+0x80>)
 80053f4:	fba3 1302 	umull	r1, r3, r3, r2
 80053f8:	08d9      	lsrs	r1, r3, #3
 80053fa:	460b      	mov	r3, r1
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	440b      	add	r3, r1
 8005400:	005b      	lsls	r3, r3, #1
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	b2db      	uxtb	r3, r3
 8005406:	4618      	mov	r0, r3
 8005408:	f000 fd82 	bl	8005f10 <STM32446dec2bcd>
 800540c:	4603      	mov	r3, r0
 800540e:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005410:	4b0f      	ldr	r3, [pc, #60]	; (8005450 <STM32446RtcSecond+0x84>)
 8005412:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a0e      	ldr	r2, [pc, #56]	; (8005454 <STM32446RtcSecond+0x88>)
 800541a:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear st and su 
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	43da      	mvns	r2, r3
 8005420:	4b0c      	ldr	r3, [pc, #48]	; (8005454 <STM32446RtcSecond+0x88>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4013      	ands	r3, r2
 8005426:	4a0b      	ldr	r2, [pc, #44]	; (8005454 <STM32446RtcSecond+0x88>)
 8005428:	6013      	str	r3, [r2, #0]
	// su, st
	STM32446TimeTr |= (uint32_t) ((u << 0) | (t << 4));
 800542a:	7aba      	ldrb	r2, [r7, #10]
 800542c:	7afb      	ldrb	r3, [r7, #11]
 800542e:	011b      	lsls	r3, r3, #4
 8005430:	4313      	orrs	r3, r2
 8005432:	461a      	mov	r2, r3
 8005434:	4b07      	ldr	r3, [pc, #28]	; (8005454 <STM32446RtcSecond+0x88>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4313      	orrs	r3, r2
 800543a:	4a06      	ldr	r2, [pc, #24]	; (8005454 <STM32446RtcSecond+0x88>)
 800543c:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 800543e:	f000 fea5 	bl	800618c <STM32446RtcSetTr>
}
 8005442:	bf00      	nop
 8005444:	3710      	adds	r7, #16
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	cccccccd 	.word	0xcccccccd
 8005450:	20000724 	.word	0x20000724
 8005454:	200008cc 	.word	0x200008cc

08005458 <STM32446RtcYear>:

void STM32446RtcYear(uint8_t year)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	4603      	mov	r3, r0
 8005460:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00FF0000;
 8005462:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8005466:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(year / 10);
 8005468:	79fb      	ldrb	r3, [r7, #7]
 800546a:	4a19      	ldr	r2, [pc, #100]	; (80054d0 <STM32446RtcYear+0x78>)
 800546c:	fba2 2303 	umull	r2, r3, r2, r3
 8005470:	08db      	lsrs	r3, r3, #3
 8005472:	b2db      	uxtb	r3, r3
 8005474:	4618      	mov	r0, r3
 8005476:	f000 fd4b 	bl	8005f10 <STM32446dec2bcd>
 800547a:	4603      	mov	r3, r0
 800547c:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(year % 10);
 800547e:	79fa      	ldrb	r2, [r7, #7]
 8005480:	4b13      	ldr	r3, [pc, #76]	; (80054d0 <STM32446RtcYear+0x78>)
 8005482:	fba3 1302 	umull	r1, r3, r3, r2
 8005486:	08d9      	lsrs	r1, r3, #3
 8005488:	460b      	mov	r3, r1
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	440b      	add	r3, r1
 800548e:	005b      	lsls	r3, r3, #1
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	b2db      	uxtb	r3, r3
 8005494:	4618      	mov	r0, r3
 8005496:	f000 fd3b 	bl	8005f10 <STM32446dec2bcd>
 800549a:	4603      	mov	r3, r0
 800549c:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear YT and YU 
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	43da      	mvns	r2, r3
 80054a2:	4b0c      	ldr	r3, [pc, #48]	; (80054d4 <STM32446RtcYear+0x7c>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4013      	ands	r3, r2
 80054a8:	4a0a      	ldr	r2, [pc, #40]	; (80054d4 <STM32446RtcYear+0x7c>)
 80054aa:	6013      	str	r3, [r2, #0]
	// YU, YT
	STM32446DateDr |= (uint32_t) ((u << 16) | (t << 20));
 80054ac:	7abb      	ldrb	r3, [r7, #10]
 80054ae:	041a      	lsls	r2, r3, #16
 80054b0:	7afb      	ldrb	r3, [r7, #11]
 80054b2:	051b      	lsls	r3, r3, #20
 80054b4:	4313      	orrs	r3, r2
 80054b6:	461a      	mov	r2, r3
 80054b8:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <STM32446RtcYear+0x7c>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4313      	orrs	r3, r2
 80054be:	4a05      	ldr	r2, [pc, #20]	; (80054d4 <STM32446RtcYear+0x7c>)
 80054c0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80054c2:	f000 feb5 	bl	8006230 <STM32446RtcSetDr>
}
 80054c6:	bf00      	nop
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	cccccccd 	.word	0xcccccccd
 80054d4:	200008d0 	.word	0x200008d0

080054d8 <STM32446RtcWeekDay>:

void STM32446RtcWeekDay(uint8_t weekday)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	4603      	mov	r3, r0
 80054e0:	71fb      	strb	r3, [r7, #7]
	uint8_t u;
	const uint32_t mask = 0x0000E0000;
 80054e2:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 80054e6:	60fb      	str	r3, [r7, #12]
	
	u = STM32446dec2bcd(weekday % 10);
 80054e8:	79fa      	ldrb	r2, [r7, #7]
 80054ea:	4b12      	ldr	r3, [pc, #72]	; (8005534 <STM32446RtcWeekDay+0x5c>)
 80054ec:	fba3 1302 	umull	r1, r3, r3, r2
 80054f0:	08d9      	lsrs	r1, r3, #3
 80054f2:	460b      	mov	r3, r1
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	440b      	add	r3, r1
 80054f8:	005b      	lsls	r3, r3, #1
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	4618      	mov	r0, r3
 8005500:	f000 fd06 	bl	8005f10 <STM32446dec2bcd>
 8005504:	4603      	mov	r3, r0
 8005506:	72fb      	strb	r3, [r7, #11]
	STM32446DateDr &= (uint32_t) ~mask; // clear WDU 
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	43da      	mvns	r2, r3
 800550c:	4b0a      	ldr	r3, [pc, #40]	; (8005538 <STM32446RtcWeekDay+0x60>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4013      	ands	r3, r2
 8005512:	4a09      	ldr	r2, [pc, #36]	; (8005538 <STM32446RtcWeekDay+0x60>)
 8005514:	6013      	str	r3, [r2, #0]
	// WDU
	STM32446DateDr |= (uint32_t) (u << 13);
 8005516:	7afb      	ldrb	r3, [r7, #11]
 8005518:	035b      	lsls	r3, r3, #13
 800551a:	461a      	mov	r2, r3
 800551c:	4b06      	ldr	r3, [pc, #24]	; (8005538 <STM32446RtcWeekDay+0x60>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4313      	orrs	r3, r2
 8005522:	4a05      	ldr	r2, [pc, #20]	; (8005538 <STM32446RtcWeekDay+0x60>)
 8005524:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8005526:	f000 fe83 	bl	8006230 <STM32446RtcSetDr>
}
 800552a:	bf00      	nop
 800552c:	3710      	adds	r7, #16
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	cccccccd 	.word	0xcccccccd
 8005538:	200008d0 	.word	0x200008d0

0800553c <STM32446RtcMonth>:

void STM32446RtcMonth(uint8_t month)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	4603      	mov	r3, r0
 8005544:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00001F00;
 8005546:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800554a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(month / 10);
 800554c:	79fb      	ldrb	r3, [r7, #7]
 800554e:	4a19      	ldr	r2, [pc, #100]	; (80055b4 <STM32446RtcMonth+0x78>)
 8005550:	fba2 2303 	umull	r2, r3, r2, r3
 8005554:	08db      	lsrs	r3, r3, #3
 8005556:	b2db      	uxtb	r3, r3
 8005558:	4618      	mov	r0, r3
 800555a:	f000 fcd9 	bl	8005f10 <STM32446dec2bcd>
 800555e:	4603      	mov	r3, r0
 8005560:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(month % 10);
 8005562:	79fa      	ldrb	r2, [r7, #7]
 8005564:	4b13      	ldr	r3, [pc, #76]	; (80055b4 <STM32446RtcMonth+0x78>)
 8005566:	fba3 1302 	umull	r1, r3, r3, r2
 800556a:	08d9      	lsrs	r1, r3, #3
 800556c:	460b      	mov	r3, r1
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	440b      	add	r3, r1
 8005572:	005b      	lsls	r3, r3, #1
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	b2db      	uxtb	r3, r3
 8005578:	4618      	mov	r0, r3
 800557a:	f000 fcc9 	bl	8005f10 <STM32446dec2bcd>
 800557e:	4603      	mov	r3, r0
 8005580:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear MT and MU 
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	43da      	mvns	r2, r3
 8005586:	4b0c      	ldr	r3, [pc, #48]	; (80055b8 <STM32446RtcMonth+0x7c>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4013      	ands	r3, r2
 800558c:	4a0a      	ldr	r2, [pc, #40]	; (80055b8 <STM32446RtcMonth+0x7c>)
 800558e:	6013      	str	r3, [r2, #0]
	// MU, MT
	STM32446DateDr |= (uint32_t) ((u << 8) | (t << 12));
 8005590:	7abb      	ldrb	r3, [r7, #10]
 8005592:	021a      	lsls	r2, r3, #8
 8005594:	7afb      	ldrb	r3, [r7, #11]
 8005596:	031b      	lsls	r3, r3, #12
 8005598:	4313      	orrs	r3, r2
 800559a:	461a      	mov	r2, r3
 800559c:	4b06      	ldr	r3, [pc, #24]	; (80055b8 <STM32446RtcMonth+0x7c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	4a05      	ldr	r2, [pc, #20]	; (80055b8 <STM32446RtcMonth+0x7c>)
 80055a4:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80055a6:	f000 fe43 	bl	8006230 <STM32446RtcSetDr>
}
 80055aa:	bf00      	nop
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	cccccccd 	.word	0xcccccccd
 80055b8:	200008d0 	.word	0x200008d0

080055bc <STM32446RtcDay>:

void STM32446RtcDay(uint8_t day)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	4603      	mov	r3, r0
 80055c4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000003F;
 80055c6:	233f      	movs	r3, #63	; 0x3f
 80055c8:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(day / 10);
 80055ca:	79fb      	ldrb	r3, [r7, #7]
 80055cc:	4a18      	ldr	r2, [pc, #96]	; (8005630 <STM32446RtcDay+0x74>)
 80055ce:	fba2 2303 	umull	r2, r3, r2, r3
 80055d2:	08db      	lsrs	r3, r3, #3
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 fc9a 	bl	8005f10 <STM32446dec2bcd>
 80055dc:	4603      	mov	r3, r0
 80055de:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(day % 10);
 80055e0:	79fa      	ldrb	r2, [r7, #7]
 80055e2:	4b13      	ldr	r3, [pc, #76]	; (8005630 <STM32446RtcDay+0x74>)
 80055e4:	fba3 1302 	umull	r1, r3, r3, r2
 80055e8:	08d9      	lsrs	r1, r3, #3
 80055ea:	460b      	mov	r3, r1
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	440b      	add	r3, r1
 80055f0:	005b      	lsls	r3, r3, #1
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	4618      	mov	r0, r3
 80055f8:	f000 fc8a 	bl	8005f10 <STM32446dec2bcd>
 80055fc:	4603      	mov	r3, r0
 80055fe:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear DT and DU 
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	43da      	mvns	r2, r3
 8005604:	4b0b      	ldr	r3, [pc, #44]	; (8005634 <STM32446RtcDay+0x78>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4013      	ands	r3, r2
 800560a:	4a0a      	ldr	r2, [pc, #40]	; (8005634 <STM32446RtcDay+0x78>)
 800560c:	6013      	str	r3, [r2, #0]
	// DU, DT
	STM32446DateDr |= (uint32_t) ((u << 0) | (t << 4));
 800560e:	7aba      	ldrb	r2, [r7, #10]
 8005610:	7afb      	ldrb	r3, [r7, #11]
 8005612:	011b      	lsls	r3, r3, #4
 8005614:	4313      	orrs	r3, r2
 8005616:	461a      	mov	r2, r3
 8005618:	4b06      	ldr	r3, [pc, #24]	; (8005634 <STM32446RtcDay+0x78>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4313      	orrs	r3, r2
 800561e:	4a05      	ldr	r2, [pc, #20]	; (8005634 <STM32446RtcDay+0x78>)
 8005620:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8005622:	f000 fe05 	bl	8006230 <STM32446RtcSetDr>
}
 8005626:	bf00      	nop
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	cccccccd 	.word	0xcccccccd
 8005634:	200008d0 	.word	0x200008d0

08005638 <STM32446RtcRegWrite>:

void STM32446RtcRegWrite(volatile uint32_t* reg, uint32_t data)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8005642:	4b16      	ldr	r3, [pc, #88]	; (800569c <STM32446RtcRegWrite+0x64>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	4b14      	ldr	r3, [pc, #80]	; (800569c <STM32446RtcRegWrite+0x64>)
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005650:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8005652:	4b12      	ldr	r3, [pc, #72]	; (800569c <STM32446RtcRegWrite+0x64>)
 8005654:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005658:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800565a:	4b10      	ldr	r3, [pc, #64]	; (800569c <STM32446RtcRegWrite+0x64>)
 800565c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005660:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8005664:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8005666:	4b0d      	ldr	r3, [pc, #52]	; (800569c <STM32446RtcRegWrite+0x64>)
 8005668:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800566c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800566e:	4b0b      	ldr	r3, [pc, #44]	; (800569c <STM32446RtcRegWrite+0x64>)
 8005670:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005674:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8005678:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Write
	
	*reg = data;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	683a      	ldr	r2, [r7, #0]
 800567e:	601a      	str	r2, [r3, #0]
	
	//4 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8005680:	4b06      	ldr	r3, [pc, #24]	; (800569c <STM32446RtcRegWrite+0x64>)
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	4b05      	ldr	r3, [pc, #20]	; (800569c <STM32446RtcRegWrite+0x64>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800568e:	601a      	str	r2, [r3, #0]
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr
 800569c:	20000724 	.word	0x20000724

080056a0 <STM32446Rtcdr2vec>:

void STM32446Rtcdr2vec(char* vect)
{
 80056a0:	b590      	push	{r4, r7, lr}
 80056a2:	b085      	sub	sp, #20
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
	uint32_t dr = ret.rtc.reg->DR;
 80056a8:	4b46      	ldr	r3, [pc, #280]	; (80057c4 <STM32446Rtcdr2vec+0x124>)
 80056aa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	60fb      	str	r3, [r7, #12]
	// YT
	vect[0] = (uint8_t) (dr >> 20) & 0x0F;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	0d1b      	lsrs	r3, r3, #20
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	f003 030f 	and.w	r3, r3, #15
 80056bc:	b2da      	uxtb	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	701a      	strb	r2, [r3, #0]
	vect[0] = STM32446bcd2dec(vect[0]);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	781b      	ldrb	r3, [r3, #0]
 80056c6:	4618      	mov	r0, r3
 80056c8:	f000 fc08 	bl	8005edc <STM32446bcd2dec>
 80056cc:	4603      	mov	r3, r0
 80056ce:	461a      	mov	r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	701a      	strb	r2, [r3, #0]
	// YU
	vect[1] = (uint8_t) (dr >> 16) & 0x0F;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	0c1b      	lsrs	r3, r3, #16
 80056d8:	b2da      	uxtb	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	3301      	adds	r3, #1
 80056de:	f002 020f 	and.w	r2, r2, #15
 80056e2:	b2d2      	uxtb	r2, r2
 80056e4:	701a      	strb	r2, [r3, #0]
	vect[1] = STM32446bcd2dec(vect[1]);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	3301      	adds	r3, #1
 80056ea:	781a      	ldrb	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	1c5c      	adds	r4, r3, #1
 80056f0:	4610      	mov	r0, r2
 80056f2:	f000 fbf3 	bl	8005edc <STM32446bcd2dec>
 80056f6:	4603      	mov	r3, r0
 80056f8:	7023      	strb	r3, [r4, #0]
	// WDU
	vect[2] = (uint8_t) (dr >> 13) & 0x07;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	0b5b      	lsrs	r3, r3, #13
 80056fe:	b2da      	uxtb	r2, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	3302      	adds	r3, #2
 8005704:	f002 0207 	and.w	r2, r2, #7
 8005708:	b2d2      	uxtb	r2, r2
 800570a:	701a      	strb	r2, [r3, #0]
	vect[2] = STM32446bcd2dec(vect[2]);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	3302      	adds	r3, #2
 8005710:	781a      	ldrb	r2, [r3, #0]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	1c9c      	adds	r4, r3, #2
 8005716:	4610      	mov	r0, r2
 8005718:	f000 fbe0 	bl	8005edc <STM32446bcd2dec>
 800571c:	4603      	mov	r3, r0
 800571e:	7023      	strb	r3, [r4, #0]
	// MT
	vect[3] = (uint8_t) (dr >> 12) & 0x01;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	0b1b      	lsrs	r3, r3, #12
 8005724:	b2da      	uxtb	r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	3303      	adds	r3, #3
 800572a:	f002 0201 	and.w	r2, r2, #1
 800572e:	b2d2      	uxtb	r2, r2
 8005730:	701a      	strb	r2, [r3, #0]
	vect[3] = STM32446bcd2dec(vect[3]);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	3303      	adds	r3, #3
 8005736:	781a      	ldrb	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	1cdc      	adds	r4, r3, #3
 800573c:	4610      	mov	r0, r2
 800573e:	f000 fbcd 	bl	8005edc <STM32446bcd2dec>
 8005742:	4603      	mov	r3, r0
 8005744:	7023      	strb	r3, [r4, #0]
	// MU
	vect[4] = (uint8_t) (dr >> 8) & 0x0F;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	0a1b      	lsrs	r3, r3, #8
 800574a:	b2da      	uxtb	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	3304      	adds	r3, #4
 8005750:	f002 020f 	and.w	r2, r2, #15
 8005754:	b2d2      	uxtb	r2, r2
 8005756:	701a      	strb	r2, [r3, #0]
	vect[4] = STM32446bcd2dec(vect[4]);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	3304      	adds	r3, #4
 800575c:	781a      	ldrb	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	1d1c      	adds	r4, r3, #4
 8005762:	4610      	mov	r0, r2
 8005764:	f000 fbba 	bl	8005edc <STM32446bcd2dec>
 8005768:	4603      	mov	r3, r0
 800576a:	7023      	strb	r3, [r4, #0]
	// DT
	vect[5] = (uint8_t) (dr >> 4) & 0x03;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	091b      	lsrs	r3, r3, #4
 8005770:	b2da      	uxtb	r2, r3
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	3305      	adds	r3, #5
 8005776:	f002 0203 	and.w	r2, r2, #3
 800577a:	b2d2      	uxtb	r2, r2
 800577c:	701a      	strb	r2, [r3, #0]
	vect[5] = STM32446bcd2dec(vect[5]);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	3305      	adds	r3, #5
 8005782:	781a      	ldrb	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	1d5c      	adds	r4, r3, #5
 8005788:	4610      	mov	r0, r2
 800578a:	f000 fba7 	bl	8005edc <STM32446bcd2dec>
 800578e:	4603      	mov	r3, r0
 8005790:	7023      	strb	r3, [r4, #0]
	// DU
	vect[6] = (uint8_t) dr & 0x0F;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	b2da      	uxtb	r2, r3
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	3306      	adds	r3, #6
 800579a:	f002 020f 	and.w	r2, r2, #15
 800579e:	b2d2      	uxtb	r2, r2
 80057a0:	701a      	strb	r2, [r3, #0]
	vect[6] = STM32446bcd2dec(vect[6]);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	3306      	adds	r3, #6
 80057a6:	781a      	ldrb	r2, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	1d9c      	adds	r4, r3, #6
 80057ac:	4610      	mov	r0, r2
 80057ae:	f000 fb95 	bl	8005edc <STM32446bcd2dec>
 80057b2:	4603      	mov	r3, r0
 80057b4:	7023      	strb	r3, [r4, #0]
	// Store Value
	STM32446DateDr = dr;
 80057b6:	4a04      	ldr	r2, [pc, #16]	; (80057c8 <STM32446Rtcdr2vec+0x128>)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6013      	str	r3, [r2, #0]
}
 80057bc:	bf00      	nop
 80057be:	3714      	adds	r7, #20
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd90      	pop	{r4, r7, pc}
 80057c4:	20000724 	.word	0x20000724
 80057c8:	200008d0 	.word	0x200008d0

080057cc <STM32446Rtctr2vec>:

void STM32446Rtctr2vec(char* vect)
{
 80057cc:	b590      	push	{r4, r7, lr}
 80057ce:	b085      	sub	sp, #20
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
	uint32_t tr = ret.rtc.reg->TR;
 80057d4:	4b46      	ldr	r3, [pc, #280]	; (80058f0 <STM32446Rtctr2vec+0x124>)
 80057d6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	60fb      	str	r3, [r7, #12]
	if(ret.rtc.reg->ISR & (1 << 5)){ // RSF: Registers synchronization flag
 80057de:	4b44      	ldr	r3, [pc, #272]	; (80058f0 <STM32446Rtctr2vec+0x124>)
 80057e0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	f003 0320 	and.w	r3, r3, #32
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d07b      	beq.n	80058e6 <STM32446Rtctr2vec+0x11a>
		// ht
		vect[0] = (uint8_t) (tr >> 20) & 0x03;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	0d1b      	lsrs	r3, r3, #20
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	f003 0303 	and.w	r3, r3, #3
 80057f8:	b2da      	uxtb	r2, r3
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	701a      	strb	r2, [r3, #0]
		vect[0] = STM32446bcd2dec(vect[0]);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	4618      	mov	r0, r3
 8005804:	f000 fb6a 	bl	8005edc <STM32446bcd2dec>
 8005808:	4603      	mov	r3, r0
 800580a:	461a      	mov	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	701a      	strb	r2, [r3, #0]
		// hu
		vect[1] = (uint8_t) (tr >> 16) & 0x0F;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	0c1b      	lsrs	r3, r3, #16
 8005814:	b2da      	uxtb	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	3301      	adds	r3, #1
 800581a:	f002 020f 	and.w	r2, r2, #15
 800581e:	b2d2      	uxtb	r2, r2
 8005820:	701a      	strb	r2, [r3, #0]
		vect[1] = STM32446bcd2dec(vect[1]);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	3301      	adds	r3, #1
 8005826:	781a      	ldrb	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	1c5c      	adds	r4, r3, #1
 800582c:	4610      	mov	r0, r2
 800582e:	f000 fb55 	bl	8005edc <STM32446bcd2dec>
 8005832:	4603      	mov	r3, r0
 8005834:	7023      	strb	r3, [r4, #0]
		// mnt
		vect[2] = (uint8_t) (tr >> 12) & 0x07;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	0b1b      	lsrs	r3, r3, #12
 800583a:	b2da      	uxtb	r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	3302      	adds	r3, #2
 8005840:	f002 0207 	and.w	r2, r2, #7
 8005844:	b2d2      	uxtb	r2, r2
 8005846:	701a      	strb	r2, [r3, #0]
		vect[2] = STM32446bcd2dec(vect[2]);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	3302      	adds	r3, #2
 800584c:	781a      	ldrb	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	1c9c      	adds	r4, r3, #2
 8005852:	4610      	mov	r0, r2
 8005854:	f000 fb42 	bl	8005edc <STM32446bcd2dec>
 8005858:	4603      	mov	r3, r0
 800585a:	7023      	strb	r3, [r4, #0]
		// mnu
		vect[3] = (uint8_t) (tr >> 8) & 0x0F;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	0a1b      	lsrs	r3, r3, #8
 8005860:	b2da      	uxtb	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	3303      	adds	r3, #3
 8005866:	f002 020f 	and.w	r2, r2, #15
 800586a:	b2d2      	uxtb	r2, r2
 800586c:	701a      	strb	r2, [r3, #0]
		vect[3] = STM32446bcd2dec(vect[3]);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	3303      	adds	r3, #3
 8005872:	781a      	ldrb	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	1cdc      	adds	r4, r3, #3
 8005878:	4610      	mov	r0, r2
 800587a:	f000 fb2f 	bl	8005edc <STM32446bcd2dec>
 800587e:	4603      	mov	r3, r0
 8005880:	7023      	strb	r3, [r4, #0]
		// st
		vect[4] = (uint8_t) (tr >> 4) & 0x07;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	091b      	lsrs	r3, r3, #4
 8005886:	b2da      	uxtb	r2, r3
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	3304      	adds	r3, #4
 800588c:	f002 0207 	and.w	r2, r2, #7
 8005890:	b2d2      	uxtb	r2, r2
 8005892:	701a      	strb	r2, [r3, #0]
		vect[4] = STM32446bcd2dec(vect[4]);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	3304      	adds	r3, #4
 8005898:	781a      	ldrb	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	1d1c      	adds	r4, r3, #4
 800589e:	4610      	mov	r0, r2
 80058a0:	f000 fb1c 	bl	8005edc <STM32446bcd2dec>
 80058a4:	4603      	mov	r3, r0
 80058a6:	7023      	strb	r3, [r4, #0]
		// su
		vect[5] = (uint8_t) tr & 0x0F;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	b2da      	uxtb	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	3305      	adds	r3, #5
 80058b0:	f002 020f 	and.w	r2, r2, #15
 80058b4:	b2d2      	uxtb	r2, r2
 80058b6:	701a      	strb	r2, [r3, #0]
		vect[5] = STM32446bcd2dec(vect[5]);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	3305      	adds	r3, #5
 80058bc:	781a      	ldrb	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	1d5c      	adds	r4, r3, #5
 80058c2:	4610      	mov	r0, r2
 80058c4:	f000 fb0a 	bl	8005edc <STM32446bcd2dec>
 80058c8:	4603      	mov	r3, r0
 80058ca:	7023      	strb	r3, [r4, #0]
		// Store value
		STM32446TimeTr = tr;
 80058cc:	4a09      	ldr	r2, [pc, #36]	; (80058f4 <STM32446Rtctr2vec+0x128>)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6013      	str	r3, [r2, #0]
		// Clear Registers synchronization flag
		ret.rtc.reg->ISR &= (uint32_t) ~(1 << 5);
 80058d2:	4b07      	ldr	r3, [pc, #28]	; (80058f0 <STM32446Rtctr2vec+0x124>)
 80058d4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80058d8:	68da      	ldr	r2, [r3, #12]
 80058da:	4b05      	ldr	r3, [pc, #20]	; (80058f0 <STM32446Rtctr2vec+0x124>)
 80058dc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80058e0:	f022 0220 	bic.w	r2, r2, #32
 80058e4:	60da      	str	r2, [r3, #12]
	}
}
 80058e6:	bf00      	nop
 80058e8:	3714      	adds	r7, #20
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd90      	pop	{r4, r7, pc}
 80058ee:	bf00      	nop
 80058f0:	20000724 	.word	0x20000724
 80058f4:	200008cc 	.word	0x200008cc

080058f8 <STM32446Adc1Inic>:

//ADC1
void STM32446Adc1Inic(void)
{
 80058f8:	b480      	push	{r7}
 80058fa:	af00      	add	r7, sp, #0
	/***ADC Clock***/
	//ret.rcc.reg->APB1ENR |= (1 << 29); // DACEN: DAC interface clock enable
	ret.rcc.reg->APB2ENR |= (1 << 8); // ADC1EN: ADC1 clock enable
 80058fc:	4b1f      	ldr	r3, [pc, #124]	; (800597c <STM32446Adc1Inic+0x84>)
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005902:	4b1e      	ldr	r3, [pc, #120]	; (800597c <STM32446Adc1Inic+0x84>)
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800590a:	645a      	str	r2, [r3, #68]	; 0x44
	/***ADC CONFIG***/
	ret.adc1.reg->CR2 |= (1 << 10); // EOCS: End of conversion selection
 800590c:	4b1b      	ldr	r3, [pc, #108]	; (800597c <STM32446Adc1Inic+0x84>)
 800590e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005912:	689a      	ldr	r2, [r3, #8]
 8005914:	4b19      	ldr	r3, [pc, #100]	; (800597c <STM32446Adc1Inic+0x84>)
 8005916:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800591a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800591e:	609a      	str	r2, [r3, #8]
	ret.adc123.reg->CCR |= (3 << 16); // ADCPRE: ADC prescaler, 11: PCLK2 divided by 8
 8005920:	4b16      	ldr	r3, [pc, #88]	; (800597c <STM32446Adc1Inic+0x84>)
 8005922:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8005926:	685a      	ldr	r2, [r3, #4]
 8005928:	4b14      	ldr	r3, [pc, #80]	; (800597c <STM32446Adc1Inic+0x84>)
 800592a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800592e:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8005932:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SMPR1 |= (7 << 24); // SMPx[2:0]: Channel x sampling time selection
 8005934:	4b11      	ldr	r3, [pc, #68]	; (800597c <STM32446Adc1Inic+0x84>)
 8005936:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800593a:	68da      	ldr	r2, [r3, #12]
 800593c:	4b0f      	ldr	r3, [pc, #60]	; (800597c <STM32446Adc1Inic+0x84>)
 800593e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005942:	f042 62e0 	orr.w	r2, r2, #117440512	; 0x7000000
 8005946:	60da      	str	r2, [r3, #12]
	ret.adc1.reg->CR1 |= (1 << 11); // DISCEN: Discontinuous mode on regular channels
 8005948:	4b0c      	ldr	r3, [pc, #48]	; (800597c <STM32446Adc1Inic+0x84>)
 800594a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	4b0a      	ldr	r3, [pc, #40]	; (800597c <STM32446Adc1Inic+0x84>)
 8005952:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005956:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800595a:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SQR3 |= 18; // SQ1[4:0]: 1st conversion in regular sequence
 800595c:	4b07      	ldr	r3, [pc, #28]	; (800597c <STM32446Adc1Inic+0x84>)
 800595e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005962:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005964:	4b05      	ldr	r3, [pc, #20]	; (800597c <STM32446Adc1Inic+0x84>)
 8005966:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800596a:	f042 0212 	orr.w	r2, r2, #18
 800596e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005970:	bf00      	nop
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop
 800597c:	20000724 	.word	0x20000724

08005980 <STM32446Adc1VBAT>:

void STM32446Adc1VBAT(void) // vbat overrides temperature
{
 8005980:	b480      	push	{r7}
 8005982:	af00      	add	r7, sp, #0
	ret.adc123.reg->CCR |= (1 << 22); // VBATE: VBAT enable
 8005984:	4b07      	ldr	r3, [pc, #28]	; (80059a4 <STM32446Adc1VBAT+0x24>)
 8005986:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	4b05      	ldr	r3, [pc, #20]	; (80059a4 <STM32446Adc1VBAT+0x24>)
 800598e:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8005992:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005996:	605a      	str	r2, [r3, #4]
}
 8005998:	bf00      	nop
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	20000724 	.word	0x20000724

080059a8 <STM32446Adc1TEMP>:

void STM32446Adc1TEMP(void)
{
 80059a8:	b480      	push	{r7}
 80059aa:	af00      	add	r7, sp, #0
	//Temperature (in C) = {(VSENSE V25) / Avg_Slope} + 25
	ret.adc123.reg->CCR |= (1 << 23); // TSVREFE: Temperature sensor and VREFINT enable
 80059ac:	4b07      	ldr	r3, [pc, #28]	; (80059cc <STM32446Adc1TEMP+0x24>)
 80059ae:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80059b2:	685a      	ldr	r2, [r3, #4]
 80059b4:	4b05      	ldr	r3, [pc, #20]	; (80059cc <STM32446Adc1TEMP+0x24>)
 80059b6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80059ba:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80059be:	605a      	str	r2, [r3, #4]
}
 80059c0:	bf00      	nop
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr
 80059ca:	bf00      	nop
 80059cc:	20000724 	.word	0x20000724

080059d0 <STM32446Adc1Start>:

void STM32446Adc1Start()
{
 80059d0:	b480      	push	{r7}
 80059d2:	af00      	add	r7, sp, #0
	// turn on select source and start reading
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 80059d4:	4b0c      	ldr	r3, [pc, #48]	; (8005a08 <STM32446Adc1Start+0x38>)
 80059d6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80059da:	689a      	ldr	r2, [r3, #8]
 80059dc:	4b0a      	ldr	r3, [pc, #40]	; (8005a08 <STM32446Adc1Start+0x38>)
 80059de:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80059e2:	f042 0201 	orr.w	r2, r2, #1
 80059e6:	609a      	str	r2, [r3, #8]
	//
	ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels
 80059e8:	4b07      	ldr	r3, [pc, #28]	; (8005a08 <STM32446Adc1Start+0x38>)
 80059ea:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80059ee:	689a      	ldr	r2, [r3, #8]
 80059f0:	4b05      	ldr	r3, [pc, #20]	; (8005a08 <STM32446Adc1Start+0x38>)
 80059f2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80059f6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80059fa:	609a      	str	r2, [r3, #8]
}
 80059fc:	bf00      	nop
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	20000724 	.word	0x20000724

08005a0c <STM32446Adc1Read>:


double STM32446Adc1Read(void)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 1)){ // EOC1: End of conversion of ADC1
 8005a10:	4b13      	ldr	r3, [pc, #76]	; (8005a60 <STM32446Adc1Read+0x54>)
 8005a12:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d015      	beq.n	8005a4c <STM32446Adc1Read+0x40>
		STM32446temperature = ret.adc1.reg->DR;
 8005a20:	4b0f      	ldr	r3, [pc, #60]	; (8005a60 <STM32446Adc1Read+0x54>)
 8005a22:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005a26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f7fa fd8b 	bl	8000544 <__aeabi_ui2d>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	460b      	mov	r3, r1
 8005a32:	490c      	ldr	r1, [pc, #48]	; (8005a64 <STM32446Adc1Read+0x58>)
 8005a34:	e9c1 2300 	strd	r2, r3, [r1]
		ret.adc1.reg->SR &= (unsigned int) ~(1 << 4); // STRT: Regular channel start flag
 8005a38:	4b09      	ldr	r3, [pc, #36]	; (8005a60 <STM32446Adc1Read+0x54>)
 8005a3a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	4b07      	ldr	r3, [pc, #28]	; (8005a60 <STM32446Adc1Read+0x54>)
 8005a42:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005a46:	f022 0210 	bic.w	r2, r2, #16
 8005a4a:	601a      	str	r2, [r3, #0]
	}
	return STM32446temperature;
 8005a4c:	4b05      	ldr	r3, [pc, #20]	; (8005a64 <STM32446Adc1Read+0x58>)
 8005a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a52:	ec43 2b17 	vmov	d7, r2, r3
}
 8005a56:	eeb0 0a47 	vmov.f32	s0, s14
 8005a5a:	eef0 0a67 	vmov.f32	s1, s15
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	20000724 	.word	0x20000724
 8005a64:	200008f8 	.word	0x200008f8

08005a68 <STM32446Adc1Restart>:

void STM32446Adc1Restart(void)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 4)) // STRT1: Regular channel Start flag of ADC1
 8005a6c:	4b0b      	ldr	r3, [pc, #44]	; (8005a9c <STM32446Adc1Restart+0x34>)
 8005a6e:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f003 0310 	and.w	r3, r3, #16
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d109      	bne.n	8005a90 <STM32446Adc1Restart+0x28>
		;
	else
		ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels;
 8005a7c:	4b07      	ldr	r3, [pc, #28]	; (8005a9c <STM32446Adc1Restart+0x34>)
 8005a7e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005a82:	689a      	ldr	r2, [r3, #8]
 8005a84:	4b05      	ldr	r3, [pc, #20]	; (8005a9c <STM32446Adc1Restart+0x34>)
 8005a86:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005a8a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005a8e:	609a      	str	r2, [r3, #8]
}
 8005a90:	bf00      	nop
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop
 8005a9c:	20000724 	.word	0x20000724

08005aa0 <STM32446Adc1Stop>:

void STM32446Adc1Stop(void)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	af00      	add	r7, sp, #0
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8005aa4:	4b07      	ldr	r3, [pc, #28]	; (8005ac4 <STM32446Adc1Stop+0x24>)
 8005aa6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	4b05      	ldr	r3, [pc, #20]	; (8005ac4 <STM32446Adc1Stop+0x24>)
 8005aae:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005ab2:	f042 0201 	orr.w	r2, r2, #1
 8005ab6:	609a      	str	r2, [r3, #8]
}
 8005ab8:	bf00      	nop
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	20000724 	.word	0x20000724

08005ac8 <STM32446usart1transmitsetup>:

//USART1
void STM32446usart1transmitsetup(void) //RM0390 pg801
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	af00      	add	r7, sp, #0
   that the transmission of the last frame is complete. This is required for instance when
   the USART is disabled or enters the Halt mode to avoid corrupting the last
   transmission.
*******************************************************************************/
	// RCC
	ret.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 8005acc:	4b24      	ldr	r3, [pc, #144]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ad2:	4b23      	ldr	r3, [pc, #140]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	f042 0210 	orr.w	r2, r2, #16
 8005ada:	645a      	str	r2, [r3, #68]	; 0x44
		PA9 - TX		PA10 - RX
		PA11 - CTS		PA12 - RTS

		AF7 and AF8, activation. therfore
	 *****************************************************************/
	ret.gpioa.moder(2,9);
 8005adc:	4b20      	ldr	r3, [pc, #128]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae0:	2109      	movs	r1, #9
 8005ae2:	2002      	movs	r0, #2
 8005ae4:	4798      	blx	r3
	ret.gpioa.afr(7,9);
 8005ae6:	4b1e      	ldr	r3, [pc, #120]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aea:	2109      	movs	r1, #9
 8005aec:	2007      	movs	r0, #7
 8005aee:	4798      	blx	r3
	ret.gpioa.afr(7,10);
 8005af0:	4b1b      	ldr	r3, [pc, #108]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005af4:	210a      	movs	r1, #10
 8005af6:	2007      	movs	r0, #7
 8005af8:	4798      	blx	r3
	ret.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 8005afa:	4b19      	ldr	r3, [pc, #100]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005afc:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b00:	68da      	ldr	r2, [r3, #12]
 8005b02:	4b17      	ldr	r3, [pc, #92]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005b04:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b0c:	60da      	str	r2, [r3, #12]
	ret.usart1.parameters( 8, 16, 1, 9600 ); // Default
 8005b0e:	4b14      	ldr	r3, [pc, #80]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005b10:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005b14:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005b18:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 8005b58 <STM32446usart1transmitsetup+0x90>
 8005b1c:	2110      	movs	r1, #16
 8005b1e:	2008      	movs	r0, #8
 8005b20:	4798      	blx	r3
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 8005b22:	4b0f      	ldr	r3, [pc, #60]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005b24:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b28:	695a      	ldr	r2, [r3, #20]
 8005b2a:	4b0d      	ldr	r3, [pc, #52]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005b2c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b34:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 8005b36:	4b0a      	ldr	r3, [pc, #40]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005b38:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b3c:	68da      	ldr	r2, [r3, #12]
 8005b3e:	4b08      	ldr	r3, [pc, #32]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005b40:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b44:	f042 0208 	orr.w	r2, r2, #8
 8005b48:	60da      	str	r2, [r3, #12]
	ret.usart1.reg->DR = 'A';
 8005b4a:	4b05      	ldr	r3, [pc, #20]	; (8005b60 <STM32446usart1transmitsetup+0x98>)
 8005b4c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b50:	2241      	movs	r2, #65	; 0x41
 8005b52:	605a      	str	r2, [r3, #4]
	//for( ; ret.usart1.reg->SR & (1 << 6); ); // TC: Transmission complete
	// added this as disable after confirmed end of transmission [9]
	//ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable


}
 8005b54:	bf00      	nop
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	00000000 	.word	0x00000000
 8005b5c:	3ff00000 	.word	0x3ff00000
 8005b60:	20000724 	.word	0x20000724
 8005b64:	00000000 	.word	0x00000000

08005b68 <STM32446usart1parameters>:

void STM32446usart1parameters( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
/******************************************************************************
Sets the usart parameters, using real values.
*******************************************************************************/
{
 8005b68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b6c:	b08e      	sub	sp, #56	; 0x38
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	4603      	mov	r3, r0
 8005b72:	ed87 0b02 	vstr	d0, [r7, #8]
 8005b76:	613a      	str	r2, [r7, #16]
 8005b78:	75fb      	strb	r3, [r7, #23]
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	75bb      	strb	r3, [r7, #22]
	uint8_t sampling;
	double value, fracpart, intpart;
	
	if(wordlength == 9)
 8005b7e:	7dfb      	ldrb	r3, [r7, #23]
 8005b80:	2b09      	cmp	r3, #9
 8005b82:	d10a      	bne.n	8005b9a <STM32446usart1parameters+0x32>
		ret.usart1.reg->CR1 |= (1 << 12); // M: Word length, 1 - 9bit.
 8005b84:	4bb4      	ldr	r3, [pc, #720]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005b86:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b8a:	68da      	ldr	r2, [r3, #12]
 8005b8c:	4bb2      	ldr	r3, [pc, #712]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005b8e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b92:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b96:	60da      	str	r2, [r3, #12]
 8005b98:	e017      	b.n	8005bca <STM32446usart1parameters+0x62>
	else if(wordlength == 8)
 8005b9a:	7dfb      	ldrb	r3, [r7, #23]
 8005b9c:	2b08      	cmp	r3, #8
 8005b9e:	d10a      	bne.n	8005bb6 <STM32446usart1parameters+0x4e>
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit.
 8005ba0:	4bad      	ldr	r3, [pc, #692]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005ba2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005ba6:	68da      	ldr	r2, [r3, #12]
 8005ba8:	4bab      	ldr	r3, [pc, #684]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005baa:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005bae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005bb2:	60da      	str	r2, [r3, #12]
 8005bb4:	e009      	b.n	8005bca <STM32446usart1parameters+0x62>
	else
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit, default.
 8005bb6:	4ba8      	ldr	r3, [pc, #672]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005bb8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005bbc:	68da      	ldr	r2, [r3, #12]
 8005bbe:	4ba6      	ldr	r3, [pc, #664]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005bc0:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005bc4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005bc8:	60da      	str	r2, [r3, #12]
	
	if(samplingmode == 8){
 8005bca:	7dbb      	ldrb	r3, [r7, #22]
 8005bcc:	2b08      	cmp	r3, #8
 8005bce:	d10d      	bne.n	8005bec <STM32446usart1parameters+0x84>
		sampling = 8;
 8005bd0:	2308      	movs	r3, #8
 8005bd2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 |= (1 << 15); // OVER8: Oversampling mode, 1 - 8.
 8005bd6:	4ba0      	ldr	r3, [pc, #640]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005bd8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005bdc:	68da      	ldr	r2, [r3, #12]
 8005bde:	4b9e      	ldr	r3, [pc, #632]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005be0:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005be4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005be8:	60da      	str	r2, [r3, #12]
 8005bea:	e01d      	b.n	8005c28 <STM32446usart1parameters+0xc0>
	}else if(samplingmode == 16){
 8005bec:	7dbb      	ldrb	r3, [r7, #22]
 8005bee:	2b10      	cmp	r3, #16
 8005bf0:	d10d      	bne.n	8005c0e <STM32446usart1parameters+0xa6>
		sampling = 16;
 8005bf2:	2310      	movs	r3, #16
 8005bf4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16.
 8005bf8:	4b97      	ldr	r3, [pc, #604]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005bfa:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005bfe:	68da      	ldr	r2, [r3, #12]
 8005c00:	4b95      	ldr	r3, [pc, #596]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005c02:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c06:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c0a:	60da      	str	r2, [r3, #12]
 8005c0c:	e00c      	b.n	8005c28 <STM32446usart1parameters+0xc0>
	}else{
		sampling = 16;
 8005c0e:	2310      	movs	r3, #16
 8005c10:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16, default.
 8005c14:	4b90      	ldr	r3, [pc, #576]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005c16:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c1a:	68da      	ldr	r2, [r3, #12]
 8005c1c:	4b8e      	ldr	r3, [pc, #568]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005c1e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c26:	60da      	str	r2, [r3, #12]
	}
	
	ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12)); // STOP: STOP bits 00 - 1stopbit, default.
 8005c28:	4b8b      	ldr	r3, [pc, #556]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005c2a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c2e:	691a      	ldr	r2, [r3, #16]
 8005c30:	4b89      	ldr	r3, [pc, #548]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005c32:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c36:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005c3a:	611a      	str	r2, [r3, #16]
	if(fabs(stopbits - 0.5) < 0.00001) // STOP: STOP bits, 01: 0.5 Stop bit
 8005c3c:	f04f 0200 	mov.w	r2, #0
 8005c40:	4b86      	ldr	r3, [pc, #536]	; (8005e5c <STM32446usart1parameters+0x2f4>)
 8005c42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c46:	f7fa fb3f 	bl	80002c8 <__aeabi_dsub>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	603a      	str	r2, [r7, #0]
 8005c50:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c54:	607b      	str	r3, [r7, #4]
 8005c56:	a37e      	add	r3, pc, #504	; (adr r3, 8005e50 <STM32446usart1parameters+0x2e8>)
 8005c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c60:	f7fa ff5c 	bl	8000b1c <__aeabi_dcmplt>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00a      	beq.n	8005c80 <STM32446usart1parameters+0x118>
		ret.usart1.reg->CR2 |= (1 << 12);
 8005c6a:	4b7b      	ldr	r3, [pc, #492]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005c6c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c70:	691a      	ldr	r2, [r3, #16]
 8005c72:	4b79      	ldr	r3, [pc, #484]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005c74:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c7c:	611a      	str	r2, [r3, #16]
 8005c7e:	e062      	b.n	8005d46 <STM32446usart1parameters+0x1de>
	else if(fabs(stopbits - 1) < 0.00001) // STOP: STOP bits, 00: 1 Stop bit.
 8005c80:	f04f 0200 	mov.w	r2, #0
 8005c84:	4b76      	ldr	r3, [pc, #472]	; (8005e60 <STM32446usart1parameters+0x2f8>)
 8005c86:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c8a:	f7fa fb1d 	bl	80002c8 <__aeabi_dsub>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	460b      	mov	r3, r1
 8005c92:	4692      	mov	sl, r2
 8005c94:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8005c98:	a36d      	add	r3, pc, #436	; (adr r3, 8005e50 <STM32446usart1parameters+0x2e8>)
 8005c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c9e:	4650      	mov	r0, sl
 8005ca0:	4659      	mov	r1, fp
 8005ca2:	f7fa ff3b 	bl	8000b1c <__aeabi_dcmplt>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d00a      	beq.n	8005cc2 <STM32446usart1parameters+0x15a>
		ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12));
 8005cac:	4b6a      	ldr	r3, [pc, #424]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005cae:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005cb2:	691a      	ldr	r2, [r3, #16]
 8005cb4:	4b68      	ldr	r3, [pc, #416]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005cb6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005cba:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005cbe:	611a      	str	r2, [r3, #16]
 8005cc0:	e041      	b.n	8005d46 <STM32446usart1parameters+0x1de>
	else if(fabs(stopbits - 1.5) < 0.00001) // STOP: STOP bits, 11: 1.5 Stop bit
 8005cc2:	f04f 0200 	mov.w	r2, #0
 8005cc6:	4b67      	ldr	r3, [pc, #412]	; (8005e64 <STM32446usart1parameters+0x2fc>)
 8005cc8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005ccc:	f7fa fafc 	bl	80002c8 <__aeabi_dsub>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	4690      	mov	r8, r2
 8005cd6:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8005cda:	a35d      	add	r3, pc, #372	; (adr r3, 8005e50 <STM32446usart1parameters+0x2e8>)
 8005cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce0:	4640      	mov	r0, r8
 8005ce2:	4649      	mov	r1, r9
 8005ce4:	f7fa ff1a 	bl	8000b1c <__aeabi_dcmplt>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d00a      	beq.n	8005d04 <STM32446usart1parameters+0x19c>
		ret.usart1.reg->CR2 |= ((1 << 13) | (1 << 12));
 8005cee:	4b5a      	ldr	r3, [pc, #360]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005cf0:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005cf4:	691a      	ldr	r2, [r3, #16]
 8005cf6:	4b58      	ldr	r3, [pc, #352]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005cf8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005cfc:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005d00:	611a      	str	r2, [r3, #16]
 8005d02:	e020      	b.n	8005d46 <STM32446usart1parameters+0x1de>
	else if(fabs(stopbits - 2) < 0.00001) // STOP: STOP bits, 10: 2 Stop bits
 8005d04:	f04f 0200 	mov.w	r2, #0
 8005d08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005d0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005d10:	f7fa fada 	bl	80002c8 <__aeabi_dsub>
 8005d14:	4602      	mov	r2, r0
 8005d16:	460b      	mov	r3, r1
 8005d18:	4614      	mov	r4, r2
 8005d1a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005d1e:	a34c      	add	r3, pc, #304	; (adr r3, 8005e50 <STM32446usart1parameters+0x2e8>)
 8005d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d24:	4620      	mov	r0, r4
 8005d26:	4629      	mov	r1, r5
 8005d28:	f7fa fef8 	bl	8000b1c <__aeabi_dcmplt>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d009      	beq.n	8005d46 <STM32446usart1parameters+0x1de>
		ret.usart1.reg->CR2 |= (1 << 13);
 8005d32:	4b49      	ldr	r3, [pc, #292]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005d34:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005d38:	691a      	ldr	r2, [r3, #16]
 8005d3a:	4b47      	ldr	r3, [pc, #284]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005d3c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005d40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d44:	611a      	str	r2, [r3, #16]
	
	value = (double) SystemCoreClock / ( sampling * baudrate );
 8005d46:	4b48      	ldr	r3, [pc, #288]	; (8005e68 <STM32446usart1parameters+0x300>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7fa fbfa 	bl	8000544 <__aeabi_ui2d>
 8005d50:	4604      	mov	r4, r0
 8005d52:	460d      	mov	r5, r1
 8005d54:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	fb02 f303 	mul.w	r3, r2, r3
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7fa fbf0 	bl	8000544 <__aeabi_ui2d>
 8005d64:	4602      	mov	r2, r0
 8005d66:	460b      	mov	r3, r1
 8005d68:	4620      	mov	r0, r4
 8005d6a:	4629      	mov	r1, r5
 8005d6c:	f7fa fd8e 	bl	800088c <__aeabi_ddiv>
 8005d70:	4602      	mov	r2, r0
 8005d72:	460b      	mov	r3, r1
 8005d74:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	fracpart = modf(value, &intpart);
 8005d78:	f107 0318 	add.w	r3, r7, #24
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8005d82:	f001 fa2f 	bl	80071e4 <modf>
 8005d86:	ed87 0b08 	vstr	d0, [r7, #32]
	
	ret.usart1.reg->BRR = 0; // clean slate, reset.
 8005d8a:	4b33      	ldr	r3, [pc, #204]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005d8c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005d90:	2200      	movs	r2, #0
 8005d92:	609a      	str	r2, [r3, #8]
	if(samplingmode == 16){
 8005d94:	7dbb      	ldrb	r3, [r7, #22]
 8005d96:	2b10      	cmp	r3, #16
 8005d98:	d12b      	bne.n	8005df2 <STM32446usart1parameters+0x28a>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8005d9a:	f04f 0200 	mov.w	r2, #0
 8005d9e:	4b33      	ldr	r3, [pc, #204]	; (8005e6c <STM32446usart1parameters+0x304>)
 8005da0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005da4:	f7fa fc48 	bl	8000638 <__aeabi_dmul>
 8005da8:	4602      	mov	r2, r0
 8005daa:	460b      	mov	r3, r1
 8005dac:	ec43 2b17 	vmov	d7, r2, r3
 8005db0:	eeb0 0a47 	vmov.f32	s0, s14
 8005db4:	eef0 0a67 	vmov.f32	s1, s15
 8005db8:	f005 f8b6 	bl	800af28 <round>
 8005dbc:	ec51 0b10 	vmov	r0, r1, d0
 8005dc0:	4b25      	ldr	r3, [pc, #148]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005dc2:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 8005dc6:	f7fa ff0f 	bl	8000be8 <__aeabi_d2uiz>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8005dce:	4b22      	ldr	r3, [pc, #136]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005dd0:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005dd4:	689c      	ldr	r4, [r3, #8]
 8005dd6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005dda:	4610      	mov	r0, r2
 8005ddc:	4619      	mov	r1, r3
 8005dde:	f7fa ff03 	bl	8000be8 <__aeabi_d2uiz>
 8005de2:	4603      	mov	r3, r0
 8005de4:	011a      	lsls	r2, r3, #4
 8005de6:	4b1c      	ldr	r3, [pc, #112]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005de8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005dec:	4322      	orrs	r2, r4
 8005dee:	609a      	str	r2, [r3, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
	}else{
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
	}
}
 8005df0:	e06b      	b.n	8005eca <STM32446usart1parameters+0x362>
	}else if(samplingmode == 8){
 8005df2:	7dbb      	ldrb	r3, [r7, #22]
 8005df4:	2b08      	cmp	r3, #8
 8005df6:	d13d      	bne.n	8005e74 <STM32446usart1parameters+0x30c>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 8)); // DIV_Fraction
 8005df8:	f04f 0200 	mov.w	r2, #0
 8005dfc:	4b1c      	ldr	r3, [pc, #112]	; (8005e70 <STM32446usart1parameters+0x308>)
 8005dfe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005e02:	f7fa fc19 	bl	8000638 <__aeabi_dmul>
 8005e06:	4602      	mov	r2, r0
 8005e08:	460b      	mov	r3, r1
 8005e0a:	ec43 2b17 	vmov	d7, r2, r3
 8005e0e:	eeb0 0a47 	vmov.f32	s0, s14
 8005e12:	eef0 0a67 	vmov.f32	s1, s15
 8005e16:	f005 f887 	bl	800af28 <round>
 8005e1a:	ec51 0b10 	vmov	r0, r1, d0
 8005e1e:	4b0e      	ldr	r3, [pc, #56]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005e20:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 8005e24:	f7fa fee0 	bl	8000be8 <__aeabi_d2uiz>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8005e2c:	4b0a      	ldr	r3, [pc, #40]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005e2e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005e32:	689c      	ldr	r4, [r3, #8]
 8005e34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e38:	4610      	mov	r0, r2
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	f7fa fed4 	bl	8000be8 <__aeabi_d2uiz>
 8005e40:	4603      	mov	r3, r0
 8005e42:	011a      	lsls	r2, r3, #4
 8005e44:	4b04      	ldr	r3, [pc, #16]	; (8005e58 <STM32446usart1parameters+0x2f0>)
 8005e46:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005e4a:	4322      	orrs	r2, r4
 8005e4c:	609a      	str	r2, [r3, #8]
}
 8005e4e:	e03c      	b.n	8005eca <STM32446usart1parameters+0x362>
 8005e50:	88e368f1 	.word	0x88e368f1
 8005e54:	3ee4f8b5 	.word	0x3ee4f8b5
 8005e58:	20000724 	.word	0x20000724
 8005e5c:	3fe00000 	.word	0x3fe00000
 8005e60:	3ff00000 	.word	0x3ff00000
 8005e64:	3ff80000 	.word	0x3ff80000
 8005e68:	20000004 	.word	0x20000004
 8005e6c:	40300000 	.word	0x40300000
 8005e70:	40200000 	.word	0x40200000
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8005e74:	f04f 0200 	mov.w	r2, #0
 8005e78:	4b16      	ldr	r3, [pc, #88]	; (8005ed4 <STM32446usart1parameters+0x36c>)
 8005e7a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005e7e:	f7fa fbdb 	bl	8000638 <__aeabi_dmul>
 8005e82:	4602      	mov	r2, r0
 8005e84:	460b      	mov	r3, r1
 8005e86:	ec43 2b17 	vmov	d7, r2, r3
 8005e8a:	eeb0 0a47 	vmov.f32	s0, s14
 8005e8e:	eef0 0a67 	vmov.f32	s1, s15
 8005e92:	f005 f849 	bl	800af28 <round>
 8005e96:	ec51 0b10 	vmov	r0, r1, d0
 8005e9a:	4b0f      	ldr	r3, [pc, #60]	; (8005ed8 <STM32446usart1parameters+0x370>)
 8005e9c:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 8005ea0:	f7fa fea2 	bl	8000be8 <__aeabi_d2uiz>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
 8005ea8:	4b0b      	ldr	r3, [pc, #44]	; (8005ed8 <STM32446usart1parameters+0x370>)
 8005eaa:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005eae:	689c      	ldr	r4, [r3, #8]
 8005eb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005eb4:	4610      	mov	r0, r2
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	f7fa fe96 	bl	8000be8 <__aeabi_d2uiz>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	011a      	lsls	r2, r3, #4
 8005ec0:	4b05      	ldr	r3, [pc, #20]	; (8005ed8 <STM32446usart1parameters+0x370>)
 8005ec2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005ec6:	4322      	orrs	r2, r4
 8005ec8:	609a      	str	r2, [r3, #8]
}
 8005eca:	bf00      	nop
 8005ecc:	3738      	adds	r7, #56	; 0x38
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ed4:	40300000 	.word	0x40300000
 8005ed8:	20000724 	.word	0x20000724

08005edc <STM32446bcd2dec>:
//MISCELLANEOUS


// Convert Binary Coded Decimal (BCD) to Decimal
char STM32446bcd2dec(char num)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8005ee6:	79fb      	ldrb	r3, [r7, #7]
 8005ee8:	091b      	lsrs	r3, r3, #4
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	461a      	mov	r2, r3
 8005eee:	0092      	lsls	r2, r2, #2
 8005ef0:	4413      	add	r3, r2
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	b2da      	uxtb	r2, r3
 8005ef6:	79fb      	ldrb	r3, [r7, #7]
 8005ef8:	f003 030f 	and.w	r3, r3, #15
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	4413      	add	r3, r2
 8005f00:	b2db      	uxtb	r3, r3
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	370c      	adds	r7, #12
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr
	...

08005f10 <STM32446dec2bcd>:

// Convert Decimal to Binary Coded Decimal (BCD)
char STM32446dec2bcd(char num)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	4603      	mov	r3, r0
 8005f18:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8005f1a:	79fb      	ldrb	r3, [r7, #7]
 8005f1c:	4a0c      	ldr	r2, [pc, #48]	; (8005f50 <STM32446dec2bcd+0x40>)
 8005f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f22:	08db      	lsrs	r3, r3, #3
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	011b      	lsls	r3, r3, #4
 8005f28:	b2d8      	uxtb	r0, r3
 8005f2a:	79fa      	ldrb	r2, [r7, #7]
 8005f2c:	4b08      	ldr	r3, [pc, #32]	; (8005f50 <STM32446dec2bcd+0x40>)
 8005f2e:	fba3 1302 	umull	r1, r3, r3, r2
 8005f32:	08d9      	lsrs	r1, r3, #3
 8005f34:	460b      	mov	r3, r1
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	440b      	add	r3, r1
 8005f3a:	005b      	lsls	r3, r3, #1
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	4403      	add	r3, r0
 8005f42:	b2db      	uxtb	r3, r3
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr
 8005f50:	cccccccd 	.word	0xcccccccd

08005f54 <STM32446triggerA>:

// triggerA
uint32_t STM32446triggerA(uint32_t hllh_io, uint8_t pin, uint32_t counter)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	607a      	str	r2, [r7, #4]
 8005f60:	72fb      	strb	r3, [r7, #11]
	mem[3] = 0;
 8005f62:	4b26      	ldr	r3, [pc, #152]	; (8005ffc <STM32446triggerA+0xa8>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	60da      	str	r2, [r3, #12]
	
	switch(mem[0]){
 8005f68:	4b24      	ldr	r3, [pc, #144]	; (8005ffc <STM32446triggerA+0xa8>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d002      	beq.n	8005f76 <STM32446triggerA+0x22>
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d010      	beq.n	8005f96 <STM32446triggerA+0x42>
				}
				mem[0] = 0;
			}
			break;
		default:
			break;
 8005f74:	e039      	b.n	8005fea <STM32446triggerA+0x96>
			if(hllh_io & (1 << pin)){
 8005f76:	7afb      	ldrb	r3, [r7, #11]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7e:	461a      	mov	r2, r3
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	4013      	ands	r3, r2
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d02d      	beq.n	8005fe4 <STM32446triggerA+0x90>
				mem[1] = counter;
 8005f88:	4a1c      	ldr	r2, [pc, #112]	; (8005ffc <STM32446triggerA+0xa8>)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6053      	str	r3, [r2, #4]
				mem[0] = 1;
 8005f8e:	4b1b      	ldr	r3, [pc, #108]	; (8005ffc <STM32446triggerA+0xa8>)
 8005f90:	2201      	movs	r2, #1
 8005f92:	601a      	str	r2, [r3, #0]
			break;
 8005f94:	e026      	b.n	8005fe4 <STM32446triggerA+0x90>
			if(hllh_io & (1 << pin)){
 8005f96:	7afb      	ldrb	r3, [r7, #11]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d01f      	beq.n	8005fe8 <STM32446triggerA+0x94>
				mem[2] = counter;
 8005fa8:	4a14      	ldr	r2, [pc, #80]	; (8005ffc <STM32446triggerA+0xa8>)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6093      	str	r3, [r2, #8]
				if((mem[2] + 1) > mem[1]){
 8005fae:	4b13      	ldr	r3, [pc, #76]	; (8005ffc <STM32446triggerA+0xa8>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	1c5a      	adds	r2, r3, #1
 8005fb4:	4b11      	ldr	r3, [pc, #68]	; (8005ffc <STM32446triggerA+0xa8>)
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d907      	bls.n	8005fcc <STM32446triggerA+0x78>
					mem[3] = mem[2] - mem[1];
 8005fbc:	4b0f      	ldr	r3, [pc, #60]	; (8005ffc <STM32446triggerA+0xa8>)
 8005fbe:	689a      	ldr	r2, [r3, #8]
 8005fc0:	4b0e      	ldr	r3, [pc, #56]	; (8005ffc <STM32446triggerA+0xa8>)
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	4a0d      	ldr	r2, [pc, #52]	; (8005ffc <STM32446triggerA+0xa8>)
 8005fc8:	60d3      	str	r3, [r2, #12]
 8005fca:	e007      	b.n	8005fdc <STM32446triggerA+0x88>
					mem[3] = ((uint32_t) sperm - mem[1]) + mem[2];
 8005fcc:	4b0b      	ldr	r3, [pc, #44]	; (8005ffc <STM32446triggerA+0xa8>)
 8005fce:	689a      	ldr	r2, [r3, #8]
 8005fd0:	4b0a      	ldr	r3, [pc, #40]	; (8005ffc <STM32446triggerA+0xa8>)
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	3b01      	subs	r3, #1
 8005fd8:	4a08      	ldr	r2, [pc, #32]	; (8005ffc <STM32446triggerA+0xa8>)
 8005fda:	60d3      	str	r3, [r2, #12]
				mem[0] = 0;
 8005fdc:	4b07      	ldr	r3, [pc, #28]	; (8005ffc <STM32446triggerA+0xa8>)
 8005fde:	2200      	movs	r2, #0
 8005fe0:	601a      	str	r2, [r3, #0]
			break;
 8005fe2:	e001      	b.n	8005fe8 <STM32446triggerA+0x94>
			break;
 8005fe4:	bf00      	nop
 8005fe6:	e000      	b.n	8005fea <STM32446triggerA+0x96>
			break;
 8005fe8:	bf00      	nop
	}
	return mem[3];
 8005fea:	4b04      	ldr	r3, [pc, #16]	; (8005ffc <STM32446triggerA+0xa8>)
 8005fec:	68db      	ldr	r3, [r3, #12]
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3714      	adds	r7, #20
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	200008d4 	.word	0x200008d4

08006000 <STM32446triggerB>:

// triggerB
uint32_t STM32446triggerB(uint32_t hl_io, uint32_t lh_io, uint8_t pin, uint32_t counter)
{
 8006000:	b480      	push	{r7}
 8006002:	b085      	sub	sp, #20
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	603b      	str	r3, [r7, #0]
 800600c:	4613      	mov	r3, r2
 800600e:	71fb      	strb	r3, [r7, #7]
	nen[3] = 0;
 8006010:	4b25      	ldr	r3, [pc, #148]	; (80060a8 <STM32446triggerB+0xa8>)
 8006012:	2200      	movs	r2, #0
 8006014:	60da      	str	r2, [r3, #12]
	
	switch(nen[0]){
 8006016:	4b24      	ldr	r3, [pc, #144]	; (80060a8 <STM32446triggerB+0xa8>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d002      	beq.n	8006024 <STM32446triggerB+0x24>
 800601e:	2b01      	cmp	r3, #1
 8006020:	d010      	beq.n	8006044 <STM32446triggerB+0x44>
				}
				nen[0] = 0;
			}
			break;
		default:
			break;
 8006022:	e039      	b.n	8006098 <STM32446triggerB+0x98>
			if(hl_io & (1 << pin)){
 8006024:	79fb      	ldrb	r3, [r7, #7]
 8006026:	2201      	movs	r2, #1
 8006028:	fa02 f303 	lsl.w	r3, r2, r3
 800602c:	461a      	mov	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	4013      	ands	r3, r2
 8006032:	2b00      	cmp	r3, #0
 8006034:	d02d      	beq.n	8006092 <STM32446triggerB+0x92>
				nen[1] = counter;
 8006036:	4a1c      	ldr	r2, [pc, #112]	; (80060a8 <STM32446triggerB+0xa8>)
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	6053      	str	r3, [r2, #4]
				nen[0] = 1;
 800603c:	4b1a      	ldr	r3, [pc, #104]	; (80060a8 <STM32446triggerB+0xa8>)
 800603e:	2201      	movs	r2, #1
 8006040:	601a      	str	r2, [r3, #0]
			break;
 8006042:	e026      	b.n	8006092 <STM32446triggerB+0x92>
			if(lh_io & (1 << pin)){
 8006044:	79fb      	ldrb	r3, [r7, #7]
 8006046:	2201      	movs	r2, #1
 8006048:	fa02 f303 	lsl.w	r3, r2, r3
 800604c:	461a      	mov	r2, r3
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	4013      	ands	r3, r2
 8006052:	2b00      	cmp	r3, #0
 8006054:	d01f      	beq.n	8006096 <STM32446triggerB+0x96>
				nen[2] = counter;
 8006056:	4a14      	ldr	r2, [pc, #80]	; (80060a8 <STM32446triggerB+0xa8>)
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	6093      	str	r3, [r2, #8]
				if((nen[2] + 1) > nen[1]){
 800605c:	4b12      	ldr	r3, [pc, #72]	; (80060a8 <STM32446triggerB+0xa8>)
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	1c5a      	adds	r2, r3, #1
 8006062:	4b11      	ldr	r3, [pc, #68]	; (80060a8 <STM32446triggerB+0xa8>)
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	429a      	cmp	r2, r3
 8006068:	d907      	bls.n	800607a <STM32446triggerB+0x7a>
					nen[3] = nen[2] - nen[1];
 800606a:	4b0f      	ldr	r3, [pc, #60]	; (80060a8 <STM32446triggerB+0xa8>)
 800606c:	689a      	ldr	r2, [r3, #8]
 800606e:	4b0e      	ldr	r3, [pc, #56]	; (80060a8 <STM32446triggerB+0xa8>)
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	1ad3      	subs	r3, r2, r3
 8006074:	4a0c      	ldr	r2, [pc, #48]	; (80060a8 <STM32446triggerB+0xa8>)
 8006076:	60d3      	str	r3, [r2, #12]
 8006078:	e007      	b.n	800608a <STM32446triggerB+0x8a>
					nen[3] = ((uint32_t) sperm - nen[1]) + nen[2];
 800607a:	4b0b      	ldr	r3, [pc, #44]	; (80060a8 <STM32446triggerB+0xa8>)
 800607c:	689a      	ldr	r2, [r3, #8]
 800607e:	4b0a      	ldr	r3, [pc, #40]	; (80060a8 <STM32446triggerB+0xa8>)
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	1ad3      	subs	r3, r2, r3
 8006084:	3b01      	subs	r3, #1
 8006086:	4a08      	ldr	r2, [pc, #32]	; (80060a8 <STM32446triggerB+0xa8>)
 8006088:	60d3      	str	r3, [r2, #12]
				nen[0] = 0;
 800608a:	4b07      	ldr	r3, [pc, #28]	; (80060a8 <STM32446triggerB+0xa8>)
 800608c:	2200      	movs	r2, #0
 800608e:	601a      	str	r2, [r3, #0]
			break;
 8006090:	e001      	b.n	8006096 <STM32446triggerB+0x96>
			break;
 8006092:	bf00      	nop
 8006094:	e000      	b.n	8006098 <STM32446triggerB+0x98>
			break;
 8006096:	bf00      	nop
	}
	return nen[3];
 8006098:	4b03      	ldr	r3, [pc, #12]	; (80060a8 <STM32446triggerB+0xa8>)
 800609a:	68db      	ldr	r3, [r3, #12]
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr
 80060a8:	200008e4 	.word	0x200008e4

080060ac <STM32ReadHLByte>:

uint16_t STM32ReadHLByte(STM32HighLowByte reg)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 80060b4:	793b      	ldrb	r3, [r7, #4]
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	021b      	lsls	r3, r3, #8
 80060ba:	b29a      	uxth	r2, r3
 80060bc:	797b      	ldrb	r3, [r7, #5]
 80060be:	b29b      	uxth	r3, r3
 80060c0:	4313      	orrs	r3, r2
 80060c2:	b29b      	uxth	r3, r3
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <STM32ReadLHByte>:

uint16_t STM32ReadLHByte(STM32HighLowByte reg)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b083      	sub	sp, #12
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 80060d8:	797b      	ldrb	r3, [r7, #5]
 80060da:	b29b      	uxth	r3, r3
 80060dc:	021b      	lsls	r3, r3, #8
 80060de:	b29a      	uxth	r2, r3
 80060e0:	793b      	ldrb	r3, [r7, #4]
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	4313      	orrs	r3, r2
 80060e6:	b29b      	uxth	r3, r3
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <STM32WriteHLByte>:

STM32HighLowByte STM32WriteHLByte(uint16_t val)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	4603      	mov	r3, r0
 80060fc:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 80060fe:	88fb      	ldrh	r3, [r7, #6]
 8006100:	0a1b      	lsrs	r3, r3, #8
 8006102:	b29b      	uxth	r3, r3
 8006104:	b2db      	uxtb	r3, r3
 8006106:	723b      	strb	r3, [r7, #8]
 8006108:	88fb      	ldrh	r3, [r7, #6]
 800610a:	b2db      	uxtb	r3, r3
 800610c:	727b      	strb	r3, [r7, #9]
	return reg;
 800610e:	893b      	ldrh	r3, [r7, #8]
 8006110:	81bb      	strh	r3, [r7, #12]
 8006112:	2300      	movs	r3, #0
 8006114:	7b3a      	ldrb	r2, [r7, #12]
 8006116:	f362 0307 	bfi	r3, r2, #0, #8
 800611a:	7b7a      	ldrb	r2, [r7, #13]
 800611c:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006120:	4618      	mov	r0, r3
 8006122:	3714      	adds	r7, #20
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <STM32WriteLHByte>:

STM32HighLowByte STM32WriteLHByte(uint16_t val)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	4603      	mov	r3, r0
 8006134:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 8006136:	88fb      	ldrh	r3, [r7, #6]
 8006138:	0a1b      	lsrs	r3, r3, #8
 800613a:	b29b      	uxth	r3, r3
 800613c:	b2db      	uxtb	r3, r3
 800613e:	727b      	strb	r3, [r7, #9]
 8006140:	88fb      	ldrh	r3, [r7, #6]
 8006142:	b2db      	uxtb	r3, r3
 8006144:	723b      	strb	r3, [r7, #8]
	return reg;
 8006146:	893b      	ldrh	r3, [r7, #8]
 8006148:	81bb      	strh	r3, [r7, #12]
 800614a:	2300      	movs	r3, #0
 800614c:	7b3a      	ldrb	r2, [r7, #12]
 800614e:	f362 0307 	bfi	r3, r2, #0, #8
 8006152:	7b7a      	ldrb	r2, [r7, #13]
 8006154:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006158:	4618      	mov	r0, r3
 800615a:	3714      	adds	r7, #20
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <STM32SwapByte>:

uint16_t STM32SwapByte(uint16_t num)
{
 8006164:	b480      	push	{r7}
 8006166:	b085      	sub	sp, #20
 8006168:	af00      	add	r7, sp, #0
 800616a:	4603      	mov	r3, r0
 800616c:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 800616e:	88fb      	ldrh	r3, [r7, #6]
 8006170:	021b      	lsls	r3, r3, #8
 8006172:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 8006174:	88fb      	ldrh	r3, [r7, #6]
 8006176:	0a1b      	lsrs	r3, r3, #8
 8006178:	b29a      	uxth	r2, r3
 800617a:	89fb      	ldrh	r3, [r7, #14]
 800617c:	4313      	orrs	r3, r2
 800617e:	b29b      	uxth	r3, r3
}
 8006180:	4618      	mov	r0, r3
 8006182:	3714      	adds	r7, #20
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <STM32446RtcSetTr>:
/********************************/
/***********FILE FUNC************/
/********************************/
//RTC
void STM32446RtcSetTr(void)
{
 800618c:	b480      	push	{r7}
 800618e:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006190:	4b25      	ldr	r3, [pc, #148]	; (8006228 <STM32446RtcSetTr+0x9c>)
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	4b24      	ldr	r3, [pc, #144]	; (8006228 <STM32446RtcSetTr+0x9c>)
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800619e:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 80061a0:	4b21      	ldr	r3, [pc, #132]	; (8006228 <STM32446RtcSetTr+0x9c>)
 80061a2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061a8:	4b1f      	ldr	r3, [pc, #124]	; (8006228 <STM32446RtcSetTr+0x9c>)
 80061aa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061ae:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 80061b2:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 80061b4:	4b1c      	ldr	r3, [pc, #112]	; (8006228 <STM32446RtcSetTr+0x9c>)
 80061b6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061bc:	4b1a      	ldr	r3, [pc, #104]	; (8006228 <STM32446RtcSetTr+0x9c>)
 80061be:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061c2:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80061c6:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 80061c8:	4b17      	ldr	r3, [pc, #92]	; (8006228 <STM32446RtcSetTr+0x9c>)
 80061ca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061ce:	68da      	ldr	r2, [r3, #12]
 80061d0:	4b15      	ldr	r3, [pc, #84]	; (8006228 <STM32446RtcSetTr+0x9c>)
 80061d2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80061da:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 80061dc:	bf00      	nop
 80061de:	4b12      	ldr	r3, [pc, #72]	; (8006228 <STM32446RtcSetTr+0x9c>)
 80061e0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d0f7      	beq.n	80061de <STM32446RtcSetTr+0x52>
	//4 - Setup
	
	ret.rtc.reg->TR = STM32446TimeTr;
 80061ee:	4b0e      	ldr	r3, [pc, #56]	; (8006228 <STM32446RtcSetTr+0x9c>)
 80061f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061f4:	4a0d      	ldr	r2, [pc, #52]	; (800622c <STM32446RtcSetTr+0xa0>)
 80061f6:	6812      	ldr	r2, [r2, #0]
 80061f8:	601a      	str	r2, [r3, #0]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 80061fa:	4b0b      	ldr	r3, [pc, #44]	; (8006228 <STM32446RtcSetTr+0x9c>)
 80061fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006200:	68da      	ldr	r2, [r3, #12]
 8006202:	4b09      	ldr	r3, [pc, #36]	; (8006228 <STM32446RtcSetTr+0x9c>)
 8006204:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006208:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800620c:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 800620e:	4b06      	ldr	r3, [pc, #24]	; (8006228 <STM32446RtcSetTr+0x9c>)
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	4b04      	ldr	r3, [pc, #16]	; (8006228 <STM32446RtcSetTr+0x9c>)
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800621c:	601a      	str	r2, [r3, #0]
}
 800621e:	bf00      	nop
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	20000724 	.word	0x20000724
 800622c:	200008cc 	.word	0x200008cc

08006230 <STM32446RtcSetDr>:

void STM32446RtcSetDr(void)
{
 8006230:	b480      	push	{r7}
 8006232:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006234:	4b25      	ldr	r3, [pc, #148]	; (80062cc <STM32446RtcSetDr+0x9c>)
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	4b24      	ldr	r3, [pc, #144]	; (80062cc <STM32446RtcSetDr+0x9c>)
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006242:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8006244:	4b21      	ldr	r3, [pc, #132]	; (80062cc <STM32446RtcSetDr+0x9c>)
 8006246:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800624a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800624c:	4b1f      	ldr	r3, [pc, #124]	; (80062cc <STM32446RtcSetDr+0x9c>)
 800624e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006252:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8006256:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006258:	4b1c      	ldr	r3, [pc, #112]	; (80062cc <STM32446RtcSetDr+0x9c>)
 800625a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800625e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006260:	4b1a      	ldr	r3, [pc, #104]	; (80062cc <STM32446RtcSetDr+0x9c>)
 8006262:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006266:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 800626a:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 800626c:	4b17      	ldr	r3, [pc, #92]	; (80062cc <STM32446RtcSetDr+0x9c>)
 800626e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006272:	68da      	ldr	r2, [r3, #12]
 8006274:	4b15      	ldr	r3, [pc, #84]	; (80062cc <STM32446RtcSetDr+0x9c>)
 8006276:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800627a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800627e:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8006280:	bf00      	nop
 8006282:	4b12      	ldr	r3, [pc, #72]	; (80062cc <STM32446RtcSetDr+0x9c>)
 8006284:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800628e:	2b00      	cmp	r3, #0
 8006290:	d0f7      	beq.n	8006282 <STM32446RtcSetDr+0x52>
	//4 - Setup
	
	ret.rtc.reg->DR = STM32446DateDr;
 8006292:	4b0e      	ldr	r3, [pc, #56]	; (80062cc <STM32446RtcSetDr+0x9c>)
 8006294:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006298:	4a0d      	ldr	r2, [pc, #52]	; (80062d0 <STM32446RtcSetDr+0xa0>)
 800629a:	6812      	ldr	r2, [r2, #0]
 800629c:	605a      	str	r2, [r3, #4]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 800629e:	4b0b      	ldr	r3, [pc, #44]	; (80062cc <STM32446RtcSetDr+0x9c>)
 80062a0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80062a4:	68da      	ldr	r2, [r3, #12]
 80062a6:	4b09      	ldr	r3, [pc, #36]	; (80062cc <STM32446RtcSetDr+0x9c>)
 80062a8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80062ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80062b0:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 80062b2:	4b06      	ldr	r3, [pc, #24]	; (80062cc <STM32446RtcSetDr+0x9c>)
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	4b04      	ldr	r3, [pc, #16]	; (80062cc <STM32446RtcSetDr+0x9c>)
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062c0:	601a      	str	r2, [r3, #0]
}
 80062c2:	bf00      	nop
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr
 80062cc:	20000724 	.word	0x20000724
 80062d0:	200008d0 	.word	0x200008d0

080062d4 <STM32446RtcAccess>:

uint8_t STM32446RtcAccess(uint8_t clock)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b084      	sub	sp, #16
 80062d8:	af00      	add	r7, sp, #0
 80062da:	4603      	mov	r3, r0
 80062dc:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	//RM0390 pg 94
	//RTC access
	//1 - Enable the power interface clock by setting the PWREN bits in the RCC_APB1ENR
	ret.rcc.reg->APB1ENR |= (1 << 28); // Power interface clock enable
 80062de:	4b10      	ldr	r3, [pc, #64]	; (8006320 <STM32446RtcAccess+0x4c>)
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062e4:	4b0e      	ldr	r3, [pc, #56]	; (8006320 <STM32446RtcAccess+0x4c>)
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80062ec:	641a      	str	r2, [r3, #64]	; 0x40
	//RCC->APB1ENR |= ((1 << 11) | (1 << 28));
	//2 - Set the DBP bit in the PWR power control register (PWR_CR)
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 80062ee:	4b0c      	ldr	r3, [pc, #48]	; (8006320 <STM32446RtcAccess+0x4c>)
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	4b0a      	ldr	r3, [pc, #40]	; (8006320 <STM32446RtcAccess+0x4c>)
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062fc:	601a      	str	r2, [r3, #0]
	//3 - Select the RTC clock source RTC/AWU clock
	STM32446RccLEnable(clock);
 80062fe:	79fb      	ldrb	r3, [r7, #7]
 8006300:	4618      	mov	r0, r3
 8006302:	f7fd f8df 	bl	80034c4 <STM32446RccLEnable>
	status = 1;
 8006306:	2301      	movs	r3, #1
 8006308:	73fb      	strb	r3, [r7, #15]
	//4 - RTCSEL[1:0]: RTC clock source selection
	STM32446RccLSelect(clock);
 800630a:	79fb      	ldrb	r3, [r7, #7]
 800630c:	4618      	mov	r0, r3
 800630e:	f7fd f937 	bl	8003580 <STM32446RccLSelect>
	status = 2;
 8006312:	2302      	movs	r3, #2
 8006314:	73fb      	strb	r3, [r7, #15]
	return status;
 8006316:	7bfb      	ldrb	r3, [r7, #15]
}
 8006318:	4618      	mov	r0, r3
 800631a:	3710      	adds	r7, #16
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}
 8006320:	20000724 	.word	0x20000724

08006324 <SystickInic>:
}
/*******************************************************************************/
/*******************************************************************************/
// SYSTICK
void SystickInic(void)
{
 8006324:	b480      	push	{r7}
 8006326:	af00      	add	r7, sp, #0
	ret.systick.reg->LOAD = (uint32_t)(SystemCoreClock - 1);
 8006328:	4b0d      	ldr	r3, [pc, #52]	; (8006360 <SystickInic+0x3c>)
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	4b0d      	ldr	r3, [pc, #52]	; (8006364 <SystickInic+0x40>)
 800632e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006332:	3a01      	subs	r2, #1
 8006334:	605a      	str	r2, [r3, #4]
	ret.systick.reg->VAL = 0UL;
 8006336:	4b0b      	ldr	r3, [pc, #44]	; (8006364 <SystickInic+0x40>)
 8006338:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800633c:	2200      	movs	r2, #0
 800633e:	609a      	str	r2, [r3, #8]
	ret.systick.reg->CTRL |= ((1 << 1) | (1 << 2));
 8006340:	4b08      	ldr	r3, [pc, #32]	; (8006364 <SystickInic+0x40>)
 8006342:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	4b06      	ldr	r3, [pc, #24]	; (8006364 <SystickInic+0x40>)
 800634a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800634e:	f042 0206 	orr.w	r2, r2, #6
 8006352:	601a      	str	r2, [r3, #0]
}
 8006354:	bf00      	nop
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	20000004 	.word	0x20000004
 8006364:	20000724 	.word	0x20000724

08006368 <STM32446delay_ms>:
void STM32446delay_ms(uint32_t ms)
{
 8006368:	b480      	push	{r7}
 800636a:	b083      	sub	sp, #12
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 1000) - 1);
 8006370:	4b16      	ldr	r3, [pc, #88]	; (80063cc <STM32446delay_ms+0x64>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a16      	ldr	r2, [pc, #88]	; (80063d0 <STM32446delay_ms+0x68>)
 8006376:	fba2 2303 	umull	r2, r3, r2, r3
 800637a:	099a      	lsrs	r2, r3, #6
 800637c:	4b15      	ldr	r3, [pc, #84]	; (80063d4 <STM32446delay_ms+0x6c>)
 800637e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006382:	3a01      	subs	r2, #1
 8006384:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 8006386:	4b13      	ldr	r3, [pc, #76]	; (80063d4 <STM32446delay_ms+0x6c>)
 8006388:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	4b11      	ldr	r3, [pc, #68]	; (80063d4 <STM32446delay_ms+0x6c>)
 8006390:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006394:	f042 0201 	orr.w	r2, r2, #1
 8006398:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 800639a:	4b0f      	ldr	r3, [pc, #60]	; (80063d8 <STM32446delay_ms+0x70>)
 800639c:	2200      	movs	r2, #0
 800639e:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ms);
 80063a0:	bf00      	nop
 80063a2:	4b0d      	ldr	r3, [pc, #52]	; (80063d8 <STM32446delay_ms+0x70>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d8fa      	bhi.n	80063a2 <STM32446delay_ms+0x3a>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 80063ac:	4b09      	ldr	r3, [pc, #36]	; (80063d4 <STM32446delay_ms+0x6c>)
 80063ae:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	4b07      	ldr	r3, [pc, #28]	; (80063d4 <STM32446delay_ms+0x6c>)
 80063b6:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80063ba:	f022 0201 	bic.w	r2, r2, #1
 80063be:	601a      	str	r2, [r3, #0]
}
 80063c0:	bf00      	nop
 80063c2:	370c      	adds	r7, #12
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr
 80063cc:	20000004 	.word	0x20000004
 80063d0:	10624dd3 	.word	0x10624dd3
 80063d4:	20000724 	.word	0x20000724
 80063d8:	200008c8 	.word	0x200008c8

080063dc <STM32446delay_10us>:
void STM32446delay_10us(uint32_t us)
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 100000) - 1);
 80063e4:	4b17      	ldr	r3, [pc, #92]	; (8006444 <STM32446delay_10us+0x68>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	095b      	lsrs	r3, r3, #5
 80063ea:	4a17      	ldr	r2, [pc, #92]	; (8006448 <STM32446delay_10us+0x6c>)
 80063ec:	fba2 2303 	umull	r2, r3, r2, r3
 80063f0:	09da      	lsrs	r2, r3, #7
 80063f2:	4b16      	ldr	r3, [pc, #88]	; (800644c <STM32446delay_10us+0x70>)
 80063f4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80063f8:	3a01      	subs	r2, #1
 80063fa:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 80063fc:	4b13      	ldr	r3, [pc, #76]	; (800644c <STM32446delay_10us+0x70>)
 80063fe:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	4b11      	ldr	r3, [pc, #68]	; (800644c <STM32446delay_10us+0x70>)
 8006406:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800640a:	f042 0201 	orr.w	r2, r2, #1
 800640e:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 8006410:	4b0f      	ldr	r3, [pc, #60]	; (8006450 <STM32446delay_10us+0x74>)
 8006412:	2200      	movs	r2, #0
 8006414:	601a      	str	r2, [r3, #0]
	while (DelayCounter < us);
 8006416:	bf00      	nop
 8006418:	4b0d      	ldr	r3, [pc, #52]	; (8006450 <STM32446delay_10us+0x74>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	429a      	cmp	r2, r3
 8006420:	d8fa      	bhi.n	8006418 <STM32446delay_10us+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 8006422:	4b0a      	ldr	r3, [pc, #40]	; (800644c <STM32446delay_10us+0x70>)
 8006424:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	4b08      	ldr	r3, [pc, #32]	; (800644c <STM32446delay_10us+0x70>)
 800642c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006430:	f022 0201 	bic.w	r2, r2, #1
 8006434:	601a      	str	r2, [r3, #0]
}
 8006436:	bf00      	nop
 8006438:	370c      	adds	r7, #12
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop
 8006444:	20000004 	.word	0x20000004
 8006448:	0a7c5ac5 	.word	0x0a7c5ac5
 800644c:	20000724 	.word	0x20000724
 8006450:	200008c8 	.word	0x200008c8

08006454 <SysTick_Handler>:
/***Interrupt Procedure***/
void SysTick_Handler(void)
{ // count down to zero systick interrupt and reload.
 8006454:	b480      	push	{r7}
 8006456:	af00      	add	r7, sp, #0
	DelayCounter++;
 8006458:	4b04      	ldr	r3, [pc, #16]	; (800646c <SysTick_Handler+0x18>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	3301      	adds	r3, #1
 800645e:	4a03      	ldr	r2, [pc, #12]	; (800646c <SysTick_Handler+0x18>)
 8006460:	6013      	str	r3, [r2, #0]
}
 8006462:	bf00      	nop
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr
 800646c:	200008c8 	.word	0x200008c8

08006470 <__errno>:
 8006470:	4b01      	ldr	r3, [pc, #4]	; (8006478 <__errno+0x8>)
 8006472:	6818      	ldr	r0, [r3, #0]
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	20000008 	.word	0x20000008

0800647c <__libc_init_array>:
 800647c:	b570      	push	{r4, r5, r6, lr}
 800647e:	4d0d      	ldr	r5, [pc, #52]	; (80064b4 <__libc_init_array+0x38>)
 8006480:	4c0d      	ldr	r4, [pc, #52]	; (80064b8 <__libc_init_array+0x3c>)
 8006482:	1b64      	subs	r4, r4, r5
 8006484:	10a4      	asrs	r4, r4, #2
 8006486:	2600      	movs	r6, #0
 8006488:	42a6      	cmp	r6, r4
 800648a:	d109      	bne.n	80064a0 <__libc_init_array+0x24>
 800648c:	4d0b      	ldr	r5, [pc, #44]	; (80064bc <__libc_init_array+0x40>)
 800648e:	4c0c      	ldr	r4, [pc, #48]	; (80064c0 <__libc_init_array+0x44>)
 8006490:	f005 fcac 	bl	800bdec <_init>
 8006494:	1b64      	subs	r4, r4, r5
 8006496:	10a4      	asrs	r4, r4, #2
 8006498:	2600      	movs	r6, #0
 800649a:	42a6      	cmp	r6, r4
 800649c:	d105      	bne.n	80064aa <__libc_init_array+0x2e>
 800649e:	bd70      	pop	{r4, r5, r6, pc}
 80064a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80064a4:	4798      	blx	r3
 80064a6:	3601      	adds	r6, #1
 80064a8:	e7ee      	b.n	8006488 <__libc_init_array+0xc>
 80064aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80064ae:	4798      	blx	r3
 80064b0:	3601      	adds	r6, #1
 80064b2:	e7f2      	b.n	800649a <__libc_init_array+0x1e>
 80064b4:	0800c3d0 	.word	0x0800c3d0
 80064b8:	0800c3d0 	.word	0x0800c3d0
 80064bc:	0800c3d0 	.word	0x0800c3d0
 80064c0:	0800c3d4 	.word	0x0800c3d4

080064c4 <memcpy>:
 80064c4:	440a      	add	r2, r1
 80064c6:	4291      	cmp	r1, r2
 80064c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80064cc:	d100      	bne.n	80064d0 <memcpy+0xc>
 80064ce:	4770      	bx	lr
 80064d0:	b510      	push	{r4, lr}
 80064d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064da:	4291      	cmp	r1, r2
 80064dc:	d1f9      	bne.n	80064d2 <memcpy+0xe>
 80064de:	bd10      	pop	{r4, pc}

080064e0 <memset>:
 80064e0:	4402      	add	r2, r0
 80064e2:	4603      	mov	r3, r0
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d100      	bne.n	80064ea <memset+0xa>
 80064e8:	4770      	bx	lr
 80064ea:	f803 1b01 	strb.w	r1, [r3], #1
 80064ee:	e7f9      	b.n	80064e4 <memset+0x4>

080064f0 <__cvt>:
 80064f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064f4:	ec55 4b10 	vmov	r4, r5, d0
 80064f8:	2d00      	cmp	r5, #0
 80064fa:	460e      	mov	r6, r1
 80064fc:	4619      	mov	r1, r3
 80064fe:	462b      	mov	r3, r5
 8006500:	bfbb      	ittet	lt
 8006502:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006506:	461d      	movlt	r5, r3
 8006508:	2300      	movge	r3, #0
 800650a:	232d      	movlt	r3, #45	; 0x2d
 800650c:	700b      	strb	r3, [r1, #0]
 800650e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006510:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006514:	4691      	mov	r9, r2
 8006516:	f023 0820 	bic.w	r8, r3, #32
 800651a:	bfbc      	itt	lt
 800651c:	4622      	movlt	r2, r4
 800651e:	4614      	movlt	r4, r2
 8006520:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006524:	d005      	beq.n	8006532 <__cvt+0x42>
 8006526:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800652a:	d100      	bne.n	800652e <__cvt+0x3e>
 800652c:	3601      	adds	r6, #1
 800652e:	2102      	movs	r1, #2
 8006530:	e000      	b.n	8006534 <__cvt+0x44>
 8006532:	2103      	movs	r1, #3
 8006534:	ab03      	add	r3, sp, #12
 8006536:	9301      	str	r3, [sp, #4]
 8006538:	ab02      	add	r3, sp, #8
 800653a:	9300      	str	r3, [sp, #0]
 800653c:	ec45 4b10 	vmov	d0, r4, r5
 8006540:	4653      	mov	r3, sl
 8006542:	4632      	mov	r2, r6
 8006544:	f001 fe3c 	bl	80081c0 <_dtoa_r>
 8006548:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800654c:	4607      	mov	r7, r0
 800654e:	d102      	bne.n	8006556 <__cvt+0x66>
 8006550:	f019 0f01 	tst.w	r9, #1
 8006554:	d022      	beq.n	800659c <__cvt+0xac>
 8006556:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800655a:	eb07 0906 	add.w	r9, r7, r6
 800655e:	d110      	bne.n	8006582 <__cvt+0x92>
 8006560:	783b      	ldrb	r3, [r7, #0]
 8006562:	2b30      	cmp	r3, #48	; 0x30
 8006564:	d10a      	bne.n	800657c <__cvt+0x8c>
 8006566:	2200      	movs	r2, #0
 8006568:	2300      	movs	r3, #0
 800656a:	4620      	mov	r0, r4
 800656c:	4629      	mov	r1, r5
 800656e:	f7fa facb 	bl	8000b08 <__aeabi_dcmpeq>
 8006572:	b918      	cbnz	r0, 800657c <__cvt+0x8c>
 8006574:	f1c6 0601 	rsb	r6, r6, #1
 8006578:	f8ca 6000 	str.w	r6, [sl]
 800657c:	f8da 3000 	ldr.w	r3, [sl]
 8006580:	4499      	add	r9, r3
 8006582:	2200      	movs	r2, #0
 8006584:	2300      	movs	r3, #0
 8006586:	4620      	mov	r0, r4
 8006588:	4629      	mov	r1, r5
 800658a:	f7fa fabd 	bl	8000b08 <__aeabi_dcmpeq>
 800658e:	b108      	cbz	r0, 8006594 <__cvt+0xa4>
 8006590:	f8cd 900c 	str.w	r9, [sp, #12]
 8006594:	2230      	movs	r2, #48	; 0x30
 8006596:	9b03      	ldr	r3, [sp, #12]
 8006598:	454b      	cmp	r3, r9
 800659a:	d307      	bcc.n	80065ac <__cvt+0xbc>
 800659c:	9b03      	ldr	r3, [sp, #12]
 800659e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065a0:	1bdb      	subs	r3, r3, r7
 80065a2:	4638      	mov	r0, r7
 80065a4:	6013      	str	r3, [r2, #0]
 80065a6:	b004      	add	sp, #16
 80065a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065ac:	1c59      	adds	r1, r3, #1
 80065ae:	9103      	str	r1, [sp, #12]
 80065b0:	701a      	strb	r2, [r3, #0]
 80065b2:	e7f0      	b.n	8006596 <__cvt+0xa6>

080065b4 <__exponent>:
 80065b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065b6:	4603      	mov	r3, r0
 80065b8:	2900      	cmp	r1, #0
 80065ba:	bfb8      	it	lt
 80065bc:	4249      	neglt	r1, r1
 80065be:	f803 2b02 	strb.w	r2, [r3], #2
 80065c2:	bfb4      	ite	lt
 80065c4:	222d      	movlt	r2, #45	; 0x2d
 80065c6:	222b      	movge	r2, #43	; 0x2b
 80065c8:	2909      	cmp	r1, #9
 80065ca:	7042      	strb	r2, [r0, #1]
 80065cc:	dd2a      	ble.n	8006624 <__exponent+0x70>
 80065ce:	f10d 0407 	add.w	r4, sp, #7
 80065d2:	46a4      	mov	ip, r4
 80065d4:	270a      	movs	r7, #10
 80065d6:	46a6      	mov	lr, r4
 80065d8:	460a      	mov	r2, r1
 80065da:	fb91 f6f7 	sdiv	r6, r1, r7
 80065de:	fb07 1516 	mls	r5, r7, r6, r1
 80065e2:	3530      	adds	r5, #48	; 0x30
 80065e4:	2a63      	cmp	r2, #99	; 0x63
 80065e6:	f104 34ff 	add.w	r4, r4, #4294967295
 80065ea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80065ee:	4631      	mov	r1, r6
 80065f0:	dcf1      	bgt.n	80065d6 <__exponent+0x22>
 80065f2:	3130      	adds	r1, #48	; 0x30
 80065f4:	f1ae 0502 	sub.w	r5, lr, #2
 80065f8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80065fc:	1c44      	adds	r4, r0, #1
 80065fe:	4629      	mov	r1, r5
 8006600:	4561      	cmp	r1, ip
 8006602:	d30a      	bcc.n	800661a <__exponent+0x66>
 8006604:	f10d 0209 	add.w	r2, sp, #9
 8006608:	eba2 020e 	sub.w	r2, r2, lr
 800660c:	4565      	cmp	r5, ip
 800660e:	bf88      	it	hi
 8006610:	2200      	movhi	r2, #0
 8006612:	4413      	add	r3, r2
 8006614:	1a18      	subs	r0, r3, r0
 8006616:	b003      	add	sp, #12
 8006618:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800661a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800661e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006622:	e7ed      	b.n	8006600 <__exponent+0x4c>
 8006624:	2330      	movs	r3, #48	; 0x30
 8006626:	3130      	adds	r1, #48	; 0x30
 8006628:	7083      	strb	r3, [r0, #2]
 800662a:	70c1      	strb	r1, [r0, #3]
 800662c:	1d03      	adds	r3, r0, #4
 800662e:	e7f1      	b.n	8006614 <__exponent+0x60>

08006630 <_printf_float>:
 8006630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006634:	ed2d 8b02 	vpush	{d8}
 8006638:	b08d      	sub	sp, #52	; 0x34
 800663a:	460c      	mov	r4, r1
 800663c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006640:	4616      	mov	r6, r2
 8006642:	461f      	mov	r7, r3
 8006644:	4605      	mov	r5, r0
 8006646:	f002 ff19 	bl	800947c <_localeconv_r>
 800664a:	f8d0 a000 	ldr.w	sl, [r0]
 800664e:	4650      	mov	r0, sl
 8006650:	f7f9 fdde 	bl	8000210 <strlen>
 8006654:	2300      	movs	r3, #0
 8006656:	930a      	str	r3, [sp, #40]	; 0x28
 8006658:	6823      	ldr	r3, [r4, #0]
 800665a:	9305      	str	r3, [sp, #20]
 800665c:	f8d8 3000 	ldr.w	r3, [r8]
 8006660:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006664:	3307      	adds	r3, #7
 8006666:	f023 0307 	bic.w	r3, r3, #7
 800666a:	f103 0208 	add.w	r2, r3, #8
 800666e:	f8c8 2000 	str.w	r2, [r8]
 8006672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006676:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800667a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800667e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006682:	9307      	str	r3, [sp, #28]
 8006684:	f8cd 8018 	str.w	r8, [sp, #24]
 8006688:	ee08 0a10 	vmov	s16, r0
 800668c:	4b9f      	ldr	r3, [pc, #636]	; (800690c <_printf_float+0x2dc>)
 800668e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006692:	f04f 32ff 	mov.w	r2, #4294967295
 8006696:	f7fa fa69 	bl	8000b6c <__aeabi_dcmpun>
 800669a:	bb88      	cbnz	r0, 8006700 <_printf_float+0xd0>
 800669c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066a0:	4b9a      	ldr	r3, [pc, #616]	; (800690c <_printf_float+0x2dc>)
 80066a2:	f04f 32ff 	mov.w	r2, #4294967295
 80066a6:	f7fa fa43 	bl	8000b30 <__aeabi_dcmple>
 80066aa:	bb48      	cbnz	r0, 8006700 <_printf_float+0xd0>
 80066ac:	2200      	movs	r2, #0
 80066ae:	2300      	movs	r3, #0
 80066b0:	4640      	mov	r0, r8
 80066b2:	4649      	mov	r1, r9
 80066b4:	f7fa fa32 	bl	8000b1c <__aeabi_dcmplt>
 80066b8:	b110      	cbz	r0, 80066c0 <_printf_float+0x90>
 80066ba:	232d      	movs	r3, #45	; 0x2d
 80066bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066c0:	4b93      	ldr	r3, [pc, #588]	; (8006910 <_printf_float+0x2e0>)
 80066c2:	4894      	ldr	r0, [pc, #592]	; (8006914 <_printf_float+0x2e4>)
 80066c4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80066c8:	bf94      	ite	ls
 80066ca:	4698      	movls	r8, r3
 80066cc:	4680      	movhi	r8, r0
 80066ce:	2303      	movs	r3, #3
 80066d0:	6123      	str	r3, [r4, #16]
 80066d2:	9b05      	ldr	r3, [sp, #20]
 80066d4:	f023 0204 	bic.w	r2, r3, #4
 80066d8:	6022      	str	r2, [r4, #0]
 80066da:	f04f 0900 	mov.w	r9, #0
 80066de:	9700      	str	r7, [sp, #0]
 80066e0:	4633      	mov	r3, r6
 80066e2:	aa0b      	add	r2, sp, #44	; 0x2c
 80066e4:	4621      	mov	r1, r4
 80066e6:	4628      	mov	r0, r5
 80066e8:	f000 f9d8 	bl	8006a9c <_printf_common>
 80066ec:	3001      	adds	r0, #1
 80066ee:	f040 8090 	bne.w	8006812 <_printf_float+0x1e2>
 80066f2:	f04f 30ff 	mov.w	r0, #4294967295
 80066f6:	b00d      	add	sp, #52	; 0x34
 80066f8:	ecbd 8b02 	vpop	{d8}
 80066fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006700:	4642      	mov	r2, r8
 8006702:	464b      	mov	r3, r9
 8006704:	4640      	mov	r0, r8
 8006706:	4649      	mov	r1, r9
 8006708:	f7fa fa30 	bl	8000b6c <__aeabi_dcmpun>
 800670c:	b140      	cbz	r0, 8006720 <_printf_float+0xf0>
 800670e:	464b      	mov	r3, r9
 8006710:	2b00      	cmp	r3, #0
 8006712:	bfbc      	itt	lt
 8006714:	232d      	movlt	r3, #45	; 0x2d
 8006716:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800671a:	487f      	ldr	r0, [pc, #508]	; (8006918 <_printf_float+0x2e8>)
 800671c:	4b7f      	ldr	r3, [pc, #508]	; (800691c <_printf_float+0x2ec>)
 800671e:	e7d1      	b.n	80066c4 <_printf_float+0x94>
 8006720:	6863      	ldr	r3, [r4, #4]
 8006722:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006726:	9206      	str	r2, [sp, #24]
 8006728:	1c5a      	adds	r2, r3, #1
 800672a:	d13f      	bne.n	80067ac <_printf_float+0x17c>
 800672c:	2306      	movs	r3, #6
 800672e:	6063      	str	r3, [r4, #4]
 8006730:	9b05      	ldr	r3, [sp, #20]
 8006732:	6861      	ldr	r1, [r4, #4]
 8006734:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006738:	2300      	movs	r3, #0
 800673a:	9303      	str	r3, [sp, #12]
 800673c:	ab0a      	add	r3, sp, #40	; 0x28
 800673e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006742:	ab09      	add	r3, sp, #36	; 0x24
 8006744:	ec49 8b10 	vmov	d0, r8, r9
 8006748:	9300      	str	r3, [sp, #0]
 800674a:	6022      	str	r2, [r4, #0]
 800674c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006750:	4628      	mov	r0, r5
 8006752:	f7ff fecd 	bl	80064f0 <__cvt>
 8006756:	9b06      	ldr	r3, [sp, #24]
 8006758:	9909      	ldr	r1, [sp, #36]	; 0x24
 800675a:	2b47      	cmp	r3, #71	; 0x47
 800675c:	4680      	mov	r8, r0
 800675e:	d108      	bne.n	8006772 <_printf_float+0x142>
 8006760:	1cc8      	adds	r0, r1, #3
 8006762:	db02      	blt.n	800676a <_printf_float+0x13a>
 8006764:	6863      	ldr	r3, [r4, #4]
 8006766:	4299      	cmp	r1, r3
 8006768:	dd41      	ble.n	80067ee <_printf_float+0x1be>
 800676a:	f1ab 0b02 	sub.w	fp, fp, #2
 800676e:	fa5f fb8b 	uxtb.w	fp, fp
 8006772:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006776:	d820      	bhi.n	80067ba <_printf_float+0x18a>
 8006778:	3901      	subs	r1, #1
 800677a:	465a      	mov	r2, fp
 800677c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006780:	9109      	str	r1, [sp, #36]	; 0x24
 8006782:	f7ff ff17 	bl	80065b4 <__exponent>
 8006786:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006788:	1813      	adds	r3, r2, r0
 800678a:	2a01      	cmp	r2, #1
 800678c:	4681      	mov	r9, r0
 800678e:	6123      	str	r3, [r4, #16]
 8006790:	dc02      	bgt.n	8006798 <_printf_float+0x168>
 8006792:	6822      	ldr	r2, [r4, #0]
 8006794:	07d2      	lsls	r2, r2, #31
 8006796:	d501      	bpl.n	800679c <_printf_float+0x16c>
 8006798:	3301      	adds	r3, #1
 800679a:	6123      	str	r3, [r4, #16]
 800679c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d09c      	beq.n	80066de <_printf_float+0xae>
 80067a4:	232d      	movs	r3, #45	; 0x2d
 80067a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067aa:	e798      	b.n	80066de <_printf_float+0xae>
 80067ac:	9a06      	ldr	r2, [sp, #24]
 80067ae:	2a47      	cmp	r2, #71	; 0x47
 80067b0:	d1be      	bne.n	8006730 <_printf_float+0x100>
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1bc      	bne.n	8006730 <_printf_float+0x100>
 80067b6:	2301      	movs	r3, #1
 80067b8:	e7b9      	b.n	800672e <_printf_float+0xfe>
 80067ba:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80067be:	d118      	bne.n	80067f2 <_printf_float+0x1c2>
 80067c0:	2900      	cmp	r1, #0
 80067c2:	6863      	ldr	r3, [r4, #4]
 80067c4:	dd0b      	ble.n	80067de <_printf_float+0x1ae>
 80067c6:	6121      	str	r1, [r4, #16]
 80067c8:	b913      	cbnz	r3, 80067d0 <_printf_float+0x1a0>
 80067ca:	6822      	ldr	r2, [r4, #0]
 80067cc:	07d0      	lsls	r0, r2, #31
 80067ce:	d502      	bpl.n	80067d6 <_printf_float+0x1a6>
 80067d0:	3301      	adds	r3, #1
 80067d2:	440b      	add	r3, r1
 80067d4:	6123      	str	r3, [r4, #16]
 80067d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80067d8:	f04f 0900 	mov.w	r9, #0
 80067dc:	e7de      	b.n	800679c <_printf_float+0x16c>
 80067de:	b913      	cbnz	r3, 80067e6 <_printf_float+0x1b6>
 80067e0:	6822      	ldr	r2, [r4, #0]
 80067e2:	07d2      	lsls	r2, r2, #31
 80067e4:	d501      	bpl.n	80067ea <_printf_float+0x1ba>
 80067e6:	3302      	adds	r3, #2
 80067e8:	e7f4      	b.n	80067d4 <_printf_float+0x1a4>
 80067ea:	2301      	movs	r3, #1
 80067ec:	e7f2      	b.n	80067d4 <_printf_float+0x1a4>
 80067ee:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80067f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067f4:	4299      	cmp	r1, r3
 80067f6:	db05      	blt.n	8006804 <_printf_float+0x1d4>
 80067f8:	6823      	ldr	r3, [r4, #0]
 80067fa:	6121      	str	r1, [r4, #16]
 80067fc:	07d8      	lsls	r0, r3, #31
 80067fe:	d5ea      	bpl.n	80067d6 <_printf_float+0x1a6>
 8006800:	1c4b      	adds	r3, r1, #1
 8006802:	e7e7      	b.n	80067d4 <_printf_float+0x1a4>
 8006804:	2900      	cmp	r1, #0
 8006806:	bfd4      	ite	le
 8006808:	f1c1 0202 	rsble	r2, r1, #2
 800680c:	2201      	movgt	r2, #1
 800680e:	4413      	add	r3, r2
 8006810:	e7e0      	b.n	80067d4 <_printf_float+0x1a4>
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	055a      	lsls	r2, r3, #21
 8006816:	d407      	bmi.n	8006828 <_printf_float+0x1f8>
 8006818:	6923      	ldr	r3, [r4, #16]
 800681a:	4642      	mov	r2, r8
 800681c:	4631      	mov	r1, r6
 800681e:	4628      	mov	r0, r5
 8006820:	47b8      	blx	r7
 8006822:	3001      	adds	r0, #1
 8006824:	d12c      	bne.n	8006880 <_printf_float+0x250>
 8006826:	e764      	b.n	80066f2 <_printf_float+0xc2>
 8006828:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800682c:	f240 80e0 	bls.w	80069f0 <_printf_float+0x3c0>
 8006830:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006834:	2200      	movs	r2, #0
 8006836:	2300      	movs	r3, #0
 8006838:	f7fa f966 	bl	8000b08 <__aeabi_dcmpeq>
 800683c:	2800      	cmp	r0, #0
 800683e:	d034      	beq.n	80068aa <_printf_float+0x27a>
 8006840:	4a37      	ldr	r2, [pc, #220]	; (8006920 <_printf_float+0x2f0>)
 8006842:	2301      	movs	r3, #1
 8006844:	4631      	mov	r1, r6
 8006846:	4628      	mov	r0, r5
 8006848:	47b8      	blx	r7
 800684a:	3001      	adds	r0, #1
 800684c:	f43f af51 	beq.w	80066f2 <_printf_float+0xc2>
 8006850:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006854:	429a      	cmp	r2, r3
 8006856:	db02      	blt.n	800685e <_printf_float+0x22e>
 8006858:	6823      	ldr	r3, [r4, #0]
 800685a:	07d8      	lsls	r0, r3, #31
 800685c:	d510      	bpl.n	8006880 <_printf_float+0x250>
 800685e:	ee18 3a10 	vmov	r3, s16
 8006862:	4652      	mov	r2, sl
 8006864:	4631      	mov	r1, r6
 8006866:	4628      	mov	r0, r5
 8006868:	47b8      	blx	r7
 800686a:	3001      	adds	r0, #1
 800686c:	f43f af41 	beq.w	80066f2 <_printf_float+0xc2>
 8006870:	f04f 0800 	mov.w	r8, #0
 8006874:	f104 091a 	add.w	r9, r4, #26
 8006878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800687a:	3b01      	subs	r3, #1
 800687c:	4543      	cmp	r3, r8
 800687e:	dc09      	bgt.n	8006894 <_printf_float+0x264>
 8006880:	6823      	ldr	r3, [r4, #0]
 8006882:	079b      	lsls	r3, r3, #30
 8006884:	f100 8105 	bmi.w	8006a92 <_printf_float+0x462>
 8006888:	68e0      	ldr	r0, [r4, #12]
 800688a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800688c:	4298      	cmp	r0, r3
 800688e:	bfb8      	it	lt
 8006890:	4618      	movlt	r0, r3
 8006892:	e730      	b.n	80066f6 <_printf_float+0xc6>
 8006894:	2301      	movs	r3, #1
 8006896:	464a      	mov	r2, r9
 8006898:	4631      	mov	r1, r6
 800689a:	4628      	mov	r0, r5
 800689c:	47b8      	blx	r7
 800689e:	3001      	adds	r0, #1
 80068a0:	f43f af27 	beq.w	80066f2 <_printf_float+0xc2>
 80068a4:	f108 0801 	add.w	r8, r8, #1
 80068a8:	e7e6      	b.n	8006878 <_printf_float+0x248>
 80068aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	dc39      	bgt.n	8006924 <_printf_float+0x2f4>
 80068b0:	4a1b      	ldr	r2, [pc, #108]	; (8006920 <_printf_float+0x2f0>)
 80068b2:	2301      	movs	r3, #1
 80068b4:	4631      	mov	r1, r6
 80068b6:	4628      	mov	r0, r5
 80068b8:	47b8      	blx	r7
 80068ba:	3001      	adds	r0, #1
 80068bc:	f43f af19 	beq.w	80066f2 <_printf_float+0xc2>
 80068c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068c4:	4313      	orrs	r3, r2
 80068c6:	d102      	bne.n	80068ce <_printf_float+0x29e>
 80068c8:	6823      	ldr	r3, [r4, #0]
 80068ca:	07d9      	lsls	r1, r3, #31
 80068cc:	d5d8      	bpl.n	8006880 <_printf_float+0x250>
 80068ce:	ee18 3a10 	vmov	r3, s16
 80068d2:	4652      	mov	r2, sl
 80068d4:	4631      	mov	r1, r6
 80068d6:	4628      	mov	r0, r5
 80068d8:	47b8      	blx	r7
 80068da:	3001      	adds	r0, #1
 80068dc:	f43f af09 	beq.w	80066f2 <_printf_float+0xc2>
 80068e0:	f04f 0900 	mov.w	r9, #0
 80068e4:	f104 0a1a 	add.w	sl, r4, #26
 80068e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ea:	425b      	negs	r3, r3
 80068ec:	454b      	cmp	r3, r9
 80068ee:	dc01      	bgt.n	80068f4 <_printf_float+0x2c4>
 80068f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068f2:	e792      	b.n	800681a <_printf_float+0x1ea>
 80068f4:	2301      	movs	r3, #1
 80068f6:	4652      	mov	r2, sl
 80068f8:	4631      	mov	r1, r6
 80068fa:	4628      	mov	r0, r5
 80068fc:	47b8      	blx	r7
 80068fe:	3001      	adds	r0, #1
 8006900:	f43f aef7 	beq.w	80066f2 <_printf_float+0xc2>
 8006904:	f109 0901 	add.w	r9, r9, #1
 8006908:	e7ee      	b.n	80068e8 <_printf_float+0x2b8>
 800690a:	bf00      	nop
 800690c:	7fefffff 	.word	0x7fefffff
 8006910:	0800befc 	.word	0x0800befc
 8006914:	0800bf00 	.word	0x0800bf00
 8006918:	0800bf08 	.word	0x0800bf08
 800691c:	0800bf04 	.word	0x0800bf04
 8006920:	0800bf0c 	.word	0x0800bf0c
 8006924:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006926:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006928:	429a      	cmp	r2, r3
 800692a:	bfa8      	it	ge
 800692c:	461a      	movge	r2, r3
 800692e:	2a00      	cmp	r2, #0
 8006930:	4691      	mov	r9, r2
 8006932:	dc37      	bgt.n	80069a4 <_printf_float+0x374>
 8006934:	f04f 0b00 	mov.w	fp, #0
 8006938:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800693c:	f104 021a 	add.w	r2, r4, #26
 8006940:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006942:	9305      	str	r3, [sp, #20]
 8006944:	eba3 0309 	sub.w	r3, r3, r9
 8006948:	455b      	cmp	r3, fp
 800694a:	dc33      	bgt.n	80069b4 <_printf_float+0x384>
 800694c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006950:	429a      	cmp	r2, r3
 8006952:	db3b      	blt.n	80069cc <_printf_float+0x39c>
 8006954:	6823      	ldr	r3, [r4, #0]
 8006956:	07da      	lsls	r2, r3, #31
 8006958:	d438      	bmi.n	80069cc <_printf_float+0x39c>
 800695a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800695c:	9a05      	ldr	r2, [sp, #20]
 800695e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006960:	1a9a      	subs	r2, r3, r2
 8006962:	eba3 0901 	sub.w	r9, r3, r1
 8006966:	4591      	cmp	r9, r2
 8006968:	bfa8      	it	ge
 800696a:	4691      	movge	r9, r2
 800696c:	f1b9 0f00 	cmp.w	r9, #0
 8006970:	dc35      	bgt.n	80069de <_printf_float+0x3ae>
 8006972:	f04f 0800 	mov.w	r8, #0
 8006976:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800697a:	f104 0a1a 	add.w	sl, r4, #26
 800697e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006982:	1a9b      	subs	r3, r3, r2
 8006984:	eba3 0309 	sub.w	r3, r3, r9
 8006988:	4543      	cmp	r3, r8
 800698a:	f77f af79 	ble.w	8006880 <_printf_float+0x250>
 800698e:	2301      	movs	r3, #1
 8006990:	4652      	mov	r2, sl
 8006992:	4631      	mov	r1, r6
 8006994:	4628      	mov	r0, r5
 8006996:	47b8      	blx	r7
 8006998:	3001      	adds	r0, #1
 800699a:	f43f aeaa 	beq.w	80066f2 <_printf_float+0xc2>
 800699e:	f108 0801 	add.w	r8, r8, #1
 80069a2:	e7ec      	b.n	800697e <_printf_float+0x34e>
 80069a4:	4613      	mov	r3, r2
 80069a6:	4631      	mov	r1, r6
 80069a8:	4642      	mov	r2, r8
 80069aa:	4628      	mov	r0, r5
 80069ac:	47b8      	blx	r7
 80069ae:	3001      	adds	r0, #1
 80069b0:	d1c0      	bne.n	8006934 <_printf_float+0x304>
 80069b2:	e69e      	b.n	80066f2 <_printf_float+0xc2>
 80069b4:	2301      	movs	r3, #1
 80069b6:	4631      	mov	r1, r6
 80069b8:	4628      	mov	r0, r5
 80069ba:	9205      	str	r2, [sp, #20]
 80069bc:	47b8      	blx	r7
 80069be:	3001      	adds	r0, #1
 80069c0:	f43f ae97 	beq.w	80066f2 <_printf_float+0xc2>
 80069c4:	9a05      	ldr	r2, [sp, #20]
 80069c6:	f10b 0b01 	add.w	fp, fp, #1
 80069ca:	e7b9      	b.n	8006940 <_printf_float+0x310>
 80069cc:	ee18 3a10 	vmov	r3, s16
 80069d0:	4652      	mov	r2, sl
 80069d2:	4631      	mov	r1, r6
 80069d4:	4628      	mov	r0, r5
 80069d6:	47b8      	blx	r7
 80069d8:	3001      	adds	r0, #1
 80069da:	d1be      	bne.n	800695a <_printf_float+0x32a>
 80069dc:	e689      	b.n	80066f2 <_printf_float+0xc2>
 80069de:	9a05      	ldr	r2, [sp, #20]
 80069e0:	464b      	mov	r3, r9
 80069e2:	4442      	add	r2, r8
 80069e4:	4631      	mov	r1, r6
 80069e6:	4628      	mov	r0, r5
 80069e8:	47b8      	blx	r7
 80069ea:	3001      	adds	r0, #1
 80069ec:	d1c1      	bne.n	8006972 <_printf_float+0x342>
 80069ee:	e680      	b.n	80066f2 <_printf_float+0xc2>
 80069f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069f2:	2a01      	cmp	r2, #1
 80069f4:	dc01      	bgt.n	80069fa <_printf_float+0x3ca>
 80069f6:	07db      	lsls	r3, r3, #31
 80069f8:	d538      	bpl.n	8006a6c <_printf_float+0x43c>
 80069fa:	2301      	movs	r3, #1
 80069fc:	4642      	mov	r2, r8
 80069fe:	4631      	mov	r1, r6
 8006a00:	4628      	mov	r0, r5
 8006a02:	47b8      	blx	r7
 8006a04:	3001      	adds	r0, #1
 8006a06:	f43f ae74 	beq.w	80066f2 <_printf_float+0xc2>
 8006a0a:	ee18 3a10 	vmov	r3, s16
 8006a0e:	4652      	mov	r2, sl
 8006a10:	4631      	mov	r1, r6
 8006a12:	4628      	mov	r0, r5
 8006a14:	47b8      	blx	r7
 8006a16:	3001      	adds	r0, #1
 8006a18:	f43f ae6b 	beq.w	80066f2 <_printf_float+0xc2>
 8006a1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a20:	2200      	movs	r2, #0
 8006a22:	2300      	movs	r3, #0
 8006a24:	f7fa f870 	bl	8000b08 <__aeabi_dcmpeq>
 8006a28:	b9d8      	cbnz	r0, 8006a62 <_printf_float+0x432>
 8006a2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a2c:	f108 0201 	add.w	r2, r8, #1
 8006a30:	3b01      	subs	r3, #1
 8006a32:	4631      	mov	r1, r6
 8006a34:	4628      	mov	r0, r5
 8006a36:	47b8      	blx	r7
 8006a38:	3001      	adds	r0, #1
 8006a3a:	d10e      	bne.n	8006a5a <_printf_float+0x42a>
 8006a3c:	e659      	b.n	80066f2 <_printf_float+0xc2>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	4652      	mov	r2, sl
 8006a42:	4631      	mov	r1, r6
 8006a44:	4628      	mov	r0, r5
 8006a46:	47b8      	blx	r7
 8006a48:	3001      	adds	r0, #1
 8006a4a:	f43f ae52 	beq.w	80066f2 <_printf_float+0xc2>
 8006a4e:	f108 0801 	add.w	r8, r8, #1
 8006a52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a54:	3b01      	subs	r3, #1
 8006a56:	4543      	cmp	r3, r8
 8006a58:	dcf1      	bgt.n	8006a3e <_printf_float+0x40e>
 8006a5a:	464b      	mov	r3, r9
 8006a5c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a60:	e6dc      	b.n	800681c <_printf_float+0x1ec>
 8006a62:	f04f 0800 	mov.w	r8, #0
 8006a66:	f104 0a1a 	add.w	sl, r4, #26
 8006a6a:	e7f2      	b.n	8006a52 <_printf_float+0x422>
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	4642      	mov	r2, r8
 8006a70:	e7df      	b.n	8006a32 <_printf_float+0x402>
 8006a72:	2301      	movs	r3, #1
 8006a74:	464a      	mov	r2, r9
 8006a76:	4631      	mov	r1, r6
 8006a78:	4628      	mov	r0, r5
 8006a7a:	47b8      	blx	r7
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	f43f ae38 	beq.w	80066f2 <_printf_float+0xc2>
 8006a82:	f108 0801 	add.w	r8, r8, #1
 8006a86:	68e3      	ldr	r3, [r4, #12]
 8006a88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a8a:	1a5b      	subs	r3, r3, r1
 8006a8c:	4543      	cmp	r3, r8
 8006a8e:	dcf0      	bgt.n	8006a72 <_printf_float+0x442>
 8006a90:	e6fa      	b.n	8006888 <_printf_float+0x258>
 8006a92:	f04f 0800 	mov.w	r8, #0
 8006a96:	f104 0919 	add.w	r9, r4, #25
 8006a9a:	e7f4      	b.n	8006a86 <_printf_float+0x456>

08006a9c <_printf_common>:
 8006a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006aa0:	4616      	mov	r6, r2
 8006aa2:	4699      	mov	r9, r3
 8006aa4:	688a      	ldr	r2, [r1, #8]
 8006aa6:	690b      	ldr	r3, [r1, #16]
 8006aa8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006aac:	4293      	cmp	r3, r2
 8006aae:	bfb8      	it	lt
 8006ab0:	4613      	movlt	r3, r2
 8006ab2:	6033      	str	r3, [r6, #0]
 8006ab4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ab8:	4607      	mov	r7, r0
 8006aba:	460c      	mov	r4, r1
 8006abc:	b10a      	cbz	r2, 8006ac2 <_printf_common+0x26>
 8006abe:	3301      	adds	r3, #1
 8006ac0:	6033      	str	r3, [r6, #0]
 8006ac2:	6823      	ldr	r3, [r4, #0]
 8006ac4:	0699      	lsls	r1, r3, #26
 8006ac6:	bf42      	ittt	mi
 8006ac8:	6833      	ldrmi	r3, [r6, #0]
 8006aca:	3302      	addmi	r3, #2
 8006acc:	6033      	strmi	r3, [r6, #0]
 8006ace:	6825      	ldr	r5, [r4, #0]
 8006ad0:	f015 0506 	ands.w	r5, r5, #6
 8006ad4:	d106      	bne.n	8006ae4 <_printf_common+0x48>
 8006ad6:	f104 0a19 	add.w	sl, r4, #25
 8006ada:	68e3      	ldr	r3, [r4, #12]
 8006adc:	6832      	ldr	r2, [r6, #0]
 8006ade:	1a9b      	subs	r3, r3, r2
 8006ae0:	42ab      	cmp	r3, r5
 8006ae2:	dc26      	bgt.n	8006b32 <_printf_common+0x96>
 8006ae4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ae8:	1e13      	subs	r3, r2, #0
 8006aea:	6822      	ldr	r2, [r4, #0]
 8006aec:	bf18      	it	ne
 8006aee:	2301      	movne	r3, #1
 8006af0:	0692      	lsls	r2, r2, #26
 8006af2:	d42b      	bmi.n	8006b4c <_printf_common+0xb0>
 8006af4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006af8:	4649      	mov	r1, r9
 8006afa:	4638      	mov	r0, r7
 8006afc:	47c0      	blx	r8
 8006afe:	3001      	adds	r0, #1
 8006b00:	d01e      	beq.n	8006b40 <_printf_common+0xa4>
 8006b02:	6823      	ldr	r3, [r4, #0]
 8006b04:	68e5      	ldr	r5, [r4, #12]
 8006b06:	6832      	ldr	r2, [r6, #0]
 8006b08:	f003 0306 	and.w	r3, r3, #6
 8006b0c:	2b04      	cmp	r3, #4
 8006b0e:	bf08      	it	eq
 8006b10:	1aad      	subeq	r5, r5, r2
 8006b12:	68a3      	ldr	r3, [r4, #8]
 8006b14:	6922      	ldr	r2, [r4, #16]
 8006b16:	bf0c      	ite	eq
 8006b18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b1c:	2500      	movne	r5, #0
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	bfc4      	itt	gt
 8006b22:	1a9b      	subgt	r3, r3, r2
 8006b24:	18ed      	addgt	r5, r5, r3
 8006b26:	2600      	movs	r6, #0
 8006b28:	341a      	adds	r4, #26
 8006b2a:	42b5      	cmp	r5, r6
 8006b2c:	d11a      	bne.n	8006b64 <_printf_common+0xc8>
 8006b2e:	2000      	movs	r0, #0
 8006b30:	e008      	b.n	8006b44 <_printf_common+0xa8>
 8006b32:	2301      	movs	r3, #1
 8006b34:	4652      	mov	r2, sl
 8006b36:	4649      	mov	r1, r9
 8006b38:	4638      	mov	r0, r7
 8006b3a:	47c0      	blx	r8
 8006b3c:	3001      	adds	r0, #1
 8006b3e:	d103      	bne.n	8006b48 <_printf_common+0xac>
 8006b40:	f04f 30ff 	mov.w	r0, #4294967295
 8006b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b48:	3501      	adds	r5, #1
 8006b4a:	e7c6      	b.n	8006ada <_printf_common+0x3e>
 8006b4c:	18e1      	adds	r1, r4, r3
 8006b4e:	1c5a      	adds	r2, r3, #1
 8006b50:	2030      	movs	r0, #48	; 0x30
 8006b52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b56:	4422      	add	r2, r4
 8006b58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b60:	3302      	adds	r3, #2
 8006b62:	e7c7      	b.n	8006af4 <_printf_common+0x58>
 8006b64:	2301      	movs	r3, #1
 8006b66:	4622      	mov	r2, r4
 8006b68:	4649      	mov	r1, r9
 8006b6a:	4638      	mov	r0, r7
 8006b6c:	47c0      	blx	r8
 8006b6e:	3001      	adds	r0, #1
 8006b70:	d0e6      	beq.n	8006b40 <_printf_common+0xa4>
 8006b72:	3601      	adds	r6, #1
 8006b74:	e7d9      	b.n	8006b2a <_printf_common+0x8e>
	...

08006b78 <_printf_i>:
 8006b78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b7c:	7e0f      	ldrb	r7, [r1, #24]
 8006b7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b80:	2f78      	cmp	r7, #120	; 0x78
 8006b82:	4691      	mov	r9, r2
 8006b84:	4680      	mov	r8, r0
 8006b86:	460c      	mov	r4, r1
 8006b88:	469a      	mov	sl, r3
 8006b8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006b8e:	d807      	bhi.n	8006ba0 <_printf_i+0x28>
 8006b90:	2f62      	cmp	r7, #98	; 0x62
 8006b92:	d80a      	bhi.n	8006baa <_printf_i+0x32>
 8006b94:	2f00      	cmp	r7, #0
 8006b96:	f000 80d8 	beq.w	8006d4a <_printf_i+0x1d2>
 8006b9a:	2f58      	cmp	r7, #88	; 0x58
 8006b9c:	f000 80a3 	beq.w	8006ce6 <_printf_i+0x16e>
 8006ba0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ba4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006ba8:	e03a      	b.n	8006c20 <_printf_i+0xa8>
 8006baa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006bae:	2b15      	cmp	r3, #21
 8006bb0:	d8f6      	bhi.n	8006ba0 <_printf_i+0x28>
 8006bb2:	a101      	add	r1, pc, #4	; (adr r1, 8006bb8 <_printf_i+0x40>)
 8006bb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bb8:	08006c11 	.word	0x08006c11
 8006bbc:	08006c25 	.word	0x08006c25
 8006bc0:	08006ba1 	.word	0x08006ba1
 8006bc4:	08006ba1 	.word	0x08006ba1
 8006bc8:	08006ba1 	.word	0x08006ba1
 8006bcc:	08006ba1 	.word	0x08006ba1
 8006bd0:	08006c25 	.word	0x08006c25
 8006bd4:	08006ba1 	.word	0x08006ba1
 8006bd8:	08006ba1 	.word	0x08006ba1
 8006bdc:	08006ba1 	.word	0x08006ba1
 8006be0:	08006ba1 	.word	0x08006ba1
 8006be4:	08006d31 	.word	0x08006d31
 8006be8:	08006c55 	.word	0x08006c55
 8006bec:	08006d13 	.word	0x08006d13
 8006bf0:	08006ba1 	.word	0x08006ba1
 8006bf4:	08006ba1 	.word	0x08006ba1
 8006bf8:	08006d53 	.word	0x08006d53
 8006bfc:	08006ba1 	.word	0x08006ba1
 8006c00:	08006c55 	.word	0x08006c55
 8006c04:	08006ba1 	.word	0x08006ba1
 8006c08:	08006ba1 	.word	0x08006ba1
 8006c0c:	08006d1b 	.word	0x08006d1b
 8006c10:	682b      	ldr	r3, [r5, #0]
 8006c12:	1d1a      	adds	r2, r3, #4
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	602a      	str	r2, [r5, #0]
 8006c18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c20:	2301      	movs	r3, #1
 8006c22:	e0a3      	b.n	8006d6c <_printf_i+0x1f4>
 8006c24:	6820      	ldr	r0, [r4, #0]
 8006c26:	6829      	ldr	r1, [r5, #0]
 8006c28:	0606      	lsls	r6, r0, #24
 8006c2a:	f101 0304 	add.w	r3, r1, #4
 8006c2e:	d50a      	bpl.n	8006c46 <_printf_i+0xce>
 8006c30:	680e      	ldr	r6, [r1, #0]
 8006c32:	602b      	str	r3, [r5, #0]
 8006c34:	2e00      	cmp	r6, #0
 8006c36:	da03      	bge.n	8006c40 <_printf_i+0xc8>
 8006c38:	232d      	movs	r3, #45	; 0x2d
 8006c3a:	4276      	negs	r6, r6
 8006c3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c40:	485e      	ldr	r0, [pc, #376]	; (8006dbc <_printf_i+0x244>)
 8006c42:	230a      	movs	r3, #10
 8006c44:	e019      	b.n	8006c7a <_printf_i+0x102>
 8006c46:	680e      	ldr	r6, [r1, #0]
 8006c48:	602b      	str	r3, [r5, #0]
 8006c4a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006c4e:	bf18      	it	ne
 8006c50:	b236      	sxthne	r6, r6
 8006c52:	e7ef      	b.n	8006c34 <_printf_i+0xbc>
 8006c54:	682b      	ldr	r3, [r5, #0]
 8006c56:	6820      	ldr	r0, [r4, #0]
 8006c58:	1d19      	adds	r1, r3, #4
 8006c5a:	6029      	str	r1, [r5, #0]
 8006c5c:	0601      	lsls	r1, r0, #24
 8006c5e:	d501      	bpl.n	8006c64 <_printf_i+0xec>
 8006c60:	681e      	ldr	r6, [r3, #0]
 8006c62:	e002      	b.n	8006c6a <_printf_i+0xf2>
 8006c64:	0646      	lsls	r6, r0, #25
 8006c66:	d5fb      	bpl.n	8006c60 <_printf_i+0xe8>
 8006c68:	881e      	ldrh	r6, [r3, #0]
 8006c6a:	4854      	ldr	r0, [pc, #336]	; (8006dbc <_printf_i+0x244>)
 8006c6c:	2f6f      	cmp	r7, #111	; 0x6f
 8006c6e:	bf0c      	ite	eq
 8006c70:	2308      	moveq	r3, #8
 8006c72:	230a      	movne	r3, #10
 8006c74:	2100      	movs	r1, #0
 8006c76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c7a:	6865      	ldr	r5, [r4, #4]
 8006c7c:	60a5      	str	r5, [r4, #8]
 8006c7e:	2d00      	cmp	r5, #0
 8006c80:	bfa2      	ittt	ge
 8006c82:	6821      	ldrge	r1, [r4, #0]
 8006c84:	f021 0104 	bicge.w	r1, r1, #4
 8006c88:	6021      	strge	r1, [r4, #0]
 8006c8a:	b90e      	cbnz	r6, 8006c90 <_printf_i+0x118>
 8006c8c:	2d00      	cmp	r5, #0
 8006c8e:	d04d      	beq.n	8006d2c <_printf_i+0x1b4>
 8006c90:	4615      	mov	r5, r2
 8006c92:	fbb6 f1f3 	udiv	r1, r6, r3
 8006c96:	fb03 6711 	mls	r7, r3, r1, r6
 8006c9a:	5dc7      	ldrb	r7, [r0, r7]
 8006c9c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ca0:	4637      	mov	r7, r6
 8006ca2:	42bb      	cmp	r3, r7
 8006ca4:	460e      	mov	r6, r1
 8006ca6:	d9f4      	bls.n	8006c92 <_printf_i+0x11a>
 8006ca8:	2b08      	cmp	r3, #8
 8006caa:	d10b      	bne.n	8006cc4 <_printf_i+0x14c>
 8006cac:	6823      	ldr	r3, [r4, #0]
 8006cae:	07de      	lsls	r6, r3, #31
 8006cb0:	d508      	bpl.n	8006cc4 <_printf_i+0x14c>
 8006cb2:	6923      	ldr	r3, [r4, #16]
 8006cb4:	6861      	ldr	r1, [r4, #4]
 8006cb6:	4299      	cmp	r1, r3
 8006cb8:	bfde      	ittt	le
 8006cba:	2330      	movle	r3, #48	; 0x30
 8006cbc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006cc0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006cc4:	1b52      	subs	r2, r2, r5
 8006cc6:	6122      	str	r2, [r4, #16]
 8006cc8:	f8cd a000 	str.w	sl, [sp]
 8006ccc:	464b      	mov	r3, r9
 8006cce:	aa03      	add	r2, sp, #12
 8006cd0:	4621      	mov	r1, r4
 8006cd2:	4640      	mov	r0, r8
 8006cd4:	f7ff fee2 	bl	8006a9c <_printf_common>
 8006cd8:	3001      	adds	r0, #1
 8006cda:	d14c      	bne.n	8006d76 <_printf_i+0x1fe>
 8006cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce0:	b004      	add	sp, #16
 8006ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ce6:	4835      	ldr	r0, [pc, #212]	; (8006dbc <_printf_i+0x244>)
 8006ce8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006cec:	6829      	ldr	r1, [r5, #0]
 8006cee:	6823      	ldr	r3, [r4, #0]
 8006cf0:	f851 6b04 	ldr.w	r6, [r1], #4
 8006cf4:	6029      	str	r1, [r5, #0]
 8006cf6:	061d      	lsls	r5, r3, #24
 8006cf8:	d514      	bpl.n	8006d24 <_printf_i+0x1ac>
 8006cfa:	07df      	lsls	r7, r3, #31
 8006cfc:	bf44      	itt	mi
 8006cfe:	f043 0320 	orrmi.w	r3, r3, #32
 8006d02:	6023      	strmi	r3, [r4, #0]
 8006d04:	b91e      	cbnz	r6, 8006d0e <_printf_i+0x196>
 8006d06:	6823      	ldr	r3, [r4, #0]
 8006d08:	f023 0320 	bic.w	r3, r3, #32
 8006d0c:	6023      	str	r3, [r4, #0]
 8006d0e:	2310      	movs	r3, #16
 8006d10:	e7b0      	b.n	8006c74 <_printf_i+0xfc>
 8006d12:	6823      	ldr	r3, [r4, #0]
 8006d14:	f043 0320 	orr.w	r3, r3, #32
 8006d18:	6023      	str	r3, [r4, #0]
 8006d1a:	2378      	movs	r3, #120	; 0x78
 8006d1c:	4828      	ldr	r0, [pc, #160]	; (8006dc0 <_printf_i+0x248>)
 8006d1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d22:	e7e3      	b.n	8006cec <_printf_i+0x174>
 8006d24:	0659      	lsls	r1, r3, #25
 8006d26:	bf48      	it	mi
 8006d28:	b2b6      	uxthmi	r6, r6
 8006d2a:	e7e6      	b.n	8006cfa <_printf_i+0x182>
 8006d2c:	4615      	mov	r5, r2
 8006d2e:	e7bb      	b.n	8006ca8 <_printf_i+0x130>
 8006d30:	682b      	ldr	r3, [r5, #0]
 8006d32:	6826      	ldr	r6, [r4, #0]
 8006d34:	6961      	ldr	r1, [r4, #20]
 8006d36:	1d18      	adds	r0, r3, #4
 8006d38:	6028      	str	r0, [r5, #0]
 8006d3a:	0635      	lsls	r5, r6, #24
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	d501      	bpl.n	8006d44 <_printf_i+0x1cc>
 8006d40:	6019      	str	r1, [r3, #0]
 8006d42:	e002      	b.n	8006d4a <_printf_i+0x1d2>
 8006d44:	0670      	lsls	r0, r6, #25
 8006d46:	d5fb      	bpl.n	8006d40 <_printf_i+0x1c8>
 8006d48:	8019      	strh	r1, [r3, #0]
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	6123      	str	r3, [r4, #16]
 8006d4e:	4615      	mov	r5, r2
 8006d50:	e7ba      	b.n	8006cc8 <_printf_i+0x150>
 8006d52:	682b      	ldr	r3, [r5, #0]
 8006d54:	1d1a      	adds	r2, r3, #4
 8006d56:	602a      	str	r2, [r5, #0]
 8006d58:	681d      	ldr	r5, [r3, #0]
 8006d5a:	6862      	ldr	r2, [r4, #4]
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	4628      	mov	r0, r5
 8006d60:	f7f9 fa5e 	bl	8000220 <memchr>
 8006d64:	b108      	cbz	r0, 8006d6a <_printf_i+0x1f2>
 8006d66:	1b40      	subs	r0, r0, r5
 8006d68:	6060      	str	r0, [r4, #4]
 8006d6a:	6863      	ldr	r3, [r4, #4]
 8006d6c:	6123      	str	r3, [r4, #16]
 8006d6e:	2300      	movs	r3, #0
 8006d70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d74:	e7a8      	b.n	8006cc8 <_printf_i+0x150>
 8006d76:	6923      	ldr	r3, [r4, #16]
 8006d78:	462a      	mov	r2, r5
 8006d7a:	4649      	mov	r1, r9
 8006d7c:	4640      	mov	r0, r8
 8006d7e:	47d0      	blx	sl
 8006d80:	3001      	adds	r0, #1
 8006d82:	d0ab      	beq.n	8006cdc <_printf_i+0x164>
 8006d84:	6823      	ldr	r3, [r4, #0]
 8006d86:	079b      	lsls	r3, r3, #30
 8006d88:	d413      	bmi.n	8006db2 <_printf_i+0x23a>
 8006d8a:	68e0      	ldr	r0, [r4, #12]
 8006d8c:	9b03      	ldr	r3, [sp, #12]
 8006d8e:	4298      	cmp	r0, r3
 8006d90:	bfb8      	it	lt
 8006d92:	4618      	movlt	r0, r3
 8006d94:	e7a4      	b.n	8006ce0 <_printf_i+0x168>
 8006d96:	2301      	movs	r3, #1
 8006d98:	4632      	mov	r2, r6
 8006d9a:	4649      	mov	r1, r9
 8006d9c:	4640      	mov	r0, r8
 8006d9e:	47d0      	blx	sl
 8006da0:	3001      	adds	r0, #1
 8006da2:	d09b      	beq.n	8006cdc <_printf_i+0x164>
 8006da4:	3501      	adds	r5, #1
 8006da6:	68e3      	ldr	r3, [r4, #12]
 8006da8:	9903      	ldr	r1, [sp, #12]
 8006daa:	1a5b      	subs	r3, r3, r1
 8006dac:	42ab      	cmp	r3, r5
 8006dae:	dcf2      	bgt.n	8006d96 <_printf_i+0x21e>
 8006db0:	e7eb      	b.n	8006d8a <_printf_i+0x212>
 8006db2:	2500      	movs	r5, #0
 8006db4:	f104 0619 	add.w	r6, r4, #25
 8006db8:	e7f5      	b.n	8006da6 <_printf_i+0x22e>
 8006dba:	bf00      	nop
 8006dbc:	0800bf0e 	.word	0x0800bf0e
 8006dc0:	0800bf1f 	.word	0x0800bf1f

08006dc4 <_scanf_float>:
 8006dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc8:	b087      	sub	sp, #28
 8006dca:	4617      	mov	r7, r2
 8006dcc:	9303      	str	r3, [sp, #12]
 8006dce:	688b      	ldr	r3, [r1, #8]
 8006dd0:	1e5a      	subs	r2, r3, #1
 8006dd2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006dd6:	bf83      	ittte	hi
 8006dd8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006ddc:	195b      	addhi	r3, r3, r5
 8006dde:	9302      	strhi	r3, [sp, #8]
 8006de0:	2300      	movls	r3, #0
 8006de2:	bf86      	itte	hi
 8006de4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006de8:	608b      	strhi	r3, [r1, #8]
 8006dea:	9302      	strls	r3, [sp, #8]
 8006dec:	680b      	ldr	r3, [r1, #0]
 8006dee:	468b      	mov	fp, r1
 8006df0:	2500      	movs	r5, #0
 8006df2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006df6:	f84b 3b1c 	str.w	r3, [fp], #28
 8006dfa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006dfe:	4680      	mov	r8, r0
 8006e00:	460c      	mov	r4, r1
 8006e02:	465e      	mov	r6, fp
 8006e04:	46aa      	mov	sl, r5
 8006e06:	46a9      	mov	r9, r5
 8006e08:	9501      	str	r5, [sp, #4]
 8006e0a:	68a2      	ldr	r2, [r4, #8]
 8006e0c:	b152      	cbz	r2, 8006e24 <_scanf_float+0x60>
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	781b      	ldrb	r3, [r3, #0]
 8006e12:	2b4e      	cmp	r3, #78	; 0x4e
 8006e14:	d864      	bhi.n	8006ee0 <_scanf_float+0x11c>
 8006e16:	2b40      	cmp	r3, #64	; 0x40
 8006e18:	d83c      	bhi.n	8006e94 <_scanf_float+0xd0>
 8006e1a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006e1e:	b2c8      	uxtb	r0, r1
 8006e20:	280e      	cmp	r0, #14
 8006e22:	d93a      	bls.n	8006e9a <_scanf_float+0xd6>
 8006e24:	f1b9 0f00 	cmp.w	r9, #0
 8006e28:	d003      	beq.n	8006e32 <_scanf_float+0x6e>
 8006e2a:	6823      	ldr	r3, [r4, #0]
 8006e2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e30:	6023      	str	r3, [r4, #0]
 8006e32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e36:	f1ba 0f01 	cmp.w	sl, #1
 8006e3a:	f200 8113 	bhi.w	8007064 <_scanf_float+0x2a0>
 8006e3e:	455e      	cmp	r6, fp
 8006e40:	f200 8105 	bhi.w	800704e <_scanf_float+0x28a>
 8006e44:	2501      	movs	r5, #1
 8006e46:	4628      	mov	r0, r5
 8006e48:	b007      	add	sp, #28
 8006e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e4e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006e52:	2a0d      	cmp	r2, #13
 8006e54:	d8e6      	bhi.n	8006e24 <_scanf_float+0x60>
 8006e56:	a101      	add	r1, pc, #4	; (adr r1, 8006e5c <_scanf_float+0x98>)
 8006e58:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006e5c:	08006f9b 	.word	0x08006f9b
 8006e60:	08006e25 	.word	0x08006e25
 8006e64:	08006e25 	.word	0x08006e25
 8006e68:	08006e25 	.word	0x08006e25
 8006e6c:	08006ffb 	.word	0x08006ffb
 8006e70:	08006fd3 	.word	0x08006fd3
 8006e74:	08006e25 	.word	0x08006e25
 8006e78:	08006e25 	.word	0x08006e25
 8006e7c:	08006fa9 	.word	0x08006fa9
 8006e80:	08006e25 	.word	0x08006e25
 8006e84:	08006e25 	.word	0x08006e25
 8006e88:	08006e25 	.word	0x08006e25
 8006e8c:	08006e25 	.word	0x08006e25
 8006e90:	08006f61 	.word	0x08006f61
 8006e94:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006e98:	e7db      	b.n	8006e52 <_scanf_float+0x8e>
 8006e9a:	290e      	cmp	r1, #14
 8006e9c:	d8c2      	bhi.n	8006e24 <_scanf_float+0x60>
 8006e9e:	a001      	add	r0, pc, #4	; (adr r0, 8006ea4 <_scanf_float+0xe0>)
 8006ea0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006ea4:	08006f53 	.word	0x08006f53
 8006ea8:	08006e25 	.word	0x08006e25
 8006eac:	08006f53 	.word	0x08006f53
 8006eb0:	08006fe7 	.word	0x08006fe7
 8006eb4:	08006e25 	.word	0x08006e25
 8006eb8:	08006f01 	.word	0x08006f01
 8006ebc:	08006f3d 	.word	0x08006f3d
 8006ec0:	08006f3d 	.word	0x08006f3d
 8006ec4:	08006f3d 	.word	0x08006f3d
 8006ec8:	08006f3d 	.word	0x08006f3d
 8006ecc:	08006f3d 	.word	0x08006f3d
 8006ed0:	08006f3d 	.word	0x08006f3d
 8006ed4:	08006f3d 	.word	0x08006f3d
 8006ed8:	08006f3d 	.word	0x08006f3d
 8006edc:	08006f3d 	.word	0x08006f3d
 8006ee0:	2b6e      	cmp	r3, #110	; 0x6e
 8006ee2:	d809      	bhi.n	8006ef8 <_scanf_float+0x134>
 8006ee4:	2b60      	cmp	r3, #96	; 0x60
 8006ee6:	d8b2      	bhi.n	8006e4e <_scanf_float+0x8a>
 8006ee8:	2b54      	cmp	r3, #84	; 0x54
 8006eea:	d077      	beq.n	8006fdc <_scanf_float+0x218>
 8006eec:	2b59      	cmp	r3, #89	; 0x59
 8006eee:	d199      	bne.n	8006e24 <_scanf_float+0x60>
 8006ef0:	2d07      	cmp	r5, #7
 8006ef2:	d197      	bne.n	8006e24 <_scanf_float+0x60>
 8006ef4:	2508      	movs	r5, #8
 8006ef6:	e029      	b.n	8006f4c <_scanf_float+0x188>
 8006ef8:	2b74      	cmp	r3, #116	; 0x74
 8006efa:	d06f      	beq.n	8006fdc <_scanf_float+0x218>
 8006efc:	2b79      	cmp	r3, #121	; 0x79
 8006efe:	e7f6      	b.n	8006eee <_scanf_float+0x12a>
 8006f00:	6821      	ldr	r1, [r4, #0]
 8006f02:	05c8      	lsls	r0, r1, #23
 8006f04:	d51a      	bpl.n	8006f3c <_scanf_float+0x178>
 8006f06:	9b02      	ldr	r3, [sp, #8]
 8006f08:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006f0c:	6021      	str	r1, [r4, #0]
 8006f0e:	f109 0901 	add.w	r9, r9, #1
 8006f12:	b11b      	cbz	r3, 8006f1c <_scanf_float+0x158>
 8006f14:	3b01      	subs	r3, #1
 8006f16:	3201      	adds	r2, #1
 8006f18:	9302      	str	r3, [sp, #8]
 8006f1a:	60a2      	str	r2, [r4, #8]
 8006f1c:	68a3      	ldr	r3, [r4, #8]
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	60a3      	str	r3, [r4, #8]
 8006f22:	6923      	ldr	r3, [r4, #16]
 8006f24:	3301      	adds	r3, #1
 8006f26:	6123      	str	r3, [r4, #16]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	607b      	str	r3, [r7, #4]
 8006f30:	f340 8084 	ble.w	800703c <_scanf_float+0x278>
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	3301      	adds	r3, #1
 8006f38:	603b      	str	r3, [r7, #0]
 8006f3a:	e766      	b.n	8006e0a <_scanf_float+0x46>
 8006f3c:	eb1a 0f05 	cmn.w	sl, r5
 8006f40:	f47f af70 	bne.w	8006e24 <_scanf_float+0x60>
 8006f44:	6822      	ldr	r2, [r4, #0]
 8006f46:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006f4a:	6022      	str	r2, [r4, #0]
 8006f4c:	f806 3b01 	strb.w	r3, [r6], #1
 8006f50:	e7e4      	b.n	8006f1c <_scanf_float+0x158>
 8006f52:	6822      	ldr	r2, [r4, #0]
 8006f54:	0610      	lsls	r0, r2, #24
 8006f56:	f57f af65 	bpl.w	8006e24 <_scanf_float+0x60>
 8006f5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f5e:	e7f4      	b.n	8006f4a <_scanf_float+0x186>
 8006f60:	f1ba 0f00 	cmp.w	sl, #0
 8006f64:	d10e      	bne.n	8006f84 <_scanf_float+0x1c0>
 8006f66:	f1b9 0f00 	cmp.w	r9, #0
 8006f6a:	d10e      	bne.n	8006f8a <_scanf_float+0x1c6>
 8006f6c:	6822      	ldr	r2, [r4, #0]
 8006f6e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006f72:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006f76:	d108      	bne.n	8006f8a <_scanf_float+0x1c6>
 8006f78:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006f7c:	6022      	str	r2, [r4, #0]
 8006f7e:	f04f 0a01 	mov.w	sl, #1
 8006f82:	e7e3      	b.n	8006f4c <_scanf_float+0x188>
 8006f84:	f1ba 0f02 	cmp.w	sl, #2
 8006f88:	d055      	beq.n	8007036 <_scanf_float+0x272>
 8006f8a:	2d01      	cmp	r5, #1
 8006f8c:	d002      	beq.n	8006f94 <_scanf_float+0x1d0>
 8006f8e:	2d04      	cmp	r5, #4
 8006f90:	f47f af48 	bne.w	8006e24 <_scanf_float+0x60>
 8006f94:	3501      	adds	r5, #1
 8006f96:	b2ed      	uxtb	r5, r5
 8006f98:	e7d8      	b.n	8006f4c <_scanf_float+0x188>
 8006f9a:	f1ba 0f01 	cmp.w	sl, #1
 8006f9e:	f47f af41 	bne.w	8006e24 <_scanf_float+0x60>
 8006fa2:	f04f 0a02 	mov.w	sl, #2
 8006fa6:	e7d1      	b.n	8006f4c <_scanf_float+0x188>
 8006fa8:	b97d      	cbnz	r5, 8006fca <_scanf_float+0x206>
 8006faa:	f1b9 0f00 	cmp.w	r9, #0
 8006fae:	f47f af3c 	bne.w	8006e2a <_scanf_float+0x66>
 8006fb2:	6822      	ldr	r2, [r4, #0]
 8006fb4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006fb8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006fbc:	f47f af39 	bne.w	8006e32 <_scanf_float+0x6e>
 8006fc0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006fc4:	6022      	str	r2, [r4, #0]
 8006fc6:	2501      	movs	r5, #1
 8006fc8:	e7c0      	b.n	8006f4c <_scanf_float+0x188>
 8006fca:	2d03      	cmp	r5, #3
 8006fcc:	d0e2      	beq.n	8006f94 <_scanf_float+0x1d0>
 8006fce:	2d05      	cmp	r5, #5
 8006fd0:	e7de      	b.n	8006f90 <_scanf_float+0x1cc>
 8006fd2:	2d02      	cmp	r5, #2
 8006fd4:	f47f af26 	bne.w	8006e24 <_scanf_float+0x60>
 8006fd8:	2503      	movs	r5, #3
 8006fda:	e7b7      	b.n	8006f4c <_scanf_float+0x188>
 8006fdc:	2d06      	cmp	r5, #6
 8006fde:	f47f af21 	bne.w	8006e24 <_scanf_float+0x60>
 8006fe2:	2507      	movs	r5, #7
 8006fe4:	e7b2      	b.n	8006f4c <_scanf_float+0x188>
 8006fe6:	6822      	ldr	r2, [r4, #0]
 8006fe8:	0591      	lsls	r1, r2, #22
 8006fea:	f57f af1b 	bpl.w	8006e24 <_scanf_float+0x60>
 8006fee:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006ff2:	6022      	str	r2, [r4, #0]
 8006ff4:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ff8:	e7a8      	b.n	8006f4c <_scanf_float+0x188>
 8006ffa:	6822      	ldr	r2, [r4, #0]
 8006ffc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007000:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007004:	d006      	beq.n	8007014 <_scanf_float+0x250>
 8007006:	0550      	lsls	r0, r2, #21
 8007008:	f57f af0c 	bpl.w	8006e24 <_scanf_float+0x60>
 800700c:	f1b9 0f00 	cmp.w	r9, #0
 8007010:	f43f af0f 	beq.w	8006e32 <_scanf_float+0x6e>
 8007014:	0591      	lsls	r1, r2, #22
 8007016:	bf58      	it	pl
 8007018:	9901      	ldrpl	r1, [sp, #4]
 800701a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800701e:	bf58      	it	pl
 8007020:	eba9 0101 	subpl.w	r1, r9, r1
 8007024:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007028:	bf58      	it	pl
 800702a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800702e:	6022      	str	r2, [r4, #0]
 8007030:	f04f 0900 	mov.w	r9, #0
 8007034:	e78a      	b.n	8006f4c <_scanf_float+0x188>
 8007036:	f04f 0a03 	mov.w	sl, #3
 800703a:	e787      	b.n	8006f4c <_scanf_float+0x188>
 800703c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007040:	4639      	mov	r1, r7
 8007042:	4640      	mov	r0, r8
 8007044:	4798      	blx	r3
 8007046:	2800      	cmp	r0, #0
 8007048:	f43f aedf 	beq.w	8006e0a <_scanf_float+0x46>
 800704c:	e6ea      	b.n	8006e24 <_scanf_float+0x60>
 800704e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007052:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007056:	463a      	mov	r2, r7
 8007058:	4640      	mov	r0, r8
 800705a:	4798      	blx	r3
 800705c:	6923      	ldr	r3, [r4, #16]
 800705e:	3b01      	subs	r3, #1
 8007060:	6123      	str	r3, [r4, #16]
 8007062:	e6ec      	b.n	8006e3e <_scanf_float+0x7a>
 8007064:	1e6b      	subs	r3, r5, #1
 8007066:	2b06      	cmp	r3, #6
 8007068:	d825      	bhi.n	80070b6 <_scanf_float+0x2f2>
 800706a:	2d02      	cmp	r5, #2
 800706c:	d836      	bhi.n	80070dc <_scanf_float+0x318>
 800706e:	455e      	cmp	r6, fp
 8007070:	f67f aee8 	bls.w	8006e44 <_scanf_float+0x80>
 8007074:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007078:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800707c:	463a      	mov	r2, r7
 800707e:	4640      	mov	r0, r8
 8007080:	4798      	blx	r3
 8007082:	6923      	ldr	r3, [r4, #16]
 8007084:	3b01      	subs	r3, #1
 8007086:	6123      	str	r3, [r4, #16]
 8007088:	e7f1      	b.n	800706e <_scanf_float+0x2aa>
 800708a:	9802      	ldr	r0, [sp, #8]
 800708c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007090:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007094:	9002      	str	r0, [sp, #8]
 8007096:	463a      	mov	r2, r7
 8007098:	4640      	mov	r0, r8
 800709a:	4798      	blx	r3
 800709c:	6923      	ldr	r3, [r4, #16]
 800709e:	3b01      	subs	r3, #1
 80070a0:	6123      	str	r3, [r4, #16]
 80070a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070a6:	fa5f fa8a 	uxtb.w	sl, sl
 80070aa:	f1ba 0f02 	cmp.w	sl, #2
 80070ae:	d1ec      	bne.n	800708a <_scanf_float+0x2c6>
 80070b0:	3d03      	subs	r5, #3
 80070b2:	b2ed      	uxtb	r5, r5
 80070b4:	1b76      	subs	r6, r6, r5
 80070b6:	6823      	ldr	r3, [r4, #0]
 80070b8:	05da      	lsls	r2, r3, #23
 80070ba:	d52f      	bpl.n	800711c <_scanf_float+0x358>
 80070bc:	055b      	lsls	r3, r3, #21
 80070be:	d510      	bpl.n	80070e2 <_scanf_float+0x31e>
 80070c0:	455e      	cmp	r6, fp
 80070c2:	f67f aebf 	bls.w	8006e44 <_scanf_float+0x80>
 80070c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80070ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80070ce:	463a      	mov	r2, r7
 80070d0:	4640      	mov	r0, r8
 80070d2:	4798      	blx	r3
 80070d4:	6923      	ldr	r3, [r4, #16]
 80070d6:	3b01      	subs	r3, #1
 80070d8:	6123      	str	r3, [r4, #16]
 80070da:	e7f1      	b.n	80070c0 <_scanf_float+0x2fc>
 80070dc:	46aa      	mov	sl, r5
 80070de:	9602      	str	r6, [sp, #8]
 80070e0:	e7df      	b.n	80070a2 <_scanf_float+0x2de>
 80070e2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80070e6:	6923      	ldr	r3, [r4, #16]
 80070e8:	2965      	cmp	r1, #101	; 0x65
 80070ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80070ee:	f106 35ff 	add.w	r5, r6, #4294967295
 80070f2:	6123      	str	r3, [r4, #16]
 80070f4:	d00c      	beq.n	8007110 <_scanf_float+0x34c>
 80070f6:	2945      	cmp	r1, #69	; 0x45
 80070f8:	d00a      	beq.n	8007110 <_scanf_float+0x34c>
 80070fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80070fe:	463a      	mov	r2, r7
 8007100:	4640      	mov	r0, r8
 8007102:	4798      	blx	r3
 8007104:	6923      	ldr	r3, [r4, #16]
 8007106:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800710a:	3b01      	subs	r3, #1
 800710c:	1eb5      	subs	r5, r6, #2
 800710e:	6123      	str	r3, [r4, #16]
 8007110:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007114:	463a      	mov	r2, r7
 8007116:	4640      	mov	r0, r8
 8007118:	4798      	blx	r3
 800711a:	462e      	mov	r6, r5
 800711c:	6825      	ldr	r5, [r4, #0]
 800711e:	f015 0510 	ands.w	r5, r5, #16
 8007122:	d159      	bne.n	80071d8 <_scanf_float+0x414>
 8007124:	7035      	strb	r5, [r6, #0]
 8007126:	6823      	ldr	r3, [r4, #0]
 8007128:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800712c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007130:	d11b      	bne.n	800716a <_scanf_float+0x3a6>
 8007132:	9b01      	ldr	r3, [sp, #4]
 8007134:	454b      	cmp	r3, r9
 8007136:	eba3 0209 	sub.w	r2, r3, r9
 800713a:	d123      	bne.n	8007184 <_scanf_float+0x3c0>
 800713c:	2200      	movs	r2, #0
 800713e:	4659      	mov	r1, fp
 8007140:	4640      	mov	r0, r8
 8007142:	f000 feeb 	bl	8007f1c <_strtod_r>
 8007146:	6822      	ldr	r2, [r4, #0]
 8007148:	9b03      	ldr	r3, [sp, #12]
 800714a:	f012 0f02 	tst.w	r2, #2
 800714e:	ec57 6b10 	vmov	r6, r7, d0
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	d021      	beq.n	800719a <_scanf_float+0x3d6>
 8007156:	9903      	ldr	r1, [sp, #12]
 8007158:	1d1a      	adds	r2, r3, #4
 800715a:	600a      	str	r2, [r1, #0]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	e9c3 6700 	strd	r6, r7, [r3]
 8007162:	68e3      	ldr	r3, [r4, #12]
 8007164:	3301      	adds	r3, #1
 8007166:	60e3      	str	r3, [r4, #12]
 8007168:	e66d      	b.n	8006e46 <_scanf_float+0x82>
 800716a:	9b04      	ldr	r3, [sp, #16]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d0e5      	beq.n	800713c <_scanf_float+0x378>
 8007170:	9905      	ldr	r1, [sp, #20]
 8007172:	230a      	movs	r3, #10
 8007174:	462a      	mov	r2, r5
 8007176:	3101      	adds	r1, #1
 8007178:	4640      	mov	r0, r8
 800717a:	f000 ff57 	bl	800802c <_strtol_r>
 800717e:	9b04      	ldr	r3, [sp, #16]
 8007180:	9e05      	ldr	r6, [sp, #20]
 8007182:	1ac2      	subs	r2, r0, r3
 8007184:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007188:	429e      	cmp	r6, r3
 800718a:	bf28      	it	cs
 800718c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007190:	4912      	ldr	r1, [pc, #72]	; (80071dc <_scanf_float+0x418>)
 8007192:	4630      	mov	r0, r6
 8007194:	f000 f87e 	bl	8007294 <siprintf>
 8007198:	e7d0      	b.n	800713c <_scanf_float+0x378>
 800719a:	9903      	ldr	r1, [sp, #12]
 800719c:	f012 0f04 	tst.w	r2, #4
 80071a0:	f103 0204 	add.w	r2, r3, #4
 80071a4:	600a      	str	r2, [r1, #0]
 80071a6:	d1d9      	bne.n	800715c <_scanf_float+0x398>
 80071a8:	f8d3 8000 	ldr.w	r8, [r3]
 80071ac:	ee10 2a10 	vmov	r2, s0
 80071b0:	ee10 0a10 	vmov	r0, s0
 80071b4:	463b      	mov	r3, r7
 80071b6:	4639      	mov	r1, r7
 80071b8:	f7f9 fcd8 	bl	8000b6c <__aeabi_dcmpun>
 80071bc:	b128      	cbz	r0, 80071ca <_scanf_float+0x406>
 80071be:	4808      	ldr	r0, [pc, #32]	; (80071e0 <_scanf_float+0x41c>)
 80071c0:	f000 f862 	bl	8007288 <nanf>
 80071c4:	ed88 0a00 	vstr	s0, [r8]
 80071c8:	e7cb      	b.n	8007162 <_scanf_float+0x39e>
 80071ca:	4630      	mov	r0, r6
 80071cc:	4639      	mov	r1, r7
 80071ce:	f7f9 fd2b 	bl	8000c28 <__aeabi_d2f>
 80071d2:	f8c8 0000 	str.w	r0, [r8]
 80071d6:	e7c4      	b.n	8007162 <_scanf_float+0x39e>
 80071d8:	2500      	movs	r5, #0
 80071da:	e634      	b.n	8006e46 <_scanf_float+0x82>
 80071dc:	0800bf30 	.word	0x0800bf30
 80071e0:	0800c338 	.word	0x0800c338

080071e4 <modf>:
 80071e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e6:	ec55 4b10 	vmov	r4, r5, d0
 80071ea:	4606      	mov	r6, r0
 80071ec:	f3c5 500a 	ubfx	r0, r5, #20, #11
 80071f0:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 80071f4:	2b13      	cmp	r3, #19
 80071f6:	462f      	mov	r7, r5
 80071f8:	dc21      	bgt.n	800723e <modf+0x5a>
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	da07      	bge.n	800720e <modf+0x2a>
 80071fe:	2200      	movs	r2, #0
 8007200:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8007204:	e9c6 2300 	strd	r2, r3, [r6]
 8007208:	ec45 4b10 	vmov	d0, r4, r5
 800720c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800720e:	481d      	ldr	r0, [pc, #116]	; (8007284 <modf+0xa0>)
 8007210:	4118      	asrs	r0, r3
 8007212:	ea05 0300 	and.w	r3, r5, r0
 8007216:	4323      	orrs	r3, r4
 8007218:	d105      	bne.n	8007226 <modf+0x42>
 800721a:	e9c6 4500 	strd	r4, r5, [r6]
 800721e:	f007 4500 	and.w	r5, r7, #2147483648	; 0x80000000
 8007222:	461c      	mov	r4, r3
 8007224:	e7f0      	b.n	8007208 <modf+0x24>
 8007226:	2200      	movs	r2, #0
 8007228:	ea25 0300 	bic.w	r3, r5, r0
 800722c:	4620      	mov	r0, r4
 800722e:	4629      	mov	r1, r5
 8007230:	e9c6 2300 	strd	r2, r3, [r6]
 8007234:	f7f9 f848 	bl	80002c8 <__aeabi_dsub>
 8007238:	4604      	mov	r4, r0
 800723a:	460d      	mov	r5, r1
 800723c:	e7e4      	b.n	8007208 <modf+0x24>
 800723e:	2b33      	cmp	r3, #51	; 0x33
 8007240:	dd13      	ble.n	800726a <modf+0x86>
 8007242:	ed86 0b00 	vstr	d0, [r6]
 8007246:	f003 f84b 	bl	800a2e0 <__fpclassifyd>
 800724a:	b950      	cbnz	r0, 8007262 <modf+0x7e>
 800724c:	4622      	mov	r2, r4
 800724e:	462b      	mov	r3, r5
 8007250:	4620      	mov	r0, r4
 8007252:	4629      	mov	r1, r5
 8007254:	f7f9 f83a 	bl	80002cc <__adddf3>
 8007258:	4604      	mov	r4, r0
 800725a:	460d      	mov	r5, r1
 800725c:	e9c6 4500 	strd	r4, r5, [r6]
 8007260:	e7d2      	b.n	8007208 <modf+0x24>
 8007262:	2400      	movs	r4, #0
 8007264:	f005 4500 	and.w	r5, r5, #2147483648	; 0x80000000
 8007268:	e7ce      	b.n	8007208 <modf+0x24>
 800726a:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 800726e:	f04f 30ff 	mov.w	r0, #4294967295
 8007272:	40d8      	lsrs	r0, r3
 8007274:	ea14 0300 	ands.w	r3, r4, r0
 8007278:	d0cf      	beq.n	800721a <modf+0x36>
 800727a:	462b      	mov	r3, r5
 800727c:	ea24 0200 	bic.w	r2, r4, r0
 8007280:	e7d4      	b.n	800722c <modf+0x48>
 8007282:	bf00      	nop
 8007284:	000fffff 	.word	0x000fffff

08007288 <nanf>:
 8007288:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007290 <nanf+0x8>
 800728c:	4770      	bx	lr
 800728e:	bf00      	nop
 8007290:	7fc00000 	.word	0x7fc00000

08007294 <siprintf>:
 8007294:	b40e      	push	{r1, r2, r3}
 8007296:	b500      	push	{lr}
 8007298:	b09c      	sub	sp, #112	; 0x70
 800729a:	ab1d      	add	r3, sp, #116	; 0x74
 800729c:	9002      	str	r0, [sp, #8]
 800729e:	9006      	str	r0, [sp, #24]
 80072a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80072a4:	4809      	ldr	r0, [pc, #36]	; (80072cc <siprintf+0x38>)
 80072a6:	9107      	str	r1, [sp, #28]
 80072a8:	9104      	str	r1, [sp, #16]
 80072aa:	4909      	ldr	r1, [pc, #36]	; (80072d0 <siprintf+0x3c>)
 80072ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80072b0:	9105      	str	r1, [sp, #20]
 80072b2:	6800      	ldr	r0, [r0, #0]
 80072b4:	9301      	str	r3, [sp, #4]
 80072b6:	a902      	add	r1, sp, #8
 80072b8:	f002 ff12 	bl	800a0e0 <_svfiprintf_r>
 80072bc:	9b02      	ldr	r3, [sp, #8]
 80072be:	2200      	movs	r2, #0
 80072c0:	701a      	strb	r2, [r3, #0]
 80072c2:	b01c      	add	sp, #112	; 0x70
 80072c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80072c8:	b003      	add	sp, #12
 80072ca:	4770      	bx	lr
 80072cc:	20000008 	.word	0x20000008
 80072d0:	ffff0208 	.word	0xffff0208

080072d4 <sulp>:
 80072d4:	b570      	push	{r4, r5, r6, lr}
 80072d6:	4604      	mov	r4, r0
 80072d8:	460d      	mov	r5, r1
 80072da:	ec45 4b10 	vmov	d0, r4, r5
 80072de:	4616      	mov	r6, r2
 80072e0:	f002 fc5c 	bl	8009b9c <__ulp>
 80072e4:	ec51 0b10 	vmov	r0, r1, d0
 80072e8:	b17e      	cbz	r6, 800730a <sulp+0x36>
 80072ea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80072ee:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	dd09      	ble.n	800730a <sulp+0x36>
 80072f6:	051b      	lsls	r3, r3, #20
 80072f8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80072fc:	2400      	movs	r4, #0
 80072fe:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007302:	4622      	mov	r2, r4
 8007304:	462b      	mov	r3, r5
 8007306:	f7f9 f997 	bl	8000638 <__aeabi_dmul>
 800730a:	bd70      	pop	{r4, r5, r6, pc}
 800730c:	0000      	movs	r0, r0
	...

08007310 <_strtod_l>:
 8007310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007314:	ed2d 8b02 	vpush	{d8}
 8007318:	b09d      	sub	sp, #116	; 0x74
 800731a:	461f      	mov	r7, r3
 800731c:	2300      	movs	r3, #0
 800731e:	9318      	str	r3, [sp, #96]	; 0x60
 8007320:	4ba2      	ldr	r3, [pc, #648]	; (80075ac <_strtod_l+0x29c>)
 8007322:	9213      	str	r2, [sp, #76]	; 0x4c
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	9305      	str	r3, [sp, #20]
 8007328:	4604      	mov	r4, r0
 800732a:	4618      	mov	r0, r3
 800732c:	4688      	mov	r8, r1
 800732e:	f7f8 ff6f 	bl	8000210 <strlen>
 8007332:	f04f 0a00 	mov.w	sl, #0
 8007336:	4605      	mov	r5, r0
 8007338:	f04f 0b00 	mov.w	fp, #0
 800733c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007340:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007342:	781a      	ldrb	r2, [r3, #0]
 8007344:	2a2b      	cmp	r2, #43	; 0x2b
 8007346:	d04e      	beq.n	80073e6 <_strtod_l+0xd6>
 8007348:	d83b      	bhi.n	80073c2 <_strtod_l+0xb2>
 800734a:	2a0d      	cmp	r2, #13
 800734c:	d834      	bhi.n	80073b8 <_strtod_l+0xa8>
 800734e:	2a08      	cmp	r2, #8
 8007350:	d834      	bhi.n	80073bc <_strtod_l+0xac>
 8007352:	2a00      	cmp	r2, #0
 8007354:	d03e      	beq.n	80073d4 <_strtod_l+0xc4>
 8007356:	2300      	movs	r3, #0
 8007358:	930a      	str	r3, [sp, #40]	; 0x28
 800735a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800735c:	7833      	ldrb	r3, [r6, #0]
 800735e:	2b30      	cmp	r3, #48	; 0x30
 8007360:	f040 80b0 	bne.w	80074c4 <_strtod_l+0x1b4>
 8007364:	7873      	ldrb	r3, [r6, #1]
 8007366:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800736a:	2b58      	cmp	r3, #88	; 0x58
 800736c:	d168      	bne.n	8007440 <_strtod_l+0x130>
 800736e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007370:	9301      	str	r3, [sp, #4]
 8007372:	ab18      	add	r3, sp, #96	; 0x60
 8007374:	9702      	str	r7, [sp, #8]
 8007376:	9300      	str	r3, [sp, #0]
 8007378:	4a8d      	ldr	r2, [pc, #564]	; (80075b0 <_strtod_l+0x2a0>)
 800737a:	ab19      	add	r3, sp, #100	; 0x64
 800737c:	a917      	add	r1, sp, #92	; 0x5c
 800737e:	4620      	mov	r0, r4
 8007380:	f001 fd74 	bl	8008e6c <__gethex>
 8007384:	f010 0707 	ands.w	r7, r0, #7
 8007388:	4605      	mov	r5, r0
 800738a:	d005      	beq.n	8007398 <_strtod_l+0x88>
 800738c:	2f06      	cmp	r7, #6
 800738e:	d12c      	bne.n	80073ea <_strtod_l+0xda>
 8007390:	3601      	adds	r6, #1
 8007392:	2300      	movs	r3, #0
 8007394:	9617      	str	r6, [sp, #92]	; 0x5c
 8007396:	930a      	str	r3, [sp, #40]	; 0x28
 8007398:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800739a:	2b00      	cmp	r3, #0
 800739c:	f040 8590 	bne.w	8007ec0 <_strtod_l+0xbb0>
 80073a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073a2:	b1eb      	cbz	r3, 80073e0 <_strtod_l+0xd0>
 80073a4:	4652      	mov	r2, sl
 80073a6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80073aa:	ec43 2b10 	vmov	d0, r2, r3
 80073ae:	b01d      	add	sp, #116	; 0x74
 80073b0:	ecbd 8b02 	vpop	{d8}
 80073b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073b8:	2a20      	cmp	r2, #32
 80073ba:	d1cc      	bne.n	8007356 <_strtod_l+0x46>
 80073bc:	3301      	adds	r3, #1
 80073be:	9317      	str	r3, [sp, #92]	; 0x5c
 80073c0:	e7be      	b.n	8007340 <_strtod_l+0x30>
 80073c2:	2a2d      	cmp	r2, #45	; 0x2d
 80073c4:	d1c7      	bne.n	8007356 <_strtod_l+0x46>
 80073c6:	2201      	movs	r2, #1
 80073c8:	920a      	str	r2, [sp, #40]	; 0x28
 80073ca:	1c5a      	adds	r2, r3, #1
 80073cc:	9217      	str	r2, [sp, #92]	; 0x5c
 80073ce:	785b      	ldrb	r3, [r3, #1]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1c2      	bne.n	800735a <_strtod_l+0x4a>
 80073d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073d6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80073da:	2b00      	cmp	r3, #0
 80073dc:	f040 856e 	bne.w	8007ebc <_strtod_l+0xbac>
 80073e0:	4652      	mov	r2, sl
 80073e2:	465b      	mov	r3, fp
 80073e4:	e7e1      	b.n	80073aa <_strtod_l+0x9a>
 80073e6:	2200      	movs	r2, #0
 80073e8:	e7ee      	b.n	80073c8 <_strtod_l+0xb8>
 80073ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80073ec:	b13a      	cbz	r2, 80073fe <_strtod_l+0xee>
 80073ee:	2135      	movs	r1, #53	; 0x35
 80073f0:	a81a      	add	r0, sp, #104	; 0x68
 80073f2:	f002 fcde 	bl	8009db2 <__copybits>
 80073f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80073f8:	4620      	mov	r0, r4
 80073fa:	f002 f89d 	bl	8009538 <_Bfree>
 80073fe:	3f01      	subs	r7, #1
 8007400:	2f04      	cmp	r7, #4
 8007402:	d806      	bhi.n	8007412 <_strtod_l+0x102>
 8007404:	e8df f007 	tbb	[pc, r7]
 8007408:	1714030a 	.word	0x1714030a
 800740c:	0a          	.byte	0x0a
 800740d:	00          	.byte	0x00
 800740e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007412:	0728      	lsls	r0, r5, #28
 8007414:	d5c0      	bpl.n	8007398 <_strtod_l+0x88>
 8007416:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800741a:	e7bd      	b.n	8007398 <_strtod_l+0x88>
 800741c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007420:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007422:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007426:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800742a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800742e:	e7f0      	b.n	8007412 <_strtod_l+0x102>
 8007430:	f8df b180 	ldr.w	fp, [pc, #384]	; 80075b4 <_strtod_l+0x2a4>
 8007434:	e7ed      	b.n	8007412 <_strtod_l+0x102>
 8007436:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800743a:	f04f 3aff 	mov.w	sl, #4294967295
 800743e:	e7e8      	b.n	8007412 <_strtod_l+0x102>
 8007440:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007442:	1c5a      	adds	r2, r3, #1
 8007444:	9217      	str	r2, [sp, #92]	; 0x5c
 8007446:	785b      	ldrb	r3, [r3, #1]
 8007448:	2b30      	cmp	r3, #48	; 0x30
 800744a:	d0f9      	beq.n	8007440 <_strtod_l+0x130>
 800744c:	2b00      	cmp	r3, #0
 800744e:	d0a3      	beq.n	8007398 <_strtod_l+0x88>
 8007450:	2301      	movs	r3, #1
 8007452:	f04f 0900 	mov.w	r9, #0
 8007456:	9304      	str	r3, [sp, #16]
 8007458:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800745a:	9308      	str	r3, [sp, #32]
 800745c:	f8cd 901c 	str.w	r9, [sp, #28]
 8007460:	464f      	mov	r7, r9
 8007462:	220a      	movs	r2, #10
 8007464:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007466:	7806      	ldrb	r6, [r0, #0]
 8007468:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800746c:	b2d9      	uxtb	r1, r3
 800746e:	2909      	cmp	r1, #9
 8007470:	d92a      	bls.n	80074c8 <_strtod_l+0x1b8>
 8007472:	9905      	ldr	r1, [sp, #20]
 8007474:	462a      	mov	r2, r5
 8007476:	f002 ff77 	bl	800a368 <strncmp>
 800747a:	b398      	cbz	r0, 80074e4 <_strtod_l+0x1d4>
 800747c:	2000      	movs	r0, #0
 800747e:	4632      	mov	r2, r6
 8007480:	463d      	mov	r5, r7
 8007482:	9005      	str	r0, [sp, #20]
 8007484:	4603      	mov	r3, r0
 8007486:	2a65      	cmp	r2, #101	; 0x65
 8007488:	d001      	beq.n	800748e <_strtod_l+0x17e>
 800748a:	2a45      	cmp	r2, #69	; 0x45
 800748c:	d118      	bne.n	80074c0 <_strtod_l+0x1b0>
 800748e:	b91d      	cbnz	r5, 8007498 <_strtod_l+0x188>
 8007490:	9a04      	ldr	r2, [sp, #16]
 8007492:	4302      	orrs	r2, r0
 8007494:	d09e      	beq.n	80073d4 <_strtod_l+0xc4>
 8007496:	2500      	movs	r5, #0
 8007498:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800749c:	f108 0201 	add.w	r2, r8, #1
 80074a0:	9217      	str	r2, [sp, #92]	; 0x5c
 80074a2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80074a6:	2a2b      	cmp	r2, #43	; 0x2b
 80074a8:	d075      	beq.n	8007596 <_strtod_l+0x286>
 80074aa:	2a2d      	cmp	r2, #45	; 0x2d
 80074ac:	d07b      	beq.n	80075a6 <_strtod_l+0x296>
 80074ae:	f04f 0c00 	mov.w	ip, #0
 80074b2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80074b6:	2909      	cmp	r1, #9
 80074b8:	f240 8082 	bls.w	80075c0 <_strtod_l+0x2b0>
 80074bc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80074c0:	2600      	movs	r6, #0
 80074c2:	e09d      	b.n	8007600 <_strtod_l+0x2f0>
 80074c4:	2300      	movs	r3, #0
 80074c6:	e7c4      	b.n	8007452 <_strtod_l+0x142>
 80074c8:	2f08      	cmp	r7, #8
 80074ca:	bfd8      	it	le
 80074cc:	9907      	ldrle	r1, [sp, #28]
 80074ce:	f100 0001 	add.w	r0, r0, #1
 80074d2:	bfda      	itte	le
 80074d4:	fb02 3301 	mlale	r3, r2, r1, r3
 80074d8:	9307      	strle	r3, [sp, #28]
 80074da:	fb02 3909 	mlagt	r9, r2, r9, r3
 80074de:	3701      	adds	r7, #1
 80074e0:	9017      	str	r0, [sp, #92]	; 0x5c
 80074e2:	e7bf      	b.n	8007464 <_strtod_l+0x154>
 80074e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80074e6:	195a      	adds	r2, r3, r5
 80074e8:	9217      	str	r2, [sp, #92]	; 0x5c
 80074ea:	5d5a      	ldrb	r2, [r3, r5]
 80074ec:	2f00      	cmp	r7, #0
 80074ee:	d037      	beq.n	8007560 <_strtod_l+0x250>
 80074f0:	9005      	str	r0, [sp, #20]
 80074f2:	463d      	mov	r5, r7
 80074f4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80074f8:	2b09      	cmp	r3, #9
 80074fa:	d912      	bls.n	8007522 <_strtod_l+0x212>
 80074fc:	2301      	movs	r3, #1
 80074fe:	e7c2      	b.n	8007486 <_strtod_l+0x176>
 8007500:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007502:	1c5a      	adds	r2, r3, #1
 8007504:	9217      	str	r2, [sp, #92]	; 0x5c
 8007506:	785a      	ldrb	r2, [r3, #1]
 8007508:	3001      	adds	r0, #1
 800750a:	2a30      	cmp	r2, #48	; 0x30
 800750c:	d0f8      	beq.n	8007500 <_strtod_l+0x1f0>
 800750e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007512:	2b08      	cmp	r3, #8
 8007514:	f200 84d9 	bhi.w	8007eca <_strtod_l+0xbba>
 8007518:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800751a:	9005      	str	r0, [sp, #20]
 800751c:	2000      	movs	r0, #0
 800751e:	9308      	str	r3, [sp, #32]
 8007520:	4605      	mov	r5, r0
 8007522:	3a30      	subs	r2, #48	; 0x30
 8007524:	f100 0301 	add.w	r3, r0, #1
 8007528:	d014      	beq.n	8007554 <_strtod_l+0x244>
 800752a:	9905      	ldr	r1, [sp, #20]
 800752c:	4419      	add	r1, r3
 800752e:	9105      	str	r1, [sp, #20]
 8007530:	462b      	mov	r3, r5
 8007532:	eb00 0e05 	add.w	lr, r0, r5
 8007536:	210a      	movs	r1, #10
 8007538:	4573      	cmp	r3, lr
 800753a:	d113      	bne.n	8007564 <_strtod_l+0x254>
 800753c:	182b      	adds	r3, r5, r0
 800753e:	2b08      	cmp	r3, #8
 8007540:	f105 0501 	add.w	r5, r5, #1
 8007544:	4405      	add	r5, r0
 8007546:	dc1c      	bgt.n	8007582 <_strtod_l+0x272>
 8007548:	9907      	ldr	r1, [sp, #28]
 800754a:	230a      	movs	r3, #10
 800754c:	fb03 2301 	mla	r3, r3, r1, r2
 8007550:	9307      	str	r3, [sp, #28]
 8007552:	2300      	movs	r3, #0
 8007554:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007556:	1c51      	adds	r1, r2, #1
 8007558:	9117      	str	r1, [sp, #92]	; 0x5c
 800755a:	7852      	ldrb	r2, [r2, #1]
 800755c:	4618      	mov	r0, r3
 800755e:	e7c9      	b.n	80074f4 <_strtod_l+0x1e4>
 8007560:	4638      	mov	r0, r7
 8007562:	e7d2      	b.n	800750a <_strtod_l+0x1fa>
 8007564:	2b08      	cmp	r3, #8
 8007566:	dc04      	bgt.n	8007572 <_strtod_l+0x262>
 8007568:	9e07      	ldr	r6, [sp, #28]
 800756a:	434e      	muls	r6, r1
 800756c:	9607      	str	r6, [sp, #28]
 800756e:	3301      	adds	r3, #1
 8007570:	e7e2      	b.n	8007538 <_strtod_l+0x228>
 8007572:	f103 0c01 	add.w	ip, r3, #1
 8007576:	f1bc 0f10 	cmp.w	ip, #16
 800757a:	bfd8      	it	le
 800757c:	fb01 f909 	mulle.w	r9, r1, r9
 8007580:	e7f5      	b.n	800756e <_strtod_l+0x25e>
 8007582:	2d10      	cmp	r5, #16
 8007584:	bfdc      	itt	le
 8007586:	230a      	movle	r3, #10
 8007588:	fb03 2909 	mlale	r9, r3, r9, r2
 800758c:	e7e1      	b.n	8007552 <_strtod_l+0x242>
 800758e:	2300      	movs	r3, #0
 8007590:	9305      	str	r3, [sp, #20]
 8007592:	2301      	movs	r3, #1
 8007594:	e77c      	b.n	8007490 <_strtod_l+0x180>
 8007596:	f04f 0c00 	mov.w	ip, #0
 800759a:	f108 0202 	add.w	r2, r8, #2
 800759e:	9217      	str	r2, [sp, #92]	; 0x5c
 80075a0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80075a4:	e785      	b.n	80074b2 <_strtod_l+0x1a2>
 80075a6:	f04f 0c01 	mov.w	ip, #1
 80075aa:	e7f6      	b.n	800759a <_strtod_l+0x28a>
 80075ac:	0800c180 	.word	0x0800c180
 80075b0:	0800bf38 	.word	0x0800bf38
 80075b4:	7ff00000 	.word	0x7ff00000
 80075b8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80075ba:	1c51      	adds	r1, r2, #1
 80075bc:	9117      	str	r1, [sp, #92]	; 0x5c
 80075be:	7852      	ldrb	r2, [r2, #1]
 80075c0:	2a30      	cmp	r2, #48	; 0x30
 80075c2:	d0f9      	beq.n	80075b8 <_strtod_l+0x2a8>
 80075c4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80075c8:	2908      	cmp	r1, #8
 80075ca:	f63f af79 	bhi.w	80074c0 <_strtod_l+0x1b0>
 80075ce:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80075d2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80075d4:	9206      	str	r2, [sp, #24]
 80075d6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80075d8:	1c51      	adds	r1, r2, #1
 80075da:	9117      	str	r1, [sp, #92]	; 0x5c
 80075dc:	7852      	ldrb	r2, [r2, #1]
 80075de:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80075e2:	2e09      	cmp	r6, #9
 80075e4:	d937      	bls.n	8007656 <_strtod_l+0x346>
 80075e6:	9e06      	ldr	r6, [sp, #24]
 80075e8:	1b89      	subs	r1, r1, r6
 80075ea:	2908      	cmp	r1, #8
 80075ec:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80075f0:	dc02      	bgt.n	80075f8 <_strtod_l+0x2e8>
 80075f2:	4576      	cmp	r6, lr
 80075f4:	bfa8      	it	ge
 80075f6:	4676      	movge	r6, lr
 80075f8:	f1bc 0f00 	cmp.w	ip, #0
 80075fc:	d000      	beq.n	8007600 <_strtod_l+0x2f0>
 80075fe:	4276      	negs	r6, r6
 8007600:	2d00      	cmp	r5, #0
 8007602:	d14d      	bne.n	80076a0 <_strtod_l+0x390>
 8007604:	9904      	ldr	r1, [sp, #16]
 8007606:	4301      	orrs	r1, r0
 8007608:	f47f aec6 	bne.w	8007398 <_strtod_l+0x88>
 800760c:	2b00      	cmp	r3, #0
 800760e:	f47f aee1 	bne.w	80073d4 <_strtod_l+0xc4>
 8007612:	2a69      	cmp	r2, #105	; 0x69
 8007614:	d027      	beq.n	8007666 <_strtod_l+0x356>
 8007616:	dc24      	bgt.n	8007662 <_strtod_l+0x352>
 8007618:	2a49      	cmp	r2, #73	; 0x49
 800761a:	d024      	beq.n	8007666 <_strtod_l+0x356>
 800761c:	2a4e      	cmp	r2, #78	; 0x4e
 800761e:	f47f aed9 	bne.w	80073d4 <_strtod_l+0xc4>
 8007622:	499f      	ldr	r1, [pc, #636]	; (80078a0 <_strtod_l+0x590>)
 8007624:	a817      	add	r0, sp, #92	; 0x5c
 8007626:	f001 fe79 	bl	800931c <__match>
 800762a:	2800      	cmp	r0, #0
 800762c:	f43f aed2 	beq.w	80073d4 <_strtod_l+0xc4>
 8007630:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007632:	781b      	ldrb	r3, [r3, #0]
 8007634:	2b28      	cmp	r3, #40	; 0x28
 8007636:	d12d      	bne.n	8007694 <_strtod_l+0x384>
 8007638:	499a      	ldr	r1, [pc, #616]	; (80078a4 <_strtod_l+0x594>)
 800763a:	aa1a      	add	r2, sp, #104	; 0x68
 800763c:	a817      	add	r0, sp, #92	; 0x5c
 800763e:	f001 fe81 	bl	8009344 <__hexnan>
 8007642:	2805      	cmp	r0, #5
 8007644:	d126      	bne.n	8007694 <_strtod_l+0x384>
 8007646:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007648:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800764c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007650:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007654:	e6a0      	b.n	8007398 <_strtod_l+0x88>
 8007656:	210a      	movs	r1, #10
 8007658:	fb01 2e0e 	mla	lr, r1, lr, r2
 800765c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007660:	e7b9      	b.n	80075d6 <_strtod_l+0x2c6>
 8007662:	2a6e      	cmp	r2, #110	; 0x6e
 8007664:	e7db      	b.n	800761e <_strtod_l+0x30e>
 8007666:	4990      	ldr	r1, [pc, #576]	; (80078a8 <_strtod_l+0x598>)
 8007668:	a817      	add	r0, sp, #92	; 0x5c
 800766a:	f001 fe57 	bl	800931c <__match>
 800766e:	2800      	cmp	r0, #0
 8007670:	f43f aeb0 	beq.w	80073d4 <_strtod_l+0xc4>
 8007674:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007676:	498d      	ldr	r1, [pc, #564]	; (80078ac <_strtod_l+0x59c>)
 8007678:	3b01      	subs	r3, #1
 800767a:	a817      	add	r0, sp, #92	; 0x5c
 800767c:	9317      	str	r3, [sp, #92]	; 0x5c
 800767e:	f001 fe4d 	bl	800931c <__match>
 8007682:	b910      	cbnz	r0, 800768a <_strtod_l+0x37a>
 8007684:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007686:	3301      	adds	r3, #1
 8007688:	9317      	str	r3, [sp, #92]	; 0x5c
 800768a:	f8df b230 	ldr.w	fp, [pc, #560]	; 80078bc <_strtod_l+0x5ac>
 800768e:	f04f 0a00 	mov.w	sl, #0
 8007692:	e681      	b.n	8007398 <_strtod_l+0x88>
 8007694:	4886      	ldr	r0, [pc, #536]	; (80078b0 <_strtod_l+0x5a0>)
 8007696:	f002 fe4f 	bl	800a338 <nan>
 800769a:	ec5b ab10 	vmov	sl, fp, d0
 800769e:	e67b      	b.n	8007398 <_strtod_l+0x88>
 80076a0:	9b05      	ldr	r3, [sp, #20]
 80076a2:	9807      	ldr	r0, [sp, #28]
 80076a4:	1af3      	subs	r3, r6, r3
 80076a6:	2f00      	cmp	r7, #0
 80076a8:	bf08      	it	eq
 80076aa:	462f      	moveq	r7, r5
 80076ac:	2d10      	cmp	r5, #16
 80076ae:	9306      	str	r3, [sp, #24]
 80076b0:	46a8      	mov	r8, r5
 80076b2:	bfa8      	it	ge
 80076b4:	f04f 0810 	movge.w	r8, #16
 80076b8:	f7f8 ff44 	bl	8000544 <__aeabi_ui2d>
 80076bc:	2d09      	cmp	r5, #9
 80076be:	4682      	mov	sl, r0
 80076c0:	468b      	mov	fp, r1
 80076c2:	dd13      	ble.n	80076ec <_strtod_l+0x3dc>
 80076c4:	4b7b      	ldr	r3, [pc, #492]	; (80078b4 <_strtod_l+0x5a4>)
 80076c6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80076ca:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80076ce:	f7f8 ffb3 	bl	8000638 <__aeabi_dmul>
 80076d2:	4682      	mov	sl, r0
 80076d4:	4648      	mov	r0, r9
 80076d6:	468b      	mov	fp, r1
 80076d8:	f7f8 ff34 	bl	8000544 <__aeabi_ui2d>
 80076dc:	4602      	mov	r2, r0
 80076de:	460b      	mov	r3, r1
 80076e0:	4650      	mov	r0, sl
 80076e2:	4659      	mov	r1, fp
 80076e4:	f7f8 fdf2 	bl	80002cc <__adddf3>
 80076e8:	4682      	mov	sl, r0
 80076ea:	468b      	mov	fp, r1
 80076ec:	2d0f      	cmp	r5, #15
 80076ee:	dc38      	bgt.n	8007762 <_strtod_l+0x452>
 80076f0:	9b06      	ldr	r3, [sp, #24]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	f43f ae50 	beq.w	8007398 <_strtod_l+0x88>
 80076f8:	dd24      	ble.n	8007744 <_strtod_l+0x434>
 80076fa:	2b16      	cmp	r3, #22
 80076fc:	dc0b      	bgt.n	8007716 <_strtod_l+0x406>
 80076fe:	496d      	ldr	r1, [pc, #436]	; (80078b4 <_strtod_l+0x5a4>)
 8007700:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007704:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007708:	4652      	mov	r2, sl
 800770a:	465b      	mov	r3, fp
 800770c:	f7f8 ff94 	bl	8000638 <__aeabi_dmul>
 8007710:	4682      	mov	sl, r0
 8007712:	468b      	mov	fp, r1
 8007714:	e640      	b.n	8007398 <_strtod_l+0x88>
 8007716:	9a06      	ldr	r2, [sp, #24]
 8007718:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800771c:	4293      	cmp	r3, r2
 800771e:	db20      	blt.n	8007762 <_strtod_l+0x452>
 8007720:	4c64      	ldr	r4, [pc, #400]	; (80078b4 <_strtod_l+0x5a4>)
 8007722:	f1c5 050f 	rsb	r5, r5, #15
 8007726:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800772a:	4652      	mov	r2, sl
 800772c:	465b      	mov	r3, fp
 800772e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007732:	f7f8 ff81 	bl	8000638 <__aeabi_dmul>
 8007736:	9b06      	ldr	r3, [sp, #24]
 8007738:	1b5d      	subs	r5, r3, r5
 800773a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800773e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007742:	e7e3      	b.n	800770c <_strtod_l+0x3fc>
 8007744:	9b06      	ldr	r3, [sp, #24]
 8007746:	3316      	adds	r3, #22
 8007748:	db0b      	blt.n	8007762 <_strtod_l+0x452>
 800774a:	9b05      	ldr	r3, [sp, #20]
 800774c:	1b9e      	subs	r6, r3, r6
 800774e:	4b59      	ldr	r3, [pc, #356]	; (80078b4 <_strtod_l+0x5a4>)
 8007750:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007754:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007758:	4650      	mov	r0, sl
 800775a:	4659      	mov	r1, fp
 800775c:	f7f9 f896 	bl	800088c <__aeabi_ddiv>
 8007760:	e7d6      	b.n	8007710 <_strtod_l+0x400>
 8007762:	9b06      	ldr	r3, [sp, #24]
 8007764:	eba5 0808 	sub.w	r8, r5, r8
 8007768:	4498      	add	r8, r3
 800776a:	f1b8 0f00 	cmp.w	r8, #0
 800776e:	dd74      	ble.n	800785a <_strtod_l+0x54a>
 8007770:	f018 030f 	ands.w	r3, r8, #15
 8007774:	d00a      	beq.n	800778c <_strtod_l+0x47c>
 8007776:	494f      	ldr	r1, [pc, #316]	; (80078b4 <_strtod_l+0x5a4>)
 8007778:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800777c:	4652      	mov	r2, sl
 800777e:	465b      	mov	r3, fp
 8007780:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007784:	f7f8 ff58 	bl	8000638 <__aeabi_dmul>
 8007788:	4682      	mov	sl, r0
 800778a:	468b      	mov	fp, r1
 800778c:	f038 080f 	bics.w	r8, r8, #15
 8007790:	d04f      	beq.n	8007832 <_strtod_l+0x522>
 8007792:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007796:	dd22      	ble.n	80077de <_strtod_l+0x4ce>
 8007798:	2500      	movs	r5, #0
 800779a:	462e      	mov	r6, r5
 800779c:	9507      	str	r5, [sp, #28]
 800779e:	9505      	str	r5, [sp, #20]
 80077a0:	2322      	movs	r3, #34	; 0x22
 80077a2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80078bc <_strtod_l+0x5ac>
 80077a6:	6023      	str	r3, [r4, #0]
 80077a8:	f04f 0a00 	mov.w	sl, #0
 80077ac:	9b07      	ldr	r3, [sp, #28]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	f43f adf2 	beq.w	8007398 <_strtod_l+0x88>
 80077b4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80077b6:	4620      	mov	r0, r4
 80077b8:	f001 febe 	bl	8009538 <_Bfree>
 80077bc:	9905      	ldr	r1, [sp, #20]
 80077be:	4620      	mov	r0, r4
 80077c0:	f001 feba 	bl	8009538 <_Bfree>
 80077c4:	4631      	mov	r1, r6
 80077c6:	4620      	mov	r0, r4
 80077c8:	f001 feb6 	bl	8009538 <_Bfree>
 80077cc:	9907      	ldr	r1, [sp, #28]
 80077ce:	4620      	mov	r0, r4
 80077d0:	f001 feb2 	bl	8009538 <_Bfree>
 80077d4:	4629      	mov	r1, r5
 80077d6:	4620      	mov	r0, r4
 80077d8:	f001 feae 	bl	8009538 <_Bfree>
 80077dc:	e5dc      	b.n	8007398 <_strtod_l+0x88>
 80077de:	4b36      	ldr	r3, [pc, #216]	; (80078b8 <_strtod_l+0x5a8>)
 80077e0:	9304      	str	r3, [sp, #16]
 80077e2:	2300      	movs	r3, #0
 80077e4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80077e8:	4650      	mov	r0, sl
 80077ea:	4659      	mov	r1, fp
 80077ec:	4699      	mov	r9, r3
 80077ee:	f1b8 0f01 	cmp.w	r8, #1
 80077f2:	dc21      	bgt.n	8007838 <_strtod_l+0x528>
 80077f4:	b10b      	cbz	r3, 80077fa <_strtod_l+0x4ea>
 80077f6:	4682      	mov	sl, r0
 80077f8:	468b      	mov	fp, r1
 80077fa:	4b2f      	ldr	r3, [pc, #188]	; (80078b8 <_strtod_l+0x5a8>)
 80077fc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007800:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007804:	4652      	mov	r2, sl
 8007806:	465b      	mov	r3, fp
 8007808:	e9d9 0100 	ldrd	r0, r1, [r9]
 800780c:	f7f8 ff14 	bl	8000638 <__aeabi_dmul>
 8007810:	4b2a      	ldr	r3, [pc, #168]	; (80078bc <_strtod_l+0x5ac>)
 8007812:	460a      	mov	r2, r1
 8007814:	400b      	ands	r3, r1
 8007816:	492a      	ldr	r1, [pc, #168]	; (80078c0 <_strtod_l+0x5b0>)
 8007818:	428b      	cmp	r3, r1
 800781a:	4682      	mov	sl, r0
 800781c:	d8bc      	bhi.n	8007798 <_strtod_l+0x488>
 800781e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007822:	428b      	cmp	r3, r1
 8007824:	bf86      	itte	hi
 8007826:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80078c4 <_strtod_l+0x5b4>
 800782a:	f04f 3aff 	movhi.w	sl, #4294967295
 800782e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007832:	2300      	movs	r3, #0
 8007834:	9304      	str	r3, [sp, #16]
 8007836:	e084      	b.n	8007942 <_strtod_l+0x632>
 8007838:	f018 0f01 	tst.w	r8, #1
 800783c:	d005      	beq.n	800784a <_strtod_l+0x53a>
 800783e:	9b04      	ldr	r3, [sp, #16]
 8007840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007844:	f7f8 fef8 	bl	8000638 <__aeabi_dmul>
 8007848:	2301      	movs	r3, #1
 800784a:	9a04      	ldr	r2, [sp, #16]
 800784c:	3208      	adds	r2, #8
 800784e:	f109 0901 	add.w	r9, r9, #1
 8007852:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007856:	9204      	str	r2, [sp, #16]
 8007858:	e7c9      	b.n	80077ee <_strtod_l+0x4de>
 800785a:	d0ea      	beq.n	8007832 <_strtod_l+0x522>
 800785c:	f1c8 0800 	rsb	r8, r8, #0
 8007860:	f018 020f 	ands.w	r2, r8, #15
 8007864:	d00a      	beq.n	800787c <_strtod_l+0x56c>
 8007866:	4b13      	ldr	r3, [pc, #76]	; (80078b4 <_strtod_l+0x5a4>)
 8007868:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800786c:	4650      	mov	r0, sl
 800786e:	4659      	mov	r1, fp
 8007870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007874:	f7f9 f80a 	bl	800088c <__aeabi_ddiv>
 8007878:	4682      	mov	sl, r0
 800787a:	468b      	mov	fp, r1
 800787c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007880:	d0d7      	beq.n	8007832 <_strtod_l+0x522>
 8007882:	f1b8 0f1f 	cmp.w	r8, #31
 8007886:	dd1f      	ble.n	80078c8 <_strtod_l+0x5b8>
 8007888:	2500      	movs	r5, #0
 800788a:	462e      	mov	r6, r5
 800788c:	9507      	str	r5, [sp, #28]
 800788e:	9505      	str	r5, [sp, #20]
 8007890:	2322      	movs	r3, #34	; 0x22
 8007892:	f04f 0a00 	mov.w	sl, #0
 8007896:	f04f 0b00 	mov.w	fp, #0
 800789a:	6023      	str	r3, [r4, #0]
 800789c:	e786      	b.n	80077ac <_strtod_l+0x49c>
 800789e:	bf00      	nop
 80078a0:	0800bf09 	.word	0x0800bf09
 80078a4:	0800bf4c 	.word	0x0800bf4c
 80078a8:	0800bf01 	.word	0x0800bf01
 80078ac:	0800c08c 	.word	0x0800c08c
 80078b0:	0800c338 	.word	0x0800c338
 80078b4:	0800c218 	.word	0x0800c218
 80078b8:	0800c1f0 	.word	0x0800c1f0
 80078bc:	7ff00000 	.word	0x7ff00000
 80078c0:	7ca00000 	.word	0x7ca00000
 80078c4:	7fefffff 	.word	0x7fefffff
 80078c8:	f018 0310 	ands.w	r3, r8, #16
 80078cc:	bf18      	it	ne
 80078ce:	236a      	movne	r3, #106	; 0x6a
 80078d0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007c80 <_strtod_l+0x970>
 80078d4:	9304      	str	r3, [sp, #16]
 80078d6:	4650      	mov	r0, sl
 80078d8:	4659      	mov	r1, fp
 80078da:	2300      	movs	r3, #0
 80078dc:	f018 0f01 	tst.w	r8, #1
 80078e0:	d004      	beq.n	80078ec <_strtod_l+0x5dc>
 80078e2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80078e6:	f7f8 fea7 	bl	8000638 <__aeabi_dmul>
 80078ea:	2301      	movs	r3, #1
 80078ec:	ea5f 0868 	movs.w	r8, r8, asr #1
 80078f0:	f109 0908 	add.w	r9, r9, #8
 80078f4:	d1f2      	bne.n	80078dc <_strtod_l+0x5cc>
 80078f6:	b10b      	cbz	r3, 80078fc <_strtod_l+0x5ec>
 80078f8:	4682      	mov	sl, r0
 80078fa:	468b      	mov	fp, r1
 80078fc:	9b04      	ldr	r3, [sp, #16]
 80078fe:	b1c3      	cbz	r3, 8007932 <_strtod_l+0x622>
 8007900:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007904:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007908:	2b00      	cmp	r3, #0
 800790a:	4659      	mov	r1, fp
 800790c:	dd11      	ble.n	8007932 <_strtod_l+0x622>
 800790e:	2b1f      	cmp	r3, #31
 8007910:	f340 8124 	ble.w	8007b5c <_strtod_l+0x84c>
 8007914:	2b34      	cmp	r3, #52	; 0x34
 8007916:	bfde      	ittt	le
 8007918:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800791c:	f04f 33ff 	movle.w	r3, #4294967295
 8007920:	fa03 f202 	lslle.w	r2, r3, r2
 8007924:	f04f 0a00 	mov.w	sl, #0
 8007928:	bfcc      	ite	gt
 800792a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800792e:	ea02 0b01 	andle.w	fp, r2, r1
 8007932:	2200      	movs	r2, #0
 8007934:	2300      	movs	r3, #0
 8007936:	4650      	mov	r0, sl
 8007938:	4659      	mov	r1, fp
 800793a:	f7f9 f8e5 	bl	8000b08 <__aeabi_dcmpeq>
 800793e:	2800      	cmp	r0, #0
 8007940:	d1a2      	bne.n	8007888 <_strtod_l+0x578>
 8007942:	9b07      	ldr	r3, [sp, #28]
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	9908      	ldr	r1, [sp, #32]
 8007948:	462b      	mov	r3, r5
 800794a:	463a      	mov	r2, r7
 800794c:	4620      	mov	r0, r4
 800794e:	f001 fe5b 	bl	8009608 <__s2b>
 8007952:	9007      	str	r0, [sp, #28]
 8007954:	2800      	cmp	r0, #0
 8007956:	f43f af1f 	beq.w	8007798 <_strtod_l+0x488>
 800795a:	9b05      	ldr	r3, [sp, #20]
 800795c:	1b9e      	subs	r6, r3, r6
 800795e:	9b06      	ldr	r3, [sp, #24]
 8007960:	2b00      	cmp	r3, #0
 8007962:	bfb4      	ite	lt
 8007964:	4633      	movlt	r3, r6
 8007966:	2300      	movge	r3, #0
 8007968:	930c      	str	r3, [sp, #48]	; 0x30
 800796a:	9b06      	ldr	r3, [sp, #24]
 800796c:	2500      	movs	r5, #0
 800796e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007972:	9312      	str	r3, [sp, #72]	; 0x48
 8007974:	462e      	mov	r6, r5
 8007976:	9b07      	ldr	r3, [sp, #28]
 8007978:	4620      	mov	r0, r4
 800797a:	6859      	ldr	r1, [r3, #4]
 800797c:	f001 fd9c 	bl	80094b8 <_Balloc>
 8007980:	9005      	str	r0, [sp, #20]
 8007982:	2800      	cmp	r0, #0
 8007984:	f43f af0c 	beq.w	80077a0 <_strtod_l+0x490>
 8007988:	9b07      	ldr	r3, [sp, #28]
 800798a:	691a      	ldr	r2, [r3, #16]
 800798c:	3202      	adds	r2, #2
 800798e:	f103 010c 	add.w	r1, r3, #12
 8007992:	0092      	lsls	r2, r2, #2
 8007994:	300c      	adds	r0, #12
 8007996:	f7fe fd95 	bl	80064c4 <memcpy>
 800799a:	ec4b ab10 	vmov	d0, sl, fp
 800799e:	aa1a      	add	r2, sp, #104	; 0x68
 80079a0:	a919      	add	r1, sp, #100	; 0x64
 80079a2:	4620      	mov	r0, r4
 80079a4:	f002 f976 	bl	8009c94 <__d2b>
 80079a8:	ec4b ab18 	vmov	d8, sl, fp
 80079ac:	9018      	str	r0, [sp, #96]	; 0x60
 80079ae:	2800      	cmp	r0, #0
 80079b0:	f43f aef6 	beq.w	80077a0 <_strtod_l+0x490>
 80079b4:	2101      	movs	r1, #1
 80079b6:	4620      	mov	r0, r4
 80079b8:	f001 fec0 	bl	800973c <__i2b>
 80079bc:	4606      	mov	r6, r0
 80079be:	2800      	cmp	r0, #0
 80079c0:	f43f aeee 	beq.w	80077a0 <_strtod_l+0x490>
 80079c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80079c6:	9904      	ldr	r1, [sp, #16]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	bfab      	itete	ge
 80079cc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80079ce:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80079d0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80079d2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80079d6:	bfac      	ite	ge
 80079d8:	eb03 0902 	addge.w	r9, r3, r2
 80079dc:	1ad7      	sublt	r7, r2, r3
 80079de:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80079e0:	eba3 0801 	sub.w	r8, r3, r1
 80079e4:	4490      	add	r8, r2
 80079e6:	4ba1      	ldr	r3, [pc, #644]	; (8007c6c <_strtod_l+0x95c>)
 80079e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80079ec:	4598      	cmp	r8, r3
 80079ee:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80079f2:	f280 80c7 	bge.w	8007b84 <_strtod_l+0x874>
 80079f6:	eba3 0308 	sub.w	r3, r3, r8
 80079fa:	2b1f      	cmp	r3, #31
 80079fc:	eba2 0203 	sub.w	r2, r2, r3
 8007a00:	f04f 0101 	mov.w	r1, #1
 8007a04:	f300 80b1 	bgt.w	8007b6a <_strtod_l+0x85a>
 8007a08:	fa01 f303 	lsl.w	r3, r1, r3
 8007a0c:	930d      	str	r3, [sp, #52]	; 0x34
 8007a0e:	2300      	movs	r3, #0
 8007a10:	9308      	str	r3, [sp, #32]
 8007a12:	eb09 0802 	add.w	r8, r9, r2
 8007a16:	9b04      	ldr	r3, [sp, #16]
 8007a18:	45c1      	cmp	r9, r8
 8007a1a:	4417      	add	r7, r2
 8007a1c:	441f      	add	r7, r3
 8007a1e:	464b      	mov	r3, r9
 8007a20:	bfa8      	it	ge
 8007a22:	4643      	movge	r3, r8
 8007a24:	42bb      	cmp	r3, r7
 8007a26:	bfa8      	it	ge
 8007a28:	463b      	movge	r3, r7
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	bfc2      	ittt	gt
 8007a2e:	eba8 0803 	subgt.w	r8, r8, r3
 8007a32:	1aff      	subgt	r7, r7, r3
 8007a34:	eba9 0903 	subgt.w	r9, r9, r3
 8007a38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	dd17      	ble.n	8007a6e <_strtod_l+0x75e>
 8007a3e:	4631      	mov	r1, r6
 8007a40:	461a      	mov	r2, r3
 8007a42:	4620      	mov	r0, r4
 8007a44:	f001 ff3a 	bl	80098bc <__pow5mult>
 8007a48:	4606      	mov	r6, r0
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	f43f aea8 	beq.w	80077a0 <_strtod_l+0x490>
 8007a50:	4601      	mov	r1, r0
 8007a52:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007a54:	4620      	mov	r0, r4
 8007a56:	f001 fe87 	bl	8009768 <__multiply>
 8007a5a:	900b      	str	r0, [sp, #44]	; 0x2c
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	f43f ae9f 	beq.w	80077a0 <_strtod_l+0x490>
 8007a62:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007a64:	4620      	mov	r0, r4
 8007a66:	f001 fd67 	bl	8009538 <_Bfree>
 8007a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a6c:	9318      	str	r3, [sp, #96]	; 0x60
 8007a6e:	f1b8 0f00 	cmp.w	r8, #0
 8007a72:	f300 808c 	bgt.w	8007b8e <_strtod_l+0x87e>
 8007a76:	9b06      	ldr	r3, [sp, #24]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	dd08      	ble.n	8007a8e <_strtod_l+0x77e>
 8007a7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a7e:	9905      	ldr	r1, [sp, #20]
 8007a80:	4620      	mov	r0, r4
 8007a82:	f001 ff1b 	bl	80098bc <__pow5mult>
 8007a86:	9005      	str	r0, [sp, #20]
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	f43f ae89 	beq.w	80077a0 <_strtod_l+0x490>
 8007a8e:	2f00      	cmp	r7, #0
 8007a90:	dd08      	ble.n	8007aa4 <_strtod_l+0x794>
 8007a92:	9905      	ldr	r1, [sp, #20]
 8007a94:	463a      	mov	r2, r7
 8007a96:	4620      	mov	r0, r4
 8007a98:	f001 ff6a 	bl	8009970 <__lshift>
 8007a9c:	9005      	str	r0, [sp, #20]
 8007a9e:	2800      	cmp	r0, #0
 8007aa0:	f43f ae7e 	beq.w	80077a0 <_strtod_l+0x490>
 8007aa4:	f1b9 0f00 	cmp.w	r9, #0
 8007aa8:	dd08      	ble.n	8007abc <_strtod_l+0x7ac>
 8007aaa:	4631      	mov	r1, r6
 8007aac:	464a      	mov	r2, r9
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f001 ff5e 	bl	8009970 <__lshift>
 8007ab4:	4606      	mov	r6, r0
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f43f ae72 	beq.w	80077a0 <_strtod_l+0x490>
 8007abc:	9a05      	ldr	r2, [sp, #20]
 8007abe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	f001 ffe1 	bl	8009a88 <__mdiff>
 8007ac6:	4605      	mov	r5, r0
 8007ac8:	2800      	cmp	r0, #0
 8007aca:	f43f ae69 	beq.w	80077a0 <_strtod_l+0x490>
 8007ace:	68c3      	ldr	r3, [r0, #12]
 8007ad0:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	60c3      	str	r3, [r0, #12]
 8007ad6:	4631      	mov	r1, r6
 8007ad8:	f001 ffba 	bl	8009a50 <__mcmp>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	da60      	bge.n	8007ba2 <_strtod_l+0x892>
 8007ae0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ae2:	ea53 030a 	orrs.w	r3, r3, sl
 8007ae6:	f040 8082 	bne.w	8007bee <_strtod_l+0x8de>
 8007aea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d17d      	bne.n	8007bee <_strtod_l+0x8de>
 8007af2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007af6:	0d1b      	lsrs	r3, r3, #20
 8007af8:	051b      	lsls	r3, r3, #20
 8007afa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007afe:	d976      	bls.n	8007bee <_strtod_l+0x8de>
 8007b00:	696b      	ldr	r3, [r5, #20]
 8007b02:	b913      	cbnz	r3, 8007b0a <_strtod_l+0x7fa>
 8007b04:	692b      	ldr	r3, [r5, #16]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	dd71      	ble.n	8007bee <_strtod_l+0x8de>
 8007b0a:	4629      	mov	r1, r5
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	4620      	mov	r0, r4
 8007b10:	f001 ff2e 	bl	8009970 <__lshift>
 8007b14:	4631      	mov	r1, r6
 8007b16:	4605      	mov	r5, r0
 8007b18:	f001 ff9a 	bl	8009a50 <__mcmp>
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	dd66      	ble.n	8007bee <_strtod_l+0x8de>
 8007b20:	9904      	ldr	r1, [sp, #16]
 8007b22:	4a53      	ldr	r2, [pc, #332]	; (8007c70 <_strtod_l+0x960>)
 8007b24:	465b      	mov	r3, fp
 8007b26:	2900      	cmp	r1, #0
 8007b28:	f000 8081 	beq.w	8007c2e <_strtod_l+0x91e>
 8007b2c:	ea02 010b 	and.w	r1, r2, fp
 8007b30:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b34:	dc7b      	bgt.n	8007c2e <_strtod_l+0x91e>
 8007b36:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b3a:	f77f aea9 	ble.w	8007890 <_strtod_l+0x580>
 8007b3e:	4b4d      	ldr	r3, [pc, #308]	; (8007c74 <_strtod_l+0x964>)
 8007b40:	4650      	mov	r0, sl
 8007b42:	4659      	mov	r1, fp
 8007b44:	2200      	movs	r2, #0
 8007b46:	f7f8 fd77 	bl	8000638 <__aeabi_dmul>
 8007b4a:	460b      	mov	r3, r1
 8007b4c:	4303      	orrs	r3, r0
 8007b4e:	bf08      	it	eq
 8007b50:	2322      	moveq	r3, #34	; 0x22
 8007b52:	4682      	mov	sl, r0
 8007b54:	468b      	mov	fp, r1
 8007b56:	bf08      	it	eq
 8007b58:	6023      	streq	r3, [r4, #0]
 8007b5a:	e62b      	b.n	80077b4 <_strtod_l+0x4a4>
 8007b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b60:	fa02 f303 	lsl.w	r3, r2, r3
 8007b64:	ea03 0a0a 	and.w	sl, r3, sl
 8007b68:	e6e3      	b.n	8007932 <_strtod_l+0x622>
 8007b6a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007b6e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007b72:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007b76:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007b7a:	fa01 f308 	lsl.w	r3, r1, r8
 8007b7e:	9308      	str	r3, [sp, #32]
 8007b80:	910d      	str	r1, [sp, #52]	; 0x34
 8007b82:	e746      	b.n	8007a12 <_strtod_l+0x702>
 8007b84:	2300      	movs	r3, #0
 8007b86:	9308      	str	r3, [sp, #32]
 8007b88:	2301      	movs	r3, #1
 8007b8a:	930d      	str	r3, [sp, #52]	; 0x34
 8007b8c:	e741      	b.n	8007a12 <_strtod_l+0x702>
 8007b8e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007b90:	4642      	mov	r2, r8
 8007b92:	4620      	mov	r0, r4
 8007b94:	f001 feec 	bl	8009970 <__lshift>
 8007b98:	9018      	str	r0, [sp, #96]	; 0x60
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	f47f af6b 	bne.w	8007a76 <_strtod_l+0x766>
 8007ba0:	e5fe      	b.n	80077a0 <_strtod_l+0x490>
 8007ba2:	465f      	mov	r7, fp
 8007ba4:	d16e      	bne.n	8007c84 <_strtod_l+0x974>
 8007ba6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007ba8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007bac:	b342      	cbz	r2, 8007c00 <_strtod_l+0x8f0>
 8007bae:	4a32      	ldr	r2, [pc, #200]	; (8007c78 <_strtod_l+0x968>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d128      	bne.n	8007c06 <_strtod_l+0x8f6>
 8007bb4:	9b04      	ldr	r3, [sp, #16]
 8007bb6:	4651      	mov	r1, sl
 8007bb8:	b1eb      	cbz	r3, 8007bf6 <_strtod_l+0x8e6>
 8007bba:	4b2d      	ldr	r3, [pc, #180]	; (8007c70 <_strtod_l+0x960>)
 8007bbc:	403b      	ands	r3, r7
 8007bbe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8007bc6:	d819      	bhi.n	8007bfc <_strtod_l+0x8ec>
 8007bc8:	0d1b      	lsrs	r3, r3, #20
 8007bca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007bce:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd2:	4299      	cmp	r1, r3
 8007bd4:	d117      	bne.n	8007c06 <_strtod_l+0x8f6>
 8007bd6:	4b29      	ldr	r3, [pc, #164]	; (8007c7c <_strtod_l+0x96c>)
 8007bd8:	429f      	cmp	r7, r3
 8007bda:	d102      	bne.n	8007be2 <_strtod_l+0x8d2>
 8007bdc:	3101      	adds	r1, #1
 8007bde:	f43f addf 	beq.w	80077a0 <_strtod_l+0x490>
 8007be2:	4b23      	ldr	r3, [pc, #140]	; (8007c70 <_strtod_l+0x960>)
 8007be4:	403b      	ands	r3, r7
 8007be6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007bea:	f04f 0a00 	mov.w	sl, #0
 8007bee:	9b04      	ldr	r3, [sp, #16]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1a4      	bne.n	8007b3e <_strtod_l+0x82e>
 8007bf4:	e5de      	b.n	80077b4 <_strtod_l+0x4a4>
 8007bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8007bfa:	e7ea      	b.n	8007bd2 <_strtod_l+0x8c2>
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	e7e8      	b.n	8007bd2 <_strtod_l+0x8c2>
 8007c00:	ea53 030a 	orrs.w	r3, r3, sl
 8007c04:	d08c      	beq.n	8007b20 <_strtod_l+0x810>
 8007c06:	9b08      	ldr	r3, [sp, #32]
 8007c08:	b1db      	cbz	r3, 8007c42 <_strtod_l+0x932>
 8007c0a:	423b      	tst	r3, r7
 8007c0c:	d0ef      	beq.n	8007bee <_strtod_l+0x8de>
 8007c0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c10:	9a04      	ldr	r2, [sp, #16]
 8007c12:	4650      	mov	r0, sl
 8007c14:	4659      	mov	r1, fp
 8007c16:	b1c3      	cbz	r3, 8007c4a <_strtod_l+0x93a>
 8007c18:	f7ff fb5c 	bl	80072d4 <sulp>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	460b      	mov	r3, r1
 8007c20:	ec51 0b18 	vmov	r0, r1, d8
 8007c24:	f7f8 fb52 	bl	80002cc <__adddf3>
 8007c28:	4682      	mov	sl, r0
 8007c2a:	468b      	mov	fp, r1
 8007c2c:	e7df      	b.n	8007bee <_strtod_l+0x8de>
 8007c2e:	4013      	ands	r3, r2
 8007c30:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007c34:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007c38:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007c3c:	f04f 3aff 	mov.w	sl, #4294967295
 8007c40:	e7d5      	b.n	8007bee <_strtod_l+0x8de>
 8007c42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c44:	ea13 0f0a 	tst.w	r3, sl
 8007c48:	e7e0      	b.n	8007c0c <_strtod_l+0x8fc>
 8007c4a:	f7ff fb43 	bl	80072d4 <sulp>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	460b      	mov	r3, r1
 8007c52:	ec51 0b18 	vmov	r0, r1, d8
 8007c56:	f7f8 fb37 	bl	80002c8 <__aeabi_dsub>
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	4682      	mov	sl, r0
 8007c60:	468b      	mov	fp, r1
 8007c62:	f7f8 ff51 	bl	8000b08 <__aeabi_dcmpeq>
 8007c66:	2800      	cmp	r0, #0
 8007c68:	d0c1      	beq.n	8007bee <_strtod_l+0x8de>
 8007c6a:	e611      	b.n	8007890 <_strtod_l+0x580>
 8007c6c:	fffffc02 	.word	0xfffffc02
 8007c70:	7ff00000 	.word	0x7ff00000
 8007c74:	39500000 	.word	0x39500000
 8007c78:	000fffff 	.word	0x000fffff
 8007c7c:	7fefffff 	.word	0x7fefffff
 8007c80:	0800bf60 	.word	0x0800bf60
 8007c84:	4631      	mov	r1, r6
 8007c86:	4628      	mov	r0, r5
 8007c88:	f002 f860 	bl	8009d4c <__ratio>
 8007c8c:	ec59 8b10 	vmov	r8, r9, d0
 8007c90:	ee10 0a10 	vmov	r0, s0
 8007c94:	2200      	movs	r2, #0
 8007c96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007c9a:	4649      	mov	r1, r9
 8007c9c:	f7f8 ff48 	bl	8000b30 <__aeabi_dcmple>
 8007ca0:	2800      	cmp	r0, #0
 8007ca2:	d07a      	beq.n	8007d9a <_strtod_l+0xa8a>
 8007ca4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d04a      	beq.n	8007d40 <_strtod_l+0xa30>
 8007caa:	4b95      	ldr	r3, [pc, #596]	; (8007f00 <_strtod_l+0xbf0>)
 8007cac:	2200      	movs	r2, #0
 8007cae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007cb2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007f00 <_strtod_l+0xbf0>
 8007cb6:	f04f 0800 	mov.w	r8, #0
 8007cba:	4b92      	ldr	r3, [pc, #584]	; (8007f04 <_strtod_l+0xbf4>)
 8007cbc:	403b      	ands	r3, r7
 8007cbe:	930d      	str	r3, [sp, #52]	; 0x34
 8007cc0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007cc2:	4b91      	ldr	r3, [pc, #580]	; (8007f08 <_strtod_l+0xbf8>)
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	f040 80b0 	bne.w	8007e2a <_strtod_l+0xb1a>
 8007cca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007cce:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007cd2:	ec4b ab10 	vmov	d0, sl, fp
 8007cd6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007cda:	f001 ff5f 	bl	8009b9c <__ulp>
 8007cde:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ce2:	ec53 2b10 	vmov	r2, r3, d0
 8007ce6:	f7f8 fca7 	bl	8000638 <__aeabi_dmul>
 8007cea:	4652      	mov	r2, sl
 8007cec:	465b      	mov	r3, fp
 8007cee:	f7f8 faed 	bl	80002cc <__adddf3>
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	4983      	ldr	r1, [pc, #524]	; (8007f04 <_strtod_l+0xbf4>)
 8007cf6:	4a85      	ldr	r2, [pc, #532]	; (8007f0c <_strtod_l+0xbfc>)
 8007cf8:	4019      	ands	r1, r3
 8007cfa:	4291      	cmp	r1, r2
 8007cfc:	4682      	mov	sl, r0
 8007cfe:	d960      	bls.n	8007dc2 <_strtod_l+0xab2>
 8007d00:	ee18 3a90 	vmov	r3, s17
 8007d04:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d104      	bne.n	8007d16 <_strtod_l+0xa06>
 8007d0c:	ee18 3a10 	vmov	r3, s16
 8007d10:	3301      	adds	r3, #1
 8007d12:	f43f ad45 	beq.w	80077a0 <_strtod_l+0x490>
 8007d16:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007f18 <_strtod_l+0xc08>
 8007d1a:	f04f 3aff 	mov.w	sl, #4294967295
 8007d1e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007d20:	4620      	mov	r0, r4
 8007d22:	f001 fc09 	bl	8009538 <_Bfree>
 8007d26:	9905      	ldr	r1, [sp, #20]
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f001 fc05 	bl	8009538 <_Bfree>
 8007d2e:	4631      	mov	r1, r6
 8007d30:	4620      	mov	r0, r4
 8007d32:	f001 fc01 	bl	8009538 <_Bfree>
 8007d36:	4629      	mov	r1, r5
 8007d38:	4620      	mov	r0, r4
 8007d3a:	f001 fbfd 	bl	8009538 <_Bfree>
 8007d3e:	e61a      	b.n	8007976 <_strtod_l+0x666>
 8007d40:	f1ba 0f00 	cmp.w	sl, #0
 8007d44:	d11b      	bne.n	8007d7e <_strtod_l+0xa6e>
 8007d46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d4a:	b9f3      	cbnz	r3, 8007d8a <_strtod_l+0xa7a>
 8007d4c:	4b6c      	ldr	r3, [pc, #432]	; (8007f00 <_strtod_l+0xbf0>)
 8007d4e:	2200      	movs	r2, #0
 8007d50:	4640      	mov	r0, r8
 8007d52:	4649      	mov	r1, r9
 8007d54:	f7f8 fee2 	bl	8000b1c <__aeabi_dcmplt>
 8007d58:	b9d0      	cbnz	r0, 8007d90 <_strtod_l+0xa80>
 8007d5a:	4640      	mov	r0, r8
 8007d5c:	4649      	mov	r1, r9
 8007d5e:	4b6c      	ldr	r3, [pc, #432]	; (8007f10 <_strtod_l+0xc00>)
 8007d60:	2200      	movs	r2, #0
 8007d62:	f7f8 fc69 	bl	8000638 <__aeabi_dmul>
 8007d66:	4680      	mov	r8, r0
 8007d68:	4689      	mov	r9, r1
 8007d6a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007d6e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007d72:	9315      	str	r3, [sp, #84]	; 0x54
 8007d74:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007d78:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007d7c:	e79d      	b.n	8007cba <_strtod_l+0x9aa>
 8007d7e:	f1ba 0f01 	cmp.w	sl, #1
 8007d82:	d102      	bne.n	8007d8a <_strtod_l+0xa7a>
 8007d84:	2f00      	cmp	r7, #0
 8007d86:	f43f ad83 	beq.w	8007890 <_strtod_l+0x580>
 8007d8a:	4b62      	ldr	r3, [pc, #392]	; (8007f14 <_strtod_l+0xc04>)
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	e78e      	b.n	8007cae <_strtod_l+0x99e>
 8007d90:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007f10 <_strtod_l+0xc00>
 8007d94:	f04f 0800 	mov.w	r8, #0
 8007d98:	e7e7      	b.n	8007d6a <_strtod_l+0xa5a>
 8007d9a:	4b5d      	ldr	r3, [pc, #372]	; (8007f10 <_strtod_l+0xc00>)
 8007d9c:	4640      	mov	r0, r8
 8007d9e:	4649      	mov	r1, r9
 8007da0:	2200      	movs	r2, #0
 8007da2:	f7f8 fc49 	bl	8000638 <__aeabi_dmul>
 8007da6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007da8:	4680      	mov	r8, r0
 8007daa:	4689      	mov	r9, r1
 8007dac:	b933      	cbnz	r3, 8007dbc <_strtod_l+0xaac>
 8007dae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007db2:	900e      	str	r0, [sp, #56]	; 0x38
 8007db4:	930f      	str	r3, [sp, #60]	; 0x3c
 8007db6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007dba:	e7dd      	b.n	8007d78 <_strtod_l+0xa68>
 8007dbc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007dc0:	e7f9      	b.n	8007db6 <_strtod_l+0xaa6>
 8007dc2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007dc6:	9b04      	ldr	r3, [sp, #16]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d1a8      	bne.n	8007d1e <_strtod_l+0xa0e>
 8007dcc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007dd0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007dd2:	0d1b      	lsrs	r3, r3, #20
 8007dd4:	051b      	lsls	r3, r3, #20
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d1a1      	bne.n	8007d1e <_strtod_l+0xa0e>
 8007dda:	4640      	mov	r0, r8
 8007ddc:	4649      	mov	r1, r9
 8007dde:	f7f8 ff73 	bl	8000cc8 <__aeabi_d2lz>
 8007de2:	f7f8 fbfb 	bl	80005dc <__aeabi_l2d>
 8007de6:	4602      	mov	r2, r0
 8007de8:	460b      	mov	r3, r1
 8007dea:	4640      	mov	r0, r8
 8007dec:	4649      	mov	r1, r9
 8007dee:	f7f8 fa6b 	bl	80002c8 <__aeabi_dsub>
 8007df2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007df4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007df8:	ea43 030a 	orr.w	r3, r3, sl
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	4680      	mov	r8, r0
 8007e00:	4689      	mov	r9, r1
 8007e02:	d055      	beq.n	8007eb0 <_strtod_l+0xba0>
 8007e04:	a336      	add	r3, pc, #216	; (adr r3, 8007ee0 <_strtod_l+0xbd0>)
 8007e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e0a:	f7f8 fe87 	bl	8000b1c <__aeabi_dcmplt>
 8007e0e:	2800      	cmp	r0, #0
 8007e10:	f47f acd0 	bne.w	80077b4 <_strtod_l+0x4a4>
 8007e14:	a334      	add	r3, pc, #208	; (adr r3, 8007ee8 <_strtod_l+0xbd8>)
 8007e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1a:	4640      	mov	r0, r8
 8007e1c:	4649      	mov	r1, r9
 8007e1e:	f7f8 fe9b 	bl	8000b58 <__aeabi_dcmpgt>
 8007e22:	2800      	cmp	r0, #0
 8007e24:	f43f af7b 	beq.w	8007d1e <_strtod_l+0xa0e>
 8007e28:	e4c4      	b.n	80077b4 <_strtod_l+0x4a4>
 8007e2a:	9b04      	ldr	r3, [sp, #16]
 8007e2c:	b333      	cbz	r3, 8007e7c <_strtod_l+0xb6c>
 8007e2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e30:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e34:	d822      	bhi.n	8007e7c <_strtod_l+0xb6c>
 8007e36:	a32e      	add	r3, pc, #184	; (adr r3, 8007ef0 <_strtod_l+0xbe0>)
 8007e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3c:	4640      	mov	r0, r8
 8007e3e:	4649      	mov	r1, r9
 8007e40:	f7f8 fe76 	bl	8000b30 <__aeabi_dcmple>
 8007e44:	b1a0      	cbz	r0, 8007e70 <_strtod_l+0xb60>
 8007e46:	4649      	mov	r1, r9
 8007e48:	4640      	mov	r0, r8
 8007e4a:	f7f8 fecd 	bl	8000be8 <__aeabi_d2uiz>
 8007e4e:	2801      	cmp	r0, #1
 8007e50:	bf38      	it	cc
 8007e52:	2001      	movcc	r0, #1
 8007e54:	f7f8 fb76 	bl	8000544 <__aeabi_ui2d>
 8007e58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e5a:	4680      	mov	r8, r0
 8007e5c:	4689      	mov	r9, r1
 8007e5e:	bb23      	cbnz	r3, 8007eaa <_strtod_l+0xb9a>
 8007e60:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e64:	9010      	str	r0, [sp, #64]	; 0x40
 8007e66:	9311      	str	r3, [sp, #68]	; 0x44
 8007e68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007e6c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e74:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007e78:	1a9b      	subs	r3, r3, r2
 8007e7a:	9309      	str	r3, [sp, #36]	; 0x24
 8007e7c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007e80:	eeb0 0a48 	vmov.f32	s0, s16
 8007e84:	eef0 0a68 	vmov.f32	s1, s17
 8007e88:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007e8c:	f001 fe86 	bl	8009b9c <__ulp>
 8007e90:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007e94:	ec53 2b10 	vmov	r2, r3, d0
 8007e98:	f7f8 fbce 	bl	8000638 <__aeabi_dmul>
 8007e9c:	ec53 2b18 	vmov	r2, r3, d8
 8007ea0:	f7f8 fa14 	bl	80002cc <__adddf3>
 8007ea4:	4682      	mov	sl, r0
 8007ea6:	468b      	mov	fp, r1
 8007ea8:	e78d      	b.n	8007dc6 <_strtod_l+0xab6>
 8007eaa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007eae:	e7db      	b.n	8007e68 <_strtod_l+0xb58>
 8007eb0:	a311      	add	r3, pc, #68	; (adr r3, 8007ef8 <_strtod_l+0xbe8>)
 8007eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb6:	f7f8 fe31 	bl	8000b1c <__aeabi_dcmplt>
 8007eba:	e7b2      	b.n	8007e22 <_strtod_l+0xb12>
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	930a      	str	r3, [sp, #40]	; 0x28
 8007ec0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ec2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ec4:	6013      	str	r3, [r2, #0]
 8007ec6:	f7ff ba6b 	b.w	80073a0 <_strtod_l+0x90>
 8007eca:	2a65      	cmp	r2, #101	; 0x65
 8007ecc:	f43f ab5f 	beq.w	800758e <_strtod_l+0x27e>
 8007ed0:	2a45      	cmp	r2, #69	; 0x45
 8007ed2:	f43f ab5c 	beq.w	800758e <_strtod_l+0x27e>
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	f7ff bb94 	b.w	8007604 <_strtod_l+0x2f4>
 8007edc:	f3af 8000 	nop.w
 8007ee0:	94a03595 	.word	0x94a03595
 8007ee4:	3fdfffff 	.word	0x3fdfffff
 8007ee8:	35afe535 	.word	0x35afe535
 8007eec:	3fe00000 	.word	0x3fe00000
 8007ef0:	ffc00000 	.word	0xffc00000
 8007ef4:	41dfffff 	.word	0x41dfffff
 8007ef8:	94a03595 	.word	0x94a03595
 8007efc:	3fcfffff 	.word	0x3fcfffff
 8007f00:	3ff00000 	.word	0x3ff00000
 8007f04:	7ff00000 	.word	0x7ff00000
 8007f08:	7fe00000 	.word	0x7fe00000
 8007f0c:	7c9fffff 	.word	0x7c9fffff
 8007f10:	3fe00000 	.word	0x3fe00000
 8007f14:	bff00000 	.word	0xbff00000
 8007f18:	7fefffff 	.word	0x7fefffff

08007f1c <_strtod_r>:
 8007f1c:	4b01      	ldr	r3, [pc, #4]	; (8007f24 <_strtod_r+0x8>)
 8007f1e:	f7ff b9f7 	b.w	8007310 <_strtod_l>
 8007f22:	bf00      	nop
 8007f24:	20000070 	.word	0x20000070

08007f28 <_strtol_l.constprop.0>:
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f2e:	d001      	beq.n	8007f34 <_strtol_l.constprop.0+0xc>
 8007f30:	2b24      	cmp	r3, #36	; 0x24
 8007f32:	d906      	bls.n	8007f42 <_strtol_l.constprop.0+0x1a>
 8007f34:	f7fe fa9c 	bl	8006470 <__errno>
 8007f38:	2316      	movs	r3, #22
 8007f3a:	6003      	str	r3, [r0, #0]
 8007f3c:	2000      	movs	r0, #0
 8007f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f42:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008028 <_strtol_l.constprop.0+0x100>
 8007f46:	460d      	mov	r5, r1
 8007f48:	462e      	mov	r6, r5
 8007f4a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f4e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007f52:	f017 0708 	ands.w	r7, r7, #8
 8007f56:	d1f7      	bne.n	8007f48 <_strtol_l.constprop.0+0x20>
 8007f58:	2c2d      	cmp	r4, #45	; 0x2d
 8007f5a:	d132      	bne.n	8007fc2 <_strtol_l.constprop.0+0x9a>
 8007f5c:	782c      	ldrb	r4, [r5, #0]
 8007f5e:	2701      	movs	r7, #1
 8007f60:	1cb5      	adds	r5, r6, #2
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d05b      	beq.n	800801e <_strtol_l.constprop.0+0xf6>
 8007f66:	2b10      	cmp	r3, #16
 8007f68:	d109      	bne.n	8007f7e <_strtol_l.constprop.0+0x56>
 8007f6a:	2c30      	cmp	r4, #48	; 0x30
 8007f6c:	d107      	bne.n	8007f7e <_strtol_l.constprop.0+0x56>
 8007f6e:	782c      	ldrb	r4, [r5, #0]
 8007f70:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007f74:	2c58      	cmp	r4, #88	; 0x58
 8007f76:	d14d      	bne.n	8008014 <_strtol_l.constprop.0+0xec>
 8007f78:	786c      	ldrb	r4, [r5, #1]
 8007f7a:	2310      	movs	r3, #16
 8007f7c:	3502      	adds	r5, #2
 8007f7e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007f82:	f108 38ff 	add.w	r8, r8, #4294967295
 8007f86:	f04f 0c00 	mov.w	ip, #0
 8007f8a:	fbb8 f9f3 	udiv	r9, r8, r3
 8007f8e:	4666      	mov	r6, ip
 8007f90:	fb03 8a19 	mls	sl, r3, r9, r8
 8007f94:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007f98:	f1be 0f09 	cmp.w	lr, #9
 8007f9c:	d816      	bhi.n	8007fcc <_strtol_l.constprop.0+0xa4>
 8007f9e:	4674      	mov	r4, lr
 8007fa0:	42a3      	cmp	r3, r4
 8007fa2:	dd24      	ble.n	8007fee <_strtol_l.constprop.0+0xc6>
 8007fa4:	f1bc 0f00 	cmp.w	ip, #0
 8007fa8:	db1e      	blt.n	8007fe8 <_strtol_l.constprop.0+0xc0>
 8007faa:	45b1      	cmp	r9, r6
 8007fac:	d31c      	bcc.n	8007fe8 <_strtol_l.constprop.0+0xc0>
 8007fae:	d101      	bne.n	8007fb4 <_strtol_l.constprop.0+0x8c>
 8007fb0:	45a2      	cmp	sl, r4
 8007fb2:	db19      	blt.n	8007fe8 <_strtol_l.constprop.0+0xc0>
 8007fb4:	fb06 4603 	mla	r6, r6, r3, r4
 8007fb8:	f04f 0c01 	mov.w	ip, #1
 8007fbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007fc0:	e7e8      	b.n	8007f94 <_strtol_l.constprop.0+0x6c>
 8007fc2:	2c2b      	cmp	r4, #43	; 0x2b
 8007fc4:	bf04      	itt	eq
 8007fc6:	782c      	ldrbeq	r4, [r5, #0]
 8007fc8:	1cb5      	addeq	r5, r6, #2
 8007fca:	e7ca      	b.n	8007f62 <_strtol_l.constprop.0+0x3a>
 8007fcc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007fd0:	f1be 0f19 	cmp.w	lr, #25
 8007fd4:	d801      	bhi.n	8007fda <_strtol_l.constprop.0+0xb2>
 8007fd6:	3c37      	subs	r4, #55	; 0x37
 8007fd8:	e7e2      	b.n	8007fa0 <_strtol_l.constprop.0+0x78>
 8007fda:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007fde:	f1be 0f19 	cmp.w	lr, #25
 8007fe2:	d804      	bhi.n	8007fee <_strtol_l.constprop.0+0xc6>
 8007fe4:	3c57      	subs	r4, #87	; 0x57
 8007fe6:	e7db      	b.n	8007fa0 <_strtol_l.constprop.0+0x78>
 8007fe8:	f04f 3cff 	mov.w	ip, #4294967295
 8007fec:	e7e6      	b.n	8007fbc <_strtol_l.constprop.0+0x94>
 8007fee:	f1bc 0f00 	cmp.w	ip, #0
 8007ff2:	da05      	bge.n	8008000 <_strtol_l.constprop.0+0xd8>
 8007ff4:	2322      	movs	r3, #34	; 0x22
 8007ff6:	6003      	str	r3, [r0, #0]
 8007ff8:	4646      	mov	r6, r8
 8007ffa:	b942      	cbnz	r2, 800800e <_strtol_l.constprop.0+0xe6>
 8007ffc:	4630      	mov	r0, r6
 8007ffe:	e79e      	b.n	8007f3e <_strtol_l.constprop.0+0x16>
 8008000:	b107      	cbz	r7, 8008004 <_strtol_l.constprop.0+0xdc>
 8008002:	4276      	negs	r6, r6
 8008004:	2a00      	cmp	r2, #0
 8008006:	d0f9      	beq.n	8007ffc <_strtol_l.constprop.0+0xd4>
 8008008:	f1bc 0f00 	cmp.w	ip, #0
 800800c:	d000      	beq.n	8008010 <_strtol_l.constprop.0+0xe8>
 800800e:	1e69      	subs	r1, r5, #1
 8008010:	6011      	str	r1, [r2, #0]
 8008012:	e7f3      	b.n	8007ffc <_strtol_l.constprop.0+0xd4>
 8008014:	2430      	movs	r4, #48	; 0x30
 8008016:	2b00      	cmp	r3, #0
 8008018:	d1b1      	bne.n	8007f7e <_strtol_l.constprop.0+0x56>
 800801a:	2308      	movs	r3, #8
 800801c:	e7af      	b.n	8007f7e <_strtol_l.constprop.0+0x56>
 800801e:	2c30      	cmp	r4, #48	; 0x30
 8008020:	d0a5      	beq.n	8007f6e <_strtol_l.constprop.0+0x46>
 8008022:	230a      	movs	r3, #10
 8008024:	e7ab      	b.n	8007f7e <_strtol_l.constprop.0+0x56>
 8008026:	bf00      	nop
 8008028:	0800bf89 	.word	0x0800bf89

0800802c <_strtol_r>:
 800802c:	f7ff bf7c 	b.w	8007f28 <_strtol_l.constprop.0>

08008030 <_vsniprintf_r>:
 8008030:	b530      	push	{r4, r5, lr}
 8008032:	4614      	mov	r4, r2
 8008034:	2c00      	cmp	r4, #0
 8008036:	b09b      	sub	sp, #108	; 0x6c
 8008038:	4605      	mov	r5, r0
 800803a:	461a      	mov	r2, r3
 800803c:	da05      	bge.n	800804a <_vsniprintf_r+0x1a>
 800803e:	238b      	movs	r3, #139	; 0x8b
 8008040:	6003      	str	r3, [r0, #0]
 8008042:	f04f 30ff 	mov.w	r0, #4294967295
 8008046:	b01b      	add	sp, #108	; 0x6c
 8008048:	bd30      	pop	{r4, r5, pc}
 800804a:	f44f 7302 	mov.w	r3, #520	; 0x208
 800804e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008052:	bf14      	ite	ne
 8008054:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008058:	4623      	moveq	r3, r4
 800805a:	9302      	str	r3, [sp, #8]
 800805c:	9305      	str	r3, [sp, #20]
 800805e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008062:	9100      	str	r1, [sp, #0]
 8008064:	9104      	str	r1, [sp, #16]
 8008066:	f8ad 300e 	strh.w	r3, [sp, #14]
 800806a:	4669      	mov	r1, sp
 800806c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800806e:	f002 f837 	bl	800a0e0 <_svfiprintf_r>
 8008072:	1c43      	adds	r3, r0, #1
 8008074:	bfbc      	itt	lt
 8008076:	238b      	movlt	r3, #139	; 0x8b
 8008078:	602b      	strlt	r3, [r5, #0]
 800807a:	2c00      	cmp	r4, #0
 800807c:	d0e3      	beq.n	8008046 <_vsniprintf_r+0x16>
 800807e:	9b00      	ldr	r3, [sp, #0]
 8008080:	2200      	movs	r2, #0
 8008082:	701a      	strb	r2, [r3, #0]
 8008084:	e7df      	b.n	8008046 <_vsniprintf_r+0x16>
	...

08008088 <vsniprintf>:
 8008088:	b507      	push	{r0, r1, r2, lr}
 800808a:	9300      	str	r3, [sp, #0]
 800808c:	4613      	mov	r3, r2
 800808e:	460a      	mov	r2, r1
 8008090:	4601      	mov	r1, r0
 8008092:	4803      	ldr	r0, [pc, #12]	; (80080a0 <vsniprintf+0x18>)
 8008094:	6800      	ldr	r0, [r0, #0]
 8008096:	f7ff ffcb 	bl	8008030 <_vsniprintf_r>
 800809a:	b003      	add	sp, #12
 800809c:	f85d fb04 	ldr.w	pc, [sp], #4
 80080a0:	20000008 	.word	0x20000008

080080a4 <quorem>:
 80080a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a8:	6903      	ldr	r3, [r0, #16]
 80080aa:	690c      	ldr	r4, [r1, #16]
 80080ac:	42a3      	cmp	r3, r4
 80080ae:	4607      	mov	r7, r0
 80080b0:	f2c0 8081 	blt.w	80081b6 <quorem+0x112>
 80080b4:	3c01      	subs	r4, #1
 80080b6:	f101 0814 	add.w	r8, r1, #20
 80080ba:	f100 0514 	add.w	r5, r0, #20
 80080be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080c2:	9301      	str	r3, [sp, #4]
 80080c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080cc:	3301      	adds	r3, #1
 80080ce:	429a      	cmp	r2, r3
 80080d0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80080d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80080dc:	d331      	bcc.n	8008142 <quorem+0x9e>
 80080de:	f04f 0e00 	mov.w	lr, #0
 80080e2:	4640      	mov	r0, r8
 80080e4:	46ac      	mov	ip, r5
 80080e6:	46f2      	mov	sl, lr
 80080e8:	f850 2b04 	ldr.w	r2, [r0], #4
 80080ec:	b293      	uxth	r3, r2
 80080ee:	fb06 e303 	mla	r3, r6, r3, lr
 80080f2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	ebaa 0303 	sub.w	r3, sl, r3
 80080fc:	f8dc a000 	ldr.w	sl, [ip]
 8008100:	0c12      	lsrs	r2, r2, #16
 8008102:	fa13 f38a 	uxtah	r3, r3, sl
 8008106:	fb06 e202 	mla	r2, r6, r2, lr
 800810a:	9300      	str	r3, [sp, #0]
 800810c:	9b00      	ldr	r3, [sp, #0]
 800810e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008112:	b292      	uxth	r2, r2
 8008114:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008118:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800811c:	f8bd 3000 	ldrh.w	r3, [sp]
 8008120:	4581      	cmp	r9, r0
 8008122:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008126:	f84c 3b04 	str.w	r3, [ip], #4
 800812a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800812e:	d2db      	bcs.n	80080e8 <quorem+0x44>
 8008130:	f855 300b 	ldr.w	r3, [r5, fp]
 8008134:	b92b      	cbnz	r3, 8008142 <quorem+0x9e>
 8008136:	9b01      	ldr	r3, [sp, #4]
 8008138:	3b04      	subs	r3, #4
 800813a:	429d      	cmp	r5, r3
 800813c:	461a      	mov	r2, r3
 800813e:	d32e      	bcc.n	800819e <quorem+0xfa>
 8008140:	613c      	str	r4, [r7, #16]
 8008142:	4638      	mov	r0, r7
 8008144:	f001 fc84 	bl	8009a50 <__mcmp>
 8008148:	2800      	cmp	r0, #0
 800814a:	db24      	blt.n	8008196 <quorem+0xf2>
 800814c:	3601      	adds	r6, #1
 800814e:	4628      	mov	r0, r5
 8008150:	f04f 0c00 	mov.w	ip, #0
 8008154:	f858 2b04 	ldr.w	r2, [r8], #4
 8008158:	f8d0 e000 	ldr.w	lr, [r0]
 800815c:	b293      	uxth	r3, r2
 800815e:	ebac 0303 	sub.w	r3, ip, r3
 8008162:	0c12      	lsrs	r2, r2, #16
 8008164:	fa13 f38e 	uxtah	r3, r3, lr
 8008168:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800816c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008170:	b29b      	uxth	r3, r3
 8008172:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008176:	45c1      	cmp	r9, r8
 8008178:	f840 3b04 	str.w	r3, [r0], #4
 800817c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008180:	d2e8      	bcs.n	8008154 <quorem+0xb0>
 8008182:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008186:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800818a:	b922      	cbnz	r2, 8008196 <quorem+0xf2>
 800818c:	3b04      	subs	r3, #4
 800818e:	429d      	cmp	r5, r3
 8008190:	461a      	mov	r2, r3
 8008192:	d30a      	bcc.n	80081aa <quorem+0x106>
 8008194:	613c      	str	r4, [r7, #16]
 8008196:	4630      	mov	r0, r6
 8008198:	b003      	add	sp, #12
 800819a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800819e:	6812      	ldr	r2, [r2, #0]
 80081a0:	3b04      	subs	r3, #4
 80081a2:	2a00      	cmp	r2, #0
 80081a4:	d1cc      	bne.n	8008140 <quorem+0x9c>
 80081a6:	3c01      	subs	r4, #1
 80081a8:	e7c7      	b.n	800813a <quorem+0x96>
 80081aa:	6812      	ldr	r2, [r2, #0]
 80081ac:	3b04      	subs	r3, #4
 80081ae:	2a00      	cmp	r2, #0
 80081b0:	d1f0      	bne.n	8008194 <quorem+0xf0>
 80081b2:	3c01      	subs	r4, #1
 80081b4:	e7eb      	b.n	800818e <quorem+0xea>
 80081b6:	2000      	movs	r0, #0
 80081b8:	e7ee      	b.n	8008198 <quorem+0xf4>
 80081ba:	0000      	movs	r0, r0
 80081bc:	0000      	movs	r0, r0
	...

080081c0 <_dtoa_r>:
 80081c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c4:	ed2d 8b04 	vpush	{d8-d9}
 80081c8:	ec57 6b10 	vmov	r6, r7, d0
 80081cc:	b093      	sub	sp, #76	; 0x4c
 80081ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80081d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80081d4:	9106      	str	r1, [sp, #24]
 80081d6:	ee10 aa10 	vmov	sl, s0
 80081da:	4604      	mov	r4, r0
 80081dc:	9209      	str	r2, [sp, #36]	; 0x24
 80081de:	930c      	str	r3, [sp, #48]	; 0x30
 80081e0:	46bb      	mov	fp, r7
 80081e2:	b975      	cbnz	r5, 8008202 <_dtoa_r+0x42>
 80081e4:	2010      	movs	r0, #16
 80081e6:	f001 f94d 	bl	8009484 <malloc>
 80081ea:	4602      	mov	r2, r0
 80081ec:	6260      	str	r0, [r4, #36]	; 0x24
 80081ee:	b920      	cbnz	r0, 80081fa <_dtoa_r+0x3a>
 80081f0:	4ba7      	ldr	r3, [pc, #668]	; (8008490 <_dtoa_r+0x2d0>)
 80081f2:	21ea      	movs	r1, #234	; 0xea
 80081f4:	48a7      	ldr	r0, [pc, #668]	; (8008494 <_dtoa_r+0x2d4>)
 80081f6:	f002 f8d9 	bl	800a3ac <__assert_func>
 80081fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80081fe:	6005      	str	r5, [r0, #0]
 8008200:	60c5      	str	r5, [r0, #12]
 8008202:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008204:	6819      	ldr	r1, [r3, #0]
 8008206:	b151      	cbz	r1, 800821e <_dtoa_r+0x5e>
 8008208:	685a      	ldr	r2, [r3, #4]
 800820a:	604a      	str	r2, [r1, #4]
 800820c:	2301      	movs	r3, #1
 800820e:	4093      	lsls	r3, r2
 8008210:	608b      	str	r3, [r1, #8]
 8008212:	4620      	mov	r0, r4
 8008214:	f001 f990 	bl	8009538 <_Bfree>
 8008218:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800821a:	2200      	movs	r2, #0
 800821c:	601a      	str	r2, [r3, #0]
 800821e:	1e3b      	subs	r3, r7, #0
 8008220:	bfaa      	itet	ge
 8008222:	2300      	movge	r3, #0
 8008224:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008228:	f8c8 3000 	strge.w	r3, [r8]
 800822c:	4b9a      	ldr	r3, [pc, #616]	; (8008498 <_dtoa_r+0x2d8>)
 800822e:	bfbc      	itt	lt
 8008230:	2201      	movlt	r2, #1
 8008232:	f8c8 2000 	strlt.w	r2, [r8]
 8008236:	ea33 030b 	bics.w	r3, r3, fp
 800823a:	d11b      	bne.n	8008274 <_dtoa_r+0xb4>
 800823c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800823e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008242:	6013      	str	r3, [r2, #0]
 8008244:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008248:	4333      	orrs	r3, r6
 800824a:	f000 8592 	beq.w	8008d72 <_dtoa_r+0xbb2>
 800824e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008250:	b963      	cbnz	r3, 800826c <_dtoa_r+0xac>
 8008252:	4b92      	ldr	r3, [pc, #584]	; (800849c <_dtoa_r+0x2dc>)
 8008254:	e022      	b.n	800829c <_dtoa_r+0xdc>
 8008256:	4b92      	ldr	r3, [pc, #584]	; (80084a0 <_dtoa_r+0x2e0>)
 8008258:	9301      	str	r3, [sp, #4]
 800825a:	3308      	adds	r3, #8
 800825c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800825e:	6013      	str	r3, [r2, #0]
 8008260:	9801      	ldr	r0, [sp, #4]
 8008262:	b013      	add	sp, #76	; 0x4c
 8008264:	ecbd 8b04 	vpop	{d8-d9}
 8008268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800826c:	4b8b      	ldr	r3, [pc, #556]	; (800849c <_dtoa_r+0x2dc>)
 800826e:	9301      	str	r3, [sp, #4]
 8008270:	3303      	adds	r3, #3
 8008272:	e7f3      	b.n	800825c <_dtoa_r+0x9c>
 8008274:	2200      	movs	r2, #0
 8008276:	2300      	movs	r3, #0
 8008278:	4650      	mov	r0, sl
 800827a:	4659      	mov	r1, fp
 800827c:	f7f8 fc44 	bl	8000b08 <__aeabi_dcmpeq>
 8008280:	ec4b ab19 	vmov	d9, sl, fp
 8008284:	4680      	mov	r8, r0
 8008286:	b158      	cbz	r0, 80082a0 <_dtoa_r+0xe0>
 8008288:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800828a:	2301      	movs	r3, #1
 800828c:	6013      	str	r3, [r2, #0]
 800828e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008290:	2b00      	cmp	r3, #0
 8008292:	f000 856b 	beq.w	8008d6c <_dtoa_r+0xbac>
 8008296:	4883      	ldr	r0, [pc, #524]	; (80084a4 <_dtoa_r+0x2e4>)
 8008298:	6018      	str	r0, [r3, #0]
 800829a:	1e43      	subs	r3, r0, #1
 800829c:	9301      	str	r3, [sp, #4]
 800829e:	e7df      	b.n	8008260 <_dtoa_r+0xa0>
 80082a0:	ec4b ab10 	vmov	d0, sl, fp
 80082a4:	aa10      	add	r2, sp, #64	; 0x40
 80082a6:	a911      	add	r1, sp, #68	; 0x44
 80082a8:	4620      	mov	r0, r4
 80082aa:	f001 fcf3 	bl	8009c94 <__d2b>
 80082ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80082b2:	ee08 0a10 	vmov	s16, r0
 80082b6:	2d00      	cmp	r5, #0
 80082b8:	f000 8084 	beq.w	80083c4 <_dtoa_r+0x204>
 80082bc:	ee19 3a90 	vmov	r3, s19
 80082c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80082c8:	4656      	mov	r6, sl
 80082ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80082ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80082d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80082d6:	4b74      	ldr	r3, [pc, #464]	; (80084a8 <_dtoa_r+0x2e8>)
 80082d8:	2200      	movs	r2, #0
 80082da:	4630      	mov	r0, r6
 80082dc:	4639      	mov	r1, r7
 80082de:	f7f7 fff3 	bl	80002c8 <__aeabi_dsub>
 80082e2:	a365      	add	r3, pc, #404	; (adr r3, 8008478 <_dtoa_r+0x2b8>)
 80082e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e8:	f7f8 f9a6 	bl	8000638 <__aeabi_dmul>
 80082ec:	a364      	add	r3, pc, #400	; (adr r3, 8008480 <_dtoa_r+0x2c0>)
 80082ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f2:	f7f7 ffeb 	bl	80002cc <__adddf3>
 80082f6:	4606      	mov	r6, r0
 80082f8:	4628      	mov	r0, r5
 80082fa:	460f      	mov	r7, r1
 80082fc:	f7f8 f932 	bl	8000564 <__aeabi_i2d>
 8008300:	a361      	add	r3, pc, #388	; (adr r3, 8008488 <_dtoa_r+0x2c8>)
 8008302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008306:	f7f8 f997 	bl	8000638 <__aeabi_dmul>
 800830a:	4602      	mov	r2, r0
 800830c:	460b      	mov	r3, r1
 800830e:	4630      	mov	r0, r6
 8008310:	4639      	mov	r1, r7
 8008312:	f7f7 ffdb 	bl	80002cc <__adddf3>
 8008316:	4606      	mov	r6, r0
 8008318:	460f      	mov	r7, r1
 800831a:	f7f8 fc3d 	bl	8000b98 <__aeabi_d2iz>
 800831e:	2200      	movs	r2, #0
 8008320:	9000      	str	r0, [sp, #0]
 8008322:	2300      	movs	r3, #0
 8008324:	4630      	mov	r0, r6
 8008326:	4639      	mov	r1, r7
 8008328:	f7f8 fbf8 	bl	8000b1c <__aeabi_dcmplt>
 800832c:	b150      	cbz	r0, 8008344 <_dtoa_r+0x184>
 800832e:	9800      	ldr	r0, [sp, #0]
 8008330:	f7f8 f918 	bl	8000564 <__aeabi_i2d>
 8008334:	4632      	mov	r2, r6
 8008336:	463b      	mov	r3, r7
 8008338:	f7f8 fbe6 	bl	8000b08 <__aeabi_dcmpeq>
 800833c:	b910      	cbnz	r0, 8008344 <_dtoa_r+0x184>
 800833e:	9b00      	ldr	r3, [sp, #0]
 8008340:	3b01      	subs	r3, #1
 8008342:	9300      	str	r3, [sp, #0]
 8008344:	9b00      	ldr	r3, [sp, #0]
 8008346:	2b16      	cmp	r3, #22
 8008348:	d85a      	bhi.n	8008400 <_dtoa_r+0x240>
 800834a:	9a00      	ldr	r2, [sp, #0]
 800834c:	4b57      	ldr	r3, [pc, #348]	; (80084ac <_dtoa_r+0x2ec>)
 800834e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008356:	ec51 0b19 	vmov	r0, r1, d9
 800835a:	f7f8 fbdf 	bl	8000b1c <__aeabi_dcmplt>
 800835e:	2800      	cmp	r0, #0
 8008360:	d050      	beq.n	8008404 <_dtoa_r+0x244>
 8008362:	9b00      	ldr	r3, [sp, #0]
 8008364:	3b01      	subs	r3, #1
 8008366:	9300      	str	r3, [sp, #0]
 8008368:	2300      	movs	r3, #0
 800836a:	930b      	str	r3, [sp, #44]	; 0x2c
 800836c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800836e:	1b5d      	subs	r5, r3, r5
 8008370:	1e6b      	subs	r3, r5, #1
 8008372:	9305      	str	r3, [sp, #20]
 8008374:	bf45      	ittet	mi
 8008376:	f1c5 0301 	rsbmi	r3, r5, #1
 800837a:	9304      	strmi	r3, [sp, #16]
 800837c:	2300      	movpl	r3, #0
 800837e:	2300      	movmi	r3, #0
 8008380:	bf4c      	ite	mi
 8008382:	9305      	strmi	r3, [sp, #20]
 8008384:	9304      	strpl	r3, [sp, #16]
 8008386:	9b00      	ldr	r3, [sp, #0]
 8008388:	2b00      	cmp	r3, #0
 800838a:	db3d      	blt.n	8008408 <_dtoa_r+0x248>
 800838c:	9b05      	ldr	r3, [sp, #20]
 800838e:	9a00      	ldr	r2, [sp, #0]
 8008390:	920a      	str	r2, [sp, #40]	; 0x28
 8008392:	4413      	add	r3, r2
 8008394:	9305      	str	r3, [sp, #20]
 8008396:	2300      	movs	r3, #0
 8008398:	9307      	str	r3, [sp, #28]
 800839a:	9b06      	ldr	r3, [sp, #24]
 800839c:	2b09      	cmp	r3, #9
 800839e:	f200 8089 	bhi.w	80084b4 <_dtoa_r+0x2f4>
 80083a2:	2b05      	cmp	r3, #5
 80083a4:	bfc4      	itt	gt
 80083a6:	3b04      	subgt	r3, #4
 80083a8:	9306      	strgt	r3, [sp, #24]
 80083aa:	9b06      	ldr	r3, [sp, #24]
 80083ac:	f1a3 0302 	sub.w	r3, r3, #2
 80083b0:	bfcc      	ite	gt
 80083b2:	2500      	movgt	r5, #0
 80083b4:	2501      	movle	r5, #1
 80083b6:	2b03      	cmp	r3, #3
 80083b8:	f200 8087 	bhi.w	80084ca <_dtoa_r+0x30a>
 80083bc:	e8df f003 	tbb	[pc, r3]
 80083c0:	59383a2d 	.word	0x59383a2d
 80083c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80083c8:	441d      	add	r5, r3
 80083ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80083ce:	2b20      	cmp	r3, #32
 80083d0:	bfc1      	itttt	gt
 80083d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80083d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80083da:	fa0b f303 	lslgt.w	r3, fp, r3
 80083de:	fa26 f000 	lsrgt.w	r0, r6, r0
 80083e2:	bfda      	itte	le
 80083e4:	f1c3 0320 	rsble	r3, r3, #32
 80083e8:	fa06 f003 	lslle.w	r0, r6, r3
 80083ec:	4318      	orrgt	r0, r3
 80083ee:	f7f8 f8a9 	bl	8000544 <__aeabi_ui2d>
 80083f2:	2301      	movs	r3, #1
 80083f4:	4606      	mov	r6, r0
 80083f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80083fa:	3d01      	subs	r5, #1
 80083fc:	930e      	str	r3, [sp, #56]	; 0x38
 80083fe:	e76a      	b.n	80082d6 <_dtoa_r+0x116>
 8008400:	2301      	movs	r3, #1
 8008402:	e7b2      	b.n	800836a <_dtoa_r+0x1aa>
 8008404:	900b      	str	r0, [sp, #44]	; 0x2c
 8008406:	e7b1      	b.n	800836c <_dtoa_r+0x1ac>
 8008408:	9b04      	ldr	r3, [sp, #16]
 800840a:	9a00      	ldr	r2, [sp, #0]
 800840c:	1a9b      	subs	r3, r3, r2
 800840e:	9304      	str	r3, [sp, #16]
 8008410:	4253      	negs	r3, r2
 8008412:	9307      	str	r3, [sp, #28]
 8008414:	2300      	movs	r3, #0
 8008416:	930a      	str	r3, [sp, #40]	; 0x28
 8008418:	e7bf      	b.n	800839a <_dtoa_r+0x1da>
 800841a:	2300      	movs	r3, #0
 800841c:	9308      	str	r3, [sp, #32]
 800841e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008420:	2b00      	cmp	r3, #0
 8008422:	dc55      	bgt.n	80084d0 <_dtoa_r+0x310>
 8008424:	2301      	movs	r3, #1
 8008426:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800842a:	461a      	mov	r2, r3
 800842c:	9209      	str	r2, [sp, #36]	; 0x24
 800842e:	e00c      	b.n	800844a <_dtoa_r+0x28a>
 8008430:	2301      	movs	r3, #1
 8008432:	e7f3      	b.n	800841c <_dtoa_r+0x25c>
 8008434:	2300      	movs	r3, #0
 8008436:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008438:	9308      	str	r3, [sp, #32]
 800843a:	9b00      	ldr	r3, [sp, #0]
 800843c:	4413      	add	r3, r2
 800843e:	9302      	str	r3, [sp, #8]
 8008440:	3301      	adds	r3, #1
 8008442:	2b01      	cmp	r3, #1
 8008444:	9303      	str	r3, [sp, #12]
 8008446:	bfb8      	it	lt
 8008448:	2301      	movlt	r3, #1
 800844a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800844c:	2200      	movs	r2, #0
 800844e:	6042      	str	r2, [r0, #4]
 8008450:	2204      	movs	r2, #4
 8008452:	f102 0614 	add.w	r6, r2, #20
 8008456:	429e      	cmp	r6, r3
 8008458:	6841      	ldr	r1, [r0, #4]
 800845a:	d93d      	bls.n	80084d8 <_dtoa_r+0x318>
 800845c:	4620      	mov	r0, r4
 800845e:	f001 f82b 	bl	80094b8 <_Balloc>
 8008462:	9001      	str	r0, [sp, #4]
 8008464:	2800      	cmp	r0, #0
 8008466:	d13b      	bne.n	80084e0 <_dtoa_r+0x320>
 8008468:	4b11      	ldr	r3, [pc, #68]	; (80084b0 <_dtoa_r+0x2f0>)
 800846a:	4602      	mov	r2, r0
 800846c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008470:	e6c0      	b.n	80081f4 <_dtoa_r+0x34>
 8008472:	2301      	movs	r3, #1
 8008474:	e7df      	b.n	8008436 <_dtoa_r+0x276>
 8008476:	bf00      	nop
 8008478:	636f4361 	.word	0x636f4361
 800847c:	3fd287a7 	.word	0x3fd287a7
 8008480:	8b60c8b3 	.word	0x8b60c8b3
 8008484:	3fc68a28 	.word	0x3fc68a28
 8008488:	509f79fb 	.word	0x509f79fb
 800848c:	3fd34413 	.word	0x3fd34413
 8008490:	0800c096 	.word	0x0800c096
 8008494:	0800c0ad 	.word	0x0800c0ad
 8008498:	7ff00000 	.word	0x7ff00000
 800849c:	0800c092 	.word	0x0800c092
 80084a0:	0800c089 	.word	0x0800c089
 80084a4:	0800bf0d 	.word	0x0800bf0d
 80084a8:	3ff80000 	.word	0x3ff80000
 80084ac:	0800c218 	.word	0x0800c218
 80084b0:	0800c108 	.word	0x0800c108
 80084b4:	2501      	movs	r5, #1
 80084b6:	2300      	movs	r3, #0
 80084b8:	9306      	str	r3, [sp, #24]
 80084ba:	9508      	str	r5, [sp, #32]
 80084bc:	f04f 33ff 	mov.w	r3, #4294967295
 80084c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80084c4:	2200      	movs	r2, #0
 80084c6:	2312      	movs	r3, #18
 80084c8:	e7b0      	b.n	800842c <_dtoa_r+0x26c>
 80084ca:	2301      	movs	r3, #1
 80084cc:	9308      	str	r3, [sp, #32]
 80084ce:	e7f5      	b.n	80084bc <_dtoa_r+0x2fc>
 80084d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80084d6:	e7b8      	b.n	800844a <_dtoa_r+0x28a>
 80084d8:	3101      	adds	r1, #1
 80084da:	6041      	str	r1, [r0, #4]
 80084dc:	0052      	lsls	r2, r2, #1
 80084de:	e7b8      	b.n	8008452 <_dtoa_r+0x292>
 80084e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084e2:	9a01      	ldr	r2, [sp, #4]
 80084e4:	601a      	str	r2, [r3, #0]
 80084e6:	9b03      	ldr	r3, [sp, #12]
 80084e8:	2b0e      	cmp	r3, #14
 80084ea:	f200 809d 	bhi.w	8008628 <_dtoa_r+0x468>
 80084ee:	2d00      	cmp	r5, #0
 80084f0:	f000 809a 	beq.w	8008628 <_dtoa_r+0x468>
 80084f4:	9b00      	ldr	r3, [sp, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	dd32      	ble.n	8008560 <_dtoa_r+0x3a0>
 80084fa:	4ab7      	ldr	r2, [pc, #732]	; (80087d8 <_dtoa_r+0x618>)
 80084fc:	f003 030f 	and.w	r3, r3, #15
 8008500:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008504:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008508:	9b00      	ldr	r3, [sp, #0]
 800850a:	05d8      	lsls	r0, r3, #23
 800850c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008510:	d516      	bpl.n	8008540 <_dtoa_r+0x380>
 8008512:	4bb2      	ldr	r3, [pc, #712]	; (80087dc <_dtoa_r+0x61c>)
 8008514:	ec51 0b19 	vmov	r0, r1, d9
 8008518:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800851c:	f7f8 f9b6 	bl	800088c <__aeabi_ddiv>
 8008520:	f007 070f 	and.w	r7, r7, #15
 8008524:	4682      	mov	sl, r0
 8008526:	468b      	mov	fp, r1
 8008528:	2503      	movs	r5, #3
 800852a:	4eac      	ldr	r6, [pc, #688]	; (80087dc <_dtoa_r+0x61c>)
 800852c:	b957      	cbnz	r7, 8008544 <_dtoa_r+0x384>
 800852e:	4642      	mov	r2, r8
 8008530:	464b      	mov	r3, r9
 8008532:	4650      	mov	r0, sl
 8008534:	4659      	mov	r1, fp
 8008536:	f7f8 f9a9 	bl	800088c <__aeabi_ddiv>
 800853a:	4682      	mov	sl, r0
 800853c:	468b      	mov	fp, r1
 800853e:	e028      	b.n	8008592 <_dtoa_r+0x3d2>
 8008540:	2502      	movs	r5, #2
 8008542:	e7f2      	b.n	800852a <_dtoa_r+0x36a>
 8008544:	07f9      	lsls	r1, r7, #31
 8008546:	d508      	bpl.n	800855a <_dtoa_r+0x39a>
 8008548:	4640      	mov	r0, r8
 800854a:	4649      	mov	r1, r9
 800854c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008550:	f7f8 f872 	bl	8000638 <__aeabi_dmul>
 8008554:	3501      	adds	r5, #1
 8008556:	4680      	mov	r8, r0
 8008558:	4689      	mov	r9, r1
 800855a:	107f      	asrs	r7, r7, #1
 800855c:	3608      	adds	r6, #8
 800855e:	e7e5      	b.n	800852c <_dtoa_r+0x36c>
 8008560:	f000 809b 	beq.w	800869a <_dtoa_r+0x4da>
 8008564:	9b00      	ldr	r3, [sp, #0]
 8008566:	4f9d      	ldr	r7, [pc, #628]	; (80087dc <_dtoa_r+0x61c>)
 8008568:	425e      	negs	r6, r3
 800856a:	4b9b      	ldr	r3, [pc, #620]	; (80087d8 <_dtoa_r+0x618>)
 800856c:	f006 020f 	and.w	r2, r6, #15
 8008570:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008578:	ec51 0b19 	vmov	r0, r1, d9
 800857c:	f7f8 f85c 	bl	8000638 <__aeabi_dmul>
 8008580:	1136      	asrs	r6, r6, #4
 8008582:	4682      	mov	sl, r0
 8008584:	468b      	mov	fp, r1
 8008586:	2300      	movs	r3, #0
 8008588:	2502      	movs	r5, #2
 800858a:	2e00      	cmp	r6, #0
 800858c:	d17a      	bne.n	8008684 <_dtoa_r+0x4c4>
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1d3      	bne.n	800853a <_dtoa_r+0x37a>
 8008592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008594:	2b00      	cmp	r3, #0
 8008596:	f000 8082 	beq.w	800869e <_dtoa_r+0x4de>
 800859a:	4b91      	ldr	r3, [pc, #580]	; (80087e0 <_dtoa_r+0x620>)
 800859c:	2200      	movs	r2, #0
 800859e:	4650      	mov	r0, sl
 80085a0:	4659      	mov	r1, fp
 80085a2:	f7f8 fabb 	bl	8000b1c <__aeabi_dcmplt>
 80085a6:	2800      	cmp	r0, #0
 80085a8:	d079      	beq.n	800869e <_dtoa_r+0x4de>
 80085aa:	9b03      	ldr	r3, [sp, #12]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d076      	beq.n	800869e <_dtoa_r+0x4de>
 80085b0:	9b02      	ldr	r3, [sp, #8]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	dd36      	ble.n	8008624 <_dtoa_r+0x464>
 80085b6:	9b00      	ldr	r3, [sp, #0]
 80085b8:	4650      	mov	r0, sl
 80085ba:	4659      	mov	r1, fp
 80085bc:	1e5f      	subs	r7, r3, #1
 80085be:	2200      	movs	r2, #0
 80085c0:	4b88      	ldr	r3, [pc, #544]	; (80087e4 <_dtoa_r+0x624>)
 80085c2:	f7f8 f839 	bl	8000638 <__aeabi_dmul>
 80085c6:	9e02      	ldr	r6, [sp, #8]
 80085c8:	4682      	mov	sl, r0
 80085ca:	468b      	mov	fp, r1
 80085cc:	3501      	adds	r5, #1
 80085ce:	4628      	mov	r0, r5
 80085d0:	f7f7 ffc8 	bl	8000564 <__aeabi_i2d>
 80085d4:	4652      	mov	r2, sl
 80085d6:	465b      	mov	r3, fp
 80085d8:	f7f8 f82e 	bl	8000638 <__aeabi_dmul>
 80085dc:	4b82      	ldr	r3, [pc, #520]	; (80087e8 <_dtoa_r+0x628>)
 80085de:	2200      	movs	r2, #0
 80085e0:	f7f7 fe74 	bl	80002cc <__adddf3>
 80085e4:	46d0      	mov	r8, sl
 80085e6:	46d9      	mov	r9, fp
 80085e8:	4682      	mov	sl, r0
 80085ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80085ee:	2e00      	cmp	r6, #0
 80085f0:	d158      	bne.n	80086a4 <_dtoa_r+0x4e4>
 80085f2:	4b7e      	ldr	r3, [pc, #504]	; (80087ec <_dtoa_r+0x62c>)
 80085f4:	2200      	movs	r2, #0
 80085f6:	4640      	mov	r0, r8
 80085f8:	4649      	mov	r1, r9
 80085fa:	f7f7 fe65 	bl	80002c8 <__aeabi_dsub>
 80085fe:	4652      	mov	r2, sl
 8008600:	465b      	mov	r3, fp
 8008602:	4680      	mov	r8, r0
 8008604:	4689      	mov	r9, r1
 8008606:	f7f8 faa7 	bl	8000b58 <__aeabi_dcmpgt>
 800860a:	2800      	cmp	r0, #0
 800860c:	f040 8295 	bne.w	8008b3a <_dtoa_r+0x97a>
 8008610:	4652      	mov	r2, sl
 8008612:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008616:	4640      	mov	r0, r8
 8008618:	4649      	mov	r1, r9
 800861a:	f7f8 fa7f 	bl	8000b1c <__aeabi_dcmplt>
 800861e:	2800      	cmp	r0, #0
 8008620:	f040 8289 	bne.w	8008b36 <_dtoa_r+0x976>
 8008624:	ec5b ab19 	vmov	sl, fp, d9
 8008628:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800862a:	2b00      	cmp	r3, #0
 800862c:	f2c0 8148 	blt.w	80088c0 <_dtoa_r+0x700>
 8008630:	9a00      	ldr	r2, [sp, #0]
 8008632:	2a0e      	cmp	r2, #14
 8008634:	f300 8144 	bgt.w	80088c0 <_dtoa_r+0x700>
 8008638:	4b67      	ldr	r3, [pc, #412]	; (80087d8 <_dtoa_r+0x618>)
 800863a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800863e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008642:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008644:	2b00      	cmp	r3, #0
 8008646:	f280 80d5 	bge.w	80087f4 <_dtoa_r+0x634>
 800864a:	9b03      	ldr	r3, [sp, #12]
 800864c:	2b00      	cmp	r3, #0
 800864e:	f300 80d1 	bgt.w	80087f4 <_dtoa_r+0x634>
 8008652:	f040 826f 	bne.w	8008b34 <_dtoa_r+0x974>
 8008656:	4b65      	ldr	r3, [pc, #404]	; (80087ec <_dtoa_r+0x62c>)
 8008658:	2200      	movs	r2, #0
 800865a:	4640      	mov	r0, r8
 800865c:	4649      	mov	r1, r9
 800865e:	f7f7 ffeb 	bl	8000638 <__aeabi_dmul>
 8008662:	4652      	mov	r2, sl
 8008664:	465b      	mov	r3, fp
 8008666:	f7f8 fa6d 	bl	8000b44 <__aeabi_dcmpge>
 800866a:	9e03      	ldr	r6, [sp, #12]
 800866c:	4637      	mov	r7, r6
 800866e:	2800      	cmp	r0, #0
 8008670:	f040 8245 	bne.w	8008afe <_dtoa_r+0x93e>
 8008674:	9d01      	ldr	r5, [sp, #4]
 8008676:	2331      	movs	r3, #49	; 0x31
 8008678:	f805 3b01 	strb.w	r3, [r5], #1
 800867c:	9b00      	ldr	r3, [sp, #0]
 800867e:	3301      	adds	r3, #1
 8008680:	9300      	str	r3, [sp, #0]
 8008682:	e240      	b.n	8008b06 <_dtoa_r+0x946>
 8008684:	07f2      	lsls	r2, r6, #31
 8008686:	d505      	bpl.n	8008694 <_dtoa_r+0x4d4>
 8008688:	e9d7 2300 	ldrd	r2, r3, [r7]
 800868c:	f7f7 ffd4 	bl	8000638 <__aeabi_dmul>
 8008690:	3501      	adds	r5, #1
 8008692:	2301      	movs	r3, #1
 8008694:	1076      	asrs	r6, r6, #1
 8008696:	3708      	adds	r7, #8
 8008698:	e777      	b.n	800858a <_dtoa_r+0x3ca>
 800869a:	2502      	movs	r5, #2
 800869c:	e779      	b.n	8008592 <_dtoa_r+0x3d2>
 800869e:	9f00      	ldr	r7, [sp, #0]
 80086a0:	9e03      	ldr	r6, [sp, #12]
 80086a2:	e794      	b.n	80085ce <_dtoa_r+0x40e>
 80086a4:	9901      	ldr	r1, [sp, #4]
 80086a6:	4b4c      	ldr	r3, [pc, #304]	; (80087d8 <_dtoa_r+0x618>)
 80086a8:	4431      	add	r1, r6
 80086aa:	910d      	str	r1, [sp, #52]	; 0x34
 80086ac:	9908      	ldr	r1, [sp, #32]
 80086ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80086b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086b6:	2900      	cmp	r1, #0
 80086b8:	d043      	beq.n	8008742 <_dtoa_r+0x582>
 80086ba:	494d      	ldr	r1, [pc, #308]	; (80087f0 <_dtoa_r+0x630>)
 80086bc:	2000      	movs	r0, #0
 80086be:	f7f8 f8e5 	bl	800088c <__aeabi_ddiv>
 80086c2:	4652      	mov	r2, sl
 80086c4:	465b      	mov	r3, fp
 80086c6:	f7f7 fdff 	bl	80002c8 <__aeabi_dsub>
 80086ca:	9d01      	ldr	r5, [sp, #4]
 80086cc:	4682      	mov	sl, r0
 80086ce:	468b      	mov	fp, r1
 80086d0:	4649      	mov	r1, r9
 80086d2:	4640      	mov	r0, r8
 80086d4:	f7f8 fa60 	bl	8000b98 <__aeabi_d2iz>
 80086d8:	4606      	mov	r6, r0
 80086da:	f7f7 ff43 	bl	8000564 <__aeabi_i2d>
 80086de:	4602      	mov	r2, r0
 80086e0:	460b      	mov	r3, r1
 80086e2:	4640      	mov	r0, r8
 80086e4:	4649      	mov	r1, r9
 80086e6:	f7f7 fdef 	bl	80002c8 <__aeabi_dsub>
 80086ea:	3630      	adds	r6, #48	; 0x30
 80086ec:	f805 6b01 	strb.w	r6, [r5], #1
 80086f0:	4652      	mov	r2, sl
 80086f2:	465b      	mov	r3, fp
 80086f4:	4680      	mov	r8, r0
 80086f6:	4689      	mov	r9, r1
 80086f8:	f7f8 fa10 	bl	8000b1c <__aeabi_dcmplt>
 80086fc:	2800      	cmp	r0, #0
 80086fe:	d163      	bne.n	80087c8 <_dtoa_r+0x608>
 8008700:	4642      	mov	r2, r8
 8008702:	464b      	mov	r3, r9
 8008704:	4936      	ldr	r1, [pc, #216]	; (80087e0 <_dtoa_r+0x620>)
 8008706:	2000      	movs	r0, #0
 8008708:	f7f7 fdde 	bl	80002c8 <__aeabi_dsub>
 800870c:	4652      	mov	r2, sl
 800870e:	465b      	mov	r3, fp
 8008710:	f7f8 fa04 	bl	8000b1c <__aeabi_dcmplt>
 8008714:	2800      	cmp	r0, #0
 8008716:	f040 80b5 	bne.w	8008884 <_dtoa_r+0x6c4>
 800871a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800871c:	429d      	cmp	r5, r3
 800871e:	d081      	beq.n	8008624 <_dtoa_r+0x464>
 8008720:	4b30      	ldr	r3, [pc, #192]	; (80087e4 <_dtoa_r+0x624>)
 8008722:	2200      	movs	r2, #0
 8008724:	4650      	mov	r0, sl
 8008726:	4659      	mov	r1, fp
 8008728:	f7f7 ff86 	bl	8000638 <__aeabi_dmul>
 800872c:	4b2d      	ldr	r3, [pc, #180]	; (80087e4 <_dtoa_r+0x624>)
 800872e:	4682      	mov	sl, r0
 8008730:	468b      	mov	fp, r1
 8008732:	4640      	mov	r0, r8
 8008734:	4649      	mov	r1, r9
 8008736:	2200      	movs	r2, #0
 8008738:	f7f7 ff7e 	bl	8000638 <__aeabi_dmul>
 800873c:	4680      	mov	r8, r0
 800873e:	4689      	mov	r9, r1
 8008740:	e7c6      	b.n	80086d0 <_dtoa_r+0x510>
 8008742:	4650      	mov	r0, sl
 8008744:	4659      	mov	r1, fp
 8008746:	f7f7 ff77 	bl	8000638 <__aeabi_dmul>
 800874a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800874c:	9d01      	ldr	r5, [sp, #4]
 800874e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008750:	4682      	mov	sl, r0
 8008752:	468b      	mov	fp, r1
 8008754:	4649      	mov	r1, r9
 8008756:	4640      	mov	r0, r8
 8008758:	f7f8 fa1e 	bl	8000b98 <__aeabi_d2iz>
 800875c:	4606      	mov	r6, r0
 800875e:	f7f7 ff01 	bl	8000564 <__aeabi_i2d>
 8008762:	3630      	adds	r6, #48	; 0x30
 8008764:	4602      	mov	r2, r0
 8008766:	460b      	mov	r3, r1
 8008768:	4640      	mov	r0, r8
 800876a:	4649      	mov	r1, r9
 800876c:	f7f7 fdac 	bl	80002c8 <__aeabi_dsub>
 8008770:	f805 6b01 	strb.w	r6, [r5], #1
 8008774:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008776:	429d      	cmp	r5, r3
 8008778:	4680      	mov	r8, r0
 800877a:	4689      	mov	r9, r1
 800877c:	f04f 0200 	mov.w	r2, #0
 8008780:	d124      	bne.n	80087cc <_dtoa_r+0x60c>
 8008782:	4b1b      	ldr	r3, [pc, #108]	; (80087f0 <_dtoa_r+0x630>)
 8008784:	4650      	mov	r0, sl
 8008786:	4659      	mov	r1, fp
 8008788:	f7f7 fda0 	bl	80002cc <__adddf3>
 800878c:	4602      	mov	r2, r0
 800878e:	460b      	mov	r3, r1
 8008790:	4640      	mov	r0, r8
 8008792:	4649      	mov	r1, r9
 8008794:	f7f8 f9e0 	bl	8000b58 <__aeabi_dcmpgt>
 8008798:	2800      	cmp	r0, #0
 800879a:	d173      	bne.n	8008884 <_dtoa_r+0x6c4>
 800879c:	4652      	mov	r2, sl
 800879e:	465b      	mov	r3, fp
 80087a0:	4913      	ldr	r1, [pc, #76]	; (80087f0 <_dtoa_r+0x630>)
 80087a2:	2000      	movs	r0, #0
 80087a4:	f7f7 fd90 	bl	80002c8 <__aeabi_dsub>
 80087a8:	4602      	mov	r2, r0
 80087aa:	460b      	mov	r3, r1
 80087ac:	4640      	mov	r0, r8
 80087ae:	4649      	mov	r1, r9
 80087b0:	f7f8 f9b4 	bl	8000b1c <__aeabi_dcmplt>
 80087b4:	2800      	cmp	r0, #0
 80087b6:	f43f af35 	beq.w	8008624 <_dtoa_r+0x464>
 80087ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80087bc:	1e6b      	subs	r3, r5, #1
 80087be:	930f      	str	r3, [sp, #60]	; 0x3c
 80087c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80087c4:	2b30      	cmp	r3, #48	; 0x30
 80087c6:	d0f8      	beq.n	80087ba <_dtoa_r+0x5fa>
 80087c8:	9700      	str	r7, [sp, #0]
 80087ca:	e049      	b.n	8008860 <_dtoa_r+0x6a0>
 80087cc:	4b05      	ldr	r3, [pc, #20]	; (80087e4 <_dtoa_r+0x624>)
 80087ce:	f7f7 ff33 	bl	8000638 <__aeabi_dmul>
 80087d2:	4680      	mov	r8, r0
 80087d4:	4689      	mov	r9, r1
 80087d6:	e7bd      	b.n	8008754 <_dtoa_r+0x594>
 80087d8:	0800c218 	.word	0x0800c218
 80087dc:	0800c1f0 	.word	0x0800c1f0
 80087e0:	3ff00000 	.word	0x3ff00000
 80087e4:	40240000 	.word	0x40240000
 80087e8:	401c0000 	.word	0x401c0000
 80087ec:	40140000 	.word	0x40140000
 80087f0:	3fe00000 	.word	0x3fe00000
 80087f4:	9d01      	ldr	r5, [sp, #4]
 80087f6:	4656      	mov	r6, sl
 80087f8:	465f      	mov	r7, fp
 80087fa:	4642      	mov	r2, r8
 80087fc:	464b      	mov	r3, r9
 80087fe:	4630      	mov	r0, r6
 8008800:	4639      	mov	r1, r7
 8008802:	f7f8 f843 	bl	800088c <__aeabi_ddiv>
 8008806:	f7f8 f9c7 	bl	8000b98 <__aeabi_d2iz>
 800880a:	4682      	mov	sl, r0
 800880c:	f7f7 feaa 	bl	8000564 <__aeabi_i2d>
 8008810:	4642      	mov	r2, r8
 8008812:	464b      	mov	r3, r9
 8008814:	f7f7 ff10 	bl	8000638 <__aeabi_dmul>
 8008818:	4602      	mov	r2, r0
 800881a:	460b      	mov	r3, r1
 800881c:	4630      	mov	r0, r6
 800881e:	4639      	mov	r1, r7
 8008820:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008824:	f7f7 fd50 	bl	80002c8 <__aeabi_dsub>
 8008828:	f805 6b01 	strb.w	r6, [r5], #1
 800882c:	9e01      	ldr	r6, [sp, #4]
 800882e:	9f03      	ldr	r7, [sp, #12]
 8008830:	1bae      	subs	r6, r5, r6
 8008832:	42b7      	cmp	r7, r6
 8008834:	4602      	mov	r2, r0
 8008836:	460b      	mov	r3, r1
 8008838:	d135      	bne.n	80088a6 <_dtoa_r+0x6e6>
 800883a:	f7f7 fd47 	bl	80002cc <__adddf3>
 800883e:	4642      	mov	r2, r8
 8008840:	464b      	mov	r3, r9
 8008842:	4606      	mov	r6, r0
 8008844:	460f      	mov	r7, r1
 8008846:	f7f8 f987 	bl	8000b58 <__aeabi_dcmpgt>
 800884a:	b9d0      	cbnz	r0, 8008882 <_dtoa_r+0x6c2>
 800884c:	4642      	mov	r2, r8
 800884e:	464b      	mov	r3, r9
 8008850:	4630      	mov	r0, r6
 8008852:	4639      	mov	r1, r7
 8008854:	f7f8 f958 	bl	8000b08 <__aeabi_dcmpeq>
 8008858:	b110      	cbz	r0, 8008860 <_dtoa_r+0x6a0>
 800885a:	f01a 0f01 	tst.w	sl, #1
 800885e:	d110      	bne.n	8008882 <_dtoa_r+0x6c2>
 8008860:	4620      	mov	r0, r4
 8008862:	ee18 1a10 	vmov	r1, s16
 8008866:	f000 fe67 	bl	8009538 <_Bfree>
 800886a:	2300      	movs	r3, #0
 800886c:	9800      	ldr	r0, [sp, #0]
 800886e:	702b      	strb	r3, [r5, #0]
 8008870:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008872:	3001      	adds	r0, #1
 8008874:	6018      	str	r0, [r3, #0]
 8008876:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008878:	2b00      	cmp	r3, #0
 800887a:	f43f acf1 	beq.w	8008260 <_dtoa_r+0xa0>
 800887e:	601d      	str	r5, [r3, #0]
 8008880:	e4ee      	b.n	8008260 <_dtoa_r+0xa0>
 8008882:	9f00      	ldr	r7, [sp, #0]
 8008884:	462b      	mov	r3, r5
 8008886:	461d      	mov	r5, r3
 8008888:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800888c:	2a39      	cmp	r2, #57	; 0x39
 800888e:	d106      	bne.n	800889e <_dtoa_r+0x6de>
 8008890:	9a01      	ldr	r2, [sp, #4]
 8008892:	429a      	cmp	r2, r3
 8008894:	d1f7      	bne.n	8008886 <_dtoa_r+0x6c6>
 8008896:	9901      	ldr	r1, [sp, #4]
 8008898:	2230      	movs	r2, #48	; 0x30
 800889a:	3701      	adds	r7, #1
 800889c:	700a      	strb	r2, [r1, #0]
 800889e:	781a      	ldrb	r2, [r3, #0]
 80088a0:	3201      	adds	r2, #1
 80088a2:	701a      	strb	r2, [r3, #0]
 80088a4:	e790      	b.n	80087c8 <_dtoa_r+0x608>
 80088a6:	4ba6      	ldr	r3, [pc, #664]	; (8008b40 <_dtoa_r+0x980>)
 80088a8:	2200      	movs	r2, #0
 80088aa:	f7f7 fec5 	bl	8000638 <__aeabi_dmul>
 80088ae:	2200      	movs	r2, #0
 80088b0:	2300      	movs	r3, #0
 80088b2:	4606      	mov	r6, r0
 80088b4:	460f      	mov	r7, r1
 80088b6:	f7f8 f927 	bl	8000b08 <__aeabi_dcmpeq>
 80088ba:	2800      	cmp	r0, #0
 80088bc:	d09d      	beq.n	80087fa <_dtoa_r+0x63a>
 80088be:	e7cf      	b.n	8008860 <_dtoa_r+0x6a0>
 80088c0:	9a08      	ldr	r2, [sp, #32]
 80088c2:	2a00      	cmp	r2, #0
 80088c4:	f000 80d7 	beq.w	8008a76 <_dtoa_r+0x8b6>
 80088c8:	9a06      	ldr	r2, [sp, #24]
 80088ca:	2a01      	cmp	r2, #1
 80088cc:	f300 80ba 	bgt.w	8008a44 <_dtoa_r+0x884>
 80088d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80088d2:	2a00      	cmp	r2, #0
 80088d4:	f000 80b2 	beq.w	8008a3c <_dtoa_r+0x87c>
 80088d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80088dc:	9e07      	ldr	r6, [sp, #28]
 80088de:	9d04      	ldr	r5, [sp, #16]
 80088e0:	9a04      	ldr	r2, [sp, #16]
 80088e2:	441a      	add	r2, r3
 80088e4:	9204      	str	r2, [sp, #16]
 80088e6:	9a05      	ldr	r2, [sp, #20]
 80088e8:	2101      	movs	r1, #1
 80088ea:	441a      	add	r2, r3
 80088ec:	4620      	mov	r0, r4
 80088ee:	9205      	str	r2, [sp, #20]
 80088f0:	f000 ff24 	bl	800973c <__i2b>
 80088f4:	4607      	mov	r7, r0
 80088f6:	2d00      	cmp	r5, #0
 80088f8:	dd0c      	ble.n	8008914 <_dtoa_r+0x754>
 80088fa:	9b05      	ldr	r3, [sp, #20]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	dd09      	ble.n	8008914 <_dtoa_r+0x754>
 8008900:	42ab      	cmp	r3, r5
 8008902:	9a04      	ldr	r2, [sp, #16]
 8008904:	bfa8      	it	ge
 8008906:	462b      	movge	r3, r5
 8008908:	1ad2      	subs	r2, r2, r3
 800890a:	9204      	str	r2, [sp, #16]
 800890c:	9a05      	ldr	r2, [sp, #20]
 800890e:	1aed      	subs	r5, r5, r3
 8008910:	1ad3      	subs	r3, r2, r3
 8008912:	9305      	str	r3, [sp, #20]
 8008914:	9b07      	ldr	r3, [sp, #28]
 8008916:	b31b      	cbz	r3, 8008960 <_dtoa_r+0x7a0>
 8008918:	9b08      	ldr	r3, [sp, #32]
 800891a:	2b00      	cmp	r3, #0
 800891c:	f000 80af 	beq.w	8008a7e <_dtoa_r+0x8be>
 8008920:	2e00      	cmp	r6, #0
 8008922:	dd13      	ble.n	800894c <_dtoa_r+0x78c>
 8008924:	4639      	mov	r1, r7
 8008926:	4632      	mov	r2, r6
 8008928:	4620      	mov	r0, r4
 800892a:	f000 ffc7 	bl	80098bc <__pow5mult>
 800892e:	ee18 2a10 	vmov	r2, s16
 8008932:	4601      	mov	r1, r0
 8008934:	4607      	mov	r7, r0
 8008936:	4620      	mov	r0, r4
 8008938:	f000 ff16 	bl	8009768 <__multiply>
 800893c:	ee18 1a10 	vmov	r1, s16
 8008940:	4680      	mov	r8, r0
 8008942:	4620      	mov	r0, r4
 8008944:	f000 fdf8 	bl	8009538 <_Bfree>
 8008948:	ee08 8a10 	vmov	s16, r8
 800894c:	9b07      	ldr	r3, [sp, #28]
 800894e:	1b9a      	subs	r2, r3, r6
 8008950:	d006      	beq.n	8008960 <_dtoa_r+0x7a0>
 8008952:	ee18 1a10 	vmov	r1, s16
 8008956:	4620      	mov	r0, r4
 8008958:	f000 ffb0 	bl	80098bc <__pow5mult>
 800895c:	ee08 0a10 	vmov	s16, r0
 8008960:	2101      	movs	r1, #1
 8008962:	4620      	mov	r0, r4
 8008964:	f000 feea 	bl	800973c <__i2b>
 8008968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800896a:	2b00      	cmp	r3, #0
 800896c:	4606      	mov	r6, r0
 800896e:	f340 8088 	ble.w	8008a82 <_dtoa_r+0x8c2>
 8008972:	461a      	mov	r2, r3
 8008974:	4601      	mov	r1, r0
 8008976:	4620      	mov	r0, r4
 8008978:	f000 ffa0 	bl	80098bc <__pow5mult>
 800897c:	9b06      	ldr	r3, [sp, #24]
 800897e:	2b01      	cmp	r3, #1
 8008980:	4606      	mov	r6, r0
 8008982:	f340 8081 	ble.w	8008a88 <_dtoa_r+0x8c8>
 8008986:	f04f 0800 	mov.w	r8, #0
 800898a:	6933      	ldr	r3, [r6, #16]
 800898c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008990:	6918      	ldr	r0, [r3, #16]
 8008992:	f000 fe83 	bl	800969c <__hi0bits>
 8008996:	f1c0 0020 	rsb	r0, r0, #32
 800899a:	9b05      	ldr	r3, [sp, #20]
 800899c:	4418      	add	r0, r3
 800899e:	f010 001f 	ands.w	r0, r0, #31
 80089a2:	f000 8092 	beq.w	8008aca <_dtoa_r+0x90a>
 80089a6:	f1c0 0320 	rsb	r3, r0, #32
 80089aa:	2b04      	cmp	r3, #4
 80089ac:	f340 808a 	ble.w	8008ac4 <_dtoa_r+0x904>
 80089b0:	f1c0 001c 	rsb	r0, r0, #28
 80089b4:	9b04      	ldr	r3, [sp, #16]
 80089b6:	4403      	add	r3, r0
 80089b8:	9304      	str	r3, [sp, #16]
 80089ba:	9b05      	ldr	r3, [sp, #20]
 80089bc:	4403      	add	r3, r0
 80089be:	4405      	add	r5, r0
 80089c0:	9305      	str	r3, [sp, #20]
 80089c2:	9b04      	ldr	r3, [sp, #16]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	dd07      	ble.n	80089d8 <_dtoa_r+0x818>
 80089c8:	ee18 1a10 	vmov	r1, s16
 80089cc:	461a      	mov	r2, r3
 80089ce:	4620      	mov	r0, r4
 80089d0:	f000 ffce 	bl	8009970 <__lshift>
 80089d4:	ee08 0a10 	vmov	s16, r0
 80089d8:	9b05      	ldr	r3, [sp, #20]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	dd05      	ble.n	80089ea <_dtoa_r+0x82a>
 80089de:	4631      	mov	r1, r6
 80089e0:	461a      	mov	r2, r3
 80089e2:	4620      	mov	r0, r4
 80089e4:	f000 ffc4 	bl	8009970 <__lshift>
 80089e8:	4606      	mov	r6, r0
 80089ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d06e      	beq.n	8008ace <_dtoa_r+0x90e>
 80089f0:	ee18 0a10 	vmov	r0, s16
 80089f4:	4631      	mov	r1, r6
 80089f6:	f001 f82b 	bl	8009a50 <__mcmp>
 80089fa:	2800      	cmp	r0, #0
 80089fc:	da67      	bge.n	8008ace <_dtoa_r+0x90e>
 80089fe:	9b00      	ldr	r3, [sp, #0]
 8008a00:	3b01      	subs	r3, #1
 8008a02:	ee18 1a10 	vmov	r1, s16
 8008a06:	9300      	str	r3, [sp, #0]
 8008a08:	220a      	movs	r2, #10
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	f000 fdb5 	bl	800957c <__multadd>
 8008a12:	9b08      	ldr	r3, [sp, #32]
 8008a14:	ee08 0a10 	vmov	s16, r0
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	f000 81b1 	beq.w	8008d80 <_dtoa_r+0xbc0>
 8008a1e:	2300      	movs	r3, #0
 8008a20:	4639      	mov	r1, r7
 8008a22:	220a      	movs	r2, #10
 8008a24:	4620      	mov	r0, r4
 8008a26:	f000 fda9 	bl	800957c <__multadd>
 8008a2a:	9b02      	ldr	r3, [sp, #8]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	4607      	mov	r7, r0
 8008a30:	f300 808e 	bgt.w	8008b50 <_dtoa_r+0x990>
 8008a34:	9b06      	ldr	r3, [sp, #24]
 8008a36:	2b02      	cmp	r3, #2
 8008a38:	dc51      	bgt.n	8008ade <_dtoa_r+0x91e>
 8008a3a:	e089      	b.n	8008b50 <_dtoa_r+0x990>
 8008a3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a42:	e74b      	b.n	80088dc <_dtoa_r+0x71c>
 8008a44:	9b03      	ldr	r3, [sp, #12]
 8008a46:	1e5e      	subs	r6, r3, #1
 8008a48:	9b07      	ldr	r3, [sp, #28]
 8008a4a:	42b3      	cmp	r3, r6
 8008a4c:	bfbf      	itttt	lt
 8008a4e:	9b07      	ldrlt	r3, [sp, #28]
 8008a50:	9607      	strlt	r6, [sp, #28]
 8008a52:	1af2      	sublt	r2, r6, r3
 8008a54:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008a56:	bfb6      	itet	lt
 8008a58:	189b      	addlt	r3, r3, r2
 8008a5a:	1b9e      	subge	r6, r3, r6
 8008a5c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008a5e:	9b03      	ldr	r3, [sp, #12]
 8008a60:	bfb8      	it	lt
 8008a62:	2600      	movlt	r6, #0
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	bfb7      	itett	lt
 8008a68:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008a6c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008a70:	1a9d      	sublt	r5, r3, r2
 8008a72:	2300      	movlt	r3, #0
 8008a74:	e734      	b.n	80088e0 <_dtoa_r+0x720>
 8008a76:	9e07      	ldr	r6, [sp, #28]
 8008a78:	9d04      	ldr	r5, [sp, #16]
 8008a7a:	9f08      	ldr	r7, [sp, #32]
 8008a7c:	e73b      	b.n	80088f6 <_dtoa_r+0x736>
 8008a7e:	9a07      	ldr	r2, [sp, #28]
 8008a80:	e767      	b.n	8008952 <_dtoa_r+0x792>
 8008a82:	9b06      	ldr	r3, [sp, #24]
 8008a84:	2b01      	cmp	r3, #1
 8008a86:	dc18      	bgt.n	8008aba <_dtoa_r+0x8fa>
 8008a88:	f1ba 0f00 	cmp.w	sl, #0
 8008a8c:	d115      	bne.n	8008aba <_dtoa_r+0x8fa>
 8008a8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a92:	b993      	cbnz	r3, 8008aba <_dtoa_r+0x8fa>
 8008a94:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008a98:	0d1b      	lsrs	r3, r3, #20
 8008a9a:	051b      	lsls	r3, r3, #20
 8008a9c:	b183      	cbz	r3, 8008ac0 <_dtoa_r+0x900>
 8008a9e:	9b04      	ldr	r3, [sp, #16]
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	9304      	str	r3, [sp, #16]
 8008aa4:	9b05      	ldr	r3, [sp, #20]
 8008aa6:	3301      	adds	r3, #1
 8008aa8:	9305      	str	r3, [sp, #20]
 8008aaa:	f04f 0801 	mov.w	r8, #1
 8008aae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	f47f af6a 	bne.w	800898a <_dtoa_r+0x7ca>
 8008ab6:	2001      	movs	r0, #1
 8008ab8:	e76f      	b.n	800899a <_dtoa_r+0x7da>
 8008aba:	f04f 0800 	mov.w	r8, #0
 8008abe:	e7f6      	b.n	8008aae <_dtoa_r+0x8ee>
 8008ac0:	4698      	mov	r8, r3
 8008ac2:	e7f4      	b.n	8008aae <_dtoa_r+0x8ee>
 8008ac4:	f43f af7d 	beq.w	80089c2 <_dtoa_r+0x802>
 8008ac8:	4618      	mov	r0, r3
 8008aca:	301c      	adds	r0, #28
 8008acc:	e772      	b.n	80089b4 <_dtoa_r+0x7f4>
 8008ace:	9b03      	ldr	r3, [sp, #12]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	dc37      	bgt.n	8008b44 <_dtoa_r+0x984>
 8008ad4:	9b06      	ldr	r3, [sp, #24]
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	dd34      	ble.n	8008b44 <_dtoa_r+0x984>
 8008ada:	9b03      	ldr	r3, [sp, #12]
 8008adc:	9302      	str	r3, [sp, #8]
 8008ade:	9b02      	ldr	r3, [sp, #8]
 8008ae0:	b96b      	cbnz	r3, 8008afe <_dtoa_r+0x93e>
 8008ae2:	4631      	mov	r1, r6
 8008ae4:	2205      	movs	r2, #5
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	f000 fd48 	bl	800957c <__multadd>
 8008aec:	4601      	mov	r1, r0
 8008aee:	4606      	mov	r6, r0
 8008af0:	ee18 0a10 	vmov	r0, s16
 8008af4:	f000 ffac 	bl	8009a50 <__mcmp>
 8008af8:	2800      	cmp	r0, #0
 8008afa:	f73f adbb 	bgt.w	8008674 <_dtoa_r+0x4b4>
 8008afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b00:	9d01      	ldr	r5, [sp, #4]
 8008b02:	43db      	mvns	r3, r3
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	f04f 0800 	mov.w	r8, #0
 8008b0a:	4631      	mov	r1, r6
 8008b0c:	4620      	mov	r0, r4
 8008b0e:	f000 fd13 	bl	8009538 <_Bfree>
 8008b12:	2f00      	cmp	r7, #0
 8008b14:	f43f aea4 	beq.w	8008860 <_dtoa_r+0x6a0>
 8008b18:	f1b8 0f00 	cmp.w	r8, #0
 8008b1c:	d005      	beq.n	8008b2a <_dtoa_r+0x96a>
 8008b1e:	45b8      	cmp	r8, r7
 8008b20:	d003      	beq.n	8008b2a <_dtoa_r+0x96a>
 8008b22:	4641      	mov	r1, r8
 8008b24:	4620      	mov	r0, r4
 8008b26:	f000 fd07 	bl	8009538 <_Bfree>
 8008b2a:	4639      	mov	r1, r7
 8008b2c:	4620      	mov	r0, r4
 8008b2e:	f000 fd03 	bl	8009538 <_Bfree>
 8008b32:	e695      	b.n	8008860 <_dtoa_r+0x6a0>
 8008b34:	2600      	movs	r6, #0
 8008b36:	4637      	mov	r7, r6
 8008b38:	e7e1      	b.n	8008afe <_dtoa_r+0x93e>
 8008b3a:	9700      	str	r7, [sp, #0]
 8008b3c:	4637      	mov	r7, r6
 8008b3e:	e599      	b.n	8008674 <_dtoa_r+0x4b4>
 8008b40:	40240000 	.word	0x40240000
 8008b44:	9b08      	ldr	r3, [sp, #32]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	f000 80ca 	beq.w	8008ce0 <_dtoa_r+0xb20>
 8008b4c:	9b03      	ldr	r3, [sp, #12]
 8008b4e:	9302      	str	r3, [sp, #8]
 8008b50:	2d00      	cmp	r5, #0
 8008b52:	dd05      	ble.n	8008b60 <_dtoa_r+0x9a0>
 8008b54:	4639      	mov	r1, r7
 8008b56:	462a      	mov	r2, r5
 8008b58:	4620      	mov	r0, r4
 8008b5a:	f000 ff09 	bl	8009970 <__lshift>
 8008b5e:	4607      	mov	r7, r0
 8008b60:	f1b8 0f00 	cmp.w	r8, #0
 8008b64:	d05b      	beq.n	8008c1e <_dtoa_r+0xa5e>
 8008b66:	6879      	ldr	r1, [r7, #4]
 8008b68:	4620      	mov	r0, r4
 8008b6a:	f000 fca5 	bl	80094b8 <_Balloc>
 8008b6e:	4605      	mov	r5, r0
 8008b70:	b928      	cbnz	r0, 8008b7e <_dtoa_r+0x9be>
 8008b72:	4b87      	ldr	r3, [pc, #540]	; (8008d90 <_dtoa_r+0xbd0>)
 8008b74:	4602      	mov	r2, r0
 8008b76:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008b7a:	f7ff bb3b 	b.w	80081f4 <_dtoa_r+0x34>
 8008b7e:	693a      	ldr	r2, [r7, #16]
 8008b80:	3202      	adds	r2, #2
 8008b82:	0092      	lsls	r2, r2, #2
 8008b84:	f107 010c 	add.w	r1, r7, #12
 8008b88:	300c      	adds	r0, #12
 8008b8a:	f7fd fc9b 	bl	80064c4 <memcpy>
 8008b8e:	2201      	movs	r2, #1
 8008b90:	4629      	mov	r1, r5
 8008b92:	4620      	mov	r0, r4
 8008b94:	f000 feec 	bl	8009970 <__lshift>
 8008b98:	9b01      	ldr	r3, [sp, #4]
 8008b9a:	f103 0901 	add.w	r9, r3, #1
 8008b9e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008ba2:	4413      	add	r3, r2
 8008ba4:	9305      	str	r3, [sp, #20]
 8008ba6:	f00a 0301 	and.w	r3, sl, #1
 8008baa:	46b8      	mov	r8, r7
 8008bac:	9304      	str	r3, [sp, #16]
 8008bae:	4607      	mov	r7, r0
 8008bb0:	4631      	mov	r1, r6
 8008bb2:	ee18 0a10 	vmov	r0, s16
 8008bb6:	f7ff fa75 	bl	80080a4 <quorem>
 8008bba:	4641      	mov	r1, r8
 8008bbc:	9002      	str	r0, [sp, #8]
 8008bbe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008bc2:	ee18 0a10 	vmov	r0, s16
 8008bc6:	f000 ff43 	bl	8009a50 <__mcmp>
 8008bca:	463a      	mov	r2, r7
 8008bcc:	9003      	str	r0, [sp, #12]
 8008bce:	4631      	mov	r1, r6
 8008bd0:	4620      	mov	r0, r4
 8008bd2:	f000 ff59 	bl	8009a88 <__mdiff>
 8008bd6:	68c2      	ldr	r2, [r0, #12]
 8008bd8:	f109 3bff 	add.w	fp, r9, #4294967295
 8008bdc:	4605      	mov	r5, r0
 8008bde:	bb02      	cbnz	r2, 8008c22 <_dtoa_r+0xa62>
 8008be0:	4601      	mov	r1, r0
 8008be2:	ee18 0a10 	vmov	r0, s16
 8008be6:	f000 ff33 	bl	8009a50 <__mcmp>
 8008bea:	4602      	mov	r2, r0
 8008bec:	4629      	mov	r1, r5
 8008bee:	4620      	mov	r0, r4
 8008bf0:	9207      	str	r2, [sp, #28]
 8008bf2:	f000 fca1 	bl	8009538 <_Bfree>
 8008bf6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008bfa:	ea43 0102 	orr.w	r1, r3, r2
 8008bfe:	9b04      	ldr	r3, [sp, #16]
 8008c00:	430b      	orrs	r3, r1
 8008c02:	464d      	mov	r5, r9
 8008c04:	d10f      	bne.n	8008c26 <_dtoa_r+0xa66>
 8008c06:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c0a:	d02a      	beq.n	8008c62 <_dtoa_r+0xaa2>
 8008c0c:	9b03      	ldr	r3, [sp, #12]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	dd02      	ble.n	8008c18 <_dtoa_r+0xa58>
 8008c12:	9b02      	ldr	r3, [sp, #8]
 8008c14:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008c18:	f88b a000 	strb.w	sl, [fp]
 8008c1c:	e775      	b.n	8008b0a <_dtoa_r+0x94a>
 8008c1e:	4638      	mov	r0, r7
 8008c20:	e7ba      	b.n	8008b98 <_dtoa_r+0x9d8>
 8008c22:	2201      	movs	r2, #1
 8008c24:	e7e2      	b.n	8008bec <_dtoa_r+0xa2c>
 8008c26:	9b03      	ldr	r3, [sp, #12]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	db04      	blt.n	8008c36 <_dtoa_r+0xa76>
 8008c2c:	9906      	ldr	r1, [sp, #24]
 8008c2e:	430b      	orrs	r3, r1
 8008c30:	9904      	ldr	r1, [sp, #16]
 8008c32:	430b      	orrs	r3, r1
 8008c34:	d122      	bne.n	8008c7c <_dtoa_r+0xabc>
 8008c36:	2a00      	cmp	r2, #0
 8008c38:	ddee      	ble.n	8008c18 <_dtoa_r+0xa58>
 8008c3a:	ee18 1a10 	vmov	r1, s16
 8008c3e:	2201      	movs	r2, #1
 8008c40:	4620      	mov	r0, r4
 8008c42:	f000 fe95 	bl	8009970 <__lshift>
 8008c46:	4631      	mov	r1, r6
 8008c48:	ee08 0a10 	vmov	s16, r0
 8008c4c:	f000 ff00 	bl	8009a50 <__mcmp>
 8008c50:	2800      	cmp	r0, #0
 8008c52:	dc03      	bgt.n	8008c5c <_dtoa_r+0xa9c>
 8008c54:	d1e0      	bne.n	8008c18 <_dtoa_r+0xa58>
 8008c56:	f01a 0f01 	tst.w	sl, #1
 8008c5a:	d0dd      	beq.n	8008c18 <_dtoa_r+0xa58>
 8008c5c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c60:	d1d7      	bne.n	8008c12 <_dtoa_r+0xa52>
 8008c62:	2339      	movs	r3, #57	; 0x39
 8008c64:	f88b 3000 	strb.w	r3, [fp]
 8008c68:	462b      	mov	r3, r5
 8008c6a:	461d      	mov	r5, r3
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008c72:	2a39      	cmp	r2, #57	; 0x39
 8008c74:	d071      	beq.n	8008d5a <_dtoa_r+0xb9a>
 8008c76:	3201      	adds	r2, #1
 8008c78:	701a      	strb	r2, [r3, #0]
 8008c7a:	e746      	b.n	8008b0a <_dtoa_r+0x94a>
 8008c7c:	2a00      	cmp	r2, #0
 8008c7e:	dd07      	ble.n	8008c90 <_dtoa_r+0xad0>
 8008c80:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c84:	d0ed      	beq.n	8008c62 <_dtoa_r+0xaa2>
 8008c86:	f10a 0301 	add.w	r3, sl, #1
 8008c8a:	f88b 3000 	strb.w	r3, [fp]
 8008c8e:	e73c      	b.n	8008b0a <_dtoa_r+0x94a>
 8008c90:	9b05      	ldr	r3, [sp, #20]
 8008c92:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008c96:	4599      	cmp	r9, r3
 8008c98:	d047      	beq.n	8008d2a <_dtoa_r+0xb6a>
 8008c9a:	ee18 1a10 	vmov	r1, s16
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	220a      	movs	r2, #10
 8008ca2:	4620      	mov	r0, r4
 8008ca4:	f000 fc6a 	bl	800957c <__multadd>
 8008ca8:	45b8      	cmp	r8, r7
 8008caa:	ee08 0a10 	vmov	s16, r0
 8008cae:	f04f 0300 	mov.w	r3, #0
 8008cb2:	f04f 020a 	mov.w	r2, #10
 8008cb6:	4641      	mov	r1, r8
 8008cb8:	4620      	mov	r0, r4
 8008cba:	d106      	bne.n	8008cca <_dtoa_r+0xb0a>
 8008cbc:	f000 fc5e 	bl	800957c <__multadd>
 8008cc0:	4680      	mov	r8, r0
 8008cc2:	4607      	mov	r7, r0
 8008cc4:	f109 0901 	add.w	r9, r9, #1
 8008cc8:	e772      	b.n	8008bb0 <_dtoa_r+0x9f0>
 8008cca:	f000 fc57 	bl	800957c <__multadd>
 8008cce:	4639      	mov	r1, r7
 8008cd0:	4680      	mov	r8, r0
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	220a      	movs	r2, #10
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	f000 fc50 	bl	800957c <__multadd>
 8008cdc:	4607      	mov	r7, r0
 8008cde:	e7f1      	b.n	8008cc4 <_dtoa_r+0xb04>
 8008ce0:	9b03      	ldr	r3, [sp, #12]
 8008ce2:	9302      	str	r3, [sp, #8]
 8008ce4:	9d01      	ldr	r5, [sp, #4]
 8008ce6:	ee18 0a10 	vmov	r0, s16
 8008cea:	4631      	mov	r1, r6
 8008cec:	f7ff f9da 	bl	80080a4 <quorem>
 8008cf0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008cf4:	9b01      	ldr	r3, [sp, #4]
 8008cf6:	f805 ab01 	strb.w	sl, [r5], #1
 8008cfa:	1aea      	subs	r2, r5, r3
 8008cfc:	9b02      	ldr	r3, [sp, #8]
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	dd09      	ble.n	8008d16 <_dtoa_r+0xb56>
 8008d02:	ee18 1a10 	vmov	r1, s16
 8008d06:	2300      	movs	r3, #0
 8008d08:	220a      	movs	r2, #10
 8008d0a:	4620      	mov	r0, r4
 8008d0c:	f000 fc36 	bl	800957c <__multadd>
 8008d10:	ee08 0a10 	vmov	s16, r0
 8008d14:	e7e7      	b.n	8008ce6 <_dtoa_r+0xb26>
 8008d16:	9b02      	ldr	r3, [sp, #8]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	bfc8      	it	gt
 8008d1c:	461d      	movgt	r5, r3
 8008d1e:	9b01      	ldr	r3, [sp, #4]
 8008d20:	bfd8      	it	le
 8008d22:	2501      	movle	r5, #1
 8008d24:	441d      	add	r5, r3
 8008d26:	f04f 0800 	mov.w	r8, #0
 8008d2a:	ee18 1a10 	vmov	r1, s16
 8008d2e:	2201      	movs	r2, #1
 8008d30:	4620      	mov	r0, r4
 8008d32:	f000 fe1d 	bl	8009970 <__lshift>
 8008d36:	4631      	mov	r1, r6
 8008d38:	ee08 0a10 	vmov	s16, r0
 8008d3c:	f000 fe88 	bl	8009a50 <__mcmp>
 8008d40:	2800      	cmp	r0, #0
 8008d42:	dc91      	bgt.n	8008c68 <_dtoa_r+0xaa8>
 8008d44:	d102      	bne.n	8008d4c <_dtoa_r+0xb8c>
 8008d46:	f01a 0f01 	tst.w	sl, #1
 8008d4a:	d18d      	bne.n	8008c68 <_dtoa_r+0xaa8>
 8008d4c:	462b      	mov	r3, r5
 8008d4e:	461d      	mov	r5, r3
 8008d50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d54:	2a30      	cmp	r2, #48	; 0x30
 8008d56:	d0fa      	beq.n	8008d4e <_dtoa_r+0xb8e>
 8008d58:	e6d7      	b.n	8008b0a <_dtoa_r+0x94a>
 8008d5a:	9a01      	ldr	r2, [sp, #4]
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d184      	bne.n	8008c6a <_dtoa_r+0xaaa>
 8008d60:	9b00      	ldr	r3, [sp, #0]
 8008d62:	3301      	adds	r3, #1
 8008d64:	9300      	str	r3, [sp, #0]
 8008d66:	2331      	movs	r3, #49	; 0x31
 8008d68:	7013      	strb	r3, [r2, #0]
 8008d6a:	e6ce      	b.n	8008b0a <_dtoa_r+0x94a>
 8008d6c:	4b09      	ldr	r3, [pc, #36]	; (8008d94 <_dtoa_r+0xbd4>)
 8008d6e:	f7ff ba95 	b.w	800829c <_dtoa_r+0xdc>
 8008d72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	f47f aa6e 	bne.w	8008256 <_dtoa_r+0x96>
 8008d7a:	4b07      	ldr	r3, [pc, #28]	; (8008d98 <_dtoa_r+0xbd8>)
 8008d7c:	f7ff ba8e 	b.w	800829c <_dtoa_r+0xdc>
 8008d80:	9b02      	ldr	r3, [sp, #8]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	dcae      	bgt.n	8008ce4 <_dtoa_r+0xb24>
 8008d86:	9b06      	ldr	r3, [sp, #24]
 8008d88:	2b02      	cmp	r3, #2
 8008d8a:	f73f aea8 	bgt.w	8008ade <_dtoa_r+0x91e>
 8008d8e:	e7a9      	b.n	8008ce4 <_dtoa_r+0xb24>
 8008d90:	0800c108 	.word	0x0800c108
 8008d94:	0800bf0c 	.word	0x0800bf0c
 8008d98:	0800c089 	.word	0x0800c089

08008d9c <rshift>:
 8008d9c:	6903      	ldr	r3, [r0, #16]
 8008d9e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008da2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008da6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008daa:	f100 0414 	add.w	r4, r0, #20
 8008dae:	dd45      	ble.n	8008e3c <rshift+0xa0>
 8008db0:	f011 011f 	ands.w	r1, r1, #31
 8008db4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008db8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008dbc:	d10c      	bne.n	8008dd8 <rshift+0x3c>
 8008dbe:	f100 0710 	add.w	r7, r0, #16
 8008dc2:	4629      	mov	r1, r5
 8008dc4:	42b1      	cmp	r1, r6
 8008dc6:	d334      	bcc.n	8008e32 <rshift+0x96>
 8008dc8:	1a9b      	subs	r3, r3, r2
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	1eea      	subs	r2, r5, #3
 8008dce:	4296      	cmp	r6, r2
 8008dd0:	bf38      	it	cc
 8008dd2:	2300      	movcc	r3, #0
 8008dd4:	4423      	add	r3, r4
 8008dd6:	e015      	b.n	8008e04 <rshift+0x68>
 8008dd8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008ddc:	f1c1 0820 	rsb	r8, r1, #32
 8008de0:	40cf      	lsrs	r7, r1
 8008de2:	f105 0e04 	add.w	lr, r5, #4
 8008de6:	46a1      	mov	r9, r4
 8008de8:	4576      	cmp	r6, lr
 8008dea:	46f4      	mov	ip, lr
 8008dec:	d815      	bhi.n	8008e1a <rshift+0x7e>
 8008dee:	1a9a      	subs	r2, r3, r2
 8008df0:	0092      	lsls	r2, r2, #2
 8008df2:	3a04      	subs	r2, #4
 8008df4:	3501      	adds	r5, #1
 8008df6:	42ae      	cmp	r6, r5
 8008df8:	bf38      	it	cc
 8008dfa:	2200      	movcc	r2, #0
 8008dfc:	18a3      	adds	r3, r4, r2
 8008dfe:	50a7      	str	r7, [r4, r2]
 8008e00:	b107      	cbz	r7, 8008e04 <rshift+0x68>
 8008e02:	3304      	adds	r3, #4
 8008e04:	1b1a      	subs	r2, r3, r4
 8008e06:	42a3      	cmp	r3, r4
 8008e08:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008e0c:	bf08      	it	eq
 8008e0e:	2300      	moveq	r3, #0
 8008e10:	6102      	str	r2, [r0, #16]
 8008e12:	bf08      	it	eq
 8008e14:	6143      	streq	r3, [r0, #20]
 8008e16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e1a:	f8dc c000 	ldr.w	ip, [ip]
 8008e1e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008e22:	ea4c 0707 	orr.w	r7, ip, r7
 8008e26:	f849 7b04 	str.w	r7, [r9], #4
 8008e2a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008e2e:	40cf      	lsrs	r7, r1
 8008e30:	e7da      	b.n	8008de8 <rshift+0x4c>
 8008e32:	f851 cb04 	ldr.w	ip, [r1], #4
 8008e36:	f847 cf04 	str.w	ip, [r7, #4]!
 8008e3a:	e7c3      	b.n	8008dc4 <rshift+0x28>
 8008e3c:	4623      	mov	r3, r4
 8008e3e:	e7e1      	b.n	8008e04 <rshift+0x68>

08008e40 <__hexdig_fun>:
 8008e40:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008e44:	2b09      	cmp	r3, #9
 8008e46:	d802      	bhi.n	8008e4e <__hexdig_fun+0xe>
 8008e48:	3820      	subs	r0, #32
 8008e4a:	b2c0      	uxtb	r0, r0
 8008e4c:	4770      	bx	lr
 8008e4e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008e52:	2b05      	cmp	r3, #5
 8008e54:	d801      	bhi.n	8008e5a <__hexdig_fun+0x1a>
 8008e56:	3847      	subs	r0, #71	; 0x47
 8008e58:	e7f7      	b.n	8008e4a <__hexdig_fun+0xa>
 8008e5a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008e5e:	2b05      	cmp	r3, #5
 8008e60:	d801      	bhi.n	8008e66 <__hexdig_fun+0x26>
 8008e62:	3827      	subs	r0, #39	; 0x27
 8008e64:	e7f1      	b.n	8008e4a <__hexdig_fun+0xa>
 8008e66:	2000      	movs	r0, #0
 8008e68:	4770      	bx	lr
	...

08008e6c <__gethex>:
 8008e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e70:	ed2d 8b02 	vpush	{d8}
 8008e74:	b089      	sub	sp, #36	; 0x24
 8008e76:	ee08 0a10 	vmov	s16, r0
 8008e7a:	9304      	str	r3, [sp, #16]
 8008e7c:	4bb4      	ldr	r3, [pc, #720]	; (8009150 <__gethex+0x2e4>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	9301      	str	r3, [sp, #4]
 8008e82:	4618      	mov	r0, r3
 8008e84:	468b      	mov	fp, r1
 8008e86:	4690      	mov	r8, r2
 8008e88:	f7f7 f9c2 	bl	8000210 <strlen>
 8008e8c:	9b01      	ldr	r3, [sp, #4]
 8008e8e:	f8db 2000 	ldr.w	r2, [fp]
 8008e92:	4403      	add	r3, r0
 8008e94:	4682      	mov	sl, r0
 8008e96:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008e9a:	9305      	str	r3, [sp, #20]
 8008e9c:	1c93      	adds	r3, r2, #2
 8008e9e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008ea2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008ea6:	32fe      	adds	r2, #254	; 0xfe
 8008ea8:	18d1      	adds	r1, r2, r3
 8008eaa:	461f      	mov	r7, r3
 8008eac:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008eb0:	9100      	str	r1, [sp, #0]
 8008eb2:	2830      	cmp	r0, #48	; 0x30
 8008eb4:	d0f8      	beq.n	8008ea8 <__gethex+0x3c>
 8008eb6:	f7ff ffc3 	bl	8008e40 <__hexdig_fun>
 8008eba:	4604      	mov	r4, r0
 8008ebc:	2800      	cmp	r0, #0
 8008ebe:	d13a      	bne.n	8008f36 <__gethex+0xca>
 8008ec0:	9901      	ldr	r1, [sp, #4]
 8008ec2:	4652      	mov	r2, sl
 8008ec4:	4638      	mov	r0, r7
 8008ec6:	f001 fa4f 	bl	800a368 <strncmp>
 8008eca:	4605      	mov	r5, r0
 8008ecc:	2800      	cmp	r0, #0
 8008ece:	d168      	bne.n	8008fa2 <__gethex+0x136>
 8008ed0:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008ed4:	eb07 060a 	add.w	r6, r7, sl
 8008ed8:	f7ff ffb2 	bl	8008e40 <__hexdig_fun>
 8008edc:	2800      	cmp	r0, #0
 8008ede:	d062      	beq.n	8008fa6 <__gethex+0x13a>
 8008ee0:	4633      	mov	r3, r6
 8008ee2:	7818      	ldrb	r0, [r3, #0]
 8008ee4:	2830      	cmp	r0, #48	; 0x30
 8008ee6:	461f      	mov	r7, r3
 8008ee8:	f103 0301 	add.w	r3, r3, #1
 8008eec:	d0f9      	beq.n	8008ee2 <__gethex+0x76>
 8008eee:	f7ff ffa7 	bl	8008e40 <__hexdig_fun>
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	fab0 f480 	clz	r4, r0
 8008ef8:	0964      	lsrs	r4, r4, #5
 8008efa:	4635      	mov	r5, r6
 8008efc:	9300      	str	r3, [sp, #0]
 8008efe:	463a      	mov	r2, r7
 8008f00:	4616      	mov	r6, r2
 8008f02:	3201      	adds	r2, #1
 8008f04:	7830      	ldrb	r0, [r6, #0]
 8008f06:	f7ff ff9b 	bl	8008e40 <__hexdig_fun>
 8008f0a:	2800      	cmp	r0, #0
 8008f0c:	d1f8      	bne.n	8008f00 <__gethex+0x94>
 8008f0e:	9901      	ldr	r1, [sp, #4]
 8008f10:	4652      	mov	r2, sl
 8008f12:	4630      	mov	r0, r6
 8008f14:	f001 fa28 	bl	800a368 <strncmp>
 8008f18:	b980      	cbnz	r0, 8008f3c <__gethex+0xd0>
 8008f1a:	b94d      	cbnz	r5, 8008f30 <__gethex+0xc4>
 8008f1c:	eb06 050a 	add.w	r5, r6, sl
 8008f20:	462a      	mov	r2, r5
 8008f22:	4616      	mov	r6, r2
 8008f24:	3201      	adds	r2, #1
 8008f26:	7830      	ldrb	r0, [r6, #0]
 8008f28:	f7ff ff8a 	bl	8008e40 <__hexdig_fun>
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	d1f8      	bne.n	8008f22 <__gethex+0xb6>
 8008f30:	1bad      	subs	r5, r5, r6
 8008f32:	00ad      	lsls	r5, r5, #2
 8008f34:	e004      	b.n	8008f40 <__gethex+0xd4>
 8008f36:	2400      	movs	r4, #0
 8008f38:	4625      	mov	r5, r4
 8008f3a:	e7e0      	b.n	8008efe <__gethex+0x92>
 8008f3c:	2d00      	cmp	r5, #0
 8008f3e:	d1f7      	bne.n	8008f30 <__gethex+0xc4>
 8008f40:	7833      	ldrb	r3, [r6, #0]
 8008f42:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008f46:	2b50      	cmp	r3, #80	; 0x50
 8008f48:	d13b      	bne.n	8008fc2 <__gethex+0x156>
 8008f4a:	7873      	ldrb	r3, [r6, #1]
 8008f4c:	2b2b      	cmp	r3, #43	; 0x2b
 8008f4e:	d02c      	beq.n	8008faa <__gethex+0x13e>
 8008f50:	2b2d      	cmp	r3, #45	; 0x2d
 8008f52:	d02e      	beq.n	8008fb2 <__gethex+0x146>
 8008f54:	1c71      	adds	r1, r6, #1
 8008f56:	f04f 0900 	mov.w	r9, #0
 8008f5a:	7808      	ldrb	r0, [r1, #0]
 8008f5c:	f7ff ff70 	bl	8008e40 <__hexdig_fun>
 8008f60:	1e43      	subs	r3, r0, #1
 8008f62:	b2db      	uxtb	r3, r3
 8008f64:	2b18      	cmp	r3, #24
 8008f66:	d82c      	bhi.n	8008fc2 <__gethex+0x156>
 8008f68:	f1a0 0210 	sub.w	r2, r0, #16
 8008f6c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008f70:	f7ff ff66 	bl	8008e40 <__hexdig_fun>
 8008f74:	1e43      	subs	r3, r0, #1
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	2b18      	cmp	r3, #24
 8008f7a:	d91d      	bls.n	8008fb8 <__gethex+0x14c>
 8008f7c:	f1b9 0f00 	cmp.w	r9, #0
 8008f80:	d000      	beq.n	8008f84 <__gethex+0x118>
 8008f82:	4252      	negs	r2, r2
 8008f84:	4415      	add	r5, r2
 8008f86:	f8cb 1000 	str.w	r1, [fp]
 8008f8a:	b1e4      	cbz	r4, 8008fc6 <__gethex+0x15a>
 8008f8c:	9b00      	ldr	r3, [sp, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	bf14      	ite	ne
 8008f92:	2700      	movne	r7, #0
 8008f94:	2706      	moveq	r7, #6
 8008f96:	4638      	mov	r0, r7
 8008f98:	b009      	add	sp, #36	; 0x24
 8008f9a:	ecbd 8b02 	vpop	{d8}
 8008f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fa2:	463e      	mov	r6, r7
 8008fa4:	4625      	mov	r5, r4
 8008fa6:	2401      	movs	r4, #1
 8008fa8:	e7ca      	b.n	8008f40 <__gethex+0xd4>
 8008faa:	f04f 0900 	mov.w	r9, #0
 8008fae:	1cb1      	adds	r1, r6, #2
 8008fb0:	e7d3      	b.n	8008f5a <__gethex+0xee>
 8008fb2:	f04f 0901 	mov.w	r9, #1
 8008fb6:	e7fa      	b.n	8008fae <__gethex+0x142>
 8008fb8:	230a      	movs	r3, #10
 8008fba:	fb03 0202 	mla	r2, r3, r2, r0
 8008fbe:	3a10      	subs	r2, #16
 8008fc0:	e7d4      	b.n	8008f6c <__gethex+0x100>
 8008fc2:	4631      	mov	r1, r6
 8008fc4:	e7df      	b.n	8008f86 <__gethex+0x11a>
 8008fc6:	1bf3      	subs	r3, r6, r7
 8008fc8:	3b01      	subs	r3, #1
 8008fca:	4621      	mov	r1, r4
 8008fcc:	2b07      	cmp	r3, #7
 8008fce:	dc0b      	bgt.n	8008fe8 <__gethex+0x17c>
 8008fd0:	ee18 0a10 	vmov	r0, s16
 8008fd4:	f000 fa70 	bl	80094b8 <_Balloc>
 8008fd8:	4604      	mov	r4, r0
 8008fda:	b940      	cbnz	r0, 8008fee <__gethex+0x182>
 8008fdc:	4b5d      	ldr	r3, [pc, #372]	; (8009154 <__gethex+0x2e8>)
 8008fde:	4602      	mov	r2, r0
 8008fe0:	21de      	movs	r1, #222	; 0xde
 8008fe2:	485d      	ldr	r0, [pc, #372]	; (8009158 <__gethex+0x2ec>)
 8008fe4:	f001 f9e2 	bl	800a3ac <__assert_func>
 8008fe8:	3101      	adds	r1, #1
 8008fea:	105b      	asrs	r3, r3, #1
 8008fec:	e7ee      	b.n	8008fcc <__gethex+0x160>
 8008fee:	f100 0914 	add.w	r9, r0, #20
 8008ff2:	f04f 0b00 	mov.w	fp, #0
 8008ff6:	f1ca 0301 	rsb	r3, sl, #1
 8008ffa:	f8cd 9008 	str.w	r9, [sp, #8]
 8008ffe:	f8cd b000 	str.w	fp, [sp]
 8009002:	9306      	str	r3, [sp, #24]
 8009004:	42b7      	cmp	r7, r6
 8009006:	d340      	bcc.n	800908a <__gethex+0x21e>
 8009008:	9802      	ldr	r0, [sp, #8]
 800900a:	9b00      	ldr	r3, [sp, #0]
 800900c:	f840 3b04 	str.w	r3, [r0], #4
 8009010:	eba0 0009 	sub.w	r0, r0, r9
 8009014:	1080      	asrs	r0, r0, #2
 8009016:	0146      	lsls	r6, r0, #5
 8009018:	6120      	str	r0, [r4, #16]
 800901a:	4618      	mov	r0, r3
 800901c:	f000 fb3e 	bl	800969c <__hi0bits>
 8009020:	1a30      	subs	r0, r6, r0
 8009022:	f8d8 6000 	ldr.w	r6, [r8]
 8009026:	42b0      	cmp	r0, r6
 8009028:	dd63      	ble.n	80090f2 <__gethex+0x286>
 800902a:	1b87      	subs	r7, r0, r6
 800902c:	4639      	mov	r1, r7
 800902e:	4620      	mov	r0, r4
 8009030:	f000 fee2 	bl	8009df8 <__any_on>
 8009034:	4682      	mov	sl, r0
 8009036:	b1a8      	cbz	r0, 8009064 <__gethex+0x1f8>
 8009038:	1e7b      	subs	r3, r7, #1
 800903a:	1159      	asrs	r1, r3, #5
 800903c:	f003 021f 	and.w	r2, r3, #31
 8009040:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009044:	f04f 0a01 	mov.w	sl, #1
 8009048:	fa0a f202 	lsl.w	r2, sl, r2
 800904c:	420a      	tst	r2, r1
 800904e:	d009      	beq.n	8009064 <__gethex+0x1f8>
 8009050:	4553      	cmp	r3, sl
 8009052:	dd05      	ble.n	8009060 <__gethex+0x1f4>
 8009054:	1eb9      	subs	r1, r7, #2
 8009056:	4620      	mov	r0, r4
 8009058:	f000 fece 	bl	8009df8 <__any_on>
 800905c:	2800      	cmp	r0, #0
 800905e:	d145      	bne.n	80090ec <__gethex+0x280>
 8009060:	f04f 0a02 	mov.w	sl, #2
 8009064:	4639      	mov	r1, r7
 8009066:	4620      	mov	r0, r4
 8009068:	f7ff fe98 	bl	8008d9c <rshift>
 800906c:	443d      	add	r5, r7
 800906e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009072:	42ab      	cmp	r3, r5
 8009074:	da4c      	bge.n	8009110 <__gethex+0x2a4>
 8009076:	ee18 0a10 	vmov	r0, s16
 800907a:	4621      	mov	r1, r4
 800907c:	f000 fa5c 	bl	8009538 <_Bfree>
 8009080:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009082:	2300      	movs	r3, #0
 8009084:	6013      	str	r3, [r2, #0]
 8009086:	27a3      	movs	r7, #163	; 0xa3
 8009088:	e785      	b.n	8008f96 <__gethex+0x12a>
 800908a:	1e73      	subs	r3, r6, #1
 800908c:	9a05      	ldr	r2, [sp, #20]
 800908e:	9303      	str	r3, [sp, #12]
 8009090:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009094:	4293      	cmp	r3, r2
 8009096:	d019      	beq.n	80090cc <__gethex+0x260>
 8009098:	f1bb 0f20 	cmp.w	fp, #32
 800909c:	d107      	bne.n	80090ae <__gethex+0x242>
 800909e:	9b02      	ldr	r3, [sp, #8]
 80090a0:	9a00      	ldr	r2, [sp, #0]
 80090a2:	f843 2b04 	str.w	r2, [r3], #4
 80090a6:	9302      	str	r3, [sp, #8]
 80090a8:	2300      	movs	r3, #0
 80090aa:	9300      	str	r3, [sp, #0]
 80090ac:	469b      	mov	fp, r3
 80090ae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80090b2:	f7ff fec5 	bl	8008e40 <__hexdig_fun>
 80090b6:	9b00      	ldr	r3, [sp, #0]
 80090b8:	f000 000f 	and.w	r0, r0, #15
 80090bc:	fa00 f00b 	lsl.w	r0, r0, fp
 80090c0:	4303      	orrs	r3, r0
 80090c2:	9300      	str	r3, [sp, #0]
 80090c4:	f10b 0b04 	add.w	fp, fp, #4
 80090c8:	9b03      	ldr	r3, [sp, #12]
 80090ca:	e00d      	b.n	80090e8 <__gethex+0x27c>
 80090cc:	9b03      	ldr	r3, [sp, #12]
 80090ce:	9a06      	ldr	r2, [sp, #24]
 80090d0:	4413      	add	r3, r2
 80090d2:	42bb      	cmp	r3, r7
 80090d4:	d3e0      	bcc.n	8009098 <__gethex+0x22c>
 80090d6:	4618      	mov	r0, r3
 80090d8:	9901      	ldr	r1, [sp, #4]
 80090da:	9307      	str	r3, [sp, #28]
 80090dc:	4652      	mov	r2, sl
 80090de:	f001 f943 	bl	800a368 <strncmp>
 80090e2:	9b07      	ldr	r3, [sp, #28]
 80090e4:	2800      	cmp	r0, #0
 80090e6:	d1d7      	bne.n	8009098 <__gethex+0x22c>
 80090e8:	461e      	mov	r6, r3
 80090ea:	e78b      	b.n	8009004 <__gethex+0x198>
 80090ec:	f04f 0a03 	mov.w	sl, #3
 80090f0:	e7b8      	b.n	8009064 <__gethex+0x1f8>
 80090f2:	da0a      	bge.n	800910a <__gethex+0x29e>
 80090f4:	1a37      	subs	r7, r6, r0
 80090f6:	4621      	mov	r1, r4
 80090f8:	ee18 0a10 	vmov	r0, s16
 80090fc:	463a      	mov	r2, r7
 80090fe:	f000 fc37 	bl	8009970 <__lshift>
 8009102:	1bed      	subs	r5, r5, r7
 8009104:	4604      	mov	r4, r0
 8009106:	f100 0914 	add.w	r9, r0, #20
 800910a:	f04f 0a00 	mov.w	sl, #0
 800910e:	e7ae      	b.n	800906e <__gethex+0x202>
 8009110:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009114:	42a8      	cmp	r0, r5
 8009116:	dd72      	ble.n	80091fe <__gethex+0x392>
 8009118:	1b45      	subs	r5, r0, r5
 800911a:	42ae      	cmp	r6, r5
 800911c:	dc36      	bgt.n	800918c <__gethex+0x320>
 800911e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009122:	2b02      	cmp	r3, #2
 8009124:	d02a      	beq.n	800917c <__gethex+0x310>
 8009126:	2b03      	cmp	r3, #3
 8009128:	d02c      	beq.n	8009184 <__gethex+0x318>
 800912a:	2b01      	cmp	r3, #1
 800912c:	d11c      	bne.n	8009168 <__gethex+0x2fc>
 800912e:	42ae      	cmp	r6, r5
 8009130:	d11a      	bne.n	8009168 <__gethex+0x2fc>
 8009132:	2e01      	cmp	r6, #1
 8009134:	d112      	bne.n	800915c <__gethex+0x2f0>
 8009136:	9a04      	ldr	r2, [sp, #16]
 8009138:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800913c:	6013      	str	r3, [r2, #0]
 800913e:	2301      	movs	r3, #1
 8009140:	6123      	str	r3, [r4, #16]
 8009142:	f8c9 3000 	str.w	r3, [r9]
 8009146:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009148:	2762      	movs	r7, #98	; 0x62
 800914a:	601c      	str	r4, [r3, #0]
 800914c:	e723      	b.n	8008f96 <__gethex+0x12a>
 800914e:	bf00      	nop
 8009150:	0800c180 	.word	0x0800c180
 8009154:	0800c108 	.word	0x0800c108
 8009158:	0800c119 	.word	0x0800c119
 800915c:	1e71      	subs	r1, r6, #1
 800915e:	4620      	mov	r0, r4
 8009160:	f000 fe4a 	bl	8009df8 <__any_on>
 8009164:	2800      	cmp	r0, #0
 8009166:	d1e6      	bne.n	8009136 <__gethex+0x2ca>
 8009168:	ee18 0a10 	vmov	r0, s16
 800916c:	4621      	mov	r1, r4
 800916e:	f000 f9e3 	bl	8009538 <_Bfree>
 8009172:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009174:	2300      	movs	r3, #0
 8009176:	6013      	str	r3, [r2, #0]
 8009178:	2750      	movs	r7, #80	; 0x50
 800917a:	e70c      	b.n	8008f96 <__gethex+0x12a>
 800917c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800917e:	2b00      	cmp	r3, #0
 8009180:	d1f2      	bne.n	8009168 <__gethex+0x2fc>
 8009182:	e7d8      	b.n	8009136 <__gethex+0x2ca>
 8009184:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009186:	2b00      	cmp	r3, #0
 8009188:	d1d5      	bne.n	8009136 <__gethex+0x2ca>
 800918a:	e7ed      	b.n	8009168 <__gethex+0x2fc>
 800918c:	1e6f      	subs	r7, r5, #1
 800918e:	f1ba 0f00 	cmp.w	sl, #0
 8009192:	d131      	bne.n	80091f8 <__gethex+0x38c>
 8009194:	b127      	cbz	r7, 80091a0 <__gethex+0x334>
 8009196:	4639      	mov	r1, r7
 8009198:	4620      	mov	r0, r4
 800919a:	f000 fe2d 	bl	8009df8 <__any_on>
 800919e:	4682      	mov	sl, r0
 80091a0:	117b      	asrs	r3, r7, #5
 80091a2:	2101      	movs	r1, #1
 80091a4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80091a8:	f007 071f 	and.w	r7, r7, #31
 80091ac:	fa01 f707 	lsl.w	r7, r1, r7
 80091b0:	421f      	tst	r7, r3
 80091b2:	4629      	mov	r1, r5
 80091b4:	4620      	mov	r0, r4
 80091b6:	bf18      	it	ne
 80091b8:	f04a 0a02 	orrne.w	sl, sl, #2
 80091bc:	1b76      	subs	r6, r6, r5
 80091be:	f7ff fded 	bl	8008d9c <rshift>
 80091c2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80091c6:	2702      	movs	r7, #2
 80091c8:	f1ba 0f00 	cmp.w	sl, #0
 80091cc:	d048      	beq.n	8009260 <__gethex+0x3f4>
 80091ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80091d2:	2b02      	cmp	r3, #2
 80091d4:	d015      	beq.n	8009202 <__gethex+0x396>
 80091d6:	2b03      	cmp	r3, #3
 80091d8:	d017      	beq.n	800920a <__gethex+0x39e>
 80091da:	2b01      	cmp	r3, #1
 80091dc:	d109      	bne.n	80091f2 <__gethex+0x386>
 80091de:	f01a 0f02 	tst.w	sl, #2
 80091e2:	d006      	beq.n	80091f2 <__gethex+0x386>
 80091e4:	f8d9 0000 	ldr.w	r0, [r9]
 80091e8:	ea4a 0a00 	orr.w	sl, sl, r0
 80091ec:	f01a 0f01 	tst.w	sl, #1
 80091f0:	d10e      	bne.n	8009210 <__gethex+0x3a4>
 80091f2:	f047 0710 	orr.w	r7, r7, #16
 80091f6:	e033      	b.n	8009260 <__gethex+0x3f4>
 80091f8:	f04f 0a01 	mov.w	sl, #1
 80091fc:	e7d0      	b.n	80091a0 <__gethex+0x334>
 80091fe:	2701      	movs	r7, #1
 8009200:	e7e2      	b.n	80091c8 <__gethex+0x35c>
 8009202:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009204:	f1c3 0301 	rsb	r3, r3, #1
 8009208:	9315      	str	r3, [sp, #84]	; 0x54
 800920a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800920c:	2b00      	cmp	r3, #0
 800920e:	d0f0      	beq.n	80091f2 <__gethex+0x386>
 8009210:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009214:	f104 0314 	add.w	r3, r4, #20
 8009218:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800921c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009220:	f04f 0c00 	mov.w	ip, #0
 8009224:	4618      	mov	r0, r3
 8009226:	f853 2b04 	ldr.w	r2, [r3], #4
 800922a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800922e:	d01c      	beq.n	800926a <__gethex+0x3fe>
 8009230:	3201      	adds	r2, #1
 8009232:	6002      	str	r2, [r0, #0]
 8009234:	2f02      	cmp	r7, #2
 8009236:	f104 0314 	add.w	r3, r4, #20
 800923a:	d13f      	bne.n	80092bc <__gethex+0x450>
 800923c:	f8d8 2000 	ldr.w	r2, [r8]
 8009240:	3a01      	subs	r2, #1
 8009242:	42b2      	cmp	r2, r6
 8009244:	d10a      	bne.n	800925c <__gethex+0x3f0>
 8009246:	1171      	asrs	r1, r6, #5
 8009248:	2201      	movs	r2, #1
 800924a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800924e:	f006 061f 	and.w	r6, r6, #31
 8009252:	fa02 f606 	lsl.w	r6, r2, r6
 8009256:	421e      	tst	r6, r3
 8009258:	bf18      	it	ne
 800925a:	4617      	movne	r7, r2
 800925c:	f047 0720 	orr.w	r7, r7, #32
 8009260:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009262:	601c      	str	r4, [r3, #0]
 8009264:	9b04      	ldr	r3, [sp, #16]
 8009266:	601d      	str	r5, [r3, #0]
 8009268:	e695      	b.n	8008f96 <__gethex+0x12a>
 800926a:	4299      	cmp	r1, r3
 800926c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009270:	d8d8      	bhi.n	8009224 <__gethex+0x3b8>
 8009272:	68a3      	ldr	r3, [r4, #8]
 8009274:	459b      	cmp	fp, r3
 8009276:	db19      	blt.n	80092ac <__gethex+0x440>
 8009278:	6861      	ldr	r1, [r4, #4]
 800927a:	ee18 0a10 	vmov	r0, s16
 800927e:	3101      	adds	r1, #1
 8009280:	f000 f91a 	bl	80094b8 <_Balloc>
 8009284:	4681      	mov	r9, r0
 8009286:	b918      	cbnz	r0, 8009290 <__gethex+0x424>
 8009288:	4b1a      	ldr	r3, [pc, #104]	; (80092f4 <__gethex+0x488>)
 800928a:	4602      	mov	r2, r0
 800928c:	2184      	movs	r1, #132	; 0x84
 800928e:	e6a8      	b.n	8008fe2 <__gethex+0x176>
 8009290:	6922      	ldr	r2, [r4, #16]
 8009292:	3202      	adds	r2, #2
 8009294:	f104 010c 	add.w	r1, r4, #12
 8009298:	0092      	lsls	r2, r2, #2
 800929a:	300c      	adds	r0, #12
 800929c:	f7fd f912 	bl	80064c4 <memcpy>
 80092a0:	4621      	mov	r1, r4
 80092a2:	ee18 0a10 	vmov	r0, s16
 80092a6:	f000 f947 	bl	8009538 <_Bfree>
 80092aa:	464c      	mov	r4, r9
 80092ac:	6923      	ldr	r3, [r4, #16]
 80092ae:	1c5a      	adds	r2, r3, #1
 80092b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80092b4:	6122      	str	r2, [r4, #16]
 80092b6:	2201      	movs	r2, #1
 80092b8:	615a      	str	r2, [r3, #20]
 80092ba:	e7bb      	b.n	8009234 <__gethex+0x3c8>
 80092bc:	6922      	ldr	r2, [r4, #16]
 80092be:	455a      	cmp	r2, fp
 80092c0:	dd0b      	ble.n	80092da <__gethex+0x46e>
 80092c2:	2101      	movs	r1, #1
 80092c4:	4620      	mov	r0, r4
 80092c6:	f7ff fd69 	bl	8008d9c <rshift>
 80092ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80092ce:	3501      	adds	r5, #1
 80092d0:	42ab      	cmp	r3, r5
 80092d2:	f6ff aed0 	blt.w	8009076 <__gethex+0x20a>
 80092d6:	2701      	movs	r7, #1
 80092d8:	e7c0      	b.n	800925c <__gethex+0x3f0>
 80092da:	f016 061f 	ands.w	r6, r6, #31
 80092de:	d0fa      	beq.n	80092d6 <__gethex+0x46a>
 80092e0:	4453      	add	r3, sl
 80092e2:	f1c6 0620 	rsb	r6, r6, #32
 80092e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80092ea:	f000 f9d7 	bl	800969c <__hi0bits>
 80092ee:	42b0      	cmp	r0, r6
 80092f0:	dbe7      	blt.n	80092c2 <__gethex+0x456>
 80092f2:	e7f0      	b.n	80092d6 <__gethex+0x46a>
 80092f4:	0800c108 	.word	0x0800c108

080092f8 <L_shift>:
 80092f8:	f1c2 0208 	rsb	r2, r2, #8
 80092fc:	0092      	lsls	r2, r2, #2
 80092fe:	b570      	push	{r4, r5, r6, lr}
 8009300:	f1c2 0620 	rsb	r6, r2, #32
 8009304:	6843      	ldr	r3, [r0, #4]
 8009306:	6804      	ldr	r4, [r0, #0]
 8009308:	fa03 f506 	lsl.w	r5, r3, r6
 800930c:	432c      	orrs	r4, r5
 800930e:	40d3      	lsrs	r3, r2
 8009310:	6004      	str	r4, [r0, #0]
 8009312:	f840 3f04 	str.w	r3, [r0, #4]!
 8009316:	4288      	cmp	r0, r1
 8009318:	d3f4      	bcc.n	8009304 <L_shift+0xc>
 800931a:	bd70      	pop	{r4, r5, r6, pc}

0800931c <__match>:
 800931c:	b530      	push	{r4, r5, lr}
 800931e:	6803      	ldr	r3, [r0, #0]
 8009320:	3301      	adds	r3, #1
 8009322:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009326:	b914      	cbnz	r4, 800932e <__match+0x12>
 8009328:	6003      	str	r3, [r0, #0]
 800932a:	2001      	movs	r0, #1
 800932c:	bd30      	pop	{r4, r5, pc}
 800932e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009332:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009336:	2d19      	cmp	r5, #25
 8009338:	bf98      	it	ls
 800933a:	3220      	addls	r2, #32
 800933c:	42a2      	cmp	r2, r4
 800933e:	d0f0      	beq.n	8009322 <__match+0x6>
 8009340:	2000      	movs	r0, #0
 8009342:	e7f3      	b.n	800932c <__match+0x10>

08009344 <__hexnan>:
 8009344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009348:	680b      	ldr	r3, [r1, #0]
 800934a:	115e      	asrs	r6, r3, #5
 800934c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009350:	f013 031f 	ands.w	r3, r3, #31
 8009354:	b087      	sub	sp, #28
 8009356:	bf18      	it	ne
 8009358:	3604      	addne	r6, #4
 800935a:	2500      	movs	r5, #0
 800935c:	1f37      	subs	r7, r6, #4
 800935e:	4690      	mov	r8, r2
 8009360:	6802      	ldr	r2, [r0, #0]
 8009362:	9301      	str	r3, [sp, #4]
 8009364:	4682      	mov	sl, r0
 8009366:	f846 5c04 	str.w	r5, [r6, #-4]
 800936a:	46b9      	mov	r9, r7
 800936c:	463c      	mov	r4, r7
 800936e:	9502      	str	r5, [sp, #8]
 8009370:	46ab      	mov	fp, r5
 8009372:	7851      	ldrb	r1, [r2, #1]
 8009374:	1c53      	adds	r3, r2, #1
 8009376:	9303      	str	r3, [sp, #12]
 8009378:	b341      	cbz	r1, 80093cc <__hexnan+0x88>
 800937a:	4608      	mov	r0, r1
 800937c:	9205      	str	r2, [sp, #20]
 800937e:	9104      	str	r1, [sp, #16]
 8009380:	f7ff fd5e 	bl	8008e40 <__hexdig_fun>
 8009384:	2800      	cmp	r0, #0
 8009386:	d14f      	bne.n	8009428 <__hexnan+0xe4>
 8009388:	9904      	ldr	r1, [sp, #16]
 800938a:	9a05      	ldr	r2, [sp, #20]
 800938c:	2920      	cmp	r1, #32
 800938e:	d818      	bhi.n	80093c2 <__hexnan+0x7e>
 8009390:	9b02      	ldr	r3, [sp, #8]
 8009392:	459b      	cmp	fp, r3
 8009394:	dd13      	ble.n	80093be <__hexnan+0x7a>
 8009396:	454c      	cmp	r4, r9
 8009398:	d206      	bcs.n	80093a8 <__hexnan+0x64>
 800939a:	2d07      	cmp	r5, #7
 800939c:	dc04      	bgt.n	80093a8 <__hexnan+0x64>
 800939e:	462a      	mov	r2, r5
 80093a0:	4649      	mov	r1, r9
 80093a2:	4620      	mov	r0, r4
 80093a4:	f7ff ffa8 	bl	80092f8 <L_shift>
 80093a8:	4544      	cmp	r4, r8
 80093aa:	d950      	bls.n	800944e <__hexnan+0x10a>
 80093ac:	2300      	movs	r3, #0
 80093ae:	f1a4 0904 	sub.w	r9, r4, #4
 80093b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80093b6:	f8cd b008 	str.w	fp, [sp, #8]
 80093ba:	464c      	mov	r4, r9
 80093bc:	461d      	mov	r5, r3
 80093be:	9a03      	ldr	r2, [sp, #12]
 80093c0:	e7d7      	b.n	8009372 <__hexnan+0x2e>
 80093c2:	2929      	cmp	r1, #41	; 0x29
 80093c4:	d156      	bne.n	8009474 <__hexnan+0x130>
 80093c6:	3202      	adds	r2, #2
 80093c8:	f8ca 2000 	str.w	r2, [sl]
 80093cc:	f1bb 0f00 	cmp.w	fp, #0
 80093d0:	d050      	beq.n	8009474 <__hexnan+0x130>
 80093d2:	454c      	cmp	r4, r9
 80093d4:	d206      	bcs.n	80093e4 <__hexnan+0xa0>
 80093d6:	2d07      	cmp	r5, #7
 80093d8:	dc04      	bgt.n	80093e4 <__hexnan+0xa0>
 80093da:	462a      	mov	r2, r5
 80093dc:	4649      	mov	r1, r9
 80093de:	4620      	mov	r0, r4
 80093e0:	f7ff ff8a 	bl	80092f8 <L_shift>
 80093e4:	4544      	cmp	r4, r8
 80093e6:	d934      	bls.n	8009452 <__hexnan+0x10e>
 80093e8:	f1a8 0204 	sub.w	r2, r8, #4
 80093ec:	4623      	mov	r3, r4
 80093ee:	f853 1b04 	ldr.w	r1, [r3], #4
 80093f2:	f842 1f04 	str.w	r1, [r2, #4]!
 80093f6:	429f      	cmp	r7, r3
 80093f8:	d2f9      	bcs.n	80093ee <__hexnan+0xaa>
 80093fa:	1b3b      	subs	r3, r7, r4
 80093fc:	f023 0303 	bic.w	r3, r3, #3
 8009400:	3304      	adds	r3, #4
 8009402:	3401      	adds	r4, #1
 8009404:	3e03      	subs	r6, #3
 8009406:	42b4      	cmp	r4, r6
 8009408:	bf88      	it	hi
 800940a:	2304      	movhi	r3, #4
 800940c:	4443      	add	r3, r8
 800940e:	2200      	movs	r2, #0
 8009410:	f843 2b04 	str.w	r2, [r3], #4
 8009414:	429f      	cmp	r7, r3
 8009416:	d2fb      	bcs.n	8009410 <__hexnan+0xcc>
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	b91b      	cbnz	r3, 8009424 <__hexnan+0xe0>
 800941c:	4547      	cmp	r7, r8
 800941e:	d127      	bne.n	8009470 <__hexnan+0x12c>
 8009420:	2301      	movs	r3, #1
 8009422:	603b      	str	r3, [r7, #0]
 8009424:	2005      	movs	r0, #5
 8009426:	e026      	b.n	8009476 <__hexnan+0x132>
 8009428:	3501      	adds	r5, #1
 800942a:	2d08      	cmp	r5, #8
 800942c:	f10b 0b01 	add.w	fp, fp, #1
 8009430:	dd06      	ble.n	8009440 <__hexnan+0xfc>
 8009432:	4544      	cmp	r4, r8
 8009434:	d9c3      	bls.n	80093be <__hexnan+0x7a>
 8009436:	2300      	movs	r3, #0
 8009438:	f844 3c04 	str.w	r3, [r4, #-4]
 800943c:	2501      	movs	r5, #1
 800943e:	3c04      	subs	r4, #4
 8009440:	6822      	ldr	r2, [r4, #0]
 8009442:	f000 000f 	and.w	r0, r0, #15
 8009446:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800944a:	6022      	str	r2, [r4, #0]
 800944c:	e7b7      	b.n	80093be <__hexnan+0x7a>
 800944e:	2508      	movs	r5, #8
 8009450:	e7b5      	b.n	80093be <__hexnan+0x7a>
 8009452:	9b01      	ldr	r3, [sp, #4]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d0df      	beq.n	8009418 <__hexnan+0xd4>
 8009458:	f04f 32ff 	mov.w	r2, #4294967295
 800945c:	f1c3 0320 	rsb	r3, r3, #32
 8009460:	fa22 f303 	lsr.w	r3, r2, r3
 8009464:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009468:	401a      	ands	r2, r3
 800946a:	f846 2c04 	str.w	r2, [r6, #-4]
 800946e:	e7d3      	b.n	8009418 <__hexnan+0xd4>
 8009470:	3f04      	subs	r7, #4
 8009472:	e7d1      	b.n	8009418 <__hexnan+0xd4>
 8009474:	2004      	movs	r0, #4
 8009476:	b007      	add	sp, #28
 8009478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800947c <_localeconv_r>:
 800947c:	4800      	ldr	r0, [pc, #0]	; (8009480 <_localeconv_r+0x4>)
 800947e:	4770      	bx	lr
 8009480:	20000160 	.word	0x20000160

08009484 <malloc>:
 8009484:	4b02      	ldr	r3, [pc, #8]	; (8009490 <malloc+0xc>)
 8009486:	4601      	mov	r1, r0
 8009488:	6818      	ldr	r0, [r3, #0]
 800948a:	f000 bd59 	b.w	8009f40 <_malloc_r>
 800948e:	bf00      	nop
 8009490:	20000008 	.word	0x20000008

08009494 <__ascii_mbtowc>:
 8009494:	b082      	sub	sp, #8
 8009496:	b901      	cbnz	r1, 800949a <__ascii_mbtowc+0x6>
 8009498:	a901      	add	r1, sp, #4
 800949a:	b142      	cbz	r2, 80094ae <__ascii_mbtowc+0x1a>
 800949c:	b14b      	cbz	r3, 80094b2 <__ascii_mbtowc+0x1e>
 800949e:	7813      	ldrb	r3, [r2, #0]
 80094a0:	600b      	str	r3, [r1, #0]
 80094a2:	7812      	ldrb	r2, [r2, #0]
 80094a4:	1e10      	subs	r0, r2, #0
 80094a6:	bf18      	it	ne
 80094a8:	2001      	movne	r0, #1
 80094aa:	b002      	add	sp, #8
 80094ac:	4770      	bx	lr
 80094ae:	4610      	mov	r0, r2
 80094b0:	e7fb      	b.n	80094aa <__ascii_mbtowc+0x16>
 80094b2:	f06f 0001 	mvn.w	r0, #1
 80094b6:	e7f8      	b.n	80094aa <__ascii_mbtowc+0x16>

080094b8 <_Balloc>:
 80094b8:	b570      	push	{r4, r5, r6, lr}
 80094ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80094bc:	4604      	mov	r4, r0
 80094be:	460d      	mov	r5, r1
 80094c0:	b976      	cbnz	r6, 80094e0 <_Balloc+0x28>
 80094c2:	2010      	movs	r0, #16
 80094c4:	f7ff ffde 	bl	8009484 <malloc>
 80094c8:	4602      	mov	r2, r0
 80094ca:	6260      	str	r0, [r4, #36]	; 0x24
 80094cc:	b920      	cbnz	r0, 80094d8 <_Balloc+0x20>
 80094ce:	4b18      	ldr	r3, [pc, #96]	; (8009530 <_Balloc+0x78>)
 80094d0:	4818      	ldr	r0, [pc, #96]	; (8009534 <_Balloc+0x7c>)
 80094d2:	2166      	movs	r1, #102	; 0x66
 80094d4:	f000 ff6a 	bl	800a3ac <__assert_func>
 80094d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094dc:	6006      	str	r6, [r0, #0]
 80094de:	60c6      	str	r6, [r0, #12]
 80094e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80094e2:	68f3      	ldr	r3, [r6, #12]
 80094e4:	b183      	cbz	r3, 8009508 <_Balloc+0x50>
 80094e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80094ee:	b9b8      	cbnz	r0, 8009520 <_Balloc+0x68>
 80094f0:	2101      	movs	r1, #1
 80094f2:	fa01 f605 	lsl.w	r6, r1, r5
 80094f6:	1d72      	adds	r2, r6, #5
 80094f8:	0092      	lsls	r2, r2, #2
 80094fa:	4620      	mov	r0, r4
 80094fc:	f000 fc9d 	bl	8009e3a <_calloc_r>
 8009500:	b160      	cbz	r0, 800951c <_Balloc+0x64>
 8009502:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009506:	e00e      	b.n	8009526 <_Balloc+0x6e>
 8009508:	2221      	movs	r2, #33	; 0x21
 800950a:	2104      	movs	r1, #4
 800950c:	4620      	mov	r0, r4
 800950e:	f000 fc94 	bl	8009e3a <_calloc_r>
 8009512:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009514:	60f0      	str	r0, [r6, #12]
 8009516:	68db      	ldr	r3, [r3, #12]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d1e4      	bne.n	80094e6 <_Balloc+0x2e>
 800951c:	2000      	movs	r0, #0
 800951e:	bd70      	pop	{r4, r5, r6, pc}
 8009520:	6802      	ldr	r2, [r0, #0]
 8009522:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009526:	2300      	movs	r3, #0
 8009528:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800952c:	e7f7      	b.n	800951e <_Balloc+0x66>
 800952e:	bf00      	nop
 8009530:	0800c096 	.word	0x0800c096
 8009534:	0800c194 	.word	0x0800c194

08009538 <_Bfree>:
 8009538:	b570      	push	{r4, r5, r6, lr}
 800953a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800953c:	4605      	mov	r5, r0
 800953e:	460c      	mov	r4, r1
 8009540:	b976      	cbnz	r6, 8009560 <_Bfree+0x28>
 8009542:	2010      	movs	r0, #16
 8009544:	f7ff ff9e 	bl	8009484 <malloc>
 8009548:	4602      	mov	r2, r0
 800954a:	6268      	str	r0, [r5, #36]	; 0x24
 800954c:	b920      	cbnz	r0, 8009558 <_Bfree+0x20>
 800954e:	4b09      	ldr	r3, [pc, #36]	; (8009574 <_Bfree+0x3c>)
 8009550:	4809      	ldr	r0, [pc, #36]	; (8009578 <_Bfree+0x40>)
 8009552:	218a      	movs	r1, #138	; 0x8a
 8009554:	f000 ff2a 	bl	800a3ac <__assert_func>
 8009558:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800955c:	6006      	str	r6, [r0, #0]
 800955e:	60c6      	str	r6, [r0, #12]
 8009560:	b13c      	cbz	r4, 8009572 <_Bfree+0x3a>
 8009562:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009564:	6862      	ldr	r2, [r4, #4]
 8009566:	68db      	ldr	r3, [r3, #12]
 8009568:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800956c:	6021      	str	r1, [r4, #0]
 800956e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009572:	bd70      	pop	{r4, r5, r6, pc}
 8009574:	0800c096 	.word	0x0800c096
 8009578:	0800c194 	.word	0x0800c194

0800957c <__multadd>:
 800957c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009580:	690d      	ldr	r5, [r1, #16]
 8009582:	4607      	mov	r7, r0
 8009584:	460c      	mov	r4, r1
 8009586:	461e      	mov	r6, r3
 8009588:	f101 0c14 	add.w	ip, r1, #20
 800958c:	2000      	movs	r0, #0
 800958e:	f8dc 3000 	ldr.w	r3, [ip]
 8009592:	b299      	uxth	r1, r3
 8009594:	fb02 6101 	mla	r1, r2, r1, r6
 8009598:	0c1e      	lsrs	r6, r3, #16
 800959a:	0c0b      	lsrs	r3, r1, #16
 800959c:	fb02 3306 	mla	r3, r2, r6, r3
 80095a0:	b289      	uxth	r1, r1
 80095a2:	3001      	adds	r0, #1
 80095a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80095a8:	4285      	cmp	r5, r0
 80095aa:	f84c 1b04 	str.w	r1, [ip], #4
 80095ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80095b2:	dcec      	bgt.n	800958e <__multadd+0x12>
 80095b4:	b30e      	cbz	r6, 80095fa <__multadd+0x7e>
 80095b6:	68a3      	ldr	r3, [r4, #8]
 80095b8:	42ab      	cmp	r3, r5
 80095ba:	dc19      	bgt.n	80095f0 <__multadd+0x74>
 80095bc:	6861      	ldr	r1, [r4, #4]
 80095be:	4638      	mov	r0, r7
 80095c0:	3101      	adds	r1, #1
 80095c2:	f7ff ff79 	bl	80094b8 <_Balloc>
 80095c6:	4680      	mov	r8, r0
 80095c8:	b928      	cbnz	r0, 80095d6 <__multadd+0x5a>
 80095ca:	4602      	mov	r2, r0
 80095cc:	4b0c      	ldr	r3, [pc, #48]	; (8009600 <__multadd+0x84>)
 80095ce:	480d      	ldr	r0, [pc, #52]	; (8009604 <__multadd+0x88>)
 80095d0:	21b5      	movs	r1, #181	; 0xb5
 80095d2:	f000 feeb 	bl	800a3ac <__assert_func>
 80095d6:	6922      	ldr	r2, [r4, #16]
 80095d8:	3202      	adds	r2, #2
 80095da:	f104 010c 	add.w	r1, r4, #12
 80095de:	0092      	lsls	r2, r2, #2
 80095e0:	300c      	adds	r0, #12
 80095e2:	f7fc ff6f 	bl	80064c4 <memcpy>
 80095e6:	4621      	mov	r1, r4
 80095e8:	4638      	mov	r0, r7
 80095ea:	f7ff ffa5 	bl	8009538 <_Bfree>
 80095ee:	4644      	mov	r4, r8
 80095f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80095f4:	3501      	adds	r5, #1
 80095f6:	615e      	str	r6, [r3, #20]
 80095f8:	6125      	str	r5, [r4, #16]
 80095fa:	4620      	mov	r0, r4
 80095fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009600:	0800c108 	.word	0x0800c108
 8009604:	0800c194 	.word	0x0800c194

08009608 <__s2b>:
 8009608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800960c:	460c      	mov	r4, r1
 800960e:	4615      	mov	r5, r2
 8009610:	461f      	mov	r7, r3
 8009612:	2209      	movs	r2, #9
 8009614:	3308      	adds	r3, #8
 8009616:	4606      	mov	r6, r0
 8009618:	fb93 f3f2 	sdiv	r3, r3, r2
 800961c:	2100      	movs	r1, #0
 800961e:	2201      	movs	r2, #1
 8009620:	429a      	cmp	r2, r3
 8009622:	db09      	blt.n	8009638 <__s2b+0x30>
 8009624:	4630      	mov	r0, r6
 8009626:	f7ff ff47 	bl	80094b8 <_Balloc>
 800962a:	b940      	cbnz	r0, 800963e <__s2b+0x36>
 800962c:	4602      	mov	r2, r0
 800962e:	4b19      	ldr	r3, [pc, #100]	; (8009694 <__s2b+0x8c>)
 8009630:	4819      	ldr	r0, [pc, #100]	; (8009698 <__s2b+0x90>)
 8009632:	21ce      	movs	r1, #206	; 0xce
 8009634:	f000 feba 	bl	800a3ac <__assert_func>
 8009638:	0052      	lsls	r2, r2, #1
 800963a:	3101      	adds	r1, #1
 800963c:	e7f0      	b.n	8009620 <__s2b+0x18>
 800963e:	9b08      	ldr	r3, [sp, #32]
 8009640:	6143      	str	r3, [r0, #20]
 8009642:	2d09      	cmp	r5, #9
 8009644:	f04f 0301 	mov.w	r3, #1
 8009648:	6103      	str	r3, [r0, #16]
 800964a:	dd16      	ble.n	800967a <__s2b+0x72>
 800964c:	f104 0909 	add.w	r9, r4, #9
 8009650:	46c8      	mov	r8, r9
 8009652:	442c      	add	r4, r5
 8009654:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009658:	4601      	mov	r1, r0
 800965a:	3b30      	subs	r3, #48	; 0x30
 800965c:	220a      	movs	r2, #10
 800965e:	4630      	mov	r0, r6
 8009660:	f7ff ff8c 	bl	800957c <__multadd>
 8009664:	45a0      	cmp	r8, r4
 8009666:	d1f5      	bne.n	8009654 <__s2b+0x4c>
 8009668:	f1a5 0408 	sub.w	r4, r5, #8
 800966c:	444c      	add	r4, r9
 800966e:	1b2d      	subs	r5, r5, r4
 8009670:	1963      	adds	r3, r4, r5
 8009672:	42bb      	cmp	r3, r7
 8009674:	db04      	blt.n	8009680 <__s2b+0x78>
 8009676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800967a:	340a      	adds	r4, #10
 800967c:	2509      	movs	r5, #9
 800967e:	e7f6      	b.n	800966e <__s2b+0x66>
 8009680:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009684:	4601      	mov	r1, r0
 8009686:	3b30      	subs	r3, #48	; 0x30
 8009688:	220a      	movs	r2, #10
 800968a:	4630      	mov	r0, r6
 800968c:	f7ff ff76 	bl	800957c <__multadd>
 8009690:	e7ee      	b.n	8009670 <__s2b+0x68>
 8009692:	bf00      	nop
 8009694:	0800c108 	.word	0x0800c108
 8009698:	0800c194 	.word	0x0800c194

0800969c <__hi0bits>:
 800969c:	0c03      	lsrs	r3, r0, #16
 800969e:	041b      	lsls	r3, r3, #16
 80096a0:	b9d3      	cbnz	r3, 80096d8 <__hi0bits+0x3c>
 80096a2:	0400      	lsls	r0, r0, #16
 80096a4:	2310      	movs	r3, #16
 80096a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80096aa:	bf04      	itt	eq
 80096ac:	0200      	lsleq	r0, r0, #8
 80096ae:	3308      	addeq	r3, #8
 80096b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80096b4:	bf04      	itt	eq
 80096b6:	0100      	lsleq	r0, r0, #4
 80096b8:	3304      	addeq	r3, #4
 80096ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80096be:	bf04      	itt	eq
 80096c0:	0080      	lsleq	r0, r0, #2
 80096c2:	3302      	addeq	r3, #2
 80096c4:	2800      	cmp	r0, #0
 80096c6:	db05      	blt.n	80096d4 <__hi0bits+0x38>
 80096c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80096cc:	f103 0301 	add.w	r3, r3, #1
 80096d0:	bf08      	it	eq
 80096d2:	2320      	moveq	r3, #32
 80096d4:	4618      	mov	r0, r3
 80096d6:	4770      	bx	lr
 80096d8:	2300      	movs	r3, #0
 80096da:	e7e4      	b.n	80096a6 <__hi0bits+0xa>

080096dc <__lo0bits>:
 80096dc:	6803      	ldr	r3, [r0, #0]
 80096de:	f013 0207 	ands.w	r2, r3, #7
 80096e2:	4601      	mov	r1, r0
 80096e4:	d00b      	beq.n	80096fe <__lo0bits+0x22>
 80096e6:	07da      	lsls	r2, r3, #31
 80096e8:	d423      	bmi.n	8009732 <__lo0bits+0x56>
 80096ea:	0798      	lsls	r0, r3, #30
 80096ec:	bf49      	itett	mi
 80096ee:	085b      	lsrmi	r3, r3, #1
 80096f0:	089b      	lsrpl	r3, r3, #2
 80096f2:	2001      	movmi	r0, #1
 80096f4:	600b      	strmi	r3, [r1, #0]
 80096f6:	bf5c      	itt	pl
 80096f8:	600b      	strpl	r3, [r1, #0]
 80096fa:	2002      	movpl	r0, #2
 80096fc:	4770      	bx	lr
 80096fe:	b298      	uxth	r0, r3
 8009700:	b9a8      	cbnz	r0, 800972e <__lo0bits+0x52>
 8009702:	0c1b      	lsrs	r3, r3, #16
 8009704:	2010      	movs	r0, #16
 8009706:	b2da      	uxtb	r2, r3
 8009708:	b90a      	cbnz	r2, 800970e <__lo0bits+0x32>
 800970a:	3008      	adds	r0, #8
 800970c:	0a1b      	lsrs	r3, r3, #8
 800970e:	071a      	lsls	r2, r3, #28
 8009710:	bf04      	itt	eq
 8009712:	091b      	lsreq	r3, r3, #4
 8009714:	3004      	addeq	r0, #4
 8009716:	079a      	lsls	r2, r3, #30
 8009718:	bf04      	itt	eq
 800971a:	089b      	lsreq	r3, r3, #2
 800971c:	3002      	addeq	r0, #2
 800971e:	07da      	lsls	r2, r3, #31
 8009720:	d403      	bmi.n	800972a <__lo0bits+0x4e>
 8009722:	085b      	lsrs	r3, r3, #1
 8009724:	f100 0001 	add.w	r0, r0, #1
 8009728:	d005      	beq.n	8009736 <__lo0bits+0x5a>
 800972a:	600b      	str	r3, [r1, #0]
 800972c:	4770      	bx	lr
 800972e:	4610      	mov	r0, r2
 8009730:	e7e9      	b.n	8009706 <__lo0bits+0x2a>
 8009732:	2000      	movs	r0, #0
 8009734:	4770      	bx	lr
 8009736:	2020      	movs	r0, #32
 8009738:	4770      	bx	lr
	...

0800973c <__i2b>:
 800973c:	b510      	push	{r4, lr}
 800973e:	460c      	mov	r4, r1
 8009740:	2101      	movs	r1, #1
 8009742:	f7ff feb9 	bl	80094b8 <_Balloc>
 8009746:	4602      	mov	r2, r0
 8009748:	b928      	cbnz	r0, 8009756 <__i2b+0x1a>
 800974a:	4b05      	ldr	r3, [pc, #20]	; (8009760 <__i2b+0x24>)
 800974c:	4805      	ldr	r0, [pc, #20]	; (8009764 <__i2b+0x28>)
 800974e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009752:	f000 fe2b 	bl	800a3ac <__assert_func>
 8009756:	2301      	movs	r3, #1
 8009758:	6144      	str	r4, [r0, #20]
 800975a:	6103      	str	r3, [r0, #16]
 800975c:	bd10      	pop	{r4, pc}
 800975e:	bf00      	nop
 8009760:	0800c108 	.word	0x0800c108
 8009764:	0800c194 	.word	0x0800c194

08009768 <__multiply>:
 8009768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800976c:	4691      	mov	r9, r2
 800976e:	690a      	ldr	r2, [r1, #16]
 8009770:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009774:	429a      	cmp	r2, r3
 8009776:	bfb8      	it	lt
 8009778:	460b      	movlt	r3, r1
 800977a:	460c      	mov	r4, r1
 800977c:	bfbc      	itt	lt
 800977e:	464c      	movlt	r4, r9
 8009780:	4699      	movlt	r9, r3
 8009782:	6927      	ldr	r7, [r4, #16]
 8009784:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009788:	68a3      	ldr	r3, [r4, #8]
 800978a:	6861      	ldr	r1, [r4, #4]
 800978c:	eb07 060a 	add.w	r6, r7, sl
 8009790:	42b3      	cmp	r3, r6
 8009792:	b085      	sub	sp, #20
 8009794:	bfb8      	it	lt
 8009796:	3101      	addlt	r1, #1
 8009798:	f7ff fe8e 	bl	80094b8 <_Balloc>
 800979c:	b930      	cbnz	r0, 80097ac <__multiply+0x44>
 800979e:	4602      	mov	r2, r0
 80097a0:	4b44      	ldr	r3, [pc, #272]	; (80098b4 <__multiply+0x14c>)
 80097a2:	4845      	ldr	r0, [pc, #276]	; (80098b8 <__multiply+0x150>)
 80097a4:	f240 115d 	movw	r1, #349	; 0x15d
 80097a8:	f000 fe00 	bl	800a3ac <__assert_func>
 80097ac:	f100 0514 	add.w	r5, r0, #20
 80097b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80097b4:	462b      	mov	r3, r5
 80097b6:	2200      	movs	r2, #0
 80097b8:	4543      	cmp	r3, r8
 80097ba:	d321      	bcc.n	8009800 <__multiply+0x98>
 80097bc:	f104 0314 	add.w	r3, r4, #20
 80097c0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80097c4:	f109 0314 	add.w	r3, r9, #20
 80097c8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80097cc:	9202      	str	r2, [sp, #8]
 80097ce:	1b3a      	subs	r2, r7, r4
 80097d0:	3a15      	subs	r2, #21
 80097d2:	f022 0203 	bic.w	r2, r2, #3
 80097d6:	3204      	adds	r2, #4
 80097d8:	f104 0115 	add.w	r1, r4, #21
 80097dc:	428f      	cmp	r7, r1
 80097de:	bf38      	it	cc
 80097e0:	2204      	movcc	r2, #4
 80097e2:	9201      	str	r2, [sp, #4]
 80097e4:	9a02      	ldr	r2, [sp, #8]
 80097e6:	9303      	str	r3, [sp, #12]
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d80c      	bhi.n	8009806 <__multiply+0x9e>
 80097ec:	2e00      	cmp	r6, #0
 80097ee:	dd03      	ble.n	80097f8 <__multiply+0x90>
 80097f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d05a      	beq.n	80098ae <__multiply+0x146>
 80097f8:	6106      	str	r6, [r0, #16]
 80097fa:	b005      	add	sp, #20
 80097fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009800:	f843 2b04 	str.w	r2, [r3], #4
 8009804:	e7d8      	b.n	80097b8 <__multiply+0x50>
 8009806:	f8b3 a000 	ldrh.w	sl, [r3]
 800980a:	f1ba 0f00 	cmp.w	sl, #0
 800980e:	d024      	beq.n	800985a <__multiply+0xf2>
 8009810:	f104 0e14 	add.w	lr, r4, #20
 8009814:	46a9      	mov	r9, r5
 8009816:	f04f 0c00 	mov.w	ip, #0
 800981a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800981e:	f8d9 1000 	ldr.w	r1, [r9]
 8009822:	fa1f fb82 	uxth.w	fp, r2
 8009826:	b289      	uxth	r1, r1
 8009828:	fb0a 110b 	mla	r1, sl, fp, r1
 800982c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009830:	f8d9 2000 	ldr.w	r2, [r9]
 8009834:	4461      	add	r1, ip
 8009836:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800983a:	fb0a c20b 	mla	r2, sl, fp, ip
 800983e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009842:	b289      	uxth	r1, r1
 8009844:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009848:	4577      	cmp	r7, lr
 800984a:	f849 1b04 	str.w	r1, [r9], #4
 800984e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009852:	d8e2      	bhi.n	800981a <__multiply+0xb2>
 8009854:	9a01      	ldr	r2, [sp, #4]
 8009856:	f845 c002 	str.w	ip, [r5, r2]
 800985a:	9a03      	ldr	r2, [sp, #12]
 800985c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009860:	3304      	adds	r3, #4
 8009862:	f1b9 0f00 	cmp.w	r9, #0
 8009866:	d020      	beq.n	80098aa <__multiply+0x142>
 8009868:	6829      	ldr	r1, [r5, #0]
 800986a:	f104 0c14 	add.w	ip, r4, #20
 800986e:	46ae      	mov	lr, r5
 8009870:	f04f 0a00 	mov.w	sl, #0
 8009874:	f8bc b000 	ldrh.w	fp, [ip]
 8009878:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800987c:	fb09 220b 	mla	r2, r9, fp, r2
 8009880:	4492      	add	sl, r2
 8009882:	b289      	uxth	r1, r1
 8009884:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009888:	f84e 1b04 	str.w	r1, [lr], #4
 800988c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009890:	f8be 1000 	ldrh.w	r1, [lr]
 8009894:	0c12      	lsrs	r2, r2, #16
 8009896:	fb09 1102 	mla	r1, r9, r2, r1
 800989a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800989e:	4567      	cmp	r7, ip
 80098a0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80098a4:	d8e6      	bhi.n	8009874 <__multiply+0x10c>
 80098a6:	9a01      	ldr	r2, [sp, #4]
 80098a8:	50a9      	str	r1, [r5, r2]
 80098aa:	3504      	adds	r5, #4
 80098ac:	e79a      	b.n	80097e4 <__multiply+0x7c>
 80098ae:	3e01      	subs	r6, #1
 80098b0:	e79c      	b.n	80097ec <__multiply+0x84>
 80098b2:	bf00      	nop
 80098b4:	0800c108 	.word	0x0800c108
 80098b8:	0800c194 	.word	0x0800c194

080098bc <__pow5mult>:
 80098bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098c0:	4615      	mov	r5, r2
 80098c2:	f012 0203 	ands.w	r2, r2, #3
 80098c6:	4606      	mov	r6, r0
 80098c8:	460f      	mov	r7, r1
 80098ca:	d007      	beq.n	80098dc <__pow5mult+0x20>
 80098cc:	4c25      	ldr	r4, [pc, #148]	; (8009964 <__pow5mult+0xa8>)
 80098ce:	3a01      	subs	r2, #1
 80098d0:	2300      	movs	r3, #0
 80098d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80098d6:	f7ff fe51 	bl	800957c <__multadd>
 80098da:	4607      	mov	r7, r0
 80098dc:	10ad      	asrs	r5, r5, #2
 80098de:	d03d      	beq.n	800995c <__pow5mult+0xa0>
 80098e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80098e2:	b97c      	cbnz	r4, 8009904 <__pow5mult+0x48>
 80098e4:	2010      	movs	r0, #16
 80098e6:	f7ff fdcd 	bl	8009484 <malloc>
 80098ea:	4602      	mov	r2, r0
 80098ec:	6270      	str	r0, [r6, #36]	; 0x24
 80098ee:	b928      	cbnz	r0, 80098fc <__pow5mult+0x40>
 80098f0:	4b1d      	ldr	r3, [pc, #116]	; (8009968 <__pow5mult+0xac>)
 80098f2:	481e      	ldr	r0, [pc, #120]	; (800996c <__pow5mult+0xb0>)
 80098f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80098f8:	f000 fd58 	bl	800a3ac <__assert_func>
 80098fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009900:	6004      	str	r4, [r0, #0]
 8009902:	60c4      	str	r4, [r0, #12]
 8009904:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009908:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800990c:	b94c      	cbnz	r4, 8009922 <__pow5mult+0x66>
 800990e:	f240 2171 	movw	r1, #625	; 0x271
 8009912:	4630      	mov	r0, r6
 8009914:	f7ff ff12 	bl	800973c <__i2b>
 8009918:	2300      	movs	r3, #0
 800991a:	f8c8 0008 	str.w	r0, [r8, #8]
 800991e:	4604      	mov	r4, r0
 8009920:	6003      	str	r3, [r0, #0]
 8009922:	f04f 0900 	mov.w	r9, #0
 8009926:	07eb      	lsls	r3, r5, #31
 8009928:	d50a      	bpl.n	8009940 <__pow5mult+0x84>
 800992a:	4639      	mov	r1, r7
 800992c:	4622      	mov	r2, r4
 800992e:	4630      	mov	r0, r6
 8009930:	f7ff ff1a 	bl	8009768 <__multiply>
 8009934:	4639      	mov	r1, r7
 8009936:	4680      	mov	r8, r0
 8009938:	4630      	mov	r0, r6
 800993a:	f7ff fdfd 	bl	8009538 <_Bfree>
 800993e:	4647      	mov	r7, r8
 8009940:	106d      	asrs	r5, r5, #1
 8009942:	d00b      	beq.n	800995c <__pow5mult+0xa0>
 8009944:	6820      	ldr	r0, [r4, #0]
 8009946:	b938      	cbnz	r0, 8009958 <__pow5mult+0x9c>
 8009948:	4622      	mov	r2, r4
 800994a:	4621      	mov	r1, r4
 800994c:	4630      	mov	r0, r6
 800994e:	f7ff ff0b 	bl	8009768 <__multiply>
 8009952:	6020      	str	r0, [r4, #0]
 8009954:	f8c0 9000 	str.w	r9, [r0]
 8009958:	4604      	mov	r4, r0
 800995a:	e7e4      	b.n	8009926 <__pow5mult+0x6a>
 800995c:	4638      	mov	r0, r7
 800995e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009962:	bf00      	nop
 8009964:	0800c2e0 	.word	0x0800c2e0
 8009968:	0800c096 	.word	0x0800c096
 800996c:	0800c194 	.word	0x0800c194

08009970 <__lshift>:
 8009970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009974:	460c      	mov	r4, r1
 8009976:	6849      	ldr	r1, [r1, #4]
 8009978:	6923      	ldr	r3, [r4, #16]
 800997a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800997e:	68a3      	ldr	r3, [r4, #8]
 8009980:	4607      	mov	r7, r0
 8009982:	4691      	mov	r9, r2
 8009984:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009988:	f108 0601 	add.w	r6, r8, #1
 800998c:	42b3      	cmp	r3, r6
 800998e:	db0b      	blt.n	80099a8 <__lshift+0x38>
 8009990:	4638      	mov	r0, r7
 8009992:	f7ff fd91 	bl	80094b8 <_Balloc>
 8009996:	4605      	mov	r5, r0
 8009998:	b948      	cbnz	r0, 80099ae <__lshift+0x3e>
 800999a:	4602      	mov	r2, r0
 800999c:	4b2a      	ldr	r3, [pc, #168]	; (8009a48 <__lshift+0xd8>)
 800999e:	482b      	ldr	r0, [pc, #172]	; (8009a4c <__lshift+0xdc>)
 80099a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80099a4:	f000 fd02 	bl	800a3ac <__assert_func>
 80099a8:	3101      	adds	r1, #1
 80099aa:	005b      	lsls	r3, r3, #1
 80099ac:	e7ee      	b.n	800998c <__lshift+0x1c>
 80099ae:	2300      	movs	r3, #0
 80099b0:	f100 0114 	add.w	r1, r0, #20
 80099b4:	f100 0210 	add.w	r2, r0, #16
 80099b8:	4618      	mov	r0, r3
 80099ba:	4553      	cmp	r3, sl
 80099bc:	db37      	blt.n	8009a2e <__lshift+0xbe>
 80099be:	6920      	ldr	r0, [r4, #16]
 80099c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80099c4:	f104 0314 	add.w	r3, r4, #20
 80099c8:	f019 091f 	ands.w	r9, r9, #31
 80099cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80099d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80099d4:	d02f      	beq.n	8009a36 <__lshift+0xc6>
 80099d6:	f1c9 0e20 	rsb	lr, r9, #32
 80099da:	468a      	mov	sl, r1
 80099dc:	f04f 0c00 	mov.w	ip, #0
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	fa02 f209 	lsl.w	r2, r2, r9
 80099e6:	ea42 020c 	orr.w	r2, r2, ip
 80099ea:	f84a 2b04 	str.w	r2, [sl], #4
 80099ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80099f2:	4298      	cmp	r0, r3
 80099f4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80099f8:	d8f2      	bhi.n	80099e0 <__lshift+0x70>
 80099fa:	1b03      	subs	r3, r0, r4
 80099fc:	3b15      	subs	r3, #21
 80099fe:	f023 0303 	bic.w	r3, r3, #3
 8009a02:	3304      	adds	r3, #4
 8009a04:	f104 0215 	add.w	r2, r4, #21
 8009a08:	4290      	cmp	r0, r2
 8009a0a:	bf38      	it	cc
 8009a0c:	2304      	movcc	r3, #4
 8009a0e:	f841 c003 	str.w	ip, [r1, r3]
 8009a12:	f1bc 0f00 	cmp.w	ip, #0
 8009a16:	d001      	beq.n	8009a1c <__lshift+0xac>
 8009a18:	f108 0602 	add.w	r6, r8, #2
 8009a1c:	3e01      	subs	r6, #1
 8009a1e:	4638      	mov	r0, r7
 8009a20:	612e      	str	r6, [r5, #16]
 8009a22:	4621      	mov	r1, r4
 8009a24:	f7ff fd88 	bl	8009538 <_Bfree>
 8009a28:	4628      	mov	r0, r5
 8009a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009a32:	3301      	adds	r3, #1
 8009a34:	e7c1      	b.n	80099ba <__lshift+0x4a>
 8009a36:	3904      	subs	r1, #4
 8009a38:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a3c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009a40:	4298      	cmp	r0, r3
 8009a42:	d8f9      	bhi.n	8009a38 <__lshift+0xc8>
 8009a44:	e7ea      	b.n	8009a1c <__lshift+0xac>
 8009a46:	bf00      	nop
 8009a48:	0800c108 	.word	0x0800c108
 8009a4c:	0800c194 	.word	0x0800c194

08009a50 <__mcmp>:
 8009a50:	b530      	push	{r4, r5, lr}
 8009a52:	6902      	ldr	r2, [r0, #16]
 8009a54:	690c      	ldr	r4, [r1, #16]
 8009a56:	1b12      	subs	r2, r2, r4
 8009a58:	d10e      	bne.n	8009a78 <__mcmp+0x28>
 8009a5a:	f100 0314 	add.w	r3, r0, #20
 8009a5e:	3114      	adds	r1, #20
 8009a60:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009a64:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009a68:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009a6c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009a70:	42a5      	cmp	r5, r4
 8009a72:	d003      	beq.n	8009a7c <__mcmp+0x2c>
 8009a74:	d305      	bcc.n	8009a82 <__mcmp+0x32>
 8009a76:	2201      	movs	r2, #1
 8009a78:	4610      	mov	r0, r2
 8009a7a:	bd30      	pop	{r4, r5, pc}
 8009a7c:	4283      	cmp	r3, r0
 8009a7e:	d3f3      	bcc.n	8009a68 <__mcmp+0x18>
 8009a80:	e7fa      	b.n	8009a78 <__mcmp+0x28>
 8009a82:	f04f 32ff 	mov.w	r2, #4294967295
 8009a86:	e7f7      	b.n	8009a78 <__mcmp+0x28>

08009a88 <__mdiff>:
 8009a88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a8c:	460c      	mov	r4, r1
 8009a8e:	4606      	mov	r6, r0
 8009a90:	4611      	mov	r1, r2
 8009a92:	4620      	mov	r0, r4
 8009a94:	4690      	mov	r8, r2
 8009a96:	f7ff ffdb 	bl	8009a50 <__mcmp>
 8009a9a:	1e05      	subs	r5, r0, #0
 8009a9c:	d110      	bne.n	8009ac0 <__mdiff+0x38>
 8009a9e:	4629      	mov	r1, r5
 8009aa0:	4630      	mov	r0, r6
 8009aa2:	f7ff fd09 	bl	80094b8 <_Balloc>
 8009aa6:	b930      	cbnz	r0, 8009ab6 <__mdiff+0x2e>
 8009aa8:	4b3a      	ldr	r3, [pc, #232]	; (8009b94 <__mdiff+0x10c>)
 8009aaa:	4602      	mov	r2, r0
 8009aac:	f240 2132 	movw	r1, #562	; 0x232
 8009ab0:	4839      	ldr	r0, [pc, #228]	; (8009b98 <__mdiff+0x110>)
 8009ab2:	f000 fc7b 	bl	800a3ac <__assert_func>
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009abc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ac0:	bfa4      	itt	ge
 8009ac2:	4643      	movge	r3, r8
 8009ac4:	46a0      	movge	r8, r4
 8009ac6:	4630      	mov	r0, r6
 8009ac8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009acc:	bfa6      	itte	ge
 8009ace:	461c      	movge	r4, r3
 8009ad0:	2500      	movge	r5, #0
 8009ad2:	2501      	movlt	r5, #1
 8009ad4:	f7ff fcf0 	bl	80094b8 <_Balloc>
 8009ad8:	b920      	cbnz	r0, 8009ae4 <__mdiff+0x5c>
 8009ada:	4b2e      	ldr	r3, [pc, #184]	; (8009b94 <__mdiff+0x10c>)
 8009adc:	4602      	mov	r2, r0
 8009ade:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009ae2:	e7e5      	b.n	8009ab0 <__mdiff+0x28>
 8009ae4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009ae8:	6926      	ldr	r6, [r4, #16]
 8009aea:	60c5      	str	r5, [r0, #12]
 8009aec:	f104 0914 	add.w	r9, r4, #20
 8009af0:	f108 0514 	add.w	r5, r8, #20
 8009af4:	f100 0e14 	add.w	lr, r0, #20
 8009af8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009afc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009b00:	f108 0210 	add.w	r2, r8, #16
 8009b04:	46f2      	mov	sl, lr
 8009b06:	2100      	movs	r1, #0
 8009b08:	f859 3b04 	ldr.w	r3, [r9], #4
 8009b0c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009b10:	fa1f f883 	uxth.w	r8, r3
 8009b14:	fa11 f18b 	uxtah	r1, r1, fp
 8009b18:	0c1b      	lsrs	r3, r3, #16
 8009b1a:	eba1 0808 	sub.w	r8, r1, r8
 8009b1e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009b22:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009b26:	fa1f f888 	uxth.w	r8, r8
 8009b2a:	1419      	asrs	r1, r3, #16
 8009b2c:	454e      	cmp	r6, r9
 8009b2e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009b32:	f84a 3b04 	str.w	r3, [sl], #4
 8009b36:	d8e7      	bhi.n	8009b08 <__mdiff+0x80>
 8009b38:	1b33      	subs	r3, r6, r4
 8009b3a:	3b15      	subs	r3, #21
 8009b3c:	f023 0303 	bic.w	r3, r3, #3
 8009b40:	3304      	adds	r3, #4
 8009b42:	3415      	adds	r4, #21
 8009b44:	42a6      	cmp	r6, r4
 8009b46:	bf38      	it	cc
 8009b48:	2304      	movcc	r3, #4
 8009b4a:	441d      	add	r5, r3
 8009b4c:	4473      	add	r3, lr
 8009b4e:	469e      	mov	lr, r3
 8009b50:	462e      	mov	r6, r5
 8009b52:	4566      	cmp	r6, ip
 8009b54:	d30e      	bcc.n	8009b74 <__mdiff+0xec>
 8009b56:	f10c 0203 	add.w	r2, ip, #3
 8009b5a:	1b52      	subs	r2, r2, r5
 8009b5c:	f022 0203 	bic.w	r2, r2, #3
 8009b60:	3d03      	subs	r5, #3
 8009b62:	45ac      	cmp	ip, r5
 8009b64:	bf38      	it	cc
 8009b66:	2200      	movcc	r2, #0
 8009b68:	441a      	add	r2, r3
 8009b6a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009b6e:	b17b      	cbz	r3, 8009b90 <__mdiff+0x108>
 8009b70:	6107      	str	r7, [r0, #16]
 8009b72:	e7a3      	b.n	8009abc <__mdiff+0x34>
 8009b74:	f856 8b04 	ldr.w	r8, [r6], #4
 8009b78:	fa11 f288 	uxtah	r2, r1, r8
 8009b7c:	1414      	asrs	r4, r2, #16
 8009b7e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009b82:	b292      	uxth	r2, r2
 8009b84:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009b88:	f84e 2b04 	str.w	r2, [lr], #4
 8009b8c:	1421      	asrs	r1, r4, #16
 8009b8e:	e7e0      	b.n	8009b52 <__mdiff+0xca>
 8009b90:	3f01      	subs	r7, #1
 8009b92:	e7ea      	b.n	8009b6a <__mdiff+0xe2>
 8009b94:	0800c108 	.word	0x0800c108
 8009b98:	0800c194 	.word	0x0800c194

08009b9c <__ulp>:
 8009b9c:	b082      	sub	sp, #8
 8009b9e:	ed8d 0b00 	vstr	d0, [sp]
 8009ba2:	9b01      	ldr	r3, [sp, #4]
 8009ba4:	4912      	ldr	r1, [pc, #72]	; (8009bf0 <__ulp+0x54>)
 8009ba6:	4019      	ands	r1, r3
 8009ba8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009bac:	2900      	cmp	r1, #0
 8009bae:	dd05      	ble.n	8009bbc <__ulp+0x20>
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	460b      	mov	r3, r1
 8009bb4:	ec43 2b10 	vmov	d0, r2, r3
 8009bb8:	b002      	add	sp, #8
 8009bba:	4770      	bx	lr
 8009bbc:	4249      	negs	r1, r1
 8009bbe:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009bc2:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009bc6:	f04f 0200 	mov.w	r2, #0
 8009bca:	f04f 0300 	mov.w	r3, #0
 8009bce:	da04      	bge.n	8009bda <__ulp+0x3e>
 8009bd0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009bd4:	fa41 f300 	asr.w	r3, r1, r0
 8009bd8:	e7ec      	b.n	8009bb4 <__ulp+0x18>
 8009bda:	f1a0 0114 	sub.w	r1, r0, #20
 8009bde:	291e      	cmp	r1, #30
 8009be0:	bfda      	itte	le
 8009be2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009be6:	fa20 f101 	lsrle.w	r1, r0, r1
 8009bea:	2101      	movgt	r1, #1
 8009bec:	460a      	mov	r2, r1
 8009bee:	e7e1      	b.n	8009bb4 <__ulp+0x18>
 8009bf0:	7ff00000 	.word	0x7ff00000

08009bf4 <__b2d>:
 8009bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bf6:	6905      	ldr	r5, [r0, #16]
 8009bf8:	f100 0714 	add.w	r7, r0, #20
 8009bfc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009c00:	1f2e      	subs	r6, r5, #4
 8009c02:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009c06:	4620      	mov	r0, r4
 8009c08:	f7ff fd48 	bl	800969c <__hi0bits>
 8009c0c:	f1c0 0320 	rsb	r3, r0, #32
 8009c10:	280a      	cmp	r0, #10
 8009c12:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009c90 <__b2d+0x9c>
 8009c16:	600b      	str	r3, [r1, #0]
 8009c18:	dc14      	bgt.n	8009c44 <__b2d+0x50>
 8009c1a:	f1c0 0e0b 	rsb	lr, r0, #11
 8009c1e:	fa24 f10e 	lsr.w	r1, r4, lr
 8009c22:	42b7      	cmp	r7, r6
 8009c24:	ea41 030c 	orr.w	r3, r1, ip
 8009c28:	bf34      	ite	cc
 8009c2a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009c2e:	2100      	movcs	r1, #0
 8009c30:	3015      	adds	r0, #21
 8009c32:	fa04 f000 	lsl.w	r0, r4, r0
 8009c36:	fa21 f10e 	lsr.w	r1, r1, lr
 8009c3a:	ea40 0201 	orr.w	r2, r0, r1
 8009c3e:	ec43 2b10 	vmov	d0, r2, r3
 8009c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c44:	42b7      	cmp	r7, r6
 8009c46:	bf3a      	itte	cc
 8009c48:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009c4c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009c50:	2100      	movcs	r1, #0
 8009c52:	380b      	subs	r0, #11
 8009c54:	d017      	beq.n	8009c86 <__b2d+0x92>
 8009c56:	f1c0 0c20 	rsb	ip, r0, #32
 8009c5a:	fa04 f500 	lsl.w	r5, r4, r0
 8009c5e:	42be      	cmp	r6, r7
 8009c60:	fa21 f40c 	lsr.w	r4, r1, ip
 8009c64:	ea45 0504 	orr.w	r5, r5, r4
 8009c68:	bf8c      	ite	hi
 8009c6a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009c6e:	2400      	movls	r4, #0
 8009c70:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009c74:	fa01 f000 	lsl.w	r0, r1, r0
 8009c78:	fa24 f40c 	lsr.w	r4, r4, ip
 8009c7c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009c80:	ea40 0204 	orr.w	r2, r0, r4
 8009c84:	e7db      	b.n	8009c3e <__b2d+0x4a>
 8009c86:	ea44 030c 	orr.w	r3, r4, ip
 8009c8a:	460a      	mov	r2, r1
 8009c8c:	e7d7      	b.n	8009c3e <__b2d+0x4a>
 8009c8e:	bf00      	nop
 8009c90:	3ff00000 	.word	0x3ff00000

08009c94 <__d2b>:
 8009c94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c98:	4689      	mov	r9, r1
 8009c9a:	2101      	movs	r1, #1
 8009c9c:	ec57 6b10 	vmov	r6, r7, d0
 8009ca0:	4690      	mov	r8, r2
 8009ca2:	f7ff fc09 	bl	80094b8 <_Balloc>
 8009ca6:	4604      	mov	r4, r0
 8009ca8:	b930      	cbnz	r0, 8009cb8 <__d2b+0x24>
 8009caa:	4602      	mov	r2, r0
 8009cac:	4b25      	ldr	r3, [pc, #148]	; (8009d44 <__d2b+0xb0>)
 8009cae:	4826      	ldr	r0, [pc, #152]	; (8009d48 <__d2b+0xb4>)
 8009cb0:	f240 310a 	movw	r1, #778	; 0x30a
 8009cb4:	f000 fb7a 	bl	800a3ac <__assert_func>
 8009cb8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009cbc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009cc0:	bb35      	cbnz	r5, 8009d10 <__d2b+0x7c>
 8009cc2:	2e00      	cmp	r6, #0
 8009cc4:	9301      	str	r3, [sp, #4]
 8009cc6:	d028      	beq.n	8009d1a <__d2b+0x86>
 8009cc8:	4668      	mov	r0, sp
 8009cca:	9600      	str	r6, [sp, #0]
 8009ccc:	f7ff fd06 	bl	80096dc <__lo0bits>
 8009cd0:	9900      	ldr	r1, [sp, #0]
 8009cd2:	b300      	cbz	r0, 8009d16 <__d2b+0x82>
 8009cd4:	9a01      	ldr	r2, [sp, #4]
 8009cd6:	f1c0 0320 	rsb	r3, r0, #32
 8009cda:	fa02 f303 	lsl.w	r3, r2, r3
 8009cde:	430b      	orrs	r3, r1
 8009ce0:	40c2      	lsrs	r2, r0
 8009ce2:	6163      	str	r3, [r4, #20]
 8009ce4:	9201      	str	r2, [sp, #4]
 8009ce6:	9b01      	ldr	r3, [sp, #4]
 8009ce8:	61a3      	str	r3, [r4, #24]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	bf14      	ite	ne
 8009cee:	2202      	movne	r2, #2
 8009cf0:	2201      	moveq	r2, #1
 8009cf2:	6122      	str	r2, [r4, #16]
 8009cf4:	b1d5      	cbz	r5, 8009d2c <__d2b+0x98>
 8009cf6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009cfa:	4405      	add	r5, r0
 8009cfc:	f8c9 5000 	str.w	r5, [r9]
 8009d00:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009d04:	f8c8 0000 	str.w	r0, [r8]
 8009d08:	4620      	mov	r0, r4
 8009d0a:	b003      	add	sp, #12
 8009d0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009d14:	e7d5      	b.n	8009cc2 <__d2b+0x2e>
 8009d16:	6161      	str	r1, [r4, #20]
 8009d18:	e7e5      	b.n	8009ce6 <__d2b+0x52>
 8009d1a:	a801      	add	r0, sp, #4
 8009d1c:	f7ff fcde 	bl	80096dc <__lo0bits>
 8009d20:	9b01      	ldr	r3, [sp, #4]
 8009d22:	6163      	str	r3, [r4, #20]
 8009d24:	2201      	movs	r2, #1
 8009d26:	6122      	str	r2, [r4, #16]
 8009d28:	3020      	adds	r0, #32
 8009d2a:	e7e3      	b.n	8009cf4 <__d2b+0x60>
 8009d2c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009d30:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009d34:	f8c9 0000 	str.w	r0, [r9]
 8009d38:	6918      	ldr	r0, [r3, #16]
 8009d3a:	f7ff fcaf 	bl	800969c <__hi0bits>
 8009d3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009d42:	e7df      	b.n	8009d04 <__d2b+0x70>
 8009d44:	0800c108 	.word	0x0800c108
 8009d48:	0800c194 	.word	0x0800c194

08009d4c <__ratio>:
 8009d4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d50:	4688      	mov	r8, r1
 8009d52:	4669      	mov	r1, sp
 8009d54:	4681      	mov	r9, r0
 8009d56:	f7ff ff4d 	bl	8009bf4 <__b2d>
 8009d5a:	a901      	add	r1, sp, #4
 8009d5c:	4640      	mov	r0, r8
 8009d5e:	ec55 4b10 	vmov	r4, r5, d0
 8009d62:	f7ff ff47 	bl	8009bf4 <__b2d>
 8009d66:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009d6a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009d6e:	eba3 0c02 	sub.w	ip, r3, r2
 8009d72:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009d76:	1a9b      	subs	r3, r3, r2
 8009d78:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009d7c:	ec51 0b10 	vmov	r0, r1, d0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	bfd6      	itet	le
 8009d84:	460a      	movle	r2, r1
 8009d86:	462a      	movgt	r2, r5
 8009d88:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009d8c:	468b      	mov	fp, r1
 8009d8e:	462f      	mov	r7, r5
 8009d90:	bfd4      	ite	le
 8009d92:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009d96:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009d9a:	4620      	mov	r0, r4
 8009d9c:	ee10 2a10 	vmov	r2, s0
 8009da0:	465b      	mov	r3, fp
 8009da2:	4639      	mov	r1, r7
 8009da4:	f7f6 fd72 	bl	800088c <__aeabi_ddiv>
 8009da8:	ec41 0b10 	vmov	d0, r0, r1
 8009dac:	b003      	add	sp, #12
 8009dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009db2 <__copybits>:
 8009db2:	3901      	subs	r1, #1
 8009db4:	b570      	push	{r4, r5, r6, lr}
 8009db6:	1149      	asrs	r1, r1, #5
 8009db8:	6914      	ldr	r4, [r2, #16]
 8009dba:	3101      	adds	r1, #1
 8009dbc:	f102 0314 	add.w	r3, r2, #20
 8009dc0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009dc4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009dc8:	1f05      	subs	r5, r0, #4
 8009dca:	42a3      	cmp	r3, r4
 8009dcc:	d30c      	bcc.n	8009de8 <__copybits+0x36>
 8009dce:	1aa3      	subs	r3, r4, r2
 8009dd0:	3b11      	subs	r3, #17
 8009dd2:	f023 0303 	bic.w	r3, r3, #3
 8009dd6:	3211      	adds	r2, #17
 8009dd8:	42a2      	cmp	r2, r4
 8009dda:	bf88      	it	hi
 8009ddc:	2300      	movhi	r3, #0
 8009dde:	4418      	add	r0, r3
 8009de0:	2300      	movs	r3, #0
 8009de2:	4288      	cmp	r0, r1
 8009de4:	d305      	bcc.n	8009df2 <__copybits+0x40>
 8009de6:	bd70      	pop	{r4, r5, r6, pc}
 8009de8:	f853 6b04 	ldr.w	r6, [r3], #4
 8009dec:	f845 6f04 	str.w	r6, [r5, #4]!
 8009df0:	e7eb      	b.n	8009dca <__copybits+0x18>
 8009df2:	f840 3b04 	str.w	r3, [r0], #4
 8009df6:	e7f4      	b.n	8009de2 <__copybits+0x30>

08009df8 <__any_on>:
 8009df8:	f100 0214 	add.w	r2, r0, #20
 8009dfc:	6900      	ldr	r0, [r0, #16]
 8009dfe:	114b      	asrs	r3, r1, #5
 8009e00:	4298      	cmp	r0, r3
 8009e02:	b510      	push	{r4, lr}
 8009e04:	db11      	blt.n	8009e2a <__any_on+0x32>
 8009e06:	dd0a      	ble.n	8009e1e <__any_on+0x26>
 8009e08:	f011 011f 	ands.w	r1, r1, #31
 8009e0c:	d007      	beq.n	8009e1e <__any_on+0x26>
 8009e0e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009e12:	fa24 f001 	lsr.w	r0, r4, r1
 8009e16:	fa00 f101 	lsl.w	r1, r0, r1
 8009e1a:	428c      	cmp	r4, r1
 8009e1c:	d10b      	bne.n	8009e36 <__any_on+0x3e>
 8009e1e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009e22:	4293      	cmp	r3, r2
 8009e24:	d803      	bhi.n	8009e2e <__any_on+0x36>
 8009e26:	2000      	movs	r0, #0
 8009e28:	bd10      	pop	{r4, pc}
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	e7f7      	b.n	8009e1e <__any_on+0x26>
 8009e2e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009e32:	2900      	cmp	r1, #0
 8009e34:	d0f5      	beq.n	8009e22 <__any_on+0x2a>
 8009e36:	2001      	movs	r0, #1
 8009e38:	e7f6      	b.n	8009e28 <__any_on+0x30>

08009e3a <_calloc_r>:
 8009e3a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e3c:	fba1 2402 	umull	r2, r4, r1, r2
 8009e40:	b94c      	cbnz	r4, 8009e56 <_calloc_r+0x1c>
 8009e42:	4611      	mov	r1, r2
 8009e44:	9201      	str	r2, [sp, #4]
 8009e46:	f000 f87b 	bl	8009f40 <_malloc_r>
 8009e4a:	9a01      	ldr	r2, [sp, #4]
 8009e4c:	4605      	mov	r5, r0
 8009e4e:	b930      	cbnz	r0, 8009e5e <_calloc_r+0x24>
 8009e50:	4628      	mov	r0, r5
 8009e52:	b003      	add	sp, #12
 8009e54:	bd30      	pop	{r4, r5, pc}
 8009e56:	220c      	movs	r2, #12
 8009e58:	6002      	str	r2, [r0, #0]
 8009e5a:	2500      	movs	r5, #0
 8009e5c:	e7f8      	b.n	8009e50 <_calloc_r+0x16>
 8009e5e:	4621      	mov	r1, r4
 8009e60:	f7fc fb3e 	bl	80064e0 <memset>
 8009e64:	e7f4      	b.n	8009e50 <_calloc_r+0x16>
	...

08009e68 <_free_r>:
 8009e68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e6a:	2900      	cmp	r1, #0
 8009e6c:	d044      	beq.n	8009ef8 <_free_r+0x90>
 8009e6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e72:	9001      	str	r0, [sp, #4]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	f1a1 0404 	sub.w	r4, r1, #4
 8009e7a:	bfb8      	it	lt
 8009e7c:	18e4      	addlt	r4, r4, r3
 8009e7e:	f000 fadf 	bl	800a440 <__malloc_lock>
 8009e82:	4a1e      	ldr	r2, [pc, #120]	; (8009efc <_free_r+0x94>)
 8009e84:	9801      	ldr	r0, [sp, #4]
 8009e86:	6813      	ldr	r3, [r2, #0]
 8009e88:	b933      	cbnz	r3, 8009e98 <_free_r+0x30>
 8009e8a:	6063      	str	r3, [r4, #4]
 8009e8c:	6014      	str	r4, [r2, #0]
 8009e8e:	b003      	add	sp, #12
 8009e90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e94:	f000 bada 	b.w	800a44c <__malloc_unlock>
 8009e98:	42a3      	cmp	r3, r4
 8009e9a:	d908      	bls.n	8009eae <_free_r+0x46>
 8009e9c:	6825      	ldr	r5, [r4, #0]
 8009e9e:	1961      	adds	r1, r4, r5
 8009ea0:	428b      	cmp	r3, r1
 8009ea2:	bf01      	itttt	eq
 8009ea4:	6819      	ldreq	r1, [r3, #0]
 8009ea6:	685b      	ldreq	r3, [r3, #4]
 8009ea8:	1949      	addeq	r1, r1, r5
 8009eaa:	6021      	streq	r1, [r4, #0]
 8009eac:	e7ed      	b.n	8009e8a <_free_r+0x22>
 8009eae:	461a      	mov	r2, r3
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	b10b      	cbz	r3, 8009eb8 <_free_r+0x50>
 8009eb4:	42a3      	cmp	r3, r4
 8009eb6:	d9fa      	bls.n	8009eae <_free_r+0x46>
 8009eb8:	6811      	ldr	r1, [r2, #0]
 8009eba:	1855      	adds	r5, r2, r1
 8009ebc:	42a5      	cmp	r5, r4
 8009ebe:	d10b      	bne.n	8009ed8 <_free_r+0x70>
 8009ec0:	6824      	ldr	r4, [r4, #0]
 8009ec2:	4421      	add	r1, r4
 8009ec4:	1854      	adds	r4, r2, r1
 8009ec6:	42a3      	cmp	r3, r4
 8009ec8:	6011      	str	r1, [r2, #0]
 8009eca:	d1e0      	bne.n	8009e8e <_free_r+0x26>
 8009ecc:	681c      	ldr	r4, [r3, #0]
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	6053      	str	r3, [r2, #4]
 8009ed2:	4421      	add	r1, r4
 8009ed4:	6011      	str	r1, [r2, #0]
 8009ed6:	e7da      	b.n	8009e8e <_free_r+0x26>
 8009ed8:	d902      	bls.n	8009ee0 <_free_r+0x78>
 8009eda:	230c      	movs	r3, #12
 8009edc:	6003      	str	r3, [r0, #0]
 8009ede:	e7d6      	b.n	8009e8e <_free_r+0x26>
 8009ee0:	6825      	ldr	r5, [r4, #0]
 8009ee2:	1961      	adds	r1, r4, r5
 8009ee4:	428b      	cmp	r3, r1
 8009ee6:	bf04      	itt	eq
 8009ee8:	6819      	ldreq	r1, [r3, #0]
 8009eea:	685b      	ldreq	r3, [r3, #4]
 8009eec:	6063      	str	r3, [r4, #4]
 8009eee:	bf04      	itt	eq
 8009ef0:	1949      	addeq	r1, r1, r5
 8009ef2:	6021      	streq	r1, [r4, #0]
 8009ef4:	6054      	str	r4, [r2, #4]
 8009ef6:	e7ca      	b.n	8009e8e <_free_r+0x26>
 8009ef8:	b003      	add	sp, #12
 8009efa:	bd30      	pop	{r4, r5, pc}
 8009efc:	20000900 	.word	0x20000900

08009f00 <sbrk_aligned>:
 8009f00:	b570      	push	{r4, r5, r6, lr}
 8009f02:	4e0e      	ldr	r6, [pc, #56]	; (8009f3c <sbrk_aligned+0x3c>)
 8009f04:	460c      	mov	r4, r1
 8009f06:	6831      	ldr	r1, [r6, #0]
 8009f08:	4605      	mov	r5, r0
 8009f0a:	b911      	cbnz	r1, 8009f12 <sbrk_aligned+0x12>
 8009f0c:	f000 fa1c 	bl	800a348 <_sbrk_r>
 8009f10:	6030      	str	r0, [r6, #0]
 8009f12:	4621      	mov	r1, r4
 8009f14:	4628      	mov	r0, r5
 8009f16:	f000 fa17 	bl	800a348 <_sbrk_r>
 8009f1a:	1c43      	adds	r3, r0, #1
 8009f1c:	d00a      	beq.n	8009f34 <sbrk_aligned+0x34>
 8009f1e:	1cc4      	adds	r4, r0, #3
 8009f20:	f024 0403 	bic.w	r4, r4, #3
 8009f24:	42a0      	cmp	r0, r4
 8009f26:	d007      	beq.n	8009f38 <sbrk_aligned+0x38>
 8009f28:	1a21      	subs	r1, r4, r0
 8009f2a:	4628      	mov	r0, r5
 8009f2c:	f000 fa0c 	bl	800a348 <_sbrk_r>
 8009f30:	3001      	adds	r0, #1
 8009f32:	d101      	bne.n	8009f38 <sbrk_aligned+0x38>
 8009f34:	f04f 34ff 	mov.w	r4, #4294967295
 8009f38:	4620      	mov	r0, r4
 8009f3a:	bd70      	pop	{r4, r5, r6, pc}
 8009f3c:	20000904 	.word	0x20000904

08009f40 <_malloc_r>:
 8009f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f44:	1ccd      	adds	r5, r1, #3
 8009f46:	f025 0503 	bic.w	r5, r5, #3
 8009f4a:	3508      	adds	r5, #8
 8009f4c:	2d0c      	cmp	r5, #12
 8009f4e:	bf38      	it	cc
 8009f50:	250c      	movcc	r5, #12
 8009f52:	2d00      	cmp	r5, #0
 8009f54:	4607      	mov	r7, r0
 8009f56:	db01      	blt.n	8009f5c <_malloc_r+0x1c>
 8009f58:	42a9      	cmp	r1, r5
 8009f5a:	d905      	bls.n	8009f68 <_malloc_r+0x28>
 8009f5c:	230c      	movs	r3, #12
 8009f5e:	603b      	str	r3, [r7, #0]
 8009f60:	2600      	movs	r6, #0
 8009f62:	4630      	mov	r0, r6
 8009f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f68:	4e2e      	ldr	r6, [pc, #184]	; (800a024 <_malloc_r+0xe4>)
 8009f6a:	f000 fa69 	bl	800a440 <__malloc_lock>
 8009f6e:	6833      	ldr	r3, [r6, #0]
 8009f70:	461c      	mov	r4, r3
 8009f72:	bb34      	cbnz	r4, 8009fc2 <_malloc_r+0x82>
 8009f74:	4629      	mov	r1, r5
 8009f76:	4638      	mov	r0, r7
 8009f78:	f7ff ffc2 	bl	8009f00 <sbrk_aligned>
 8009f7c:	1c43      	adds	r3, r0, #1
 8009f7e:	4604      	mov	r4, r0
 8009f80:	d14d      	bne.n	800a01e <_malloc_r+0xde>
 8009f82:	6834      	ldr	r4, [r6, #0]
 8009f84:	4626      	mov	r6, r4
 8009f86:	2e00      	cmp	r6, #0
 8009f88:	d140      	bne.n	800a00c <_malloc_r+0xcc>
 8009f8a:	6823      	ldr	r3, [r4, #0]
 8009f8c:	4631      	mov	r1, r6
 8009f8e:	4638      	mov	r0, r7
 8009f90:	eb04 0803 	add.w	r8, r4, r3
 8009f94:	f000 f9d8 	bl	800a348 <_sbrk_r>
 8009f98:	4580      	cmp	r8, r0
 8009f9a:	d13a      	bne.n	800a012 <_malloc_r+0xd2>
 8009f9c:	6821      	ldr	r1, [r4, #0]
 8009f9e:	3503      	adds	r5, #3
 8009fa0:	1a6d      	subs	r5, r5, r1
 8009fa2:	f025 0503 	bic.w	r5, r5, #3
 8009fa6:	3508      	adds	r5, #8
 8009fa8:	2d0c      	cmp	r5, #12
 8009faa:	bf38      	it	cc
 8009fac:	250c      	movcc	r5, #12
 8009fae:	4629      	mov	r1, r5
 8009fb0:	4638      	mov	r0, r7
 8009fb2:	f7ff ffa5 	bl	8009f00 <sbrk_aligned>
 8009fb6:	3001      	adds	r0, #1
 8009fb8:	d02b      	beq.n	800a012 <_malloc_r+0xd2>
 8009fba:	6823      	ldr	r3, [r4, #0]
 8009fbc:	442b      	add	r3, r5
 8009fbe:	6023      	str	r3, [r4, #0]
 8009fc0:	e00e      	b.n	8009fe0 <_malloc_r+0xa0>
 8009fc2:	6822      	ldr	r2, [r4, #0]
 8009fc4:	1b52      	subs	r2, r2, r5
 8009fc6:	d41e      	bmi.n	800a006 <_malloc_r+0xc6>
 8009fc8:	2a0b      	cmp	r2, #11
 8009fca:	d916      	bls.n	8009ffa <_malloc_r+0xba>
 8009fcc:	1961      	adds	r1, r4, r5
 8009fce:	42a3      	cmp	r3, r4
 8009fd0:	6025      	str	r5, [r4, #0]
 8009fd2:	bf18      	it	ne
 8009fd4:	6059      	strne	r1, [r3, #4]
 8009fd6:	6863      	ldr	r3, [r4, #4]
 8009fd8:	bf08      	it	eq
 8009fda:	6031      	streq	r1, [r6, #0]
 8009fdc:	5162      	str	r2, [r4, r5]
 8009fde:	604b      	str	r3, [r1, #4]
 8009fe0:	4638      	mov	r0, r7
 8009fe2:	f104 060b 	add.w	r6, r4, #11
 8009fe6:	f000 fa31 	bl	800a44c <__malloc_unlock>
 8009fea:	f026 0607 	bic.w	r6, r6, #7
 8009fee:	1d23      	adds	r3, r4, #4
 8009ff0:	1af2      	subs	r2, r6, r3
 8009ff2:	d0b6      	beq.n	8009f62 <_malloc_r+0x22>
 8009ff4:	1b9b      	subs	r3, r3, r6
 8009ff6:	50a3      	str	r3, [r4, r2]
 8009ff8:	e7b3      	b.n	8009f62 <_malloc_r+0x22>
 8009ffa:	6862      	ldr	r2, [r4, #4]
 8009ffc:	42a3      	cmp	r3, r4
 8009ffe:	bf0c      	ite	eq
 800a000:	6032      	streq	r2, [r6, #0]
 800a002:	605a      	strne	r2, [r3, #4]
 800a004:	e7ec      	b.n	8009fe0 <_malloc_r+0xa0>
 800a006:	4623      	mov	r3, r4
 800a008:	6864      	ldr	r4, [r4, #4]
 800a00a:	e7b2      	b.n	8009f72 <_malloc_r+0x32>
 800a00c:	4634      	mov	r4, r6
 800a00e:	6876      	ldr	r6, [r6, #4]
 800a010:	e7b9      	b.n	8009f86 <_malloc_r+0x46>
 800a012:	230c      	movs	r3, #12
 800a014:	603b      	str	r3, [r7, #0]
 800a016:	4638      	mov	r0, r7
 800a018:	f000 fa18 	bl	800a44c <__malloc_unlock>
 800a01c:	e7a1      	b.n	8009f62 <_malloc_r+0x22>
 800a01e:	6025      	str	r5, [r4, #0]
 800a020:	e7de      	b.n	8009fe0 <_malloc_r+0xa0>
 800a022:	bf00      	nop
 800a024:	20000900 	.word	0x20000900

0800a028 <__ssputs_r>:
 800a028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a02c:	688e      	ldr	r6, [r1, #8]
 800a02e:	429e      	cmp	r6, r3
 800a030:	4682      	mov	sl, r0
 800a032:	460c      	mov	r4, r1
 800a034:	4690      	mov	r8, r2
 800a036:	461f      	mov	r7, r3
 800a038:	d838      	bhi.n	800a0ac <__ssputs_r+0x84>
 800a03a:	898a      	ldrh	r2, [r1, #12]
 800a03c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a040:	d032      	beq.n	800a0a8 <__ssputs_r+0x80>
 800a042:	6825      	ldr	r5, [r4, #0]
 800a044:	6909      	ldr	r1, [r1, #16]
 800a046:	eba5 0901 	sub.w	r9, r5, r1
 800a04a:	6965      	ldr	r5, [r4, #20]
 800a04c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a050:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a054:	3301      	adds	r3, #1
 800a056:	444b      	add	r3, r9
 800a058:	106d      	asrs	r5, r5, #1
 800a05a:	429d      	cmp	r5, r3
 800a05c:	bf38      	it	cc
 800a05e:	461d      	movcc	r5, r3
 800a060:	0553      	lsls	r3, r2, #21
 800a062:	d531      	bpl.n	800a0c8 <__ssputs_r+0xa0>
 800a064:	4629      	mov	r1, r5
 800a066:	f7ff ff6b 	bl	8009f40 <_malloc_r>
 800a06a:	4606      	mov	r6, r0
 800a06c:	b950      	cbnz	r0, 800a084 <__ssputs_r+0x5c>
 800a06e:	230c      	movs	r3, #12
 800a070:	f8ca 3000 	str.w	r3, [sl]
 800a074:	89a3      	ldrh	r3, [r4, #12]
 800a076:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a07a:	81a3      	strh	r3, [r4, #12]
 800a07c:	f04f 30ff 	mov.w	r0, #4294967295
 800a080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a084:	6921      	ldr	r1, [r4, #16]
 800a086:	464a      	mov	r2, r9
 800a088:	f7fc fa1c 	bl	80064c4 <memcpy>
 800a08c:	89a3      	ldrh	r3, [r4, #12]
 800a08e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a092:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a096:	81a3      	strh	r3, [r4, #12]
 800a098:	6126      	str	r6, [r4, #16]
 800a09a:	6165      	str	r5, [r4, #20]
 800a09c:	444e      	add	r6, r9
 800a09e:	eba5 0509 	sub.w	r5, r5, r9
 800a0a2:	6026      	str	r6, [r4, #0]
 800a0a4:	60a5      	str	r5, [r4, #8]
 800a0a6:	463e      	mov	r6, r7
 800a0a8:	42be      	cmp	r6, r7
 800a0aa:	d900      	bls.n	800a0ae <__ssputs_r+0x86>
 800a0ac:	463e      	mov	r6, r7
 800a0ae:	6820      	ldr	r0, [r4, #0]
 800a0b0:	4632      	mov	r2, r6
 800a0b2:	4641      	mov	r1, r8
 800a0b4:	f000 f9aa 	bl	800a40c <memmove>
 800a0b8:	68a3      	ldr	r3, [r4, #8]
 800a0ba:	1b9b      	subs	r3, r3, r6
 800a0bc:	60a3      	str	r3, [r4, #8]
 800a0be:	6823      	ldr	r3, [r4, #0]
 800a0c0:	4433      	add	r3, r6
 800a0c2:	6023      	str	r3, [r4, #0]
 800a0c4:	2000      	movs	r0, #0
 800a0c6:	e7db      	b.n	800a080 <__ssputs_r+0x58>
 800a0c8:	462a      	mov	r2, r5
 800a0ca:	f000 f9c5 	bl	800a458 <_realloc_r>
 800a0ce:	4606      	mov	r6, r0
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	d1e1      	bne.n	800a098 <__ssputs_r+0x70>
 800a0d4:	6921      	ldr	r1, [r4, #16]
 800a0d6:	4650      	mov	r0, sl
 800a0d8:	f7ff fec6 	bl	8009e68 <_free_r>
 800a0dc:	e7c7      	b.n	800a06e <__ssputs_r+0x46>
	...

0800a0e0 <_svfiprintf_r>:
 800a0e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e4:	4698      	mov	r8, r3
 800a0e6:	898b      	ldrh	r3, [r1, #12]
 800a0e8:	061b      	lsls	r3, r3, #24
 800a0ea:	b09d      	sub	sp, #116	; 0x74
 800a0ec:	4607      	mov	r7, r0
 800a0ee:	460d      	mov	r5, r1
 800a0f0:	4614      	mov	r4, r2
 800a0f2:	d50e      	bpl.n	800a112 <_svfiprintf_r+0x32>
 800a0f4:	690b      	ldr	r3, [r1, #16]
 800a0f6:	b963      	cbnz	r3, 800a112 <_svfiprintf_r+0x32>
 800a0f8:	2140      	movs	r1, #64	; 0x40
 800a0fa:	f7ff ff21 	bl	8009f40 <_malloc_r>
 800a0fe:	6028      	str	r0, [r5, #0]
 800a100:	6128      	str	r0, [r5, #16]
 800a102:	b920      	cbnz	r0, 800a10e <_svfiprintf_r+0x2e>
 800a104:	230c      	movs	r3, #12
 800a106:	603b      	str	r3, [r7, #0]
 800a108:	f04f 30ff 	mov.w	r0, #4294967295
 800a10c:	e0d1      	b.n	800a2b2 <_svfiprintf_r+0x1d2>
 800a10e:	2340      	movs	r3, #64	; 0x40
 800a110:	616b      	str	r3, [r5, #20]
 800a112:	2300      	movs	r3, #0
 800a114:	9309      	str	r3, [sp, #36]	; 0x24
 800a116:	2320      	movs	r3, #32
 800a118:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a11c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a120:	2330      	movs	r3, #48	; 0x30
 800a122:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a2cc <_svfiprintf_r+0x1ec>
 800a126:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a12a:	f04f 0901 	mov.w	r9, #1
 800a12e:	4623      	mov	r3, r4
 800a130:	469a      	mov	sl, r3
 800a132:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a136:	b10a      	cbz	r2, 800a13c <_svfiprintf_r+0x5c>
 800a138:	2a25      	cmp	r2, #37	; 0x25
 800a13a:	d1f9      	bne.n	800a130 <_svfiprintf_r+0x50>
 800a13c:	ebba 0b04 	subs.w	fp, sl, r4
 800a140:	d00b      	beq.n	800a15a <_svfiprintf_r+0x7a>
 800a142:	465b      	mov	r3, fp
 800a144:	4622      	mov	r2, r4
 800a146:	4629      	mov	r1, r5
 800a148:	4638      	mov	r0, r7
 800a14a:	f7ff ff6d 	bl	800a028 <__ssputs_r>
 800a14e:	3001      	adds	r0, #1
 800a150:	f000 80aa 	beq.w	800a2a8 <_svfiprintf_r+0x1c8>
 800a154:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a156:	445a      	add	r2, fp
 800a158:	9209      	str	r2, [sp, #36]	; 0x24
 800a15a:	f89a 3000 	ldrb.w	r3, [sl]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	f000 80a2 	beq.w	800a2a8 <_svfiprintf_r+0x1c8>
 800a164:	2300      	movs	r3, #0
 800a166:	f04f 32ff 	mov.w	r2, #4294967295
 800a16a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a16e:	f10a 0a01 	add.w	sl, sl, #1
 800a172:	9304      	str	r3, [sp, #16]
 800a174:	9307      	str	r3, [sp, #28]
 800a176:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a17a:	931a      	str	r3, [sp, #104]	; 0x68
 800a17c:	4654      	mov	r4, sl
 800a17e:	2205      	movs	r2, #5
 800a180:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a184:	4851      	ldr	r0, [pc, #324]	; (800a2cc <_svfiprintf_r+0x1ec>)
 800a186:	f7f6 f84b 	bl	8000220 <memchr>
 800a18a:	9a04      	ldr	r2, [sp, #16]
 800a18c:	b9d8      	cbnz	r0, 800a1c6 <_svfiprintf_r+0xe6>
 800a18e:	06d0      	lsls	r0, r2, #27
 800a190:	bf44      	itt	mi
 800a192:	2320      	movmi	r3, #32
 800a194:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a198:	0711      	lsls	r1, r2, #28
 800a19a:	bf44      	itt	mi
 800a19c:	232b      	movmi	r3, #43	; 0x2b
 800a19e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a1a6:	2b2a      	cmp	r3, #42	; 0x2a
 800a1a8:	d015      	beq.n	800a1d6 <_svfiprintf_r+0xf6>
 800a1aa:	9a07      	ldr	r2, [sp, #28]
 800a1ac:	4654      	mov	r4, sl
 800a1ae:	2000      	movs	r0, #0
 800a1b0:	f04f 0c0a 	mov.w	ip, #10
 800a1b4:	4621      	mov	r1, r4
 800a1b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1ba:	3b30      	subs	r3, #48	; 0x30
 800a1bc:	2b09      	cmp	r3, #9
 800a1be:	d94e      	bls.n	800a25e <_svfiprintf_r+0x17e>
 800a1c0:	b1b0      	cbz	r0, 800a1f0 <_svfiprintf_r+0x110>
 800a1c2:	9207      	str	r2, [sp, #28]
 800a1c4:	e014      	b.n	800a1f0 <_svfiprintf_r+0x110>
 800a1c6:	eba0 0308 	sub.w	r3, r0, r8
 800a1ca:	fa09 f303 	lsl.w	r3, r9, r3
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	9304      	str	r3, [sp, #16]
 800a1d2:	46a2      	mov	sl, r4
 800a1d4:	e7d2      	b.n	800a17c <_svfiprintf_r+0x9c>
 800a1d6:	9b03      	ldr	r3, [sp, #12]
 800a1d8:	1d19      	adds	r1, r3, #4
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	9103      	str	r1, [sp, #12]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	bfbb      	ittet	lt
 800a1e2:	425b      	neglt	r3, r3
 800a1e4:	f042 0202 	orrlt.w	r2, r2, #2
 800a1e8:	9307      	strge	r3, [sp, #28]
 800a1ea:	9307      	strlt	r3, [sp, #28]
 800a1ec:	bfb8      	it	lt
 800a1ee:	9204      	strlt	r2, [sp, #16]
 800a1f0:	7823      	ldrb	r3, [r4, #0]
 800a1f2:	2b2e      	cmp	r3, #46	; 0x2e
 800a1f4:	d10c      	bne.n	800a210 <_svfiprintf_r+0x130>
 800a1f6:	7863      	ldrb	r3, [r4, #1]
 800a1f8:	2b2a      	cmp	r3, #42	; 0x2a
 800a1fa:	d135      	bne.n	800a268 <_svfiprintf_r+0x188>
 800a1fc:	9b03      	ldr	r3, [sp, #12]
 800a1fe:	1d1a      	adds	r2, r3, #4
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	9203      	str	r2, [sp, #12]
 800a204:	2b00      	cmp	r3, #0
 800a206:	bfb8      	it	lt
 800a208:	f04f 33ff 	movlt.w	r3, #4294967295
 800a20c:	3402      	adds	r4, #2
 800a20e:	9305      	str	r3, [sp, #20]
 800a210:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a2dc <_svfiprintf_r+0x1fc>
 800a214:	7821      	ldrb	r1, [r4, #0]
 800a216:	2203      	movs	r2, #3
 800a218:	4650      	mov	r0, sl
 800a21a:	f7f6 f801 	bl	8000220 <memchr>
 800a21e:	b140      	cbz	r0, 800a232 <_svfiprintf_r+0x152>
 800a220:	2340      	movs	r3, #64	; 0x40
 800a222:	eba0 000a 	sub.w	r0, r0, sl
 800a226:	fa03 f000 	lsl.w	r0, r3, r0
 800a22a:	9b04      	ldr	r3, [sp, #16]
 800a22c:	4303      	orrs	r3, r0
 800a22e:	3401      	adds	r4, #1
 800a230:	9304      	str	r3, [sp, #16]
 800a232:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a236:	4826      	ldr	r0, [pc, #152]	; (800a2d0 <_svfiprintf_r+0x1f0>)
 800a238:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a23c:	2206      	movs	r2, #6
 800a23e:	f7f5 ffef 	bl	8000220 <memchr>
 800a242:	2800      	cmp	r0, #0
 800a244:	d038      	beq.n	800a2b8 <_svfiprintf_r+0x1d8>
 800a246:	4b23      	ldr	r3, [pc, #140]	; (800a2d4 <_svfiprintf_r+0x1f4>)
 800a248:	bb1b      	cbnz	r3, 800a292 <_svfiprintf_r+0x1b2>
 800a24a:	9b03      	ldr	r3, [sp, #12]
 800a24c:	3307      	adds	r3, #7
 800a24e:	f023 0307 	bic.w	r3, r3, #7
 800a252:	3308      	adds	r3, #8
 800a254:	9303      	str	r3, [sp, #12]
 800a256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a258:	4433      	add	r3, r6
 800a25a:	9309      	str	r3, [sp, #36]	; 0x24
 800a25c:	e767      	b.n	800a12e <_svfiprintf_r+0x4e>
 800a25e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a262:	460c      	mov	r4, r1
 800a264:	2001      	movs	r0, #1
 800a266:	e7a5      	b.n	800a1b4 <_svfiprintf_r+0xd4>
 800a268:	2300      	movs	r3, #0
 800a26a:	3401      	adds	r4, #1
 800a26c:	9305      	str	r3, [sp, #20]
 800a26e:	4619      	mov	r1, r3
 800a270:	f04f 0c0a 	mov.w	ip, #10
 800a274:	4620      	mov	r0, r4
 800a276:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a27a:	3a30      	subs	r2, #48	; 0x30
 800a27c:	2a09      	cmp	r2, #9
 800a27e:	d903      	bls.n	800a288 <_svfiprintf_r+0x1a8>
 800a280:	2b00      	cmp	r3, #0
 800a282:	d0c5      	beq.n	800a210 <_svfiprintf_r+0x130>
 800a284:	9105      	str	r1, [sp, #20]
 800a286:	e7c3      	b.n	800a210 <_svfiprintf_r+0x130>
 800a288:	fb0c 2101 	mla	r1, ip, r1, r2
 800a28c:	4604      	mov	r4, r0
 800a28e:	2301      	movs	r3, #1
 800a290:	e7f0      	b.n	800a274 <_svfiprintf_r+0x194>
 800a292:	ab03      	add	r3, sp, #12
 800a294:	9300      	str	r3, [sp, #0]
 800a296:	462a      	mov	r2, r5
 800a298:	4b0f      	ldr	r3, [pc, #60]	; (800a2d8 <_svfiprintf_r+0x1f8>)
 800a29a:	a904      	add	r1, sp, #16
 800a29c:	4638      	mov	r0, r7
 800a29e:	f7fc f9c7 	bl	8006630 <_printf_float>
 800a2a2:	1c42      	adds	r2, r0, #1
 800a2a4:	4606      	mov	r6, r0
 800a2a6:	d1d6      	bne.n	800a256 <_svfiprintf_r+0x176>
 800a2a8:	89ab      	ldrh	r3, [r5, #12]
 800a2aa:	065b      	lsls	r3, r3, #25
 800a2ac:	f53f af2c 	bmi.w	800a108 <_svfiprintf_r+0x28>
 800a2b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a2b2:	b01d      	add	sp, #116	; 0x74
 800a2b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2b8:	ab03      	add	r3, sp, #12
 800a2ba:	9300      	str	r3, [sp, #0]
 800a2bc:	462a      	mov	r2, r5
 800a2be:	4b06      	ldr	r3, [pc, #24]	; (800a2d8 <_svfiprintf_r+0x1f8>)
 800a2c0:	a904      	add	r1, sp, #16
 800a2c2:	4638      	mov	r0, r7
 800a2c4:	f7fc fc58 	bl	8006b78 <_printf_i>
 800a2c8:	e7eb      	b.n	800a2a2 <_svfiprintf_r+0x1c2>
 800a2ca:	bf00      	nop
 800a2cc:	0800c2ec 	.word	0x0800c2ec
 800a2d0:	0800c2f6 	.word	0x0800c2f6
 800a2d4:	08006631 	.word	0x08006631
 800a2d8:	0800a029 	.word	0x0800a029
 800a2dc:	0800c2f2 	.word	0x0800c2f2

0800a2e0 <__fpclassifyd>:
 800a2e0:	ec51 0b10 	vmov	r0, r1, d0
 800a2e4:	b510      	push	{r4, lr}
 800a2e6:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 800a2ea:	460b      	mov	r3, r1
 800a2ec:	d019      	beq.n	800a322 <__fpclassifyd+0x42>
 800a2ee:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 800a2f2:	490e      	ldr	r1, [pc, #56]	; (800a32c <__fpclassifyd+0x4c>)
 800a2f4:	428a      	cmp	r2, r1
 800a2f6:	d90e      	bls.n	800a316 <__fpclassifyd+0x36>
 800a2f8:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 800a2fc:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 800a300:	428a      	cmp	r2, r1
 800a302:	d908      	bls.n	800a316 <__fpclassifyd+0x36>
 800a304:	4a0a      	ldr	r2, [pc, #40]	; (800a330 <__fpclassifyd+0x50>)
 800a306:	4213      	tst	r3, r2
 800a308:	d007      	beq.n	800a31a <__fpclassifyd+0x3a>
 800a30a:	4294      	cmp	r4, r2
 800a30c:	d107      	bne.n	800a31e <__fpclassifyd+0x3e>
 800a30e:	fab0 f080 	clz	r0, r0
 800a312:	0940      	lsrs	r0, r0, #5
 800a314:	bd10      	pop	{r4, pc}
 800a316:	2004      	movs	r0, #4
 800a318:	e7fc      	b.n	800a314 <__fpclassifyd+0x34>
 800a31a:	2003      	movs	r0, #3
 800a31c:	e7fa      	b.n	800a314 <__fpclassifyd+0x34>
 800a31e:	2000      	movs	r0, #0
 800a320:	e7f8      	b.n	800a314 <__fpclassifyd+0x34>
 800a322:	2800      	cmp	r0, #0
 800a324:	d1ee      	bne.n	800a304 <__fpclassifyd+0x24>
 800a326:	2002      	movs	r0, #2
 800a328:	e7f4      	b.n	800a314 <__fpclassifyd+0x34>
 800a32a:	bf00      	nop
 800a32c:	7fdfffff 	.word	0x7fdfffff
 800a330:	7ff00000 	.word	0x7ff00000
 800a334:	00000000 	.word	0x00000000

0800a338 <nan>:
 800a338:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a340 <nan+0x8>
 800a33c:	4770      	bx	lr
 800a33e:	bf00      	nop
 800a340:	00000000 	.word	0x00000000
 800a344:	7ff80000 	.word	0x7ff80000

0800a348 <_sbrk_r>:
 800a348:	b538      	push	{r3, r4, r5, lr}
 800a34a:	4d06      	ldr	r5, [pc, #24]	; (800a364 <_sbrk_r+0x1c>)
 800a34c:	2300      	movs	r3, #0
 800a34e:	4604      	mov	r4, r0
 800a350:	4608      	mov	r0, r1
 800a352:	602b      	str	r3, [r5, #0]
 800a354:	f7f7 fd80 	bl	8001e58 <_sbrk>
 800a358:	1c43      	adds	r3, r0, #1
 800a35a:	d102      	bne.n	800a362 <_sbrk_r+0x1a>
 800a35c:	682b      	ldr	r3, [r5, #0]
 800a35e:	b103      	cbz	r3, 800a362 <_sbrk_r+0x1a>
 800a360:	6023      	str	r3, [r4, #0]
 800a362:	bd38      	pop	{r3, r4, r5, pc}
 800a364:	20000908 	.word	0x20000908

0800a368 <strncmp>:
 800a368:	b510      	push	{r4, lr}
 800a36a:	b17a      	cbz	r2, 800a38c <strncmp+0x24>
 800a36c:	4603      	mov	r3, r0
 800a36e:	3901      	subs	r1, #1
 800a370:	1884      	adds	r4, r0, r2
 800a372:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a376:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a37a:	4290      	cmp	r0, r2
 800a37c:	d101      	bne.n	800a382 <strncmp+0x1a>
 800a37e:	42a3      	cmp	r3, r4
 800a380:	d101      	bne.n	800a386 <strncmp+0x1e>
 800a382:	1a80      	subs	r0, r0, r2
 800a384:	bd10      	pop	{r4, pc}
 800a386:	2800      	cmp	r0, #0
 800a388:	d1f3      	bne.n	800a372 <strncmp+0xa>
 800a38a:	e7fa      	b.n	800a382 <strncmp+0x1a>
 800a38c:	4610      	mov	r0, r2
 800a38e:	e7f9      	b.n	800a384 <strncmp+0x1c>

0800a390 <__ascii_wctomb>:
 800a390:	b149      	cbz	r1, 800a3a6 <__ascii_wctomb+0x16>
 800a392:	2aff      	cmp	r2, #255	; 0xff
 800a394:	bf85      	ittet	hi
 800a396:	238a      	movhi	r3, #138	; 0x8a
 800a398:	6003      	strhi	r3, [r0, #0]
 800a39a:	700a      	strbls	r2, [r1, #0]
 800a39c:	f04f 30ff 	movhi.w	r0, #4294967295
 800a3a0:	bf98      	it	ls
 800a3a2:	2001      	movls	r0, #1
 800a3a4:	4770      	bx	lr
 800a3a6:	4608      	mov	r0, r1
 800a3a8:	4770      	bx	lr
	...

0800a3ac <__assert_func>:
 800a3ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3ae:	4614      	mov	r4, r2
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	4b09      	ldr	r3, [pc, #36]	; (800a3d8 <__assert_func+0x2c>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4605      	mov	r5, r0
 800a3b8:	68d8      	ldr	r0, [r3, #12]
 800a3ba:	b14c      	cbz	r4, 800a3d0 <__assert_func+0x24>
 800a3bc:	4b07      	ldr	r3, [pc, #28]	; (800a3dc <__assert_func+0x30>)
 800a3be:	9100      	str	r1, [sp, #0]
 800a3c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3c4:	4906      	ldr	r1, [pc, #24]	; (800a3e0 <__assert_func+0x34>)
 800a3c6:	462b      	mov	r3, r5
 800a3c8:	f000 f80e 	bl	800a3e8 <fiprintf>
 800a3cc:	f000 fa8c 	bl	800a8e8 <abort>
 800a3d0:	4b04      	ldr	r3, [pc, #16]	; (800a3e4 <__assert_func+0x38>)
 800a3d2:	461c      	mov	r4, r3
 800a3d4:	e7f3      	b.n	800a3be <__assert_func+0x12>
 800a3d6:	bf00      	nop
 800a3d8:	20000008 	.word	0x20000008
 800a3dc:	0800c2fd 	.word	0x0800c2fd
 800a3e0:	0800c30a 	.word	0x0800c30a
 800a3e4:	0800c338 	.word	0x0800c338

0800a3e8 <fiprintf>:
 800a3e8:	b40e      	push	{r1, r2, r3}
 800a3ea:	b503      	push	{r0, r1, lr}
 800a3ec:	4601      	mov	r1, r0
 800a3ee:	ab03      	add	r3, sp, #12
 800a3f0:	4805      	ldr	r0, [pc, #20]	; (800a408 <fiprintf+0x20>)
 800a3f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3f6:	6800      	ldr	r0, [r0, #0]
 800a3f8:	9301      	str	r3, [sp, #4]
 800a3fa:	f000 f885 	bl	800a508 <_vfiprintf_r>
 800a3fe:	b002      	add	sp, #8
 800a400:	f85d eb04 	ldr.w	lr, [sp], #4
 800a404:	b003      	add	sp, #12
 800a406:	4770      	bx	lr
 800a408:	20000008 	.word	0x20000008

0800a40c <memmove>:
 800a40c:	4288      	cmp	r0, r1
 800a40e:	b510      	push	{r4, lr}
 800a410:	eb01 0402 	add.w	r4, r1, r2
 800a414:	d902      	bls.n	800a41c <memmove+0x10>
 800a416:	4284      	cmp	r4, r0
 800a418:	4623      	mov	r3, r4
 800a41a:	d807      	bhi.n	800a42c <memmove+0x20>
 800a41c:	1e43      	subs	r3, r0, #1
 800a41e:	42a1      	cmp	r1, r4
 800a420:	d008      	beq.n	800a434 <memmove+0x28>
 800a422:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a426:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a42a:	e7f8      	b.n	800a41e <memmove+0x12>
 800a42c:	4402      	add	r2, r0
 800a42e:	4601      	mov	r1, r0
 800a430:	428a      	cmp	r2, r1
 800a432:	d100      	bne.n	800a436 <memmove+0x2a>
 800a434:	bd10      	pop	{r4, pc}
 800a436:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a43a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a43e:	e7f7      	b.n	800a430 <memmove+0x24>

0800a440 <__malloc_lock>:
 800a440:	4801      	ldr	r0, [pc, #4]	; (800a448 <__malloc_lock+0x8>)
 800a442:	f000 bc11 	b.w	800ac68 <__retarget_lock_acquire_recursive>
 800a446:	bf00      	nop
 800a448:	2000090c 	.word	0x2000090c

0800a44c <__malloc_unlock>:
 800a44c:	4801      	ldr	r0, [pc, #4]	; (800a454 <__malloc_unlock+0x8>)
 800a44e:	f000 bc0c 	b.w	800ac6a <__retarget_lock_release_recursive>
 800a452:	bf00      	nop
 800a454:	2000090c 	.word	0x2000090c

0800a458 <_realloc_r>:
 800a458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a45c:	4680      	mov	r8, r0
 800a45e:	4614      	mov	r4, r2
 800a460:	460e      	mov	r6, r1
 800a462:	b921      	cbnz	r1, 800a46e <_realloc_r+0x16>
 800a464:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a468:	4611      	mov	r1, r2
 800a46a:	f7ff bd69 	b.w	8009f40 <_malloc_r>
 800a46e:	b92a      	cbnz	r2, 800a47c <_realloc_r+0x24>
 800a470:	f7ff fcfa 	bl	8009e68 <_free_r>
 800a474:	4625      	mov	r5, r4
 800a476:	4628      	mov	r0, r5
 800a478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a47c:	f000 fc5c 	bl	800ad38 <_malloc_usable_size_r>
 800a480:	4284      	cmp	r4, r0
 800a482:	4607      	mov	r7, r0
 800a484:	d802      	bhi.n	800a48c <_realloc_r+0x34>
 800a486:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a48a:	d812      	bhi.n	800a4b2 <_realloc_r+0x5a>
 800a48c:	4621      	mov	r1, r4
 800a48e:	4640      	mov	r0, r8
 800a490:	f7ff fd56 	bl	8009f40 <_malloc_r>
 800a494:	4605      	mov	r5, r0
 800a496:	2800      	cmp	r0, #0
 800a498:	d0ed      	beq.n	800a476 <_realloc_r+0x1e>
 800a49a:	42bc      	cmp	r4, r7
 800a49c:	4622      	mov	r2, r4
 800a49e:	4631      	mov	r1, r6
 800a4a0:	bf28      	it	cs
 800a4a2:	463a      	movcs	r2, r7
 800a4a4:	f7fc f80e 	bl	80064c4 <memcpy>
 800a4a8:	4631      	mov	r1, r6
 800a4aa:	4640      	mov	r0, r8
 800a4ac:	f7ff fcdc 	bl	8009e68 <_free_r>
 800a4b0:	e7e1      	b.n	800a476 <_realloc_r+0x1e>
 800a4b2:	4635      	mov	r5, r6
 800a4b4:	e7df      	b.n	800a476 <_realloc_r+0x1e>

0800a4b6 <__sfputc_r>:
 800a4b6:	6893      	ldr	r3, [r2, #8]
 800a4b8:	3b01      	subs	r3, #1
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	b410      	push	{r4}
 800a4be:	6093      	str	r3, [r2, #8]
 800a4c0:	da08      	bge.n	800a4d4 <__sfputc_r+0x1e>
 800a4c2:	6994      	ldr	r4, [r2, #24]
 800a4c4:	42a3      	cmp	r3, r4
 800a4c6:	db01      	blt.n	800a4cc <__sfputc_r+0x16>
 800a4c8:	290a      	cmp	r1, #10
 800a4ca:	d103      	bne.n	800a4d4 <__sfputc_r+0x1e>
 800a4cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4d0:	f000 b94a 	b.w	800a768 <__swbuf_r>
 800a4d4:	6813      	ldr	r3, [r2, #0]
 800a4d6:	1c58      	adds	r0, r3, #1
 800a4d8:	6010      	str	r0, [r2, #0]
 800a4da:	7019      	strb	r1, [r3, #0]
 800a4dc:	4608      	mov	r0, r1
 800a4de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <__sfputs_r>:
 800a4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4e6:	4606      	mov	r6, r0
 800a4e8:	460f      	mov	r7, r1
 800a4ea:	4614      	mov	r4, r2
 800a4ec:	18d5      	adds	r5, r2, r3
 800a4ee:	42ac      	cmp	r4, r5
 800a4f0:	d101      	bne.n	800a4f6 <__sfputs_r+0x12>
 800a4f2:	2000      	movs	r0, #0
 800a4f4:	e007      	b.n	800a506 <__sfputs_r+0x22>
 800a4f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4fa:	463a      	mov	r2, r7
 800a4fc:	4630      	mov	r0, r6
 800a4fe:	f7ff ffda 	bl	800a4b6 <__sfputc_r>
 800a502:	1c43      	adds	r3, r0, #1
 800a504:	d1f3      	bne.n	800a4ee <__sfputs_r+0xa>
 800a506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a508 <_vfiprintf_r>:
 800a508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a50c:	460d      	mov	r5, r1
 800a50e:	b09d      	sub	sp, #116	; 0x74
 800a510:	4614      	mov	r4, r2
 800a512:	4698      	mov	r8, r3
 800a514:	4606      	mov	r6, r0
 800a516:	b118      	cbz	r0, 800a520 <_vfiprintf_r+0x18>
 800a518:	6983      	ldr	r3, [r0, #24]
 800a51a:	b90b      	cbnz	r3, 800a520 <_vfiprintf_r+0x18>
 800a51c:	f000 fb06 	bl	800ab2c <__sinit>
 800a520:	4b89      	ldr	r3, [pc, #548]	; (800a748 <_vfiprintf_r+0x240>)
 800a522:	429d      	cmp	r5, r3
 800a524:	d11b      	bne.n	800a55e <_vfiprintf_r+0x56>
 800a526:	6875      	ldr	r5, [r6, #4]
 800a528:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a52a:	07d9      	lsls	r1, r3, #31
 800a52c:	d405      	bmi.n	800a53a <_vfiprintf_r+0x32>
 800a52e:	89ab      	ldrh	r3, [r5, #12]
 800a530:	059a      	lsls	r2, r3, #22
 800a532:	d402      	bmi.n	800a53a <_vfiprintf_r+0x32>
 800a534:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a536:	f000 fb97 	bl	800ac68 <__retarget_lock_acquire_recursive>
 800a53a:	89ab      	ldrh	r3, [r5, #12]
 800a53c:	071b      	lsls	r3, r3, #28
 800a53e:	d501      	bpl.n	800a544 <_vfiprintf_r+0x3c>
 800a540:	692b      	ldr	r3, [r5, #16]
 800a542:	b9eb      	cbnz	r3, 800a580 <_vfiprintf_r+0x78>
 800a544:	4629      	mov	r1, r5
 800a546:	4630      	mov	r0, r6
 800a548:	f000 f960 	bl	800a80c <__swsetup_r>
 800a54c:	b1c0      	cbz	r0, 800a580 <_vfiprintf_r+0x78>
 800a54e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a550:	07dc      	lsls	r4, r3, #31
 800a552:	d50e      	bpl.n	800a572 <_vfiprintf_r+0x6a>
 800a554:	f04f 30ff 	mov.w	r0, #4294967295
 800a558:	b01d      	add	sp, #116	; 0x74
 800a55a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a55e:	4b7b      	ldr	r3, [pc, #492]	; (800a74c <_vfiprintf_r+0x244>)
 800a560:	429d      	cmp	r5, r3
 800a562:	d101      	bne.n	800a568 <_vfiprintf_r+0x60>
 800a564:	68b5      	ldr	r5, [r6, #8]
 800a566:	e7df      	b.n	800a528 <_vfiprintf_r+0x20>
 800a568:	4b79      	ldr	r3, [pc, #484]	; (800a750 <_vfiprintf_r+0x248>)
 800a56a:	429d      	cmp	r5, r3
 800a56c:	bf08      	it	eq
 800a56e:	68f5      	ldreq	r5, [r6, #12]
 800a570:	e7da      	b.n	800a528 <_vfiprintf_r+0x20>
 800a572:	89ab      	ldrh	r3, [r5, #12]
 800a574:	0598      	lsls	r0, r3, #22
 800a576:	d4ed      	bmi.n	800a554 <_vfiprintf_r+0x4c>
 800a578:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a57a:	f000 fb76 	bl	800ac6a <__retarget_lock_release_recursive>
 800a57e:	e7e9      	b.n	800a554 <_vfiprintf_r+0x4c>
 800a580:	2300      	movs	r3, #0
 800a582:	9309      	str	r3, [sp, #36]	; 0x24
 800a584:	2320      	movs	r3, #32
 800a586:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a58a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a58e:	2330      	movs	r3, #48	; 0x30
 800a590:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a754 <_vfiprintf_r+0x24c>
 800a594:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a598:	f04f 0901 	mov.w	r9, #1
 800a59c:	4623      	mov	r3, r4
 800a59e:	469a      	mov	sl, r3
 800a5a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5a4:	b10a      	cbz	r2, 800a5aa <_vfiprintf_r+0xa2>
 800a5a6:	2a25      	cmp	r2, #37	; 0x25
 800a5a8:	d1f9      	bne.n	800a59e <_vfiprintf_r+0x96>
 800a5aa:	ebba 0b04 	subs.w	fp, sl, r4
 800a5ae:	d00b      	beq.n	800a5c8 <_vfiprintf_r+0xc0>
 800a5b0:	465b      	mov	r3, fp
 800a5b2:	4622      	mov	r2, r4
 800a5b4:	4629      	mov	r1, r5
 800a5b6:	4630      	mov	r0, r6
 800a5b8:	f7ff ff94 	bl	800a4e4 <__sfputs_r>
 800a5bc:	3001      	adds	r0, #1
 800a5be:	f000 80aa 	beq.w	800a716 <_vfiprintf_r+0x20e>
 800a5c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5c4:	445a      	add	r2, fp
 800a5c6:	9209      	str	r2, [sp, #36]	; 0x24
 800a5c8:	f89a 3000 	ldrb.w	r3, [sl]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	f000 80a2 	beq.w	800a716 <_vfiprintf_r+0x20e>
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	f04f 32ff 	mov.w	r2, #4294967295
 800a5d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5dc:	f10a 0a01 	add.w	sl, sl, #1
 800a5e0:	9304      	str	r3, [sp, #16]
 800a5e2:	9307      	str	r3, [sp, #28]
 800a5e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a5e8:	931a      	str	r3, [sp, #104]	; 0x68
 800a5ea:	4654      	mov	r4, sl
 800a5ec:	2205      	movs	r2, #5
 800a5ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5f2:	4858      	ldr	r0, [pc, #352]	; (800a754 <_vfiprintf_r+0x24c>)
 800a5f4:	f7f5 fe14 	bl	8000220 <memchr>
 800a5f8:	9a04      	ldr	r2, [sp, #16]
 800a5fa:	b9d8      	cbnz	r0, 800a634 <_vfiprintf_r+0x12c>
 800a5fc:	06d1      	lsls	r1, r2, #27
 800a5fe:	bf44      	itt	mi
 800a600:	2320      	movmi	r3, #32
 800a602:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a606:	0713      	lsls	r3, r2, #28
 800a608:	bf44      	itt	mi
 800a60a:	232b      	movmi	r3, #43	; 0x2b
 800a60c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a610:	f89a 3000 	ldrb.w	r3, [sl]
 800a614:	2b2a      	cmp	r3, #42	; 0x2a
 800a616:	d015      	beq.n	800a644 <_vfiprintf_r+0x13c>
 800a618:	9a07      	ldr	r2, [sp, #28]
 800a61a:	4654      	mov	r4, sl
 800a61c:	2000      	movs	r0, #0
 800a61e:	f04f 0c0a 	mov.w	ip, #10
 800a622:	4621      	mov	r1, r4
 800a624:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a628:	3b30      	subs	r3, #48	; 0x30
 800a62a:	2b09      	cmp	r3, #9
 800a62c:	d94e      	bls.n	800a6cc <_vfiprintf_r+0x1c4>
 800a62e:	b1b0      	cbz	r0, 800a65e <_vfiprintf_r+0x156>
 800a630:	9207      	str	r2, [sp, #28]
 800a632:	e014      	b.n	800a65e <_vfiprintf_r+0x156>
 800a634:	eba0 0308 	sub.w	r3, r0, r8
 800a638:	fa09 f303 	lsl.w	r3, r9, r3
 800a63c:	4313      	orrs	r3, r2
 800a63e:	9304      	str	r3, [sp, #16]
 800a640:	46a2      	mov	sl, r4
 800a642:	e7d2      	b.n	800a5ea <_vfiprintf_r+0xe2>
 800a644:	9b03      	ldr	r3, [sp, #12]
 800a646:	1d19      	adds	r1, r3, #4
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	9103      	str	r1, [sp, #12]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	bfbb      	ittet	lt
 800a650:	425b      	neglt	r3, r3
 800a652:	f042 0202 	orrlt.w	r2, r2, #2
 800a656:	9307      	strge	r3, [sp, #28]
 800a658:	9307      	strlt	r3, [sp, #28]
 800a65a:	bfb8      	it	lt
 800a65c:	9204      	strlt	r2, [sp, #16]
 800a65e:	7823      	ldrb	r3, [r4, #0]
 800a660:	2b2e      	cmp	r3, #46	; 0x2e
 800a662:	d10c      	bne.n	800a67e <_vfiprintf_r+0x176>
 800a664:	7863      	ldrb	r3, [r4, #1]
 800a666:	2b2a      	cmp	r3, #42	; 0x2a
 800a668:	d135      	bne.n	800a6d6 <_vfiprintf_r+0x1ce>
 800a66a:	9b03      	ldr	r3, [sp, #12]
 800a66c:	1d1a      	adds	r2, r3, #4
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	9203      	str	r2, [sp, #12]
 800a672:	2b00      	cmp	r3, #0
 800a674:	bfb8      	it	lt
 800a676:	f04f 33ff 	movlt.w	r3, #4294967295
 800a67a:	3402      	adds	r4, #2
 800a67c:	9305      	str	r3, [sp, #20]
 800a67e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a764 <_vfiprintf_r+0x25c>
 800a682:	7821      	ldrb	r1, [r4, #0]
 800a684:	2203      	movs	r2, #3
 800a686:	4650      	mov	r0, sl
 800a688:	f7f5 fdca 	bl	8000220 <memchr>
 800a68c:	b140      	cbz	r0, 800a6a0 <_vfiprintf_r+0x198>
 800a68e:	2340      	movs	r3, #64	; 0x40
 800a690:	eba0 000a 	sub.w	r0, r0, sl
 800a694:	fa03 f000 	lsl.w	r0, r3, r0
 800a698:	9b04      	ldr	r3, [sp, #16]
 800a69a:	4303      	orrs	r3, r0
 800a69c:	3401      	adds	r4, #1
 800a69e:	9304      	str	r3, [sp, #16]
 800a6a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6a4:	482c      	ldr	r0, [pc, #176]	; (800a758 <_vfiprintf_r+0x250>)
 800a6a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6aa:	2206      	movs	r2, #6
 800a6ac:	f7f5 fdb8 	bl	8000220 <memchr>
 800a6b0:	2800      	cmp	r0, #0
 800a6b2:	d03f      	beq.n	800a734 <_vfiprintf_r+0x22c>
 800a6b4:	4b29      	ldr	r3, [pc, #164]	; (800a75c <_vfiprintf_r+0x254>)
 800a6b6:	bb1b      	cbnz	r3, 800a700 <_vfiprintf_r+0x1f8>
 800a6b8:	9b03      	ldr	r3, [sp, #12]
 800a6ba:	3307      	adds	r3, #7
 800a6bc:	f023 0307 	bic.w	r3, r3, #7
 800a6c0:	3308      	adds	r3, #8
 800a6c2:	9303      	str	r3, [sp, #12]
 800a6c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6c6:	443b      	add	r3, r7
 800a6c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a6ca:	e767      	b.n	800a59c <_vfiprintf_r+0x94>
 800a6cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6d0:	460c      	mov	r4, r1
 800a6d2:	2001      	movs	r0, #1
 800a6d4:	e7a5      	b.n	800a622 <_vfiprintf_r+0x11a>
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	3401      	adds	r4, #1
 800a6da:	9305      	str	r3, [sp, #20]
 800a6dc:	4619      	mov	r1, r3
 800a6de:	f04f 0c0a 	mov.w	ip, #10
 800a6e2:	4620      	mov	r0, r4
 800a6e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6e8:	3a30      	subs	r2, #48	; 0x30
 800a6ea:	2a09      	cmp	r2, #9
 800a6ec:	d903      	bls.n	800a6f6 <_vfiprintf_r+0x1ee>
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d0c5      	beq.n	800a67e <_vfiprintf_r+0x176>
 800a6f2:	9105      	str	r1, [sp, #20]
 800a6f4:	e7c3      	b.n	800a67e <_vfiprintf_r+0x176>
 800a6f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6fa:	4604      	mov	r4, r0
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	e7f0      	b.n	800a6e2 <_vfiprintf_r+0x1da>
 800a700:	ab03      	add	r3, sp, #12
 800a702:	9300      	str	r3, [sp, #0]
 800a704:	462a      	mov	r2, r5
 800a706:	4b16      	ldr	r3, [pc, #88]	; (800a760 <_vfiprintf_r+0x258>)
 800a708:	a904      	add	r1, sp, #16
 800a70a:	4630      	mov	r0, r6
 800a70c:	f7fb ff90 	bl	8006630 <_printf_float>
 800a710:	4607      	mov	r7, r0
 800a712:	1c78      	adds	r0, r7, #1
 800a714:	d1d6      	bne.n	800a6c4 <_vfiprintf_r+0x1bc>
 800a716:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a718:	07d9      	lsls	r1, r3, #31
 800a71a:	d405      	bmi.n	800a728 <_vfiprintf_r+0x220>
 800a71c:	89ab      	ldrh	r3, [r5, #12]
 800a71e:	059a      	lsls	r2, r3, #22
 800a720:	d402      	bmi.n	800a728 <_vfiprintf_r+0x220>
 800a722:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a724:	f000 faa1 	bl	800ac6a <__retarget_lock_release_recursive>
 800a728:	89ab      	ldrh	r3, [r5, #12]
 800a72a:	065b      	lsls	r3, r3, #25
 800a72c:	f53f af12 	bmi.w	800a554 <_vfiprintf_r+0x4c>
 800a730:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a732:	e711      	b.n	800a558 <_vfiprintf_r+0x50>
 800a734:	ab03      	add	r3, sp, #12
 800a736:	9300      	str	r3, [sp, #0]
 800a738:	462a      	mov	r2, r5
 800a73a:	4b09      	ldr	r3, [pc, #36]	; (800a760 <_vfiprintf_r+0x258>)
 800a73c:	a904      	add	r1, sp, #16
 800a73e:	4630      	mov	r0, r6
 800a740:	f7fc fa1a 	bl	8006b78 <_printf_i>
 800a744:	e7e4      	b.n	800a710 <_vfiprintf_r+0x208>
 800a746:	bf00      	nop
 800a748:	0800c35c 	.word	0x0800c35c
 800a74c:	0800c37c 	.word	0x0800c37c
 800a750:	0800c33c 	.word	0x0800c33c
 800a754:	0800c2ec 	.word	0x0800c2ec
 800a758:	0800c2f6 	.word	0x0800c2f6
 800a75c:	08006631 	.word	0x08006631
 800a760:	0800a4e5 	.word	0x0800a4e5
 800a764:	0800c2f2 	.word	0x0800c2f2

0800a768 <__swbuf_r>:
 800a768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a76a:	460e      	mov	r6, r1
 800a76c:	4614      	mov	r4, r2
 800a76e:	4605      	mov	r5, r0
 800a770:	b118      	cbz	r0, 800a77a <__swbuf_r+0x12>
 800a772:	6983      	ldr	r3, [r0, #24]
 800a774:	b90b      	cbnz	r3, 800a77a <__swbuf_r+0x12>
 800a776:	f000 f9d9 	bl	800ab2c <__sinit>
 800a77a:	4b21      	ldr	r3, [pc, #132]	; (800a800 <__swbuf_r+0x98>)
 800a77c:	429c      	cmp	r4, r3
 800a77e:	d12b      	bne.n	800a7d8 <__swbuf_r+0x70>
 800a780:	686c      	ldr	r4, [r5, #4]
 800a782:	69a3      	ldr	r3, [r4, #24]
 800a784:	60a3      	str	r3, [r4, #8]
 800a786:	89a3      	ldrh	r3, [r4, #12]
 800a788:	071a      	lsls	r2, r3, #28
 800a78a:	d52f      	bpl.n	800a7ec <__swbuf_r+0x84>
 800a78c:	6923      	ldr	r3, [r4, #16]
 800a78e:	b36b      	cbz	r3, 800a7ec <__swbuf_r+0x84>
 800a790:	6923      	ldr	r3, [r4, #16]
 800a792:	6820      	ldr	r0, [r4, #0]
 800a794:	1ac0      	subs	r0, r0, r3
 800a796:	6963      	ldr	r3, [r4, #20]
 800a798:	b2f6      	uxtb	r6, r6
 800a79a:	4283      	cmp	r3, r0
 800a79c:	4637      	mov	r7, r6
 800a79e:	dc04      	bgt.n	800a7aa <__swbuf_r+0x42>
 800a7a0:	4621      	mov	r1, r4
 800a7a2:	4628      	mov	r0, r5
 800a7a4:	f000 f92e 	bl	800aa04 <_fflush_r>
 800a7a8:	bb30      	cbnz	r0, 800a7f8 <__swbuf_r+0x90>
 800a7aa:	68a3      	ldr	r3, [r4, #8]
 800a7ac:	3b01      	subs	r3, #1
 800a7ae:	60a3      	str	r3, [r4, #8]
 800a7b0:	6823      	ldr	r3, [r4, #0]
 800a7b2:	1c5a      	adds	r2, r3, #1
 800a7b4:	6022      	str	r2, [r4, #0]
 800a7b6:	701e      	strb	r6, [r3, #0]
 800a7b8:	6963      	ldr	r3, [r4, #20]
 800a7ba:	3001      	adds	r0, #1
 800a7bc:	4283      	cmp	r3, r0
 800a7be:	d004      	beq.n	800a7ca <__swbuf_r+0x62>
 800a7c0:	89a3      	ldrh	r3, [r4, #12]
 800a7c2:	07db      	lsls	r3, r3, #31
 800a7c4:	d506      	bpl.n	800a7d4 <__swbuf_r+0x6c>
 800a7c6:	2e0a      	cmp	r6, #10
 800a7c8:	d104      	bne.n	800a7d4 <__swbuf_r+0x6c>
 800a7ca:	4621      	mov	r1, r4
 800a7cc:	4628      	mov	r0, r5
 800a7ce:	f000 f919 	bl	800aa04 <_fflush_r>
 800a7d2:	b988      	cbnz	r0, 800a7f8 <__swbuf_r+0x90>
 800a7d4:	4638      	mov	r0, r7
 800a7d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7d8:	4b0a      	ldr	r3, [pc, #40]	; (800a804 <__swbuf_r+0x9c>)
 800a7da:	429c      	cmp	r4, r3
 800a7dc:	d101      	bne.n	800a7e2 <__swbuf_r+0x7a>
 800a7de:	68ac      	ldr	r4, [r5, #8]
 800a7e0:	e7cf      	b.n	800a782 <__swbuf_r+0x1a>
 800a7e2:	4b09      	ldr	r3, [pc, #36]	; (800a808 <__swbuf_r+0xa0>)
 800a7e4:	429c      	cmp	r4, r3
 800a7e6:	bf08      	it	eq
 800a7e8:	68ec      	ldreq	r4, [r5, #12]
 800a7ea:	e7ca      	b.n	800a782 <__swbuf_r+0x1a>
 800a7ec:	4621      	mov	r1, r4
 800a7ee:	4628      	mov	r0, r5
 800a7f0:	f000 f80c 	bl	800a80c <__swsetup_r>
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	d0cb      	beq.n	800a790 <__swbuf_r+0x28>
 800a7f8:	f04f 37ff 	mov.w	r7, #4294967295
 800a7fc:	e7ea      	b.n	800a7d4 <__swbuf_r+0x6c>
 800a7fe:	bf00      	nop
 800a800:	0800c35c 	.word	0x0800c35c
 800a804:	0800c37c 	.word	0x0800c37c
 800a808:	0800c33c 	.word	0x0800c33c

0800a80c <__swsetup_r>:
 800a80c:	4b32      	ldr	r3, [pc, #200]	; (800a8d8 <__swsetup_r+0xcc>)
 800a80e:	b570      	push	{r4, r5, r6, lr}
 800a810:	681d      	ldr	r5, [r3, #0]
 800a812:	4606      	mov	r6, r0
 800a814:	460c      	mov	r4, r1
 800a816:	b125      	cbz	r5, 800a822 <__swsetup_r+0x16>
 800a818:	69ab      	ldr	r3, [r5, #24]
 800a81a:	b913      	cbnz	r3, 800a822 <__swsetup_r+0x16>
 800a81c:	4628      	mov	r0, r5
 800a81e:	f000 f985 	bl	800ab2c <__sinit>
 800a822:	4b2e      	ldr	r3, [pc, #184]	; (800a8dc <__swsetup_r+0xd0>)
 800a824:	429c      	cmp	r4, r3
 800a826:	d10f      	bne.n	800a848 <__swsetup_r+0x3c>
 800a828:	686c      	ldr	r4, [r5, #4]
 800a82a:	89a3      	ldrh	r3, [r4, #12]
 800a82c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a830:	0719      	lsls	r1, r3, #28
 800a832:	d42c      	bmi.n	800a88e <__swsetup_r+0x82>
 800a834:	06dd      	lsls	r5, r3, #27
 800a836:	d411      	bmi.n	800a85c <__swsetup_r+0x50>
 800a838:	2309      	movs	r3, #9
 800a83a:	6033      	str	r3, [r6, #0]
 800a83c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a840:	81a3      	strh	r3, [r4, #12]
 800a842:	f04f 30ff 	mov.w	r0, #4294967295
 800a846:	e03e      	b.n	800a8c6 <__swsetup_r+0xba>
 800a848:	4b25      	ldr	r3, [pc, #148]	; (800a8e0 <__swsetup_r+0xd4>)
 800a84a:	429c      	cmp	r4, r3
 800a84c:	d101      	bne.n	800a852 <__swsetup_r+0x46>
 800a84e:	68ac      	ldr	r4, [r5, #8]
 800a850:	e7eb      	b.n	800a82a <__swsetup_r+0x1e>
 800a852:	4b24      	ldr	r3, [pc, #144]	; (800a8e4 <__swsetup_r+0xd8>)
 800a854:	429c      	cmp	r4, r3
 800a856:	bf08      	it	eq
 800a858:	68ec      	ldreq	r4, [r5, #12]
 800a85a:	e7e6      	b.n	800a82a <__swsetup_r+0x1e>
 800a85c:	0758      	lsls	r0, r3, #29
 800a85e:	d512      	bpl.n	800a886 <__swsetup_r+0x7a>
 800a860:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a862:	b141      	cbz	r1, 800a876 <__swsetup_r+0x6a>
 800a864:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a868:	4299      	cmp	r1, r3
 800a86a:	d002      	beq.n	800a872 <__swsetup_r+0x66>
 800a86c:	4630      	mov	r0, r6
 800a86e:	f7ff fafb 	bl	8009e68 <_free_r>
 800a872:	2300      	movs	r3, #0
 800a874:	6363      	str	r3, [r4, #52]	; 0x34
 800a876:	89a3      	ldrh	r3, [r4, #12]
 800a878:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a87c:	81a3      	strh	r3, [r4, #12]
 800a87e:	2300      	movs	r3, #0
 800a880:	6063      	str	r3, [r4, #4]
 800a882:	6923      	ldr	r3, [r4, #16]
 800a884:	6023      	str	r3, [r4, #0]
 800a886:	89a3      	ldrh	r3, [r4, #12]
 800a888:	f043 0308 	orr.w	r3, r3, #8
 800a88c:	81a3      	strh	r3, [r4, #12]
 800a88e:	6923      	ldr	r3, [r4, #16]
 800a890:	b94b      	cbnz	r3, 800a8a6 <__swsetup_r+0x9a>
 800a892:	89a3      	ldrh	r3, [r4, #12]
 800a894:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a898:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a89c:	d003      	beq.n	800a8a6 <__swsetup_r+0x9a>
 800a89e:	4621      	mov	r1, r4
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	f000 fa09 	bl	800acb8 <__smakebuf_r>
 800a8a6:	89a0      	ldrh	r0, [r4, #12]
 800a8a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a8ac:	f010 0301 	ands.w	r3, r0, #1
 800a8b0:	d00a      	beq.n	800a8c8 <__swsetup_r+0xbc>
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	60a3      	str	r3, [r4, #8]
 800a8b6:	6963      	ldr	r3, [r4, #20]
 800a8b8:	425b      	negs	r3, r3
 800a8ba:	61a3      	str	r3, [r4, #24]
 800a8bc:	6923      	ldr	r3, [r4, #16]
 800a8be:	b943      	cbnz	r3, 800a8d2 <__swsetup_r+0xc6>
 800a8c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a8c4:	d1ba      	bne.n	800a83c <__swsetup_r+0x30>
 800a8c6:	bd70      	pop	{r4, r5, r6, pc}
 800a8c8:	0781      	lsls	r1, r0, #30
 800a8ca:	bf58      	it	pl
 800a8cc:	6963      	ldrpl	r3, [r4, #20]
 800a8ce:	60a3      	str	r3, [r4, #8]
 800a8d0:	e7f4      	b.n	800a8bc <__swsetup_r+0xb0>
 800a8d2:	2000      	movs	r0, #0
 800a8d4:	e7f7      	b.n	800a8c6 <__swsetup_r+0xba>
 800a8d6:	bf00      	nop
 800a8d8:	20000008 	.word	0x20000008
 800a8dc:	0800c35c 	.word	0x0800c35c
 800a8e0:	0800c37c 	.word	0x0800c37c
 800a8e4:	0800c33c 	.word	0x0800c33c

0800a8e8 <abort>:
 800a8e8:	b508      	push	{r3, lr}
 800a8ea:	2006      	movs	r0, #6
 800a8ec:	f000 fa54 	bl	800ad98 <raise>
 800a8f0:	2001      	movs	r0, #1
 800a8f2:	f7f7 fa39 	bl	8001d68 <_exit>
	...

0800a8f8 <__sflush_r>:
 800a8f8:	898a      	ldrh	r2, [r1, #12]
 800a8fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8fe:	4605      	mov	r5, r0
 800a900:	0710      	lsls	r0, r2, #28
 800a902:	460c      	mov	r4, r1
 800a904:	d458      	bmi.n	800a9b8 <__sflush_r+0xc0>
 800a906:	684b      	ldr	r3, [r1, #4]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	dc05      	bgt.n	800a918 <__sflush_r+0x20>
 800a90c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a90e:	2b00      	cmp	r3, #0
 800a910:	dc02      	bgt.n	800a918 <__sflush_r+0x20>
 800a912:	2000      	movs	r0, #0
 800a914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a918:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a91a:	2e00      	cmp	r6, #0
 800a91c:	d0f9      	beq.n	800a912 <__sflush_r+0x1a>
 800a91e:	2300      	movs	r3, #0
 800a920:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a924:	682f      	ldr	r7, [r5, #0]
 800a926:	602b      	str	r3, [r5, #0]
 800a928:	d032      	beq.n	800a990 <__sflush_r+0x98>
 800a92a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a92c:	89a3      	ldrh	r3, [r4, #12]
 800a92e:	075a      	lsls	r2, r3, #29
 800a930:	d505      	bpl.n	800a93e <__sflush_r+0x46>
 800a932:	6863      	ldr	r3, [r4, #4]
 800a934:	1ac0      	subs	r0, r0, r3
 800a936:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a938:	b10b      	cbz	r3, 800a93e <__sflush_r+0x46>
 800a93a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a93c:	1ac0      	subs	r0, r0, r3
 800a93e:	2300      	movs	r3, #0
 800a940:	4602      	mov	r2, r0
 800a942:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a944:	6a21      	ldr	r1, [r4, #32]
 800a946:	4628      	mov	r0, r5
 800a948:	47b0      	blx	r6
 800a94a:	1c43      	adds	r3, r0, #1
 800a94c:	89a3      	ldrh	r3, [r4, #12]
 800a94e:	d106      	bne.n	800a95e <__sflush_r+0x66>
 800a950:	6829      	ldr	r1, [r5, #0]
 800a952:	291d      	cmp	r1, #29
 800a954:	d82c      	bhi.n	800a9b0 <__sflush_r+0xb8>
 800a956:	4a2a      	ldr	r2, [pc, #168]	; (800aa00 <__sflush_r+0x108>)
 800a958:	40ca      	lsrs	r2, r1
 800a95a:	07d6      	lsls	r6, r2, #31
 800a95c:	d528      	bpl.n	800a9b0 <__sflush_r+0xb8>
 800a95e:	2200      	movs	r2, #0
 800a960:	6062      	str	r2, [r4, #4]
 800a962:	04d9      	lsls	r1, r3, #19
 800a964:	6922      	ldr	r2, [r4, #16]
 800a966:	6022      	str	r2, [r4, #0]
 800a968:	d504      	bpl.n	800a974 <__sflush_r+0x7c>
 800a96a:	1c42      	adds	r2, r0, #1
 800a96c:	d101      	bne.n	800a972 <__sflush_r+0x7a>
 800a96e:	682b      	ldr	r3, [r5, #0]
 800a970:	b903      	cbnz	r3, 800a974 <__sflush_r+0x7c>
 800a972:	6560      	str	r0, [r4, #84]	; 0x54
 800a974:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a976:	602f      	str	r7, [r5, #0]
 800a978:	2900      	cmp	r1, #0
 800a97a:	d0ca      	beq.n	800a912 <__sflush_r+0x1a>
 800a97c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a980:	4299      	cmp	r1, r3
 800a982:	d002      	beq.n	800a98a <__sflush_r+0x92>
 800a984:	4628      	mov	r0, r5
 800a986:	f7ff fa6f 	bl	8009e68 <_free_r>
 800a98a:	2000      	movs	r0, #0
 800a98c:	6360      	str	r0, [r4, #52]	; 0x34
 800a98e:	e7c1      	b.n	800a914 <__sflush_r+0x1c>
 800a990:	6a21      	ldr	r1, [r4, #32]
 800a992:	2301      	movs	r3, #1
 800a994:	4628      	mov	r0, r5
 800a996:	47b0      	blx	r6
 800a998:	1c41      	adds	r1, r0, #1
 800a99a:	d1c7      	bne.n	800a92c <__sflush_r+0x34>
 800a99c:	682b      	ldr	r3, [r5, #0]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d0c4      	beq.n	800a92c <__sflush_r+0x34>
 800a9a2:	2b1d      	cmp	r3, #29
 800a9a4:	d001      	beq.n	800a9aa <__sflush_r+0xb2>
 800a9a6:	2b16      	cmp	r3, #22
 800a9a8:	d101      	bne.n	800a9ae <__sflush_r+0xb6>
 800a9aa:	602f      	str	r7, [r5, #0]
 800a9ac:	e7b1      	b.n	800a912 <__sflush_r+0x1a>
 800a9ae:	89a3      	ldrh	r3, [r4, #12]
 800a9b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9b4:	81a3      	strh	r3, [r4, #12]
 800a9b6:	e7ad      	b.n	800a914 <__sflush_r+0x1c>
 800a9b8:	690f      	ldr	r7, [r1, #16]
 800a9ba:	2f00      	cmp	r7, #0
 800a9bc:	d0a9      	beq.n	800a912 <__sflush_r+0x1a>
 800a9be:	0793      	lsls	r3, r2, #30
 800a9c0:	680e      	ldr	r6, [r1, #0]
 800a9c2:	bf08      	it	eq
 800a9c4:	694b      	ldreq	r3, [r1, #20]
 800a9c6:	600f      	str	r7, [r1, #0]
 800a9c8:	bf18      	it	ne
 800a9ca:	2300      	movne	r3, #0
 800a9cc:	eba6 0807 	sub.w	r8, r6, r7
 800a9d0:	608b      	str	r3, [r1, #8]
 800a9d2:	f1b8 0f00 	cmp.w	r8, #0
 800a9d6:	dd9c      	ble.n	800a912 <__sflush_r+0x1a>
 800a9d8:	6a21      	ldr	r1, [r4, #32]
 800a9da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a9dc:	4643      	mov	r3, r8
 800a9de:	463a      	mov	r2, r7
 800a9e0:	4628      	mov	r0, r5
 800a9e2:	47b0      	blx	r6
 800a9e4:	2800      	cmp	r0, #0
 800a9e6:	dc06      	bgt.n	800a9f6 <__sflush_r+0xfe>
 800a9e8:	89a3      	ldrh	r3, [r4, #12]
 800a9ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9ee:	81a3      	strh	r3, [r4, #12]
 800a9f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a9f4:	e78e      	b.n	800a914 <__sflush_r+0x1c>
 800a9f6:	4407      	add	r7, r0
 800a9f8:	eba8 0800 	sub.w	r8, r8, r0
 800a9fc:	e7e9      	b.n	800a9d2 <__sflush_r+0xda>
 800a9fe:	bf00      	nop
 800aa00:	20400001 	.word	0x20400001

0800aa04 <_fflush_r>:
 800aa04:	b538      	push	{r3, r4, r5, lr}
 800aa06:	690b      	ldr	r3, [r1, #16]
 800aa08:	4605      	mov	r5, r0
 800aa0a:	460c      	mov	r4, r1
 800aa0c:	b913      	cbnz	r3, 800aa14 <_fflush_r+0x10>
 800aa0e:	2500      	movs	r5, #0
 800aa10:	4628      	mov	r0, r5
 800aa12:	bd38      	pop	{r3, r4, r5, pc}
 800aa14:	b118      	cbz	r0, 800aa1e <_fflush_r+0x1a>
 800aa16:	6983      	ldr	r3, [r0, #24]
 800aa18:	b90b      	cbnz	r3, 800aa1e <_fflush_r+0x1a>
 800aa1a:	f000 f887 	bl	800ab2c <__sinit>
 800aa1e:	4b14      	ldr	r3, [pc, #80]	; (800aa70 <_fflush_r+0x6c>)
 800aa20:	429c      	cmp	r4, r3
 800aa22:	d11b      	bne.n	800aa5c <_fflush_r+0x58>
 800aa24:	686c      	ldr	r4, [r5, #4]
 800aa26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d0ef      	beq.n	800aa0e <_fflush_r+0xa>
 800aa2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aa30:	07d0      	lsls	r0, r2, #31
 800aa32:	d404      	bmi.n	800aa3e <_fflush_r+0x3a>
 800aa34:	0599      	lsls	r1, r3, #22
 800aa36:	d402      	bmi.n	800aa3e <_fflush_r+0x3a>
 800aa38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa3a:	f000 f915 	bl	800ac68 <__retarget_lock_acquire_recursive>
 800aa3e:	4628      	mov	r0, r5
 800aa40:	4621      	mov	r1, r4
 800aa42:	f7ff ff59 	bl	800a8f8 <__sflush_r>
 800aa46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa48:	07da      	lsls	r2, r3, #31
 800aa4a:	4605      	mov	r5, r0
 800aa4c:	d4e0      	bmi.n	800aa10 <_fflush_r+0xc>
 800aa4e:	89a3      	ldrh	r3, [r4, #12]
 800aa50:	059b      	lsls	r3, r3, #22
 800aa52:	d4dd      	bmi.n	800aa10 <_fflush_r+0xc>
 800aa54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa56:	f000 f908 	bl	800ac6a <__retarget_lock_release_recursive>
 800aa5a:	e7d9      	b.n	800aa10 <_fflush_r+0xc>
 800aa5c:	4b05      	ldr	r3, [pc, #20]	; (800aa74 <_fflush_r+0x70>)
 800aa5e:	429c      	cmp	r4, r3
 800aa60:	d101      	bne.n	800aa66 <_fflush_r+0x62>
 800aa62:	68ac      	ldr	r4, [r5, #8]
 800aa64:	e7df      	b.n	800aa26 <_fflush_r+0x22>
 800aa66:	4b04      	ldr	r3, [pc, #16]	; (800aa78 <_fflush_r+0x74>)
 800aa68:	429c      	cmp	r4, r3
 800aa6a:	bf08      	it	eq
 800aa6c:	68ec      	ldreq	r4, [r5, #12]
 800aa6e:	e7da      	b.n	800aa26 <_fflush_r+0x22>
 800aa70:	0800c35c 	.word	0x0800c35c
 800aa74:	0800c37c 	.word	0x0800c37c
 800aa78:	0800c33c 	.word	0x0800c33c

0800aa7c <std>:
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	b510      	push	{r4, lr}
 800aa80:	4604      	mov	r4, r0
 800aa82:	e9c0 3300 	strd	r3, r3, [r0]
 800aa86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa8a:	6083      	str	r3, [r0, #8]
 800aa8c:	8181      	strh	r1, [r0, #12]
 800aa8e:	6643      	str	r3, [r0, #100]	; 0x64
 800aa90:	81c2      	strh	r2, [r0, #14]
 800aa92:	6183      	str	r3, [r0, #24]
 800aa94:	4619      	mov	r1, r3
 800aa96:	2208      	movs	r2, #8
 800aa98:	305c      	adds	r0, #92	; 0x5c
 800aa9a:	f7fb fd21 	bl	80064e0 <memset>
 800aa9e:	4b05      	ldr	r3, [pc, #20]	; (800aab4 <std+0x38>)
 800aaa0:	6263      	str	r3, [r4, #36]	; 0x24
 800aaa2:	4b05      	ldr	r3, [pc, #20]	; (800aab8 <std+0x3c>)
 800aaa4:	62a3      	str	r3, [r4, #40]	; 0x28
 800aaa6:	4b05      	ldr	r3, [pc, #20]	; (800aabc <std+0x40>)
 800aaa8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aaaa:	4b05      	ldr	r3, [pc, #20]	; (800aac0 <std+0x44>)
 800aaac:	6224      	str	r4, [r4, #32]
 800aaae:	6323      	str	r3, [r4, #48]	; 0x30
 800aab0:	bd10      	pop	{r4, pc}
 800aab2:	bf00      	nop
 800aab4:	0800add1 	.word	0x0800add1
 800aab8:	0800adf3 	.word	0x0800adf3
 800aabc:	0800ae2b 	.word	0x0800ae2b
 800aac0:	0800ae4f 	.word	0x0800ae4f

0800aac4 <_cleanup_r>:
 800aac4:	4901      	ldr	r1, [pc, #4]	; (800aacc <_cleanup_r+0x8>)
 800aac6:	f000 b8af 	b.w	800ac28 <_fwalk_reent>
 800aaca:	bf00      	nop
 800aacc:	0800aa05 	.word	0x0800aa05

0800aad0 <__sfmoreglue>:
 800aad0:	b570      	push	{r4, r5, r6, lr}
 800aad2:	2268      	movs	r2, #104	; 0x68
 800aad4:	1e4d      	subs	r5, r1, #1
 800aad6:	4355      	muls	r5, r2
 800aad8:	460e      	mov	r6, r1
 800aada:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aade:	f7ff fa2f 	bl	8009f40 <_malloc_r>
 800aae2:	4604      	mov	r4, r0
 800aae4:	b140      	cbz	r0, 800aaf8 <__sfmoreglue+0x28>
 800aae6:	2100      	movs	r1, #0
 800aae8:	e9c0 1600 	strd	r1, r6, [r0]
 800aaec:	300c      	adds	r0, #12
 800aaee:	60a0      	str	r0, [r4, #8]
 800aaf0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aaf4:	f7fb fcf4 	bl	80064e0 <memset>
 800aaf8:	4620      	mov	r0, r4
 800aafa:	bd70      	pop	{r4, r5, r6, pc}

0800aafc <__sfp_lock_acquire>:
 800aafc:	4801      	ldr	r0, [pc, #4]	; (800ab04 <__sfp_lock_acquire+0x8>)
 800aafe:	f000 b8b3 	b.w	800ac68 <__retarget_lock_acquire_recursive>
 800ab02:	bf00      	nop
 800ab04:	2000090d 	.word	0x2000090d

0800ab08 <__sfp_lock_release>:
 800ab08:	4801      	ldr	r0, [pc, #4]	; (800ab10 <__sfp_lock_release+0x8>)
 800ab0a:	f000 b8ae 	b.w	800ac6a <__retarget_lock_release_recursive>
 800ab0e:	bf00      	nop
 800ab10:	2000090d 	.word	0x2000090d

0800ab14 <__sinit_lock_acquire>:
 800ab14:	4801      	ldr	r0, [pc, #4]	; (800ab1c <__sinit_lock_acquire+0x8>)
 800ab16:	f000 b8a7 	b.w	800ac68 <__retarget_lock_acquire_recursive>
 800ab1a:	bf00      	nop
 800ab1c:	2000090e 	.word	0x2000090e

0800ab20 <__sinit_lock_release>:
 800ab20:	4801      	ldr	r0, [pc, #4]	; (800ab28 <__sinit_lock_release+0x8>)
 800ab22:	f000 b8a2 	b.w	800ac6a <__retarget_lock_release_recursive>
 800ab26:	bf00      	nop
 800ab28:	2000090e 	.word	0x2000090e

0800ab2c <__sinit>:
 800ab2c:	b510      	push	{r4, lr}
 800ab2e:	4604      	mov	r4, r0
 800ab30:	f7ff fff0 	bl	800ab14 <__sinit_lock_acquire>
 800ab34:	69a3      	ldr	r3, [r4, #24]
 800ab36:	b11b      	cbz	r3, 800ab40 <__sinit+0x14>
 800ab38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab3c:	f7ff bff0 	b.w	800ab20 <__sinit_lock_release>
 800ab40:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ab44:	6523      	str	r3, [r4, #80]	; 0x50
 800ab46:	4b13      	ldr	r3, [pc, #76]	; (800ab94 <__sinit+0x68>)
 800ab48:	4a13      	ldr	r2, [pc, #76]	; (800ab98 <__sinit+0x6c>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	62a2      	str	r2, [r4, #40]	; 0x28
 800ab4e:	42a3      	cmp	r3, r4
 800ab50:	bf04      	itt	eq
 800ab52:	2301      	moveq	r3, #1
 800ab54:	61a3      	streq	r3, [r4, #24]
 800ab56:	4620      	mov	r0, r4
 800ab58:	f000 f820 	bl	800ab9c <__sfp>
 800ab5c:	6060      	str	r0, [r4, #4]
 800ab5e:	4620      	mov	r0, r4
 800ab60:	f000 f81c 	bl	800ab9c <__sfp>
 800ab64:	60a0      	str	r0, [r4, #8]
 800ab66:	4620      	mov	r0, r4
 800ab68:	f000 f818 	bl	800ab9c <__sfp>
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	60e0      	str	r0, [r4, #12]
 800ab70:	2104      	movs	r1, #4
 800ab72:	6860      	ldr	r0, [r4, #4]
 800ab74:	f7ff ff82 	bl	800aa7c <std>
 800ab78:	68a0      	ldr	r0, [r4, #8]
 800ab7a:	2201      	movs	r2, #1
 800ab7c:	2109      	movs	r1, #9
 800ab7e:	f7ff ff7d 	bl	800aa7c <std>
 800ab82:	68e0      	ldr	r0, [r4, #12]
 800ab84:	2202      	movs	r2, #2
 800ab86:	2112      	movs	r1, #18
 800ab88:	f7ff ff78 	bl	800aa7c <std>
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	61a3      	str	r3, [r4, #24]
 800ab90:	e7d2      	b.n	800ab38 <__sinit+0xc>
 800ab92:	bf00      	nop
 800ab94:	0800bef8 	.word	0x0800bef8
 800ab98:	0800aac5 	.word	0x0800aac5

0800ab9c <__sfp>:
 800ab9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab9e:	4607      	mov	r7, r0
 800aba0:	f7ff ffac 	bl	800aafc <__sfp_lock_acquire>
 800aba4:	4b1e      	ldr	r3, [pc, #120]	; (800ac20 <__sfp+0x84>)
 800aba6:	681e      	ldr	r6, [r3, #0]
 800aba8:	69b3      	ldr	r3, [r6, #24]
 800abaa:	b913      	cbnz	r3, 800abb2 <__sfp+0x16>
 800abac:	4630      	mov	r0, r6
 800abae:	f7ff ffbd 	bl	800ab2c <__sinit>
 800abb2:	3648      	adds	r6, #72	; 0x48
 800abb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800abb8:	3b01      	subs	r3, #1
 800abba:	d503      	bpl.n	800abc4 <__sfp+0x28>
 800abbc:	6833      	ldr	r3, [r6, #0]
 800abbe:	b30b      	cbz	r3, 800ac04 <__sfp+0x68>
 800abc0:	6836      	ldr	r6, [r6, #0]
 800abc2:	e7f7      	b.n	800abb4 <__sfp+0x18>
 800abc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800abc8:	b9d5      	cbnz	r5, 800ac00 <__sfp+0x64>
 800abca:	4b16      	ldr	r3, [pc, #88]	; (800ac24 <__sfp+0x88>)
 800abcc:	60e3      	str	r3, [r4, #12]
 800abce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800abd2:	6665      	str	r5, [r4, #100]	; 0x64
 800abd4:	f000 f847 	bl	800ac66 <__retarget_lock_init_recursive>
 800abd8:	f7ff ff96 	bl	800ab08 <__sfp_lock_release>
 800abdc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800abe0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800abe4:	6025      	str	r5, [r4, #0]
 800abe6:	61a5      	str	r5, [r4, #24]
 800abe8:	2208      	movs	r2, #8
 800abea:	4629      	mov	r1, r5
 800abec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800abf0:	f7fb fc76 	bl	80064e0 <memset>
 800abf4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800abf8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800abfc:	4620      	mov	r0, r4
 800abfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac00:	3468      	adds	r4, #104	; 0x68
 800ac02:	e7d9      	b.n	800abb8 <__sfp+0x1c>
 800ac04:	2104      	movs	r1, #4
 800ac06:	4638      	mov	r0, r7
 800ac08:	f7ff ff62 	bl	800aad0 <__sfmoreglue>
 800ac0c:	4604      	mov	r4, r0
 800ac0e:	6030      	str	r0, [r6, #0]
 800ac10:	2800      	cmp	r0, #0
 800ac12:	d1d5      	bne.n	800abc0 <__sfp+0x24>
 800ac14:	f7ff ff78 	bl	800ab08 <__sfp_lock_release>
 800ac18:	230c      	movs	r3, #12
 800ac1a:	603b      	str	r3, [r7, #0]
 800ac1c:	e7ee      	b.n	800abfc <__sfp+0x60>
 800ac1e:	bf00      	nop
 800ac20:	0800bef8 	.word	0x0800bef8
 800ac24:	ffff0001 	.word	0xffff0001

0800ac28 <_fwalk_reent>:
 800ac28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac2c:	4606      	mov	r6, r0
 800ac2e:	4688      	mov	r8, r1
 800ac30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ac34:	2700      	movs	r7, #0
 800ac36:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ac3a:	f1b9 0901 	subs.w	r9, r9, #1
 800ac3e:	d505      	bpl.n	800ac4c <_fwalk_reent+0x24>
 800ac40:	6824      	ldr	r4, [r4, #0]
 800ac42:	2c00      	cmp	r4, #0
 800ac44:	d1f7      	bne.n	800ac36 <_fwalk_reent+0xe>
 800ac46:	4638      	mov	r0, r7
 800ac48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac4c:	89ab      	ldrh	r3, [r5, #12]
 800ac4e:	2b01      	cmp	r3, #1
 800ac50:	d907      	bls.n	800ac62 <_fwalk_reent+0x3a>
 800ac52:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ac56:	3301      	adds	r3, #1
 800ac58:	d003      	beq.n	800ac62 <_fwalk_reent+0x3a>
 800ac5a:	4629      	mov	r1, r5
 800ac5c:	4630      	mov	r0, r6
 800ac5e:	47c0      	blx	r8
 800ac60:	4307      	orrs	r7, r0
 800ac62:	3568      	adds	r5, #104	; 0x68
 800ac64:	e7e9      	b.n	800ac3a <_fwalk_reent+0x12>

0800ac66 <__retarget_lock_init_recursive>:
 800ac66:	4770      	bx	lr

0800ac68 <__retarget_lock_acquire_recursive>:
 800ac68:	4770      	bx	lr

0800ac6a <__retarget_lock_release_recursive>:
 800ac6a:	4770      	bx	lr

0800ac6c <__swhatbuf_r>:
 800ac6c:	b570      	push	{r4, r5, r6, lr}
 800ac6e:	460e      	mov	r6, r1
 800ac70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac74:	2900      	cmp	r1, #0
 800ac76:	b096      	sub	sp, #88	; 0x58
 800ac78:	4614      	mov	r4, r2
 800ac7a:	461d      	mov	r5, r3
 800ac7c:	da08      	bge.n	800ac90 <__swhatbuf_r+0x24>
 800ac7e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ac82:	2200      	movs	r2, #0
 800ac84:	602a      	str	r2, [r5, #0]
 800ac86:	061a      	lsls	r2, r3, #24
 800ac88:	d410      	bmi.n	800acac <__swhatbuf_r+0x40>
 800ac8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac8e:	e00e      	b.n	800acae <__swhatbuf_r+0x42>
 800ac90:	466a      	mov	r2, sp
 800ac92:	f000 f903 	bl	800ae9c <_fstat_r>
 800ac96:	2800      	cmp	r0, #0
 800ac98:	dbf1      	blt.n	800ac7e <__swhatbuf_r+0x12>
 800ac9a:	9a01      	ldr	r2, [sp, #4]
 800ac9c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800aca0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800aca4:	425a      	negs	r2, r3
 800aca6:	415a      	adcs	r2, r3
 800aca8:	602a      	str	r2, [r5, #0]
 800acaa:	e7ee      	b.n	800ac8a <__swhatbuf_r+0x1e>
 800acac:	2340      	movs	r3, #64	; 0x40
 800acae:	2000      	movs	r0, #0
 800acb0:	6023      	str	r3, [r4, #0]
 800acb2:	b016      	add	sp, #88	; 0x58
 800acb4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800acb8 <__smakebuf_r>:
 800acb8:	898b      	ldrh	r3, [r1, #12]
 800acba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800acbc:	079d      	lsls	r5, r3, #30
 800acbe:	4606      	mov	r6, r0
 800acc0:	460c      	mov	r4, r1
 800acc2:	d507      	bpl.n	800acd4 <__smakebuf_r+0x1c>
 800acc4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800acc8:	6023      	str	r3, [r4, #0]
 800acca:	6123      	str	r3, [r4, #16]
 800accc:	2301      	movs	r3, #1
 800acce:	6163      	str	r3, [r4, #20]
 800acd0:	b002      	add	sp, #8
 800acd2:	bd70      	pop	{r4, r5, r6, pc}
 800acd4:	ab01      	add	r3, sp, #4
 800acd6:	466a      	mov	r2, sp
 800acd8:	f7ff ffc8 	bl	800ac6c <__swhatbuf_r>
 800acdc:	9900      	ldr	r1, [sp, #0]
 800acde:	4605      	mov	r5, r0
 800ace0:	4630      	mov	r0, r6
 800ace2:	f7ff f92d 	bl	8009f40 <_malloc_r>
 800ace6:	b948      	cbnz	r0, 800acfc <__smakebuf_r+0x44>
 800ace8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acec:	059a      	lsls	r2, r3, #22
 800acee:	d4ef      	bmi.n	800acd0 <__smakebuf_r+0x18>
 800acf0:	f023 0303 	bic.w	r3, r3, #3
 800acf4:	f043 0302 	orr.w	r3, r3, #2
 800acf8:	81a3      	strh	r3, [r4, #12]
 800acfa:	e7e3      	b.n	800acc4 <__smakebuf_r+0xc>
 800acfc:	4b0d      	ldr	r3, [pc, #52]	; (800ad34 <__smakebuf_r+0x7c>)
 800acfe:	62b3      	str	r3, [r6, #40]	; 0x28
 800ad00:	89a3      	ldrh	r3, [r4, #12]
 800ad02:	6020      	str	r0, [r4, #0]
 800ad04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad08:	81a3      	strh	r3, [r4, #12]
 800ad0a:	9b00      	ldr	r3, [sp, #0]
 800ad0c:	6163      	str	r3, [r4, #20]
 800ad0e:	9b01      	ldr	r3, [sp, #4]
 800ad10:	6120      	str	r0, [r4, #16]
 800ad12:	b15b      	cbz	r3, 800ad2c <__smakebuf_r+0x74>
 800ad14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad18:	4630      	mov	r0, r6
 800ad1a:	f000 f8d1 	bl	800aec0 <_isatty_r>
 800ad1e:	b128      	cbz	r0, 800ad2c <__smakebuf_r+0x74>
 800ad20:	89a3      	ldrh	r3, [r4, #12]
 800ad22:	f023 0303 	bic.w	r3, r3, #3
 800ad26:	f043 0301 	orr.w	r3, r3, #1
 800ad2a:	81a3      	strh	r3, [r4, #12]
 800ad2c:	89a0      	ldrh	r0, [r4, #12]
 800ad2e:	4305      	orrs	r5, r0
 800ad30:	81a5      	strh	r5, [r4, #12]
 800ad32:	e7cd      	b.n	800acd0 <__smakebuf_r+0x18>
 800ad34:	0800aac5 	.word	0x0800aac5

0800ad38 <_malloc_usable_size_r>:
 800ad38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad3c:	1f18      	subs	r0, r3, #4
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	bfbc      	itt	lt
 800ad42:	580b      	ldrlt	r3, [r1, r0]
 800ad44:	18c0      	addlt	r0, r0, r3
 800ad46:	4770      	bx	lr

0800ad48 <_raise_r>:
 800ad48:	291f      	cmp	r1, #31
 800ad4a:	b538      	push	{r3, r4, r5, lr}
 800ad4c:	4604      	mov	r4, r0
 800ad4e:	460d      	mov	r5, r1
 800ad50:	d904      	bls.n	800ad5c <_raise_r+0x14>
 800ad52:	2316      	movs	r3, #22
 800ad54:	6003      	str	r3, [r0, #0]
 800ad56:	f04f 30ff 	mov.w	r0, #4294967295
 800ad5a:	bd38      	pop	{r3, r4, r5, pc}
 800ad5c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ad5e:	b112      	cbz	r2, 800ad66 <_raise_r+0x1e>
 800ad60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad64:	b94b      	cbnz	r3, 800ad7a <_raise_r+0x32>
 800ad66:	4620      	mov	r0, r4
 800ad68:	f000 f830 	bl	800adcc <_getpid_r>
 800ad6c:	462a      	mov	r2, r5
 800ad6e:	4601      	mov	r1, r0
 800ad70:	4620      	mov	r0, r4
 800ad72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad76:	f000 b817 	b.w	800ada8 <_kill_r>
 800ad7a:	2b01      	cmp	r3, #1
 800ad7c:	d00a      	beq.n	800ad94 <_raise_r+0x4c>
 800ad7e:	1c59      	adds	r1, r3, #1
 800ad80:	d103      	bne.n	800ad8a <_raise_r+0x42>
 800ad82:	2316      	movs	r3, #22
 800ad84:	6003      	str	r3, [r0, #0]
 800ad86:	2001      	movs	r0, #1
 800ad88:	e7e7      	b.n	800ad5a <_raise_r+0x12>
 800ad8a:	2400      	movs	r4, #0
 800ad8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ad90:	4628      	mov	r0, r5
 800ad92:	4798      	blx	r3
 800ad94:	2000      	movs	r0, #0
 800ad96:	e7e0      	b.n	800ad5a <_raise_r+0x12>

0800ad98 <raise>:
 800ad98:	4b02      	ldr	r3, [pc, #8]	; (800ada4 <raise+0xc>)
 800ad9a:	4601      	mov	r1, r0
 800ad9c:	6818      	ldr	r0, [r3, #0]
 800ad9e:	f7ff bfd3 	b.w	800ad48 <_raise_r>
 800ada2:	bf00      	nop
 800ada4:	20000008 	.word	0x20000008

0800ada8 <_kill_r>:
 800ada8:	b538      	push	{r3, r4, r5, lr}
 800adaa:	4d07      	ldr	r5, [pc, #28]	; (800adc8 <_kill_r+0x20>)
 800adac:	2300      	movs	r3, #0
 800adae:	4604      	mov	r4, r0
 800adb0:	4608      	mov	r0, r1
 800adb2:	4611      	mov	r1, r2
 800adb4:	602b      	str	r3, [r5, #0]
 800adb6:	f7f6 ffc7 	bl	8001d48 <_kill>
 800adba:	1c43      	adds	r3, r0, #1
 800adbc:	d102      	bne.n	800adc4 <_kill_r+0x1c>
 800adbe:	682b      	ldr	r3, [r5, #0]
 800adc0:	b103      	cbz	r3, 800adc4 <_kill_r+0x1c>
 800adc2:	6023      	str	r3, [r4, #0]
 800adc4:	bd38      	pop	{r3, r4, r5, pc}
 800adc6:	bf00      	nop
 800adc8:	20000908 	.word	0x20000908

0800adcc <_getpid_r>:
 800adcc:	f7f6 bfb4 	b.w	8001d38 <_getpid>

0800add0 <__sread>:
 800add0:	b510      	push	{r4, lr}
 800add2:	460c      	mov	r4, r1
 800add4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800add8:	f000 f894 	bl	800af04 <_read_r>
 800addc:	2800      	cmp	r0, #0
 800adde:	bfab      	itete	ge
 800ade0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ade2:	89a3      	ldrhlt	r3, [r4, #12]
 800ade4:	181b      	addge	r3, r3, r0
 800ade6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800adea:	bfac      	ite	ge
 800adec:	6563      	strge	r3, [r4, #84]	; 0x54
 800adee:	81a3      	strhlt	r3, [r4, #12]
 800adf0:	bd10      	pop	{r4, pc}

0800adf2 <__swrite>:
 800adf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adf6:	461f      	mov	r7, r3
 800adf8:	898b      	ldrh	r3, [r1, #12]
 800adfa:	05db      	lsls	r3, r3, #23
 800adfc:	4605      	mov	r5, r0
 800adfe:	460c      	mov	r4, r1
 800ae00:	4616      	mov	r6, r2
 800ae02:	d505      	bpl.n	800ae10 <__swrite+0x1e>
 800ae04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae08:	2302      	movs	r3, #2
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	f000 f868 	bl	800aee0 <_lseek_r>
 800ae10:	89a3      	ldrh	r3, [r4, #12]
 800ae12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ae1a:	81a3      	strh	r3, [r4, #12]
 800ae1c:	4632      	mov	r2, r6
 800ae1e:	463b      	mov	r3, r7
 800ae20:	4628      	mov	r0, r5
 800ae22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae26:	f000 b817 	b.w	800ae58 <_write_r>

0800ae2a <__sseek>:
 800ae2a:	b510      	push	{r4, lr}
 800ae2c:	460c      	mov	r4, r1
 800ae2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae32:	f000 f855 	bl	800aee0 <_lseek_r>
 800ae36:	1c43      	adds	r3, r0, #1
 800ae38:	89a3      	ldrh	r3, [r4, #12]
 800ae3a:	bf15      	itete	ne
 800ae3c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ae3e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ae42:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ae46:	81a3      	strheq	r3, [r4, #12]
 800ae48:	bf18      	it	ne
 800ae4a:	81a3      	strhne	r3, [r4, #12]
 800ae4c:	bd10      	pop	{r4, pc}

0800ae4e <__sclose>:
 800ae4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae52:	f000 b813 	b.w	800ae7c <_close_r>
	...

0800ae58 <_write_r>:
 800ae58:	b538      	push	{r3, r4, r5, lr}
 800ae5a:	4d07      	ldr	r5, [pc, #28]	; (800ae78 <_write_r+0x20>)
 800ae5c:	4604      	mov	r4, r0
 800ae5e:	4608      	mov	r0, r1
 800ae60:	4611      	mov	r1, r2
 800ae62:	2200      	movs	r2, #0
 800ae64:	602a      	str	r2, [r5, #0]
 800ae66:	461a      	mov	r2, r3
 800ae68:	f7f6 ffa5 	bl	8001db6 <_write>
 800ae6c:	1c43      	adds	r3, r0, #1
 800ae6e:	d102      	bne.n	800ae76 <_write_r+0x1e>
 800ae70:	682b      	ldr	r3, [r5, #0]
 800ae72:	b103      	cbz	r3, 800ae76 <_write_r+0x1e>
 800ae74:	6023      	str	r3, [r4, #0]
 800ae76:	bd38      	pop	{r3, r4, r5, pc}
 800ae78:	20000908 	.word	0x20000908

0800ae7c <_close_r>:
 800ae7c:	b538      	push	{r3, r4, r5, lr}
 800ae7e:	4d06      	ldr	r5, [pc, #24]	; (800ae98 <_close_r+0x1c>)
 800ae80:	2300      	movs	r3, #0
 800ae82:	4604      	mov	r4, r0
 800ae84:	4608      	mov	r0, r1
 800ae86:	602b      	str	r3, [r5, #0]
 800ae88:	f7f6 ffb1 	bl	8001dee <_close>
 800ae8c:	1c43      	adds	r3, r0, #1
 800ae8e:	d102      	bne.n	800ae96 <_close_r+0x1a>
 800ae90:	682b      	ldr	r3, [r5, #0]
 800ae92:	b103      	cbz	r3, 800ae96 <_close_r+0x1a>
 800ae94:	6023      	str	r3, [r4, #0]
 800ae96:	bd38      	pop	{r3, r4, r5, pc}
 800ae98:	20000908 	.word	0x20000908

0800ae9c <_fstat_r>:
 800ae9c:	b538      	push	{r3, r4, r5, lr}
 800ae9e:	4d07      	ldr	r5, [pc, #28]	; (800aebc <_fstat_r+0x20>)
 800aea0:	2300      	movs	r3, #0
 800aea2:	4604      	mov	r4, r0
 800aea4:	4608      	mov	r0, r1
 800aea6:	4611      	mov	r1, r2
 800aea8:	602b      	str	r3, [r5, #0]
 800aeaa:	f7f6 ffac 	bl	8001e06 <_fstat>
 800aeae:	1c43      	adds	r3, r0, #1
 800aeb0:	d102      	bne.n	800aeb8 <_fstat_r+0x1c>
 800aeb2:	682b      	ldr	r3, [r5, #0]
 800aeb4:	b103      	cbz	r3, 800aeb8 <_fstat_r+0x1c>
 800aeb6:	6023      	str	r3, [r4, #0]
 800aeb8:	bd38      	pop	{r3, r4, r5, pc}
 800aeba:	bf00      	nop
 800aebc:	20000908 	.word	0x20000908

0800aec0 <_isatty_r>:
 800aec0:	b538      	push	{r3, r4, r5, lr}
 800aec2:	4d06      	ldr	r5, [pc, #24]	; (800aedc <_isatty_r+0x1c>)
 800aec4:	2300      	movs	r3, #0
 800aec6:	4604      	mov	r4, r0
 800aec8:	4608      	mov	r0, r1
 800aeca:	602b      	str	r3, [r5, #0]
 800aecc:	f7f6 ffab 	bl	8001e26 <_isatty>
 800aed0:	1c43      	adds	r3, r0, #1
 800aed2:	d102      	bne.n	800aeda <_isatty_r+0x1a>
 800aed4:	682b      	ldr	r3, [r5, #0]
 800aed6:	b103      	cbz	r3, 800aeda <_isatty_r+0x1a>
 800aed8:	6023      	str	r3, [r4, #0]
 800aeda:	bd38      	pop	{r3, r4, r5, pc}
 800aedc:	20000908 	.word	0x20000908

0800aee0 <_lseek_r>:
 800aee0:	b538      	push	{r3, r4, r5, lr}
 800aee2:	4d07      	ldr	r5, [pc, #28]	; (800af00 <_lseek_r+0x20>)
 800aee4:	4604      	mov	r4, r0
 800aee6:	4608      	mov	r0, r1
 800aee8:	4611      	mov	r1, r2
 800aeea:	2200      	movs	r2, #0
 800aeec:	602a      	str	r2, [r5, #0]
 800aeee:	461a      	mov	r2, r3
 800aef0:	f7f6 ffa4 	bl	8001e3c <_lseek>
 800aef4:	1c43      	adds	r3, r0, #1
 800aef6:	d102      	bne.n	800aefe <_lseek_r+0x1e>
 800aef8:	682b      	ldr	r3, [r5, #0]
 800aefa:	b103      	cbz	r3, 800aefe <_lseek_r+0x1e>
 800aefc:	6023      	str	r3, [r4, #0]
 800aefe:	bd38      	pop	{r3, r4, r5, pc}
 800af00:	20000908 	.word	0x20000908

0800af04 <_read_r>:
 800af04:	b538      	push	{r3, r4, r5, lr}
 800af06:	4d07      	ldr	r5, [pc, #28]	; (800af24 <_read_r+0x20>)
 800af08:	4604      	mov	r4, r0
 800af0a:	4608      	mov	r0, r1
 800af0c:	4611      	mov	r1, r2
 800af0e:	2200      	movs	r2, #0
 800af10:	602a      	str	r2, [r5, #0]
 800af12:	461a      	mov	r2, r3
 800af14:	f7f6 ff32 	bl	8001d7c <_read>
 800af18:	1c43      	adds	r3, r0, #1
 800af1a:	d102      	bne.n	800af22 <_read_r+0x1e>
 800af1c:	682b      	ldr	r3, [r5, #0]
 800af1e:	b103      	cbz	r3, 800af22 <_read_r+0x1e>
 800af20:	6023      	str	r3, [r4, #0]
 800af22:	bd38      	pop	{r3, r4, r5, pc}
 800af24:	20000908 	.word	0x20000908

0800af28 <round>:
 800af28:	ec51 0b10 	vmov	r0, r1, d0
 800af2c:	b570      	push	{r4, r5, r6, lr}
 800af2e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800af32:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800af36:	2c13      	cmp	r4, #19
 800af38:	ee10 2a10 	vmov	r2, s0
 800af3c:	460b      	mov	r3, r1
 800af3e:	dc19      	bgt.n	800af74 <round+0x4c>
 800af40:	2c00      	cmp	r4, #0
 800af42:	da09      	bge.n	800af58 <round+0x30>
 800af44:	3401      	adds	r4, #1
 800af46:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800af4a:	d103      	bne.n	800af54 <round+0x2c>
 800af4c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800af50:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800af54:	2200      	movs	r2, #0
 800af56:	e028      	b.n	800afaa <round+0x82>
 800af58:	4d15      	ldr	r5, [pc, #84]	; (800afb0 <round+0x88>)
 800af5a:	4125      	asrs	r5, r4
 800af5c:	ea01 0605 	and.w	r6, r1, r5
 800af60:	4332      	orrs	r2, r6
 800af62:	d00e      	beq.n	800af82 <round+0x5a>
 800af64:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800af68:	fa42 f404 	asr.w	r4, r2, r4
 800af6c:	4423      	add	r3, r4
 800af6e:	ea23 0305 	bic.w	r3, r3, r5
 800af72:	e7ef      	b.n	800af54 <round+0x2c>
 800af74:	2c33      	cmp	r4, #51	; 0x33
 800af76:	dd07      	ble.n	800af88 <round+0x60>
 800af78:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800af7c:	d101      	bne.n	800af82 <round+0x5a>
 800af7e:	f7f5 f9a5 	bl	80002cc <__adddf3>
 800af82:	ec41 0b10 	vmov	d0, r0, r1
 800af86:	bd70      	pop	{r4, r5, r6, pc}
 800af88:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800af8c:	f04f 35ff 	mov.w	r5, #4294967295
 800af90:	40f5      	lsrs	r5, r6
 800af92:	4228      	tst	r0, r5
 800af94:	d0f5      	beq.n	800af82 <round+0x5a>
 800af96:	2101      	movs	r1, #1
 800af98:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800af9c:	fa01 f404 	lsl.w	r4, r1, r4
 800afa0:	1912      	adds	r2, r2, r4
 800afa2:	bf28      	it	cs
 800afa4:	185b      	addcs	r3, r3, r1
 800afa6:	ea22 0205 	bic.w	r2, r2, r5
 800afaa:	4619      	mov	r1, r3
 800afac:	4610      	mov	r0, r2
 800afae:	e7e8      	b.n	800af82 <round+0x5a>
 800afb0:	000fffff 	.word	0x000fffff

0800afb4 <pow>:
 800afb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afb6:	ed2d 8b02 	vpush	{d8}
 800afba:	eeb0 8a40 	vmov.f32	s16, s0
 800afbe:	eef0 8a60 	vmov.f32	s17, s1
 800afc2:	ec55 4b11 	vmov	r4, r5, d1
 800afc6:	f000 f867 	bl	800b098 <__ieee754_pow>
 800afca:	4622      	mov	r2, r4
 800afcc:	462b      	mov	r3, r5
 800afce:	4620      	mov	r0, r4
 800afd0:	4629      	mov	r1, r5
 800afd2:	ec57 6b10 	vmov	r6, r7, d0
 800afd6:	f7f5 fdc9 	bl	8000b6c <__aeabi_dcmpun>
 800afda:	2800      	cmp	r0, #0
 800afdc:	d13b      	bne.n	800b056 <pow+0xa2>
 800afde:	ec51 0b18 	vmov	r0, r1, d8
 800afe2:	2200      	movs	r2, #0
 800afe4:	2300      	movs	r3, #0
 800afe6:	f7f5 fd8f 	bl	8000b08 <__aeabi_dcmpeq>
 800afea:	b1b8      	cbz	r0, 800b01c <pow+0x68>
 800afec:	2200      	movs	r2, #0
 800afee:	2300      	movs	r3, #0
 800aff0:	4620      	mov	r0, r4
 800aff2:	4629      	mov	r1, r5
 800aff4:	f7f5 fd88 	bl	8000b08 <__aeabi_dcmpeq>
 800aff8:	2800      	cmp	r0, #0
 800affa:	d146      	bne.n	800b08a <pow+0xd6>
 800affc:	ec45 4b10 	vmov	d0, r4, r5
 800b000:	f000 fe63 	bl	800bcca <finite>
 800b004:	b338      	cbz	r0, 800b056 <pow+0xa2>
 800b006:	2200      	movs	r2, #0
 800b008:	2300      	movs	r3, #0
 800b00a:	4620      	mov	r0, r4
 800b00c:	4629      	mov	r1, r5
 800b00e:	f7f5 fd85 	bl	8000b1c <__aeabi_dcmplt>
 800b012:	b300      	cbz	r0, 800b056 <pow+0xa2>
 800b014:	f7fb fa2c 	bl	8006470 <__errno>
 800b018:	2322      	movs	r3, #34	; 0x22
 800b01a:	e01b      	b.n	800b054 <pow+0xa0>
 800b01c:	ec47 6b10 	vmov	d0, r6, r7
 800b020:	f000 fe53 	bl	800bcca <finite>
 800b024:	b9e0      	cbnz	r0, 800b060 <pow+0xac>
 800b026:	eeb0 0a48 	vmov.f32	s0, s16
 800b02a:	eef0 0a68 	vmov.f32	s1, s17
 800b02e:	f000 fe4c 	bl	800bcca <finite>
 800b032:	b1a8      	cbz	r0, 800b060 <pow+0xac>
 800b034:	ec45 4b10 	vmov	d0, r4, r5
 800b038:	f000 fe47 	bl	800bcca <finite>
 800b03c:	b180      	cbz	r0, 800b060 <pow+0xac>
 800b03e:	4632      	mov	r2, r6
 800b040:	463b      	mov	r3, r7
 800b042:	4630      	mov	r0, r6
 800b044:	4639      	mov	r1, r7
 800b046:	f7f5 fd91 	bl	8000b6c <__aeabi_dcmpun>
 800b04a:	2800      	cmp	r0, #0
 800b04c:	d0e2      	beq.n	800b014 <pow+0x60>
 800b04e:	f7fb fa0f 	bl	8006470 <__errno>
 800b052:	2321      	movs	r3, #33	; 0x21
 800b054:	6003      	str	r3, [r0, #0]
 800b056:	ecbd 8b02 	vpop	{d8}
 800b05a:	ec47 6b10 	vmov	d0, r6, r7
 800b05e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b060:	2200      	movs	r2, #0
 800b062:	2300      	movs	r3, #0
 800b064:	4630      	mov	r0, r6
 800b066:	4639      	mov	r1, r7
 800b068:	f7f5 fd4e 	bl	8000b08 <__aeabi_dcmpeq>
 800b06c:	2800      	cmp	r0, #0
 800b06e:	d0f2      	beq.n	800b056 <pow+0xa2>
 800b070:	eeb0 0a48 	vmov.f32	s0, s16
 800b074:	eef0 0a68 	vmov.f32	s1, s17
 800b078:	f000 fe27 	bl	800bcca <finite>
 800b07c:	2800      	cmp	r0, #0
 800b07e:	d0ea      	beq.n	800b056 <pow+0xa2>
 800b080:	ec45 4b10 	vmov	d0, r4, r5
 800b084:	f000 fe21 	bl	800bcca <finite>
 800b088:	e7c3      	b.n	800b012 <pow+0x5e>
 800b08a:	4f01      	ldr	r7, [pc, #4]	; (800b090 <pow+0xdc>)
 800b08c:	2600      	movs	r6, #0
 800b08e:	e7e2      	b.n	800b056 <pow+0xa2>
 800b090:	3ff00000 	.word	0x3ff00000
 800b094:	00000000 	.word	0x00000000

0800b098 <__ieee754_pow>:
 800b098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b09c:	ed2d 8b06 	vpush	{d8-d10}
 800b0a0:	b089      	sub	sp, #36	; 0x24
 800b0a2:	ed8d 1b00 	vstr	d1, [sp]
 800b0a6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b0aa:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b0ae:	ea58 0102 	orrs.w	r1, r8, r2
 800b0b2:	ec57 6b10 	vmov	r6, r7, d0
 800b0b6:	d115      	bne.n	800b0e4 <__ieee754_pow+0x4c>
 800b0b8:	19b3      	adds	r3, r6, r6
 800b0ba:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800b0be:	4152      	adcs	r2, r2
 800b0c0:	4299      	cmp	r1, r3
 800b0c2:	4b89      	ldr	r3, [pc, #548]	; (800b2e8 <__ieee754_pow+0x250>)
 800b0c4:	4193      	sbcs	r3, r2
 800b0c6:	f080 84d2 	bcs.w	800ba6e <__ieee754_pow+0x9d6>
 800b0ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b0ce:	4630      	mov	r0, r6
 800b0d0:	4639      	mov	r1, r7
 800b0d2:	f7f5 f8fb 	bl	80002cc <__adddf3>
 800b0d6:	ec41 0b10 	vmov	d0, r0, r1
 800b0da:	b009      	add	sp, #36	; 0x24
 800b0dc:	ecbd 8b06 	vpop	{d8-d10}
 800b0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0e4:	4b81      	ldr	r3, [pc, #516]	; (800b2ec <__ieee754_pow+0x254>)
 800b0e6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b0ea:	429c      	cmp	r4, r3
 800b0ec:	ee10 aa10 	vmov	sl, s0
 800b0f0:	463d      	mov	r5, r7
 800b0f2:	dc06      	bgt.n	800b102 <__ieee754_pow+0x6a>
 800b0f4:	d101      	bne.n	800b0fa <__ieee754_pow+0x62>
 800b0f6:	2e00      	cmp	r6, #0
 800b0f8:	d1e7      	bne.n	800b0ca <__ieee754_pow+0x32>
 800b0fa:	4598      	cmp	r8, r3
 800b0fc:	dc01      	bgt.n	800b102 <__ieee754_pow+0x6a>
 800b0fe:	d10f      	bne.n	800b120 <__ieee754_pow+0x88>
 800b100:	b172      	cbz	r2, 800b120 <__ieee754_pow+0x88>
 800b102:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800b106:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800b10a:	ea55 050a 	orrs.w	r5, r5, sl
 800b10e:	d1dc      	bne.n	800b0ca <__ieee754_pow+0x32>
 800b110:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b114:	18db      	adds	r3, r3, r3
 800b116:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800b11a:	4152      	adcs	r2, r2
 800b11c:	429d      	cmp	r5, r3
 800b11e:	e7d0      	b.n	800b0c2 <__ieee754_pow+0x2a>
 800b120:	2d00      	cmp	r5, #0
 800b122:	da3b      	bge.n	800b19c <__ieee754_pow+0x104>
 800b124:	4b72      	ldr	r3, [pc, #456]	; (800b2f0 <__ieee754_pow+0x258>)
 800b126:	4598      	cmp	r8, r3
 800b128:	dc51      	bgt.n	800b1ce <__ieee754_pow+0x136>
 800b12a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b12e:	4598      	cmp	r8, r3
 800b130:	f340 84ac 	ble.w	800ba8c <__ieee754_pow+0x9f4>
 800b134:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b138:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b13c:	2b14      	cmp	r3, #20
 800b13e:	dd0f      	ble.n	800b160 <__ieee754_pow+0xc8>
 800b140:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b144:	fa22 f103 	lsr.w	r1, r2, r3
 800b148:	fa01 f303 	lsl.w	r3, r1, r3
 800b14c:	4293      	cmp	r3, r2
 800b14e:	f040 849d 	bne.w	800ba8c <__ieee754_pow+0x9f4>
 800b152:	f001 0101 	and.w	r1, r1, #1
 800b156:	f1c1 0302 	rsb	r3, r1, #2
 800b15a:	9304      	str	r3, [sp, #16]
 800b15c:	b182      	cbz	r2, 800b180 <__ieee754_pow+0xe8>
 800b15e:	e05f      	b.n	800b220 <__ieee754_pow+0x188>
 800b160:	2a00      	cmp	r2, #0
 800b162:	d15b      	bne.n	800b21c <__ieee754_pow+0x184>
 800b164:	f1c3 0314 	rsb	r3, r3, #20
 800b168:	fa48 f103 	asr.w	r1, r8, r3
 800b16c:	fa01 f303 	lsl.w	r3, r1, r3
 800b170:	4543      	cmp	r3, r8
 800b172:	f040 8488 	bne.w	800ba86 <__ieee754_pow+0x9ee>
 800b176:	f001 0101 	and.w	r1, r1, #1
 800b17a:	f1c1 0302 	rsb	r3, r1, #2
 800b17e:	9304      	str	r3, [sp, #16]
 800b180:	4b5c      	ldr	r3, [pc, #368]	; (800b2f4 <__ieee754_pow+0x25c>)
 800b182:	4598      	cmp	r8, r3
 800b184:	d132      	bne.n	800b1ec <__ieee754_pow+0x154>
 800b186:	f1b9 0f00 	cmp.w	r9, #0
 800b18a:	f280 8478 	bge.w	800ba7e <__ieee754_pow+0x9e6>
 800b18e:	4959      	ldr	r1, [pc, #356]	; (800b2f4 <__ieee754_pow+0x25c>)
 800b190:	4632      	mov	r2, r6
 800b192:	463b      	mov	r3, r7
 800b194:	2000      	movs	r0, #0
 800b196:	f7f5 fb79 	bl	800088c <__aeabi_ddiv>
 800b19a:	e79c      	b.n	800b0d6 <__ieee754_pow+0x3e>
 800b19c:	2300      	movs	r3, #0
 800b19e:	9304      	str	r3, [sp, #16]
 800b1a0:	2a00      	cmp	r2, #0
 800b1a2:	d13d      	bne.n	800b220 <__ieee754_pow+0x188>
 800b1a4:	4b51      	ldr	r3, [pc, #324]	; (800b2ec <__ieee754_pow+0x254>)
 800b1a6:	4598      	cmp	r8, r3
 800b1a8:	d1ea      	bne.n	800b180 <__ieee754_pow+0xe8>
 800b1aa:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b1ae:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b1b2:	ea53 030a 	orrs.w	r3, r3, sl
 800b1b6:	f000 845a 	beq.w	800ba6e <__ieee754_pow+0x9d6>
 800b1ba:	4b4f      	ldr	r3, [pc, #316]	; (800b2f8 <__ieee754_pow+0x260>)
 800b1bc:	429c      	cmp	r4, r3
 800b1be:	dd08      	ble.n	800b1d2 <__ieee754_pow+0x13a>
 800b1c0:	f1b9 0f00 	cmp.w	r9, #0
 800b1c4:	f2c0 8457 	blt.w	800ba76 <__ieee754_pow+0x9de>
 800b1c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1cc:	e783      	b.n	800b0d6 <__ieee754_pow+0x3e>
 800b1ce:	2302      	movs	r3, #2
 800b1d0:	e7e5      	b.n	800b19e <__ieee754_pow+0x106>
 800b1d2:	f1b9 0f00 	cmp.w	r9, #0
 800b1d6:	f04f 0000 	mov.w	r0, #0
 800b1da:	f04f 0100 	mov.w	r1, #0
 800b1de:	f6bf af7a 	bge.w	800b0d6 <__ieee754_pow+0x3e>
 800b1e2:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b1e6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b1ea:	e774      	b.n	800b0d6 <__ieee754_pow+0x3e>
 800b1ec:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b1f0:	d106      	bne.n	800b200 <__ieee754_pow+0x168>
 800b1f2:	4632      	mov	r2, r6
 800b1f4:	463b      	mov	r3, r7
 800b1f6:	4630      	mov	r0, r6
 800b1f8:	4639      	mov	r1, r7
 800b1fa:	f7f5 fa1d 	bl	8000638 <__aeabi_dmul>
 800b1fe:	e76a      	b.n	800b0d6 <__ieee754_pow+0x3e>
 800b200:	4b3e      	ldr	r3, [pc, #248]	; (800b2fc <__ieee754_pow+0x264>)
 800b202:	4599      	cmp	r9, r3
 800b204:	d10c      	bne.n	800b220 <__ieee754_pow+0x188>
 800b206:	2d00      	cmp	r5, #0
 800b208:	db0a      	blt.n	800b220 <__ieee754_pow+0x188>
 800b20a:	ec47 6b10 	vmov	d0, r6, r7
 800b20e:	b009      	add	sp, #36	; 0x24
 800b210:	ecbd 8b06 	vpop	{d8-d10}
 800b214:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b218:	f000 bc6c 	b.w	800baf4 <__ieee754_sqrt>
 800b21c:	2300      	movs	r3, #0
 800b21e:	9304      	str	r3, [sp, #16]
 800b220:	ec47 6b10 	vmov	d0, r6, r7
 800b224:	f000 fd48 	bl	800bcb8 <fabs>
 800b228:	ec51 0b10 	vmov	r0, r1, d0
 800b22c:	f1ba 0f00 	cmp.w	sl, #0
 800b230:	d129      	bne.n	800b286 <__ieee754_pow+0x1ee>
 800b232:	b124      	cbz	r4, 800b23e <__ieee754_pow+0x1a6>
 800b234:	4b2f      	ldr	r3, [pc, #188]	; (800b2f4 <__ieee754_pow+0x25c>)
 800b236:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b23a:	429a      	cmp	r2, r3
 800b23c:	d123      	bne.n	800b286 <__ieee754_pow+0x1ee>
 800b23e:	f1b9 0f00 	cmp.w	r9, #0
 800b242:	da05      	bge.n	800b250 <__ieee754_pow+0x1b8>
 800b244:	4602      	mov	r2, r0
 800b246:	460b      	mov	r3, r1
 800b248:	2000      	movs	r0, #0
 800b24a:	492a      	ldr	r1, [pc, #168]	; (800b2f4 <__ieee754_pow+0x25c>)
 800b24c:	f7f5 fb1e 	bl	800088c <__aeabi_ddiv>
 800b250:	2d00      	cmp	r5, #0
 800b252:	f6bf af40 	bge.w	800b0d6 <__ieee754_pow+0x3e>
 800b256:	9b04      	ldr	r3, [sp, #16]
 800b258:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b25c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b260:	4323      	orrs	r3, r4
 800b262:	d108      	bne.n	800b276 <__ieee754_pow+0x1de>
 800b264:	4602      	mov	r2, r0
 800b266:	460b      	mov	r3, r1
 800b268:	4610      	mov	r0, r2
 800b26a:	4619      	mov	r1, r3
 800b26c:	f7f5 f82c 	bl	80002c8 <__aeabi_dsub>
 800b270:	4602      	mov	r2, r0
 800b272:	460b      	mov	r3, r1
 800b274:	e78f      	b.n	800b196 <__ieee754_pow+0xfe>
 800b276:	9b04      	ldr	r3, [sp, #16]
 800b278:	2b01      	cmp	r3, #1
 800b27a:	f47f af2c 	bne.w	800b0d6 <__ieee754_pow+0x3e>
 800b27e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b282:	4619      	mov	r1, r3
 800b284:	e727      	b.n	800b0d6 <__ieee754_pow+0x3e>
 800b286:	0feb      	lsrs	r3, r5, #31
 800b288:	3b01      	subs	r3, #1
 800b28a:	9306      	str	r3, [sp, #24]
 800b28c:	9a06      	ldr	r2, [sp, #24]
 800b28e:	9b04      	ldr	r3, [sp, #16]
 800b290:	4313      	orrs	r3, r2
 800b292:	d102      	bne.n	800b29a <__ieee754_pow+0x202>
 800b294:	4632      	mov	r2, r6
 800b296:	463b      	mov	r3, r7
 800b298:	e7e6      	b.n	800b268 <__ieee754_pow+0x1d0>
 800b29a:	4b19      	ldr	r3, [pc, #100]	; (800b300 <__ieee754_pow+0x268>)
 800b29c:	4598      	cmp	r8, r3
 800b29e:	f340 80fb 	ble.w	800b498 <__ieee754_pow+0x400>
 800b2a2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b2a6:	4598      	cmp	r8, r3
 800b2a8:	4b13      	ldr	r3, [pc, #76]	; (800b2f8 <__ieee754_pow+0x260>)
 800b2aa:	dd0c      	ble.n	800b2c6 <__ieee754_pow+0x22e>
 800b2ac:	429c      	cmp	r4, r3
 800b2ae:	dc0f      	bgt.n	800b2d0 <__ieee754_pow+0x238>
 800b2b0:	f1b9 0f00 	cmp.w	r9, #0
 800b2b4:	da0f      	bge.n	800b2d6 <__ieee754_pow+0x23e>
 800b2b6:	2000      	movs	r0, #0
 800b2b8:	b009      	add	sp, #36	; 0x24
 800b2ba:	ecbd 8b06 	vpop	{d8-d10}
 800b2be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2c2:	f000 bcf0 	b.w	800bca6 <__math_oflow>
 800b2c6:	429c      	cmp	r4, r3
 800b2c8:	dbf2      	blt.n	800b2b0 <__ieee754_pow+0x218>
 800b2ca:	4b0a      	ldr	r3, [pc, #40]	; (800b2f4 <__ieee754_pow+0x25c>)
 800b2cc:	429c      	cmp	r4, r3
 800b2ce:	dd19      	ble.n	800b304 <__ieee754_pow+0x26c>
 800b2d0:	f1b9 0f00 	cmp.w	r9, #0
 800b2d4:	dcef      	bgt.n	800b2b6 <__ieee754_pow+0x21e>
 800b2d6:	2000      	movs	r0, #0
 800b2d8:	b009      	add	sp, #36	; 0x24
 800b2da:	ecbd 8b06 	vpop	{d8-d10}
 800b2de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e2:	f000 bcd7 	b.w	800bc94 <__math_uflow>
 800b2e6:	bf00      	nop
 800b2e8:	fff00000 	.word	0xfff00000
 800b2ec:	7ff00000 	.word	0x7ff00000
 800b2f0:	433fffff 	.word	0x433fffff
 800b2f4:	3ff00000 	.word	0x3ff00000
 800b2f8:	3fefffff 	.word	0x3fefffff
 800b2fc:	3fe00000 	.word	0x3fe00000
 800b300:	41e00000 	.word	0x41e00000
 800b304:	4b60      	ldr	r3, [pc, #384]	; (800b488 <__ieee754_pow+0x3f0>)
 800b306:	2200      	movs	r2, #0
 800b308:	f7f4 ffde 	bl	80002c8 <__aeabi_dsub>
 800b30c:	a354      	add	r3, pc, #336	; (adr r3, 800b460 <__ieee754_pow+0x3c8>)
 800b30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b312:	4604      	mov	r4, r0
 800b314:	460d      	mov	r5, r1
 800b316:	f7f5 f98f 	bl	8000638 <__aeabi_dmul>
 800b31a:	a353      	add	r3, pc, #332	; (adr r3, 800b468 <__ieee754_pow+0x3d0>)
 800b31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b320:	4606      	mov	r6, r0
 800b322:	460f      	mov	r7, r1
 800b324:	4620      	mov	r0, r4
 800b326:	4629      	mov	r1, r5
 800b328:	f7f5 f986 	bl	8000638 <__aeabi_dmul>
 800b32c:	4b57      	ldr	r3, [pc, #348]	; (800b48c <__ieee754_pow+0x3f4>)
 800b32e:	4682      	mov	sl, r0
 800b330:	468b      	mov	fp, r1
 800b332:	2200      	movs	r2, #0
 800b334:	4620      	mov	r0, r4
 800b336:	4629      	mov	r1, r5
 800b338:	f7f5 f97e 	bl	8000638 <__aeabi_dmul>
 800b33c:	4602      	mov	r2, r0
 800b33e:	460b      	mov	r3, r1
 800b340:	a14b      	add	r1, pc, #300	; (adr r1, 800b470 <__ieee754_pow+0x3d8>)
 800b342:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b346:	f7f4 ffbf 	bl	80002c8 <__aeabi_dsub>
 800b34a:	4622      	mov	r2, r4
 800b34c:	462b      	mov	r3, r5
 800b34e:	f7f5 f973 	bl	8000638 <__aeabi_dmul>
 800b352:	4602      	mov	r2, r0
 800b354:	460b      	mov	r3, r1
 800b356:	2000      	movs	r0, #0
 800b358:	494d      	ldr	r1, [pc, #308]	; (800b490 <__ieee754_pow+0x3f8>)
 800b35a:	f7f4 ffb5 	bl	80002c8 <__aeabi_dsub>
 800b35e:	4622      	mov	r2, r4
 800b360:	4680      	mov	r8, r0
 800b362:	4689      	mov	r9, r1
 800b364:	462b      	mov	r3, r5
 800b366:	4620      	mov	r0, r4
 800b368:	4629      	mov	r1, r5
 800b36a:	f7f5 f965 	bl	8000638 <__aeabi_dmul>
 800b36e:	4602      	mov	r2, r0
 800b370:	460b      	mov	r3, r1
 800b372:	4640      	mov	r0, r8
 800b374:	4649      	mov	r1, r9
 800b376:	f7f5 f95f 	bl	8000638 <__aeabi_dmul>
 800b37a:	a33f      	add	r3, pc, #252	; (adr r3, 800b478 <__ieee754_pow+0x3e0>)
 800b37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b380:	f7f5 f95a 	bl	8000638 <__aeabi_dmul>
 800b384:	4602      	mov	r2, r0
 800b386:	460b      	mov	r3, r1
 800b388:	4650      	mov	r0, sl
 800b38a:	4659      	mov	r1, fp
 800b38c:	f7f4 ff9c 	bl	80002c8 <__aeabi_dsub>
 800b390:	4602      	mov	r2, r0
 800b392:	460b      	mov	r3, r1
 800b394:	4680      	mov	r8, r0
 800b396:	4689      	mov	r9, r1
 800b398:	4630      	mov	r0, r6
 800b39a:	4639      	mov	r1, r7
 800b39c:	f7f4 ff96 	bl	80002cc <__adddf3>
 800b3a0:	2000      	movs	r0, #0
 800b3a2:	4632      	mov	r2, r6
 800b3a4:	463b      	mov	r3, r7
 800b3a6:	4604      	mov	r4, r0
 800b3a8:	460d      	mov	r5, r1
 800b3aa:	f7f4 ff8d 	bl	80002c8 <__aeabi_dsub>
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	460b      	mov	r3, r1
 800b3b2:	4640      	mov	r0, r8
 800b3b4:	4649      	mov	r1, r9
 800b3b6:	f7f4 ff87 	bl	80002c8 <__aeabi_dsub>
 800b3ba:	9b04      	ldr	r3, [sp, #16]
 800b3bc:	9a06      	ldr	r2, [sp, #24]
 800b3be:	3b01      	subs	r3, #1
 800b3c0:	4313      	orrs	r3, r2
 800b3c2:	4682      	mov	sl, r0
 800b3c4:	468b      	mov	fp, r1
 800b3c6:	f040 81e7 	bne.w	800b798 <__ieee754_pow+0x700>
 800b3ca:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800b480 <__ieee754_pow+0x3e8>
 800b3ce:	eeb0 8a47 	vmov.f32	s16, s14
 800b3d2:	eef0 8a67 	vmov.f32	s17, s15
 800b3d6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b3da:	2600      	movs	r6, #0
 800b3dc:	4632      	mov	r2, r6
 800b3de:	463b      	mov	r3, r7
 800b3e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3e4:	f7f4 ff70 	bl	80002c8 <__aeabi_dsub>
 800b3e8:	4622      	mov	r2, r4
 800b3ea:	462b      	mov	r3, r5
 800b3ec:	f7f5 f924 	bl	8000638 <__aeabi_dmul>
 800b3f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3f4:	4680      	mov	r8, r0
 800b3f6:	4689      	mov	r9, r1
 800b3f8:	4650      	mov	r0, sl
 800b3fa:	4659      	mov	r1, fp
 800b3fc:	f7f5 f91c 	bl	8000638 <__aeabi_dmul>
 800b400:	4602      	mov	r2, r0
 800b402:	460b      	mov	r3, r1
 800b404:	4640      	mov	r0, r8
 800b406:	4649      	mov	r1, r9
 800b408:	f7f4 ff60 	bl	80002cc <__adddf3>
 800b40c:	4632      	mov	r2, r6
 800b40e:	463b      	mov	r3, r7
 800b410:	4680      	mov	r8, r0
 800b412:	4689      	mov	r9, r1
 800b414:	4620      	mov	r0, r4
 800b416:	4629      	mov	r1, r5
 800b418:	f7f5 f90e 	bl	8000638 <__aeabi_dmul>
 800b41c:	460b      	mov	r3, r1
 800b41e:	4604      	mov	r4, r0
 800b420:	460d      	mov	r5, r1
 800b422:	4602      	mov	r2, r0
 800b424:	4649      	mov	r1, r9
 800b426:	4640      	mov	r0, r8
 800b428:	f7f4 ff50 	bl	80002cc <__adddf3>
 800b42c:	4b19      	ldr	r3, [pc, #100]	; (800b494 <__ieee754_pow+0x3fc>)
 800b42e:	4299      	cmp	r1, r3
 800b430:	ec45 4b19 	vmov	d9, r4, r5
 800b434:	4606      	mov	r6, r0
 800b436:	460f      	mov	r7, r1
 800b438:	468b      	mov	fp, r1
 800b43a:	f340 82f1 	ble.w	800ba20 <__ieee754_pow+0x988>
 800b43e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b442:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b446:	4303      	orrs	r3, r0
 800b448:	f000 81e4 	beq.w	800b814 <__ieee754_pow+0x77c>
 800b44c:	ec51 0b18 	vmov	r0, r1, d8
 800b450:	2200      	movs	r2, #0
 800b452:	2300      	movs	r3, #0
 800b454:	f7f5 fb62 	bl	8000b1c <__aeabi_dcmplt>
 800b458:	3800      	subs	r0, #0
 800b45a:	bf18      	it	ne
 800b45c:	2001      	movne	r0, #1
 800b45e:	e72b      	b.n	800b2b8 <__ieee754_pow+0x220>
 800b460:	60000000 	.word	0x60000000
 800b464:	3ff71547 	.word	0x3ff71547
 800b468:	f85ddf44 	.word	0xf85ddf44
 800b46c:	3e54ae0b 	.word	0x3e54ae0b
 800b470:	55555555 	.word	0x55555555
 800b474:	3fd55555 	.word	0x3fd55555
 800b478:	652b82fe 	.word	0x652b82fe
 800b47c:	3ff71547 	.word	0x3ff71547
 800b480:	00000000 	.word	0x00000000
 800b484:	bff00000 	.word	0xbff00000
 800b488:	3ff00000 	.word	0x3ff00000
 800b48c:	3fd00000 	.word	0x3fd00000
 800b490:	3fe00000 	.word	0x3fe00000
 800b494:	408fffff 	.word	0x408fffff
 800b498:	4bd5      	ldr	r3, [pc, #852]	; (800b7f0 <__ieee754_pow+0x758>)
 800b49a:	402b      	ands	r3, r5
 800b49c:	2200      	movs	r2, #0
 800b49e:	b92b      	cbnz	r3, 800b4ac <__ieee754_pow+0x414>
 800b4a0:	4bd4      	ldr	r3, [pc, #848]	; (800b7f4 <__ieee754_pow+0x75c>)
 800b4a2:	f7f5 f8c9 	bl	8000638 <__aeabi_dmul>
 800b4a6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b4aa:	460c      	mov	r4, r1
 800b4ac:	1523      	asrs	r3, r4, #20
 800b4ae:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b4b2:	4413      	add	r3, r2
 800b4b4:	9305      	str	r3, [sp, #20]
 800b4b6:	4bd0      	ldr	r3, [pc, #832]	; (800b7f8 <__ieee754_pow+0x760>)
 800b4b8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b4bc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b4c0:	429c      	cmp	r4, r3
 800b4c2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b4c6:	dd08      	ble.n	800b4da <__ieee754_pow+0x442>
 800b4c8:	4bcc      	ldr	r3, [pc, #816]	; (800b7fc <__ieee754_pow+0x764>)
 800b4ca:	429c      	cmp	r4, r3
 800b4cc:	f340 8162 	ble.w	800b794 <__ieee754_pow+0x6fc>
 800b4d0:	9b05      	ldr	r3, [sp, #20]
 800b4d2:	3301      	adds	r3, #1
 800b4d4:	9305      	str	r3, [sp, #20]
 800b4d6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b4da:	2400      	movs	r4, #0
 800b4dc:	00e3      	lsls	r3, r4, #3
 800b4de:	9307      	str	r3, [sp, #28]
 800b4e0:	4bc7      	ldr	r3, [pc, #796]	; (800b800 <__ieee754_pow+0x768>)
 800b4e2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b4e6:	ed93 7b00 	vldr	d7, [r3]
 800b4ea:	4629      	mov	r1, r5
 800b4ec:	ec53 2b17 	vmov	r2, r3, d7
 800b4f0:	eeb0 9a47 	vmov.f32	s18, s14
 800b4f4:	eef0 9a67 	vmov.f32	s19, s15
 800b4f8:	4682      	mov	sl, r0
 800b4fa:	f7f4 fee5 	bl	80002c8 <__aeabi_dsub>
 800b4fe:	4652      	mov	r2, sl
 800b500:	4606      	mov	r6, r0
 800b502:	460f      	mov	r7, r1
 800b504:	462b      	mov	r3, r5
 800b506:	ec51 0b19 	vmov	r0, r1, d9
 800b50a:	f7f4 fedf 	bl	80002cc <__adddf3>
 800b50e:	4602      	mov	r2, r0
 800b510:	460b      	mov	r3, r1
 800b512:	2000      	movs	r0, #0
 800b514:	49bb      	ldr	r1, [pc, #748]	; (800b804 <__ieee754_pow+0x76c>)
 800b516:	f7f5 f9b9 	bl	800088c <__aeabi_ddiv>
 800b51a:	ec41 0b1a 	vmov	d10, r0, r1
 800b51e:	4602      	mov	r2, r0
 800b520:	460b      	mov	r3, r1
 800b522:	4630      	mov	r0, r6
 800b524:	4639      	mov	r1, r7
 800b526:	f7f5 f887 	bl	8000638 <__aeabi_dmul>
 800b52a:	2300      	movs	r3, #0
 800b52c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b530:	9302      	str	r3, [sp, #8]
 800b532:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b536:	46ab      	mov	fp, r5
 800b538:	106d      	asrs	r5, r5, #1
 800b53a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b53e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800b542:	ec41 0b18 	vmov	d8, r0, r1
 800b546:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800b54a:	2200      	movs	r2, #0
 800b54c:	4640      	mov	r0, r8
 800b54e:	4649      	mov	r1, r9
 800b550:	4614      	mov	r4, r2
 800b552:	461d      	mov	r5, r3
 800b554:	f7f5 f870 	bl	8000638 <__aeabi_dmul>
 800b558:	4602      	mov	r2, r0
 800b55a:	460b      	mov	r3, r1
 800b55c:	4630      	mov	r0, r6
 800b55e:	4639      	mov	r1, r7
 800b560:	f7f4 feb2 	bl	80002c8 <__aeabi_dsub>
 800b564:	ec53 2b19 	vmov	r2, r3, d9
 800b568:	4606      	mov	r6, r0
 800b56a:	460f      	mov	r7, r1
 800b56c:	4620      	mov	r0, r4
 800b56e:	4629      	mov	r1, r5
 800b570:	f7f4 feaa 	bl	80002c8 <__aeabi_dsub>
 800b574:	4602      	mov	r2, r0
 800b576:	460b      	mov	r3, r1
 800b578:	4650      	mov	r0, sl
 800b57a:	4659      	mov	r1, fp
 800b57c:	f7f4 fea4 	bl	80002c8 <__aeabi_dsub>
 800b580:	4642      	mov	r2, r8
 800b582:	464b      	mov	r3, r9
 800b584:	f7f5 f858 	bl	8000638 <__aeabi_dmul>
 800b588:	4602      	mov	r2, r0
 800b58a:	460b      	mov	r3, r1
 800b58c:	4630      	mov	r0, r6
 800b58e:	4639      	mov	r1, r7
 800b590:	f7f4 fe9a 	bl	80002c8 <__aeabi_dsub>
 800b594:	ec53 2b1a 	vmov	r2, r3, d10
 800b598:	f7f5 f84e 	bl	8000638 <__aeabi_dmul>
 800b59c:	ec53 2b18 	vmov	r2, r3, d8
 800b5a0:	ec41 0b19 	vmov	d9, r0, r1
 800b5a4:	ec51 0b18 	vmov	r0, r1, d8
 800b5a8:	f7f5 f846 	bl	8000638 <__aeabi_dmul>
 800b5ac:	a37c      	add	r3, pc, #496	; (adr r3, 800b7a0 <__ieee754_pow+0x708>)
 800b5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b2:	4604      	mov	r4, r0
 800b5b4:	460d      	mov	r5, r1
 800b5b6:	f7f5 f83f 	bl	8000638 <__aeabi_dmul>
 800b5ba:	a37b      	add	r3, pc, #492	; (adr r3, 800b7a8 <__ieee754_pow+0x710>)
 800b5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c0:	f7f4 fe84 	bl	80002cc <__adddf3>
 800b5c4:	4622      	mov	r2, r4
 800b5c6:	462b      	mov	r3, r5
 800b5c8:	f7f5 f836 	bl	8000638 <__aeabi_dmul>
 800b5cc:	a378      	add	r3, pc, #480	; (adr r3, 800b7b0 <__ieee754_pow+0x718>)
 800b5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d2:	f7f4 fe7b 	bl	80002cc <__adddf3>
 800b5d6:	4622      	mov	r2, r4
 800b5d8:	462b      	mov	r3, r5
 800b5da:	f7f5 f82d 	bl	8000638 <__aeabi_dmul>
 800b5de:	a376      	add	r3, pc, #472	; (adr r3, 800b7b8 <__ieee754_pow+0x720>)
 800b5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e4:	f7f4 fe72 	bl	80002cc <__adddf3>
 800b5e8:	4622      	mov	r2, r4
 800b5ea:	462b      	mov	r3, r5
 800b5ec:	f7f5 f824 	bl	8000638 <__aeabi_dmul>
 800b5f0:	a373      	add	r3, pc, #460	; (adr r3, 800b7c0 <__ieee754_pow+0x728>)
 800b5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f6:	f7f4 fe69 	bl	80002cc <__adddf3>
 800b5fa:	4622      	mov	r2, r4
 800b5fc:	462b      	mov	r3, r5
 800b5fe:	f7f5 f81b 	bl	8000638 <__aeabi_dmul>
 800b602:	a371      	add	r3, pc, #452	; (adr r3, 800b7c8 <__ieee754_pow+0x730>)
 800b604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b608:	f7f4 fe60 	bl	80002cc <__adddf3>
 800b60c:	4622      	mov	r2, r4
 800b60e:	4606      	mov	r6, r0
 800b610:	460f      	mov	r7, r1
 800b612:	462b      	mov	r3, r5
 800b614:	4620      	mov	r0, r4
 800b616:	4629      	mov	r1, r5
 800b618:	f7f5 f80e 	bl	8000638 <__aeabi_dmul>
 800b61c:	4602      	mov	r2, r0
 800b61e:	460b      	mov	r3, r1
 800b620:	4630      	mov	r0, r6
 800b622:	4639      	mov	r1, r7
 800b624:	f7f5 f808 	bl	8000638 <__aeabi_dmul>
 800b628:	4642      	mov	r2, r8
 800b62a:	4604      	mov	r4, r0
 800b62c:	460d      	mov	r5, r1
 800b62e:	464b      	mov	r3, r9
 800b630:	ec51 0b18 	vmov	r0, r1, d8
 800b634:	f7f4 fe4a 	bl	80002cc <__adddf3>
 800b638:	ec53 2b19 	vmov	r2, r3, d9
 800b63c:	f7f4 fffc 	bl	8000638 <__aeabi_dmul>
 800b640:	4622      	mov	r2, r4
 800b642:	462b      	mov	r3, r5
 800b644:	f7f4 fe42 	bl	80002cc <__adddf3>
 800b648:	4642      	mov	r2, r8
 800b64a:	4682      	mov	sl, r0
 800b64c:	468b      	mov	fp, r1
 800b64e:	464b      	mov	r3, r9
 800b650:	4640      	mov	r0, r8
 800b652:	4649      	mov	r1, r9
 800b654:	f7f4 fff0 	bl	8000638 <__aeabi_dmul>
 800b658:	4b6b      	ldr	r3, [pc, #428]	; (800b808 <__ieee754_pow+0x770>)
 800b65a:	2200      	movs	r2, #0
 800b65c:	4606      	mov	r6, r0
 800b65e:	460f      	mov	r7, r1
 800b660:	f7f4 fe34 	bl	80002cc <__adddf3>
 800b664:	4652      	mov	r2, sl
 800b666:	465b      	mov	r3, fp
 800b668:	f7f4 fe30 	bl	80002cc <__adddf3>
 800b66c:	2000      	movs	r0, #0
 800b66e:	4604      	mov	r4, r0
 800b670:	460d      	mov	r5, r1
 800b672:	4602      	mov	r2, r0
 800b674:	460b      	mov	r3, r1
 800b676:	4640      	mov	r0, r8
 800b678:	4649      	mov	r1, r9
 800b67a:	f7f4 ffdd 	bl	8000638 <__aeabi_dmul>
 800b67e:	4b62      	ldr	r3, [pc, #392]	; (800b808 <__ieee754_pow+0x770>)
 800b680:	4680      	mov	r8, r0
 800b682:	4689      	mov	r9, r1
 800b684:	2200      	movs	r2, #0
 800b686:	4620      	mov	r0, r4
 800b688:	4629      	mov	r1, r5
 800b68a:	f7f4 fe1d 	bl	80002c8 <__aeabi_dsub>
 800b68e:	4632      	mov	r2, r6
 800b690:	463b      	mov	r3, r7
 800b692:	f7f4 fe19 	bl	80002c8 <__aeabi_dsub>
 800b696:	4602      	mov	r2, r0
 800b698:	460b      	mov	r3, r1
 800b69a:	4650      	mov	r0, sl
 800b69c:	4659      	mov	r1, fp
 800b69e:	f7f4 fe13 	bl	80002c8 <__aeabi_dsub>
 800b6a2:	ec53 2b18 	vmov	r2, r3, d8
 800b6a6:	f7f4 ffc7 	bl	8000638 <__aeabi_dmul>
 800b6aa:	4622      	mov	r2, r4
 800b6ac:	4606      	mov	r6, r0
 800b6ae:	460f      	mov	r7, r1
 800b6b0:	462b      	mov	r3, r5
 800b6b2:	ec51 0b19 	vmov	r0, r1, d9
 800b6b6:	f7f4 ffbf 	bl	8000638 <__aeabi_dmul>
 800b6ba:	4602      	mov	r2, r0
 800b6bc:	460b      	mov	r3, r1
 800b6be:	4630      	mov	r0, r6
 800b6c0:	4639      	mov	r1, r7
 800b6c2:	f7f4 fe03 	bl	80002cc <__adddf3>
 800b6c6:	4606      	mov	r6, r0
 800b6c8:	460f      	mov	r7, r1
 800b6ca:	4602      	mov	r2, r0
 800b6cc:	460b      	mov	r3, r1
 800b6ce:	4640      	mov	r0, r8
 800b6d0:	4649      	mov	r1, r9
 800b6d2:	f7f4 fdfb 	bl	80002cc <__adddf3>
 800b6d6:	a33e      	add	r3, pc, #248	; (adr r3, 800b7d0 <__ieee754_pow+0x738>)
 800b6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6dc:	2000      	movs	r0, #0
 800b6de:	4604      	mov	r4, r0
 800b6e0:	460d      	mov	r5, r1
 800b6e2:	f7f4 ffa9 	bl	8000638 <__aeabi_dmul>
 800b6e6:	4642      	mov	r2, r8
 800b6e8:	ec41 0b18 	vmov	d8, r0, r1
 800b6ec:	464b      	mov	r3, r9
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	4629      	mov	r1, r5
 800b6f2:	f7f4 fde9 	bl	80002c8 <__aeabi_dsub>
 800b6f6:	4602      	mov	r2, r0
 800b6f8:	460b      	mov	r3, r1
 800b6fa:	4630      	mov	r0, r6
 800b6fc:	4639      	mov	r1, r7
 800b6fe:	f7f4 fde3 	bl	80002c8 <__aeabi_dsub>
 800b702:	a335      	add	r3, pc, #212	; (adr r3, 800b7d8 <__ieee754_pow+0x740>)
 800b704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b708:	f7f4 ff96 	bl	8000638 <__aeabi_dmul>
 800b70c:	a334      	add	r3, pc, #208	; (adr r3, 800b7e0 <__ieee754_pow+0x748>)
 800b70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b712:	4606      	mov	r6, r0
 800b714:	460f      	mov	r7, r1
 800b716:	4620      	mov	r0, r4
 800b718:	4629      	mov	r1, r5
 800b71a:	f7f4 ff8d 	bl	8000638 <__aeabi_dmul>
 800b71e:	4602      	mov	r2, r0
 800b720:	460b      	mov	r3, r1
 800b722:	4630      	mov	r0, r6
 800b724:	4639      	mov	r1, r7
 800b726:	f7f4 fdd1 	bl	80002cc <__adddf3>
 800b72a:	9a07      	ldr	r2, [sp, #28]
 800b72c:	4b37      	ldr	r3, [pc, #220]	; (800b80c <__ieee754_pow+0x774>)
 800b72e:	4413      	add	r3, r2
 800b730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b734:	f7f4 fdca 	bl	80002cc <__adddf3>
 800b738:	4682      	mov	sl, r0
 800b73a:	9805      	ldr	r0, [sp, #20]
 800b73c:	468b      	mov	fp, r1
 800b73e:	f7f4 ff11 	bl	8000564 <__aeabi_i2d>
 800b742:	9a07      	ldr	r2, [sp, #28]
 800b744:	4b32      	ldr	r3, [pc, #200]	; (800b810 <__ieee754_pow+0x778>)
 800b746:	4413      	add	r3, r2
 800b748:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b74c:	4606      	mov	r6, r0
 800b74e:	460f      	mov	r7, r1
 800b750:	4652      	mov	r2, sl
 800b752:	465b      	mov	r3, fp
 800b754:	ec51 0b18 	vmov	r0, r1, d8
 800b758:	f7f4 fdb8 	bl	80002cc <__adddf3>
 800b75c:	4642      	mov	r2, r8
 800b75e:	464b      	mov	r3, r9
 800b760:	f7f4 fdb4 	bl	80002cc <__adddf3>
 800b764:	4632      	mov	r2, r6
 800b766:	463b      	mov	r3, r7
 800b768:	f7f4 fdb0 	bl	80002cc <__adddf3>
 800b76c:	2000      	movs	r0, #0
 800b76e:	4632      	mov	r2, r6
 800b770:	463b      	mov	r3, r7
 800b772:	4604      	mov	r4, r0
 800b774:	460d      	mov	r5, r1
 800b776:	f7f4 fda7 	bl	80002c8 <__aeabi_dsub>
 800b77a:	4642      	mov	r2, r8
 800b77c:	464b      	mov	r3, r9
 800b77e:	f7f4 fda3 	bl	80002c8 <__aeabi_dsub>
 800b782:	ec53 2b18 	vmov	r2, r3, d8
 800b786:	f7f4 fd9f 	bl	80002c8 <__aeabi_dsub>
 800b78a:	4602      	mov	r2, r0
 800b78c:	460b      	mov	r3, r1
 800b78e:	4650      	mov	r0, sl
 800b790:	4659      	mov	r1, fp
 800b792:	e610      	b.n	800b3b6 <__ieee754_pow+0x31e>
 800b794:	2401      	movs	r4, #1
 800b796:	e6a1      	b.n	800b4dc <__ieee754_pow+0x444>
 800b798:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800b7e8 <__ieee754_pow+0x750>
 800b79c:	e617      	b.n	800b3ce <__ieee754_pow+0x336>
 800b79e:	bf00      	nop
 800b7a0:	4a454eef 	.word	0x4a454eef
 800b7a4:	3fca7e28 	.word	0x3fca7e28
 800b7a8:	93c9db65 	.word	0x93c9db65
 800b7ac:	3fcd864a 	.word	0x3fcd864a
 800b7b0:	a91d4101 	.word	0xa91d4101
 800b7b4:	3fd17460 	.word	0x3fd17460
 800b7b8:	518f264d 	.word	0x518f264d
 800b7bc:	3fd55555 	.word	0x3fd55555
 800b7c0:	db6fabff 	.word	0xdb6fabff
 800b7c4:	3fdb6db6 	.word	0x3fdb6db6
 800b7c8:	33333303 	.word	0x33333303
 800b7cc:	3fe33333 	.word	0x3fe33333
 800b7d0:	e0000000 	.word	0xe0000000
 800b7d4:	3feec709 	.word	0x3feec709
 800b7d8:	dc3a03fd 	.word	0xdc3a03fd
 800b7dc:	3feec709 	.word	0x3feec709
 800b7e0:	145b01f5 	.word	0x145b01f5
 800b7e4:	be3e2fe0 	.word	0xbe3e2fe0
 800b7e8:	00000000 	.word	0x00000000
 800b7ec:	3ff00000 	.word	0x3ff00000
 800b7f0:	7ff00000 	.word	0x7ff00000
 800b7f4:	43400000 	.word	0x43400000
 800b7f8:	0003988e 	.word	0x0003988e
 800b7fc:	000bb679 	.word	0x000bb679
 800b800:	0800c3a0 	.word	0x0800c3a0
 800b804:	3ff00000 	.word	0x3ff00000
 800b808:	40080000 	.word	0x40080000
 800b80c:	0800c3c0 	.word	0x0800c3c0
 800b810:	0800c3b0 	.word	0x0800c3b0
 800b814:	a3b5      	add	r3, pc, #724	; (adr r3, 800baec <__ieee754_pow+0xa54>)
 800b816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b81a:	4640      	mov	r0, r8
 800b81c:	4649      	mov	r1, r9
 800b81e:	f7f4 fd55 	bl	80002cc <__adddf3>
 800b822:	4622      	mov	r2, r4
 800b824:	ec41 0b1a 	vmov	d10, r0, r1
 800b828:	462b      	mov	r3, r5
 800b82a:	4630      	mov	r0, r6
 800b82c:	4639      	mov	r1, r7
 800b82e:	f7f4 fd4b 	bl	80002c8 <__aeabi_dsub>
 800b832:	4602      	mov	r2, r0
 800b834:	460b      	mov	r3, r1
 800b836:	ec51 0b1a 	vmov	r0, r1, d10
 800b83a:	f7f5 f98d 	bl	8000b58 <__aeabi_dcmpgt>
 800b83e:	2800      	cmp	r0, #0
 800b840:	f47f ae04 	bne.w	800b44c <__ieee754_pow+0x3b4>
 800b844:	4aa4      	ldr	r2, [pc, #656]	; (800bad8 <__ieee754_pow+0xa40>)
 800b846:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b84a:	4293      	cmp	r3, r2
 800b84c:	f340 8108 	ble.w	800ba60 <__ieee754_pow+0x9c8>
 800b850:	151b      	asrs	r3, r3, #20
 800b852:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800b856:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b85a:	fa4a f303 	asr.w	r3, sl, r3
 800b85e:	445b      	add	r3, fp
 800b860:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800b864:	4e9d      	ldr	r6, [pc, #628]	; (800badc <__ieee754_pow+0xa44>)
 800b866:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b86a:	4116      	asrs	r6, r2
 800b86c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800b870:	2000      	movs	r0, #0
 800b872:	ea23 0106 	bic.w	r1, r3, r6
 800b876:	f1c2 0214 	rsb	r2, r2, #20
 800b87a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800b87e:	fa4a fa02 	asr.w	sl, sl, r2
 800b882:	f1bb 0f00 	cmp.w	fp, #0
 800b886:	4602      	mov	r2, r0
 800b888:	460b      	mov	r3, r1
 800b88a:	4620      	mov	r0, r4
 800b88c:	4629      	mov	r1, r5
 800b88e:	bfb8      	it	lt
 800b890:	f1ca 0a00 	rsblt	sl, sl, #0
 800b894:	f7f4 fd18 	bl	80002c8 <__aeabi_dsub>
 800b898:	ec41 0b19 	vmov	d9, r0, r1
 800b89c:	4642      	mov	r2, r8
 800b89e:	464b      	mov	r3, r9
 800b8a0:	ec51 0b19 	vmov	r0, r1, d9
 800b8a4:	f7f4 fd12 	bl	80002cc <__adddf3>
 800b8a8:	a37b      	add	r3, pc, #492	; (adr r3, 800ba98 <__ieee754_pow+0xa00>)
 800b8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ae:	2000      	movs	r0, #0
 800b8b0:	4604      	mov	r4, r0
 800b8b2:	460d      	mov	r5, r1
 800b8b4:	f7f4 fec0 	bl	8000638 <__aeabi_dmul>
 800b8b8:	ec53 2b19 	vmov	r2, r3, d9
 800b8bc:	4606      	mov	r6, r0
 800b8be:	460f      	mov	r7, r1
 800b8c0:	4620      	mov	r0, r4
 800b8c2:	4629      	mov	r1, r5
 800b8c4:	f7f4 fd00 	bl	80002c8 <__aeabi_dsub>
 800b8c8:	4602      	mov	r2, r0
 800b8ca:	460b      	mov	r3, r1
 800b8cc:	4640      	mov	r0, r8
 800b8ce:	4649      	mov	r1, r9
 800b8d0:	f7f4 fcfa 	bl	80002c8 <__aeabi_dsub>
 800b8d4:	a372      	add	r3, pc, #456	; (adr r3, 800baa0 <__ieee754_pow+0xa08>)
 800b8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8da:	f7f4 fead 	bl	8000638 <__aeabi_dmul>
 800b8de:	a372      	add	r3, pc, #456	; (adr r3, 800baa8 <__ieee754_pow+0xa10>)
 800b8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e4:	4680      	mov	r8, r0
 800b8e6:	4689      	mov	r9, r1
 800b8e8:	4620      	mov	r0, r4
 800b8ea:	4629      	mov	r1, r5
 800b8ec:	f7f4 fea4 	bl	8000638 <__aeabi_dmul>
 800b8f0:	4602      	mov	r2, r0
 800b8f2:	460b      	mov	r3, r1
 800b8f4:	4640      	mov	r0, r8
 800b8f6:	4649      	mov	r1, r9
 800b8f8:	f7f4 fce8 	bl	80002cc <__adddf3>
 800b8fc:	4604      	mov	r4, r0
 800b8fe:	460d      	mov	r5, r1
 800b900:	4602      	mov	r2, r0
 800b902:	460b      	mov	r3, r1
 800b904:	4630      	mov	r0, r6
 800b906:	4639      	mov	r1, r7
 800b908:	f7f4 fce0 	bl	80002cc <__adddf3>
 800b90c:	4632      	mov	r2, r6
 800b90e:	463b      	mov	r3, r7
 800b910:	4680      	mov	r8, r0
 800b912:	4689      	mov	r9, r1
 800b914:	f7f4 fcd8 	bl	80002c8 <__aeabi_dsub>
 800b918:	4602      	mov	r2, r0
 800b91a:	460b      	mov	r3, r1
 800b91c:	4620      	mov	r0, r4
 800b91e:	4629      	mov	r1, r5
 800b920:	f7f4 fcd2 	bl	80002c8 <__aeabi_dsub>
 800b924:	4642      	mov	r2, r8
 800b926:	4606      	mov	r6, r0
 800b928:	460f      	mov	r7, r1
 800b92a:	464b      	mov	r3, r9
 800b92c:	4640      	mov	r0, r8
 800b92e:	4649      	mov	r1, r9
 800b930:	f7f4 fe82 	bl	8000638 <__aeabi_dmul>
 800b934:	a35e      	add	r3, pc, #376	; (adr r3, 800bab0 <__ieee754_pow+0xa18>)
 800b936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93a:	4604      	mov	r4, r0
 800b93c:	460d      	mov	r5, r1
 800b93e:	f7f4 fe7b 	bl	8000638 <__aeabi_dmul>
 800b942:	a35d      	add	r3, pc, #372	; (adr r3, 800bab8 <__ieee754_pow+0xa20>)
 800b944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b948:	f7f4 fcbe 	bl	80002c8 <__aeabi_dsub>
 800b94c:	4622      	mov	r2, r4
 800b94e:	462b      	mov	r3, r5
 800b950:	f7f4 fe72 	bl	8000638 <__aeabi_dmul>
 800b954:	a35a      	add	r3, pc, #360	; (adr r3, 800bac0 <__ieee754_pow+0xa28>)
 800b956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95a:	f7f4 fcb7 	bl	80002cc <__adddf3>
 800b95e:	4622      	mov	r2, r4
 800b960:	462b      	mov	r3, r5
 800b962:	f7f4 fe69 	bl	8000638 <__aeabi_dmul>
 800b966:	a358      	add	r3, pc, #352	; (adr r3, 800bac8 <__ieee754_pow+0xa30>)
 800b968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b96c:	f7f4 fcac 	bl	80002c8 <__aeabi_dsub>
 800b970:	4622      	mov	r2, r4
 800b972:	462b      	mov	r3, r5
 800b974:	f7f4 fe60 	bl	8000638 <__aeabi_dmul>
 800b978:	a355      	add	r3, pc, #340	; (adr r3, 800bad0 <__ieee754_pow+0xa38>)
 800b97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97e:	f7f4 fca5 	bl	80002cc <__adddf3>
 800b982:	4622      	mov	r2, r4
 800b984:	462b      	mov	r3, r5
 800b986:	f7f4 fe57 	bl	8000638 <__aeabi_dmul>
 800b98a:	4602      	mov	r2, r0
 800b98c:	460b      	mov	r3, r1
 800b98e:	4640      	mov	r0, r8
 800b990:	4649      	mov	r1, r9
 800b992:	f7f4 fc99 	bl	80002c8 <__aeabi_dsub>
 800b996:	4604      	mov	r4, r0
 800b998:	460d      	mov	r5, r1
 800b99a:	4602      	mov	r2, r0
 800b99c:	460b      	mov	r3, r1
 800b99e:	4640      	mov	r0, r8
 800b9a0:	4649      	mov	r1, r9
 800b9a2:	f7f4 fe49 	bl	8000638 <__aeabi_dmul>
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	ec41 0b19 	vmov	d9, r0, r1
 800b9ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b9b0:	4620      	mov	r0, r4
 800b9b2:	4629      	mov	r1, r5
 800b9b4:	f7f4 fc88 	bl	80002c8 <__aeabi_dsub>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	460b      	mov	r3, r1
 800b9bc:	ec51 0b19 	vmov	r0, r1, d9
 800b9c0:	f7f4 ff64 	bl	800088c <__aeabi_ddiv>
 800b9c4:	4632      	mov	r2, r6
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	460d      	mov	r5, r1
 800b9ca:	463b      	mov	r3, r7
 800b9cc:	4640      	mov	r0, r8
 800b9ce:	4649      	mov	r1, r9
 800b9d0:	f7f4 fe32 	bl	8000638 <__aeabi_dmul>
 800b9d4:	4632      	mov	r2, r6
 800b9d6:	463b      	mov	r3, r7
 800b9d8:	f7f4 fc78 	bl	80002cc <__adddf3>
 800b9dc:	4602      	mov	r2, r0
 800b9de:	460b      	mov	r3, r1
 800b9e0:	4620      	mov	r0, r4
 800b9e2:	4629      	mov	r1, r5
 800b9e4:	f7f4 fc70 	bl	80002c8 <__aeabi_dsub>
 800b9e8:	4642      	mov	r2, r8
 800b9ea:	464b      	mov	r3, r9
 800b9ec:	f7f4 fc6c 	bl	80002c8 <__aeabi_dsub>
 800b9f0:	460b      	mov	r3, r1
 800b9f2:	4602      	mov	r2, r0
 800b9f4:	493a      	ldr	r1, [pc, #232]	; (800bae0 <__ieee754_pow+0xa48>)
 800b9f6:	2000      	movs	r0, #0
 800b9f8:	f7f4 fc66 	bl	80002c8 <__aeabi_dsub>
 800b9fc:	ec41 0b10 	vmov	d0, r0, r1
 800ba00:	ee10 3a90 	vmov	r3, s1
 800ba04:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800ba08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ba0c:	da2b      	bge.n	800ba66 <__ieee754_pow+0x9ce>
 800ba0e:	4650      	mov	r0, sl
 800ba10:	f000 f966 	bl	800bce0 <scalbn>
 800ba14:	ec51 0b10 	vmov	r0, r1, d0
 800ba18:	ec53 2b18 	vmov	r2, r3, d8
 800ba1c:	f7ff bbed 	b.w	800b1fa <__ieee754_pow+0x162>
 800ba20:	4b30      	ldr	r3, [pc, #192]	; (800bae4 <__ieee754_pow+0xa4c>)
 800ba22:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ba26:	429e      	cmp	r6, r3
 800ba28:	f77f af0c 	ble.w	800b844 <__ieee754_pow+0x7ac>
 800ba2c:	4b2e      	ldr	r3, [pc, #184]	; (800bae8 <__ieee754_pow+0xa50>)
 800ba2e:	440b      	add	r3, r1
 800ba30:	4303      	orrs	r3, r0
 800ba32:	d009      	beq.n	800ba48 <__ieee754_pow+0x9b0>
 800ba34:	ec51 0b18 	vmov	r0, r1, d8
 800ba38:	2200      	movs	r2, #0
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	f7f5 f86e 	bl	8000b1c <__aeabi_dcmplt>
 800ba40:	3800      	subs	r0, #0
 800ba42:	bf18      	it	ne
 800ba44:	2001      	movne	r0, #1
 800ba46:	e447      	b.n	800b2d8 <__ieee754_pow+0x240>
 800ba48:	4622      	mov	r2, r4
 800ba4a:	462b      	mov	r3, r5
 800ba4c:	f7f4 fc3c 	bl	80002c8 <__aeabi_dsub>
 800ba50:	4642      	mov	r2, r8
 800ba52:	464b      	mov	r3, r9
 800ba54:	f7f5 f876 	bl	8000b44 <__aeabi_dcmpge>
 800ba58:	2800      	cmp	r0, #0
 800ba5a:	f43f aef3 	beq.w	800b844 <__ieee754_pow+0x7ac>
 800ba5e:	e7e9      	b.n	800ba34 <__ieee754_pow+0x99c>
 800ba60:	f04f 0a00 	mov.w	sl, #0
 800ba64:	e71a      	b.n	800b89c <__ieee754_pow+0x804>
 800ba66:	ec51 0b10 	vmov	r0, r1, d0
 800ba6a:	4619      	mov	r1, r3
 800ba6c:	e7d4      	b.n	800ba18 <__ieee754_pow+0x980>
 800ba6e:	491c      	ldr	r1, [pc, #112]	; (800bae0 <__ieee754_pow+0xa48>)
 800ba70:	2000      	movs	r0, #0
 800ba72:	f7ff bb30 	b.w	800b0d6 <__ieee754_pow+0x3e>
 800ba76:	2000      	movs	r0, #0
 800ba78:	2100      	movs	r1, #0
 800ba7a:	f7ff bb2c 	b.w	800b0d6 <__ieee754_pow+0x3e>
 800ba7e:	4630      	mov	r0, r6
 800ba80:	4639      	mov	r1, r7
 800ba82:	f7ff bb28 	b.w	800b0d6 <__ieee754_pow+0x3e>
 800ba86:	9204      	str	r2, [sp, #16]
 800ba88:	f7ff bb7a 	b.w	800b180 <__ieee754_pow+0xe8>
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	f7ff bb64 	b.w	800b15a <__ieee754_pow+0xc2>
 800ba92:	bf00      	nop
 800ba94:	f3af 8000 	nop.w
 800ba98:	00000000 	.word	0x00000000
 800ba9c:	3fe62e43 	.word	0x3fe62e43
 800baa0:	fefa39ef 	.word	0xfefa39ef
 800baa4:	3fe62e42 	.word	0x3fe62e42
 800baa8:	0ca86c39 	.word	0x0ca86c39
 800baac:	be205c61 	.word	0xbe205c61
 800bab0:	72bea4d0 	.word	0x72bea4d0
 800bab4:	3e663769 	.word	0x3e663769
 800bab8:	c5d26bf1 	.word	0xc5d26bf1
 800babc:	3ebbbd41 	.word	0x3ebbbd41
 800bac0:	af25de2c 	.word	0xaf25de2c
 800bac4:	3f11566a 	.word	0x3f11566a
 800bac8:	16bebd93 	.word	0x16bebd93
 800bacc:	3f66c16c 	.word	0x3f66c16c
 800bad0:	5555553e 	.word	0x5555553e
 800bad4:	3fc55555 	.word	0x3fc55555
 800bad8:	3fe00000 	.word	0x3fe00000
 800badc:	000fffff 	.word	0x000fffff
 800bae0:	3ff00000 	.word	0x3ff00000
 800bae4:	4090cbff 	.word	0x4090cbff
 800bae8:	3f6f3400 	.word	0x3f6f3400
 800baec:	652b82fe 	.word	0x652b82fe
 800baf0:	3c971547 	.word	0x3c971547

0800baf4 <__ieee754_sqrt>:
 800baf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baf8:	ec55 4b10 	vmov	r4, r5, d0
 800bafc:	4e55      	ldr	r6, [pc, #340]	; (800bc54 <__ieee754_sqrt+0x160>)
 800bafe:	43ae      	bics	r6, r5
 800bb00:	ee10 0a10 	vmov	r0, s0
 800bb04:	ee10 3a10 	vmov	r3, s0
 800bb08:	462a      	mov	r2, r5
 800bb0a:	4629      	mov	r1, r5
 800bb0c:	d110      	bne.n	800bb30 <__ieee754_sqrt+0x3c>
 800bb0e:	ee10 2a10 	vmov	r2, s0
 800bb12:	462b      	mov	r3, r5
 800bb14:	f7f4 fd90 	bl	8000638 <__aeabi_dmul>
 800bb18:	4602      	mov	r2, r0
 800bb1a:	460b      	mov	r3, r1
 800bb1c:	4620      	mov	r0, r4
 800bb1e:	4629      	mov	r1, r5
 800bb20:	f7f4 fbd4 	bl	80002cc <__adddf3>
 800bb24:	4604      	mov	r4, r0
 800bb26:	460d      	mov	r5, r1
 800bb28:	ec45 4b10 	vmov	d0, r4, r5
 800bb2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb30:	2d00      	cmp	r5, #0
 800bb32:	dc10      	bgt.n	800bb56 <__ieee754_sqrt+0x62>
 800bb34:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bb38:	4330      	orrs	r0, r6
 800bb3a:	d0f5      	beq.n	800bb28 <__ieee754_sqrt+0x34>
 800bb3c:	b15d      	cbz	r5, 800bb56 <__ieee754_sqrt+0x62>
 800bb3e:	ee10 2a10 	vmov	r2, s0
 800bb42:	462b      	mov	r3, r5
 800bb44:	ee10 0a10 	vmov	r0, s0
 800bb48:	f7f4 fbbe 	bl	80002c8 <__aeabi_dsub>
 800bb4c:	4602      	mov	r2, r0
 800bb4e:	460b      	mov	r3, r1
 800bb50:	f7f4 fe9c 	bl	800088c <__aeabi_ddiv>
 800bb54:	e7e6      	b.n	800bb24 <__ieee754_sqrt+0x30>
 800bb56:	1512      	asrs	r2, r2, #20
 800bb58:	d074      	beq.n	800bc44 <__ieee754_sqrt+0x150>
 800bb5a:	07d4      	lsls	r4, r2, #31
 800bb5c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800bb60:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800bb64:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bb68:	bf5e      	ittt	pl
 800bb6a:	0fda      	lsrpl	r2, r3, #31
 800bb6c:	005b      	lslpl	r3, r3, #1
 800bb6e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800bb72:	2400      	movs	r4, #0
 800bb74:	0fda      	lsrs	r2, r3, #31
 800bb76:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800bb7a:	107f      	asrs	r7, r7, #1
 800bb7c:	005b      	lsls	r3, r3, #1
 800bb7e:	2516      	movs	r5, #22
 800bb80:	4620      	mov	r0, r4
 800bb82:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800bb86:	1886      	adds	r6, r0, r2
 800bb88:	428e      	cmp	r6, r1
 800bb8a:	bfde      	ittt	le
 800bb8c:	1b89      	suble	r1, r1, r6
 800bb8e:	18b0      	addle	r0, r6, r2
 800bb90:	18a4      	addle	r4, r4, r2
 800bb92:	0049      	lsls	r1, r1, #1
 800bb94:	3d01      	subs	r5, #1
 800bb96:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800bb9a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800bb9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bba2:	d1f0      	bne.n	800bb86 <__ieee754_sqrt+0x92>
 800bba4:	462a      	mov	r2, r5
 800bba6:	f04f 0e20 	mov.w	lr, #32
 800bbaa:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800bbae:	4281      	cmp	r1, r0
 800bbb0:	eb06 0c05 	add.w	ip, r6, r5
 800bbb4:	dc02      	bgt.n	800bbbc <__ieee754_sqrt+0xc8>
 800bbb6:	d113      	bne.n	800bbe0 <__ieee754_sqrt+0xec>
 800bbb8:	459c      	cmp	ip, r3
 800bbba:	d811      	bhi.n	800bbe0 <__ieee754_sqrt+0xec>
 800bbbc:	f1bc 0f00 	cmp.w	ip, #0
 800bbc0:	eb0c 0506 	add.w	r5, ip, r6
 800bbc4:	da43      	bge.n	800bc4e <__ieee754_sqrt+0x15a>
 800bbc6:	2d00      	cmp	r5, #0
 800bbc8:	db41      	blt.n	800bc4e <__ieee754_sqrt+0x15a>
 800bbca:	f100 0801 	add.w	r8, r0, #1
 800bbce:	1a09      	subs	r1, r1, r0
 800bbd0:	459c      	cmp	ip, r3
 800bbd2:	bf88      	it	hi
 800bbd4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800bbd8:	eba3 030c 	sub.w	r3, r3, ip
 800bbdc:	4432      	add	r2, r6
 800bbde:	4640      	mov	r0, r8
 800bbe0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800bbe4:	f1be 0e01 	subs.w	lr, lr, #1
 800bbe8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800bbec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bbf0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bbf4:	d1db      	bne.n	800bbae <__ieee754_sqrt+0xba>
 800bbf6:	430b      	orrs	r3, r1
 800bbf8:	d006      	beq.n	800bc08 <__ieee754_sqrt+0x114>
 800bbfa:	1c50      	adds	r0, r2, #1
 800bbfc:	bf13      	iteet	ne
 800bbfe:	3201      	addne	r2, #1
 800bc00:	3401      	addeq	r4, #1
 800bc02:	4672      	moveq	r2, lr
 800bc04:	f022 0201 	bicne.w	r2, r2, #1
 800bc08:	1063      	asrs	r3, r4, #1
 800bc0a:	0852      	lsrs	r2, r2, #1
 800bc0c:	07e1      	lsls	r1, r4, #31
 800bc0e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800bc12:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800bc16:	bf48      	it	mi
 800bc18:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800bc1c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800bc20:	4614      	mov	r4, r2
 800bc22:	e781      	b.n	800bb28 <__ieee754_sqrt+0x34>
 800bc24:	0ad9      	lsrs	r1, r3, #11
 800bc26:	3815      	subs	r0, #21
 800bc28:	055b      	lsls	r3, r3, #21
 800bc2a:	2900      	cmp	r1, #0
 800bc2c:	d0fa      	beq.n	800bc24 <__ieee754_sqrt+0x130>
 800bc2e:	02cd      	lsls	r5, r1, #11
 800bc30:	d50a      	bpl.n	800bc48 <__ieee754_sqrt+0x154>
 800bc32:	f1c2 0420 	rsb	r4, r2, #32
 800bc36:	fa23 f404 	lsr.w	r4, r3, r4
 800bc3a:	1e55      	subs	r5, r2, #1
 800bc3c:	4093      	lsls	r3, r2
 800bc3e:	4321      	orrs	r1, r4
 800bc40:	1b42      	subs	r2, r0, r5
 800bc42:	e78a      	b.n	800bb5a <__ieee754_sqrt+0x66>
 800bc44:	4610      	mov	r0, r2
 800bc46:	e7f0      	b.n	800bc2a <__ieee754_sqrt+0x136>
 800bc48:	0049      	lsls	r1, r1, #1
 800bc4a:	3201      	adds	r2, #1
 800bc4c:	e7ef      	b.n	800bc2e <__ieee754_sqrt+0x13a>
 800bc4e:	4680      	mov	r8, r0
 800bc50:	e7bd      	b.n	800bbce <__ieee754_sqrt+0xda>
 800bc52:	bf00      	nop
 800bc54:	7ff00000 	.word	0x7ff00000

0800bc58 <with_errno>:
 800bc58:	b570      	push	{r4, r5, r6, lr}
 800bc5a:	4604      	mov	r4, r0
 800bc5c:	460d      	mov	r5, r1
 800bc5e:	4616      	mov	r6, r2
 800bc60:	f7fa fc06 	bl	8006470 <__errno>
 800bc64:	4629      	mov	r1, r5
 800bc66:	6006      	str	r6, [r0, #0]
 800bc68:	4620      	mov	r0, r4
 800bc6a:	bd70      	pop	{r4, r5, r6, pc}

0800bc6c <xflow>:
 800bc6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bc6e:	4614      	mov	r4, r2
 800bc70:	461d      	mov	r5, r3
 800bc72:	b108      	cbz	r0, 800bc78 <xflow+0xc>
 800bc74:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bc78:	e9cd 2300 	strd	r2, r3, [sp]
 800bc7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc80:	4620      	mov	r0, r4
 800bc82:	4629      	mov	r1, r5
 800bc84:	f7f4 fcd8 	bl	8000638 <__aeabi_dmul>
 800bc88:	2222      	movs	r2, #34	; 0x22
 800bc8a:	b003      	add	sp, #12
 800bc8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc90:	f7ff bfe2 	b.w	800bc58 <with_errno>

0800bc94 <__math_uflow>:
 800bc94:	b508      	push	{r3, lr}
 800bc96:	2200      	movs	r2, #0
 800bc98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bc9c:	f7ff ffe6 	bl	800bc6c <xflow>
 800bca0:	ec41 0b10 	vmov	d0, r0, r1
 800bca4:	bd08      	pop	{r3, pc}

0800bca6 <__math_oflow>:
 800bca6:	b508      	push	{r3, lr}
 800bca8:	2200      	movs	r2, #0
 800bcaa:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800bcae:	f7ff ffdd 	bl	800bc6c <xflow>
 800bcb2:	ec41 0b10 	vmov	d0, r0, r1
 800bcb6:	bd08      	pop	{r3, pc}

0800bcb8 <fabs>:
 800bcb8:	ec51 0b10 	vmov	r0, r1, d0
 800bcbc:	ee10 2a10 	vmov	r2, s0
 800bcc0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bcc4:	ec43 2b10 	vmov	d0, r2, r3
 800bcc8:	4770      	bx	lr

0800bcca <finite>:
 800bcca:	b082      	sub	sp, #8
 800bccc:	ed8d 0b00 	vstr	d0, [sp]
 800bcd0:	9801      	ldr	r0, [sp, #4]
 800bcd2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800bcd6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800bcda:	0fc0      	lsrs	r0, r0, #31
 800bcdc:	b002      	add	sp, #8
 800bcde:	4770      	bx	lr

0800bce0 <scalbn>:
 800bce0:	b570      	push	{r4, r5, r6, lr}
 800bce2:	ec55 4b10 	vmov	r4, r5, d0
 800bce6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800bcea:	4606      	mov	r6, r0
 800bcec:	462b      	mov	r3, r5
 800bcee:	b99a      	cbnz	r2, 800bd18 <scalbn+0x38>
 800bcf0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bcf4:	4323      	orrs	r3, r4
 800bcf6:	d036      	beq.n	800bd66 <scalbn+0x86>
 800bcf8:	4b39      	ldr	r3, [pc, #228]	; (800bde0 <scalbn+0x100>)
 800bcfa:	4629      	mov	r1, r5
 800bcfc:	ee10 0a10 	vmov	r0, s0
 800bd00:	2200      	movs	r2, #0
 800bd02:	f7f4 fc99 	bl	8000638 <__aeabi_dmul>
 800bd06:	4b37      	ldr	r3, [pc, #220]	; (800bde4 <scalbn+0x104>)
 800bd08:	429e      	cmp	r6, r3
 800bd0a:	4604      	mov	r4, r0
 800bd0c:	460d      	mov	r5, r1
 800bd0e:	da10      	bge.n	800bd32 <scalbn+0x52>
 800bd10:	a32b      	add	r3, pc, #172	; (adr r3, 800bdc0 <scalbn+0xe0>)
 800bd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd16:	e03a      	b.n	800bd8e <scalbn+0xae>
 800bd18:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800bd1c:	428a      	cmp	r2, r1
 800bd1e:	d10c      	bne.n	800bd3a <scalbn+0x5a>
 800bd20:	ee10 2a10 	vmov	r2, s0
 800bd24:	4620      	mov	r0, r4
 800bd26:	4629      	mov	r1, r5
 800bd28:	f7f4 fad0 	bl	80002cc <__adddf3>
 800bd2c:	4604      	mov	r4, r0
 800bd2e:	460d      	mov	r5, r1
 800bd30:	e019      	b.n	800bd66 <scalbn+0x86>
 800bd32:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800bd36:	460b      	mov	r3, r1
 800bd38:	3a36      	subs	r2, #54	; 0x36
 800bd3a:	4432      	add	r2, r6
 800bd3c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800bd40:	428a      	cmp	r2, r1
 800bd42:	dd08      	ble.n	800bd56 <scalbn+0x76>
 800bd44:	2d00      	cmp	r5, #0
 800bd46:	a120      	add	r1, pc, #128	; (adr r1, 800bdc8 <scalbn+0xe8>)
 800bd48:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd4c:	da1c      	bge.n	800bd88 <scalbn+0xa8>
 800bd4e:	a120      	add	r1, pc, #128	; (adr r1, 800bdd0 <scalbn+0xf0>)
 800bd50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd54:	e018      	b.n	800bd88 <scalbn+0xa8>
 800bd56:	2a00      	cmp	r2, #0
 800bd58:	dd08      	ble.n	800bd6c <scalbn+0x8c>
 800bd5a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bd5e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bd62:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bd66:	ec45 4b10 	vmov	d0, r4, r5
 800bd6a:	bd70      	pop	{r4, r5, r6, pc}
 800bd6c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800bd70:	da19      	bge.n	800bda6 <scalbn+0xc6>
 800bd72:	f24c 3350 	movw	r3, #50000	; 0xc350
 800bd76:	429e      	cmp	r6, r3
 800bd78:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800bd7c:	dd0a      	ble.n	800bd94 <scalbn+0xb4>
 800bd7e:	a112      	add	r1, pc, #72	; (adr r1, 800bdc8 <scalbn+0xe8>)
 800bd80:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d1e2      	bne.n	800bd4e <scalbn+0x6e>
 800bd88:	a30f      	add	r3, pc, #60	; (adr r3, 800bdc8 <scalbn+0xe8>)
 800bd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd8e:	f7f4 fc53 	bl	8000638 <__aeabi_dmul>
 800bd92:	e7cb      	b.n	800bd2c <scalbn+0x4c>
 800bd94:	a10a      	add	r1, pc, #40	; (adr r1, 800bdc0 <scalbn+0xe0>)
 800bd96:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d0b8      	beq.n	800bd10 <scalbn+0x30>
 800bd9e:	a10e      	add	r1, pc, #56	; (adr r1, 800bdd8 <scalbn+0xf8>)
 800bda0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bda4:	e7b4      	b.n	800bd10 <scalbn+0x30>
 800bda6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bdaa:	3236      	adds	r2, #54	; 0x36
 800bdac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bdb0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800bdb4:	4620      	mov	r0, r4
 800bdb6:	4b0c      	ldr	r3, [pc, #48]	; (800bde8 <scalbn+0x108>)
 800bdb8:	2200      	movs	r2, #0
 800bdba:	e7e8      	b.n	800bd8e <scalbn+0xae>
 800bdbc:	f3af 8000 	nop.w
 800bdc0:	c2f8f359 	.word	0xc2f8f359
 800bdc4:	01a56e1f 	.word	0x01a56e1f
 800bdc8:	8800759c 	.word	0x8800759c
 800bdcc:	7e37e43c 	.word	0x7e37e43c
 800bdd0:	8800759c 	.word	0x8800759c
 800bdd4:	fe37e43c 	.word	0xfe37e43c
 800bdd8:	c2f8f359 	.word	0xc2f8f359
 800bddc:	81a56e1f 	.word	0x81a56e1f
 800bde0:	43500000 	.word	0x43500000
 800bde4:	ffff3cb0 	.word	0xffff3cb0
 800bde8:	3c900000 	.word	0x3c900000

0800bdec <_init>:
 800bdec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdee:	bf00      	nop
 800bdf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdf2:	bc08      	pop	{r3}
 800bdf4:	469e      	mov	lr, r3
 800bdf6:	4770      	bx	lr

0800bdf8 <_fini>:
 800bdf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdfa:	bf00      	nop
 800bdfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdfe:	bc08      	pop	{r3}
 800be00:	469e      	mov	lr, r3
 800be02:	4770      	bx	lr
