,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/westerndigitalcorporation/swerv_eh1.git,2018-11-29 04:49:47+00:00,A directory of Western Digital’s RISC-V SweRV Cores,132,westerndigitalcorporation/swerv_eh1,159609215,SystemVerilog,swerv_eh1,4405,846,2024-04-09 01:09:10+00:00,[],https://api.github.com/licenses/apache-2.0
1,https://github.com/trivialmips/nontrivial-mips.git,2019-02-20 12:02:17+00:00,"NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.",95,trivialmips/nontrivial-mips,171665435,SystemVerilog,nontrivial-mips,21347,552,2024-04-11 05:51:34+00:00,"['systemverilog', 'mips', 'fpga-soc-linux', 'fpga-soc', 'cpu', 'fpga', 'xilinx']",
2,https://github.com/black-parrot/black-parrot.git,2018-09-18 04:01:42+00:00,A Linux-capable RISC-V multicore for and by the world,174,black-parrot/black-parrot,149226772,SystemVerilog,black-parrot,35134,524,2024-04-12 12:10:16+00:00,[],https://api.github.com/licenses/bsd-3-clause
3,https://github.com/bespoke-silicon-group/basejump_stl.git,2019-04-04 15:52:33+00:00,BaseJump STL: A Standard Template Library for SystemVerilog,91,bespoke-silicon-group/basejump_stl,179529893,SystemVerilog,basejump_stl,8424,444,2024-04-12 20:04:31+00:00,[],
4,https://github.com/facebookresearch/deepfloat.git,2018-09-27 21:04:49+00:00,"An exploration of log domain ""alternative floating point"" for hardware ML/AI accelerators.",40,facebookresearch/deepfloat,150647659,SystemVerilog,deepfloat,316,385,2024-03-17 12:54:43+00:00,[],
5,https://github.com/openhwgroup/cvfpu.git,2018-09-23 14:08:13+00:00,Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.,100,openhwgroup/cvfpu,149990255,SystemVerilog,cvfpu,6711,358,2024-04-12 14:21:49+00:00,[],https://api.github.com/licenses/apache-2.0
6,https://github.com/WangXuan95/USTC-RVSoC.git,2019-02-05 08:16:27+00:00,An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC，包含一个简单且可扩展的外设总线。,69,WangXuan95/USTC-RVSoC,169208857,SystemVerilog,USTC-RVSoC,65246,313,2024-04-05 15:10:18+00:00,"['riscv', 'risc-v', 'rv32i', 'soc', 'fpga', 'softcore', 'rtl', 'verilog', 'systemverilog', 'cpu']",https://api.github.com/licenses/gpl-3.0
7,https://github.com/taichi-ishitani/tvip-axi.git,2018-09-22 14:43:33+00:00,AMBA AXI VIP,92,taichi-ishitani/tvip-axi,149885780,SystemVerilog,tvip-axi,150,295,2024-04-04 07:52:59+00:00,"['systemverilog', 'uvm', 'amba', 'amba-axi', 'axi', 'axi4', 'vip']",https://api.github.com/licenses/apache-2.0
8,https://github.com/bespoke-silicon-group/bsg_manycore.git,2019-04-12 18:13:30+00:00,"Tile based architecture designed for computing efficiency, scalability and generality",56,bespoke-silicon-group/bsg_manycore,181061284,SystemVerilog,bsg_manycore,11020,210,2024-02-17 01:47:55+00:00,[],
9,https://github.com/pulp-platform/riscv-dbg.git,2019-01-24 11:49:31+00:00,RISC-V Debug Support for our PULP RISC-V Cores,68,pulp-platform/riscv-dbg,167359198,SystemVerilog,riscv-dbg,430,183,2024-04-09 16:46:59+00:00,"['riscv', 'debug']",
10,https://github.com/tilk/riscv-simple-sv.git,2019-04-18 13:11:10+00:00,A simple RISC V core for teaching,17,tilk/riscv-simple-sv,182090180,SystemVerilog,riscv-simple-sv,153,147,2024-04-08 02:02:55+00:00,"['risc-v', 'riscv', 'verilog']",https://api.github.com/licenses/bsd-3-clause
11,https://github.com/ijor/fx68k.git,2018-11-15 13:36:10+00:00,FX68K 68000 cycle accurate SystemVerilog core,30,ijor/fx68k,157717120,SystemVerilog,fx68k,60,130,2024-02-27 04:21:51+00:00,[],https://api.github.com/licenses/gpl-3.0
12,https://github.com/ZcashFoundation/zcash-fpga.git,2019-01-13 02:34:34+00:00,Zcash FPGA acceleration engine,45,ZcashFoundation/zcash-fpga,165457925,SystemVerilog,zcash-fpga,32457,114,2024-02-28 20:22:34+00:00,[],https://api.github.com/licenses/gpl-3.0
13,https://github.com/pulp-platform/register_interface.git,2018-09-17 15:10:35+00:00,Generic Register Interface (contains various adapters),19,pulp-platform/register_interface,149144240,SystemVerilog,register_interface,774,80,2024-04-11 13:56:55+00:00,[],
14,https://github.com/mmxsrup/axi4-interface.git,2019-01-06 01:00:25+00:00,AXI4 and AXI4-Lite interface definitions,27,mmxsrup/axi4-interface,164264048,SystemVerilog,axi4-interface,32,65,2024-04-01 09:51:51+00:00,"['axi4', 'axi4-lite', 'fpga', 'systemverilog', 'axi4-stream']",https://api.github.com/licenses/gpl-3.0
15,https://github.com/Featherweight-IP/fwrisc.git,2018-10-30 05:13:10+00:00,Featherweight RISC-V implementation,9,Featherweight-IP/fwrisc,155328026,SystemVerilog,fwrisc,3096,51,2023-12-22 15:51:50+00:00,"['risc-v', 'zephyr', 'verilog']",https://api.github.com/licenses/apache-2.0
16,https://github.com/Pusty/writeups.git,2018-11-27 00:15:10+00:00,Writeups for CTFs,5,Pusty/writeups,159250502,SystemVerilog,writeups,16177,51,2024-03-27 14:01:21+00:00,[],None
17,https://github.com/pulp-platform/bigpulp.git,2018-09-12 11:39:55+00:00,"⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform",17,pulp-platform/bigpulp,148470875,SystemVerilog,bigpulp,1936,50,2023-08-09 03:31:26+00:00,[],
18,https://github.com/dpretet/cdc.git,2019-03-17 10:16:29+00:00,Repository gathering basic modules for CDC purpose,6,dpretet/cdc,176084817,SystemVerilog,cdc,21,45,2024-04-13 06:41:04+00:00,"['cdc', 'fgpa', 'asic', 'timing', 'cross-domain-crossing', 'pulse-synchronizer', 'fifo']",https://api.github.com/licenses/apache-2.0
19,https://github.com/pulp-platform/axi_riscv_atomics.git,2019-02-18 17:49:13+00:00,AXI Adapter(s) for RISC-V Atomic Operations,12,pulp-platform/axi_riscv_atomics,171329571,SystemVerilog,axi_riscv_atomics,325,42,2024-03-30 14:00:14+00:00,[],
20,https://github.com/pulp-platform/common_verification.git,2019-01-10 08:44:13+00:00,SystemVerilog modules and classes commonly used for verification,11,pulp-platform/common_verification,165023449,SystemVerilog,common_verification,63,39,2024-03-31 14:12:30+00:00,[],
21,https://github.com/ARM-software/DeepFreeze.git,2019-02-11 20:03:03+00:00,,19,ARM-software/DeepFreeze,170193398,SystemVerilog,DeepFreeze,22587,38,2023-09-01 03:17:21+00:00,[],https://api.github.com/licenses/mit
22,https://github.com/darthsider/UART.git,2018-12-21 13:08:57+00:00,UART design in SV and verification using UVM and SV,14,darthsider/UART,162715455,SystemVerilog,UART,50,38,2024-04-07 07:51:14+00:00,[],None
23,https://github.com/muneebullashariff/i2c_vip.git,2019-04-01 07:53:01+00:00,Verification IP for I2C protocol,70,muneebullashariff/i2c_vip,178812890,SystemVerilog,i2c_vip,9696,34,2024-04-05 06:59:49+00:00,[],https://api.github.com/licenses/apache-2.0
24,https://github.com/designsolver/ahb3_uvm_tb.git,2019-03-11 02:01:03+00:00,AMBA 3 AHB UVM TB,9,designsolver/ahb3_uvm_tb,174907805,SystemVerilog,ahb3_uvm_tb,32,32,2024-03-26 13:23:11+00:00,[],https://api.github.com/licenses/mit
25,https://github.com/emwzq/example_uvm.git,2019-01-22 06:58:38+00:00,UVM实战随书源码,14,emwzq/example_uvm,166943921,SystemVerilog,example_uvm,2121,32,2024-03-14 06:55:40+00:00,[],None
26,https://github.com/esynr3z/usb20dev.git,2018-09-28 07:44:47+00:00,USB 2.0 FS Device controller IP core written in SystemVerilog,12,esynr3z/usb20dev,150704302,SystemVerilog,usb20dev,1338,30,2024-03-28 13:48:15+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/adamchristiansen/fpga-ethernet-udp.git,2018-09-04 20:42:34+00:00,An HDL design for sending data over Ethernet,9,adamchristiansen/fpga-ethernet-udp,147415296,SystemVerilog,fpga-ethernet-udp,117,28,2024-04-08 01:04:55+00:00,"['ethernet', 'fpga', 'hdl', 'ip', 'ipv4', 'mac', 'mii', 'phy', 'udp']",https://api.github.com/licenses/mit
28,https://github.com/Dmitriy0111/nanoFOX.git,2018-11-19 12:49:47+00:00,A small RISC-V core (SystemVerilog),2,Dmitriy0111/nanoFOX,158221925,SystemVerilog,nanoFOX,2352,28,2024-03-21 21:09:44+00:00,"['systemverilog', 'risc-v', 'education', 'programming', 'microarchitecture', 'cpu']",https://api.github.com/licenses/apache-2.0
29,https://github.com/designsolver/ahb2apb_bridge_vip.git,2019-03-04 06:12:28+00:00,AHB to APB Bridge VIP,12,designsolver/ahb2apb_bridge_vip,173684481,SystemVerilog,ahb2apb_bridge_vip,27,27,2024-04-02 06:22:09+00:00,[],https://api.github.com/licenses/mit
30,https://github.com/carsonrobles/fpga-guitar-pedal.git,2019-01-18 22:58:38+00:00,FPGA based guitar effect station.,4,carsonrobles/fpga-guitar-pedal,166483062,SystemVerilog,fpga-guitar-pedal,8102,25,2024-01-13 15:05:05+00:00,[],None
31,https://github.com/kaushalmodi/nim-systemverilog-dpic.git,2019-01-22 19:16:03+00:00,Using Nim to interface with SystemVerilog test benches via DPI-C,5,kaushalmodi/nim-systemverilog-dpic,167052284,SystemVerilog,nim-systemverilog-dpic,2980,23,2023-11-28 05:26:17+00:00,"['nim', 'dpi-c', 'systemverilog', 'verification', 'c', 'cpp']",None
32,https://github.com/supranational/hardware.git,2019-04-26 17:52:36+00:00,Low level arithmetic primitives in RTL,4,supranational/hardware,183672134,SystemVerilog,hardware,46,20,2024-04-01 02:00:58+00:00,[],https://api.github.com/licenses/apache-2.0
33,https://github.com/vfinotti/cortex-m0-soft-microcontroller.git,2018-09-25 19:55:13+00:00,Soft-microcontroller implementation of an ARM Cortex-M0,8,vfinotti/cortex-m0-soft-microcontroller,150321500,SystemVerilog,cortex-m0-soft-microcontroller,206,20,2024-02-14 00:30:13+00:00,[],https://api.github.com/licenses/mit
34,https://github.com/isuckatdrifting/Gaia.git,2019-02-17 02:47:45+00:00,Generate UVM testbench framework template files with Python 3,6,isuckatdrifting/Gaia,171074999,SystemVerilog,Gaia,996,20,2024-02-27 01:11:36+00:00,"['python', 'uvm', 'uvm-template', 'systemverilog']",https://api.github.com/licenses/apache-2.0
35,https://github.com/mingzhang952/uvm_auto.git,2018-11-02 11:40:01+00:00,uvm auto generator,13,mingzhang952/uvm_auto,155858002,SystemVerilog,uvm_auto,8,20,2023-07-22 04:11:06+00:00,[],https://api.github.com/licenses/apache-2.0
36,https://github.com/gokulbalagopal/Verification-of-FIFO-using-SystemVerilog.git,2019-02-06 02:29:30+00:00,"Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog. Created components like generator, driver, monitor, scoreboard, interface, environment, and testbench. ",7,gokulbalagopal/Verification-of-FIFO-using-SystemVerilog,169345528,SystemVerilog,Verification-of-FIFO-using-SystemVerilog,8,17,2024-04-12 11:19:18+00:00,[],None
37,https://github.com/gundy/tinyfpga-bx-demos.git,2018-08-27 04:29:26+00:00,Some simple demo routines for the TinyFPGA BX,5,gundy/tinyfpga-bx-demos,146246929,SystemVerilog,tinyfpga-bx-demos,226,16,2021-01-21 22:13:13+00:00,[],
38,https://github.com/vatsal184/RISCV-UVM-Verification.git,2019-02-13 15:19:58+00:00,,4,vatsal184/RISCV-UVM-Verification,170529553,SystemVerilog,RISCV-UVM-Verification,54,16,2024-04-07 02:38:34+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/toivoh/rastrgrafx.git,2019-02-24 15:54:31+00:00,FPGA implementation of a simple scanline based 2d graphics engine,1,toivoh/rastrgrafx,172357477,SystemVerilog,rastrgrafx,17,16,2024-02-24 00:12:05+00:00,[],https://api.github.com/licenses/mit
40,https://github.com/gchinna/uvm-1.2.git,2018-12-05 01:41:40+00:00,uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz,7,gchinna/uvm-1.2,160443180,SystemVerilog,uvm-1.2,2082,15,2024-03-13 01:59:23+00:00,[],https://api.github.com/licenses/apache-2.0
41,https://github.com/medalotte/SystemVerilog-UART.git,2019-03-21 03:59:24+00:00,Simple UART transmitter and receiver,9,medalotte/SystemVerilog-UART,176866911,SystemVerilog,SystemVerilog-UART,34,15,2024-03-23 05:18:12+00:00,['uart'],https://api.github.com/licenses/mit
42,https://github.com/zhajio1988/uvm_candy_lover.git,2019-03-15 03:29:07+00:00,:candy:UVM candy lover testbench  which uses YASA as simulation script,7,zhajio1988/uvm_candy_lover,175742258,SystemVerilog,uvm_candy_lover,59,15,2024-04-10 20:39:01+00:00,"['sv', 'uvm', 'yasa', 'dv']",None
43,https://github.com/shady831213/jarvisuk.git,2019-03-20 13:04:36+00:00,Just A Really Very Impressive Systemverilog UVM Kit,1,shady831213/jarvisuk,176735404,SystemVerilog,jarvisuk,68,15,2023-11-06 06:30:15+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/intel/multi_power_sequencer.git,2019-05-14 23:24:04+00:00,"Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, such as dynamic adjustments and debug via PMBus, adjustable timing, power rail grouping, etc.",5,intel/multi_power_sequencer,186714717,SystemVerilog,multi_power_sequencer,1604,15,2024-03-03 04:48:40+00:00,[],https://api.github.com/licenses/mit
45,https://github.com/deekshithkrishnegowda/AHB2APB-bridge-IP-core-verification.git,2018-10-13 04:03:55+00:00,Maven Silicon Project,2,deekshithkrishnegowda/AHB2APB-bridge-IP-core-verification,152833540,SystemVerilog,AHB2APB-bridge-IP-core-verification,19298,15,2024-04-02 06:22:13+00:00,[],None
46,https://github.com/da-steve101/radio_modulation.git,2018-12-10 21:19:56+00:00,Classify modulation of signals,4,da-steve101/radio_modulation,161237722,SystemVerilog,radio_modulation,113224,14,2022-06-03 05:39:58+00:00,[],https://api.github.com/licenses/lgpl-3.0
47,https://github.com/pulp-platform/fpu_div_sqrt_mvp.git,2018-09-23 14:23:15+00:00,[UNRELEASED] FP div/sqrt unit for transprecision,13,pulp-platform/fpu_div_sqrt_mvp,149991470,SystemVerilog,fpu_div_sqrt_mvp,760,14,2024-04-03 03:03:02+00:00,[],
48,https://github.com/openformal/sva_basics.git,2019-02-08 16:06:43+00:00,This repository is compilation of basics of System Verilog Assertions in context of formal verification,2,openformal/sva_basics,169761296,SystemVerilog,sva_basics,104,14,2024-02-29 02:17:56+00:00,[],https://api.github.com/licenses/apache-2.0
49,https://github.com/muneebullashariff/uart_vip.git,2019-04-01 07:48:57+00:00,Verification IP for UART protocol,11,muneebullashariff/uart_vip,178812236,SystemVerilog,uart_vip,806,13,2023-10-17 13:31:07+00:00,[],https://api.github.com/licenses/apache-2.0
50,https://github.com/zhajio1988/YasaUvk.git,2019-03-29 07:44:56+00:00,:bug:UVM verification kits which uses YASA as simulation script,4,zhajio1988/YasaUvk,178357323,SystemVerilog,YasaUvk,60,13,2022-07-07 02:05:30+00:00,"['ic', 'dv', 'systemverilog', 'uvm']",https://api.github.com/licenses/apache-2.0
51,https://github.com/muneebullashariff/spi_vip.git,2019-04-01 07:52:39+00:00,Verification IP for SPI protocol,12,muneebullashariff/spi_vip,178812819,SystemVerilog,spi_vip,1393,13,2023-12-04 04:56:48+00:00,[],https://api.github.com/licenses/apache-2.0
52,https://github.com/JoseIuri/axi4lite2uart.git,2018-11-07 11:02:17+00:00,This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.,3,JoseIuri/axi4lite2uart,156533461,SystemVerilog,axi4lite2uart,68,13,2023-11-08 14:56:09+00:00,"['microcontroller-bus-architecture', 'bridge']",https://api.github.com/licenses/mit
53,https://github.com/lowRISC/ariane-ethernet.git,2019-01-28 16:45:28+00:00,open-source Ethenet media access controller for Ariane on Genesys-2,5,lowRISC/ariane-ethernet,167997551,SystemVerilog,ariane-ethernet,76,13,2024-01-29 11:33:23+00:00,[],https://api.github.com/licenses/mit
54,https://github.com/dpretet/bster.git,2019-05-12 12:30:07+00:00,Implementation of a binary search tree algorithm in a FPGA/ASIC IP,3,dpretet/bster,186252175,SystemVerilog,bster,306,12,2024-03-29 06:45:09+00:00,"['binary-tree', 'binary-trees', 'systemverilog', 'verilog', 'ip', 'svut', 'bst', 'bstree', 'asic', 'asic-design', 'fpga', 'fpga-accelerator']",https://api.github.com/licenses/mit
55,https://github.com/hellgate202/crc_calc.git,2018-08-31 16:13:39+00:00,Simple and effective parallel CRC calculator written in synthesizable SystemVerilog,1,hellgate202/crc_calc,146915417,SystemVerilog,crc_calc,17,11,2024-02-04 11:59:03+00:00,[],https://api.github.com/licenses/gpl-3.0
56,https://github.com/GustavoDinizMonteiro/loac-tirinhas.git,2018-12-09 11:31:52+00:00,,1,GustavoDinizMonteiro/loac-tirinhas,161032382,SystemVerilog,loac-tirinhas,104,11,2022-10-17 12:01:17+00:00,[],None
57,https://github.com/aignacio/ahb_lite_bus.git,2018-10-01 16:34:22+00:00,AHB Bus lite v3.0,3,aignacio/ahb_lite_bus,151121182,SystemVerilog,ahb_lite_bus,1064,11,2023-04-19 02:22:19+00:00,[],None
58,https://github.com/gjlies/configgpgpu.git,2019-05-14 21:06:26+00:00,A configurable general purpose graphics processing unit for ,0,gjlies/configgpgpu,186700516,SystemVerilog,configgpgpu,1054,11,2024-01-27 06:19:53+00:00,"['gpu', 'synthesis', 'design', 'configurable', 'ppa', 'power', 'performance', 'area', 'general-purpose', 'tesla', 'nvidia']",None
59,https://github.com/eanchlia/NN_Network_On_Chip.git,2019-02-12 22:50:01+00:00,Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to interface four instances of neural engine with AHB bus to create NOC.,1,eanchlia/NN_Network_On_Chip,170403470,SystemVerilog,NN_Network_On_Chip,22,10,2023-12-19 09:00:23+00:00,[],None
60,https://github.com/JoseIuri/Simple_UVM.git,2018-11-22 12:11:19+00:00,Implements a simple UVM based testbench for a simple memory DUT.,5,JoseIuri/Simple_UVM,158694141,SystemVerilog,Simple_UVM,58,10,2023-04-24 06:57:05+00:00,"['uvm', 'functional-verification', 'testbench']",https://api.github.com/licenses/mit
61,https://github.com/seabeam/yuu_clock.git,2019-05-13 15:05:01+00:00,"UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available",1,seabeam/yuu_clock,186442852,SystemVerilog,yuu_clock,32,10,2023-06-03 14:16:58+00:00,[],https://api.github.com/licenses/mit
62,https://github.com/gokulbalagopal/Verification-of-APB-Protocol-using-UVM.git,2019-02-06 02:14:44+00:00,Built a test environment using UVM Methodology to verify APB Protocol.,6,gokulbalagopal/Verification-of-APB-Protocol-using-UVM,169344250,SystemVerilog,Verification-of-APB-Protocol-using-UVM,39,10,2024-03-02 10:10:49+00:00,[],None
63,https://github.com/asveske/apb_vip.git,2018-09-05 17:41:44+00:00,APB VIP (UVM),5,asveske/apb_vip,147556746,SystemVerilog,apb_vip,24,10,2023-12-21 07:35:35+00:00,[],None
64,https://github.com/vfinotti/ahb3lite_dma.git,2019-03-22 03:32:37+00:00,DMA core compatible with AHB3-Lite ,1,vfinotti/ahb3lite_dma,177065666,SystemVerilog,ahb3lite_dma,17,9,2024-03-27 07:52:03+00:00,[],https://api.github.com/licenses/mit
65,https://github.com/hellgate202/axi4_lib.git,2019-01-29 14:40:56+00:00,AXI4 Interface Library,1,hellgate202/axi4_lib,168170264,SystemVerilog,axi4_lib,108,9,2023-09-05 21:18:01+00:00,[],https://api.github.com/licenses/mit
66,https://github.com/taichi-ishitani/tbcm.git,2018-10-24 16:27:45+00:00,Basic Common Modules,1,taichi-ishitani/tbcm,154533293,SystemVerilog,tbcm,19,9,2023-06-27 02:56:47+00:00,"['systemverilog', 'rtl']",https://api.github.com/licenses/apache-2.0
67,https://github.com/kumarswamy12/ROUTER-1-3.git,2019-01-04 18:21:11+00:00,verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL,6,kumarswamy12/ROUTER-1-3,164140950,SystemVerilog,ROUTER-1-3,18,9,2024-01-14 12:14:12+00:00,[],None
68,https://github.com/adibis/alu_tb.git,2018-08-28 19:01:13+00:00,Basic ALU testbench written in UVM for experiments,4,adibis/alu_tb,146493732,SystemVerilog,alu_tb,9,8,2024-02-07 10:51:18+00:00,"['uvm', 'systemverilog', 'verification', 'vlsi']",None
69,https://github.com/fpgasystems/Distributed-DecisionTrees.git,2018-11-07 14:38:26+00:00,,4,fpgasystems/Distributed-DecisionTrees,156560086,SystemVerilog,Distributed-DecisionTrees,124,8,2022-11-03 12:24:46+00:00,[],https://api.github.com/licenses/gpl-3.0
70,https://github.com/Shivanagender123/AHB_APB-Bridge.git,2019-01-05 07:19:26+00:00,This is normal basic UVM testbench for AMBA Bridge AHB_APB,1,Shivanagender123/AHB_APB-Bridge,164191946,SystemVerilog,AHB_APB-Bridge,37,8,2022-10-25 11:34:52+00:00,[],None
71,https://github.com/kdurant/uvm_study.git,2019-02-28 14:05:43+00:00,study uvm step by step,4,kdurant/uvm_study,173122989,SystemVerilog,uvm_study,38,8,2023-11-29 06:29:31+00:00,"['uvm', 'modelsim', 'systemverilog', 'fpga']",None
72,https://github.com/joshtyler/hdl_common.git,2018-09-30 22:36:50+00:00,,2,joshtyler/hdl_common,151013170,SystemVerilog,hdl_common,1320,8,2023-11-11 12:33:14+00:00,[],https://api.github.com/licenses/lgpl-2.1
73,https://github.com/da-steve101/twn_generator.git,2019-03-26 22:46:09+00:00,Generate an FPGA design for a TWN,1,da-steve101/twn_generator,177879844,SystemVerilog,twn_generator,161,8,2023-06-26 08:19:02+00:00,[],https://api.github.com/licenses/gpl-3.0
74,https://github.com/pulp-platform/cluster_interconnect.git,2019-02-12 18:59:07+00:00,,13,pulp-platform/cluster_interconnect,170373651,SystemVerilog,cluster_interconnect,11843,8,2024-03-06 09:03:46+00:00,[],
75,https://github.com/rafafigueredoviana/RISCV_MCU_CYCLONEV.git,2018-10-20 17:21:35+00:00,A basic implementation of the RISCV core into a DE10nano FPGA board.,5,rafafigueredoviana/RISCV_MCU_CYCLONEV,153930064,SystemVerilog,RISCV_MCU_CYCLONEV,61778,7,2024-02-03 19:34:27+00:00,"['riscv', 'fpga', 'altera-fpga', 'pulpino', 'de10nano', 'de10-nano']",None
76,https://github.com/nbdd0121/OpenIP.git,2018-10-23 12:19:45+00:00,Open source IP collection,8,nbdd0121/OpenIP,154323033,SystemVerilog,OpenIP,107,7,2024-04-11 02:29:01+00:00,[],None
77,https://github.com/AleksandarKostovic/Matrix-MAC-Unit.git,2018-09-22 08:53:51+00:00,Matrix Multiply and Accumulate unit written in System Verilog,2,AleksandarKostovic/Matrix-MAC-Unit,149860673,SystemVerilog,Matrix-MAC-Unit,155,7,2024-02-28 00:15:32+00:00,"['mac', 'matrix-multiplication', 'matrix', 'matrix-calculations', 'matrix-addition', 'systemverilog']",https://api.github.com/licenses/mit
78,https://github.com/lmco/tlrb_aib_phy.git,2019-04-04 18:43:56+00:00,TLRB AIB PHY RTL,1,lmco/tlrb_aib_phy,179556292,SystemVerilog,tlrb_aib_phy,3820,7,2023-10-16 05:56:02+00:00,[],None
79,https://github.com/mmxsrup/riscv-processor.git,2019-01-16 18:40:11+00:00,RV32I Single Cycle Processor (CPU),2,mmxsrup/riscv-processor,166091556,SystemVerilog,riscv-processor,54,7,2023-11-11 01:53:20+00:00,"['risc-v', 'riscv32', 'riscv']",https://api.github.com/licenses/gpl-3.0
80,https://github.com/kenzhang82/HDLBits.git,2019-05-09 06:16:34+00:00,,2,kenzhang82/HDLBits,185737838,SystemVerilog,HDLBits,70,7,2022-11-14 14:53:17+00:00,[],None
81,https://github.com/Yucao42/AES_GCM.git,2018-10-03 20:26:05+00:00,Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software.,2,Yucao42/AES_GCM,151475892,SystemVerilog,AES_GCM,2170,7,2023-05-25 02:48:18+00:00,[],None
82,https://github.com/sergev/zpu-avalanche.git,2019-02-04 05:11:11+00:00,Implementation of ZPU processor in Verilog,3,sergev/zpu-avalanche,169030384,SystemVerilog,zpu-avalanche,45,7,2023-12-18 20:52:13+00:00,[],None
83,https://github.com/semahawk/wishbone.git,2018-12-27 19:36:40+00:00,Trying to learn Wishbone by implementing few master/slave devices,3,semahawk/wishbone,163329904,SystemVerilog,wishbone,394,7,2024-02-29 13:40:56+00:00,"['wishbone', 'wishbone-bus', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/bsd-3-clause
84,https://github.com/efeslab/optimus-intel-fpga-bbb.git,2018-11-20 23:48:18+00:00,"Forked from OPAE/intel-fpga-bbb, modified for Optimus FPGA Hypervisor",0,efeslab/optimus-intel-fpga-bbb,158465613,SystemVerilog,optimus-intel-fpga-bbb,2796,6,2022-01-26 19:48:29+00:00,[],
85,https://github.com/lowRISC/rv_plic.git,2019-03-15 13:41:27+00:00,Implementation of a RISC-V-compatible Platform Interrupt Controller (PLIC). DEPRECATED in favour of the OpenTitan PLIC: https://github.com/lowRISC/opentitan/tree/master/hw/ip/rv_plic,22,lowRISC/rv_plic,175827496,SystemVerilog,rv_plic,24,6,2024-02-29 12:29:57+00:00,[],https://api.github.com/licenses/apache-2.0
86,https://github.com/VeriBlock/vBlake-RTL.git,2019-05-09 14:25:26+00:00,vBlake-RTL,8,VeriBlock/vBlake-RTL,185814821,SystemVerilog,vBlake-RTL,6,6,2023-08-21 04:50:15+00:00,[],https://api.github.com/licenses/mit
87,https://github.com/deekshithkrishnegowda/Router1x3-Design-Verification.git,2018-10-13 03:58:06+00:00,Maven Silicon Project,0,deekshithkrishnegowda/Router1x3-Design-Verification,152833213,SystemVerilog,Router1x3-Design-Verification,631,6,2023-09-07 07:03:51+00:00,[],None
88,https://github.com/atmughrabi/AccelGraph.git,2019-03-01 22:01:06+00:00,Graph Processing Framework that supports || OpenMP || CAPI,0,atmughrabi/AccelGraph,173373764,SystemVerilog,AccelGraph,1396104,6,2023-10-31 03:37:26+00:00,"['accelgraph-capi', 'graph-algorithm', 'benchmarking-suite', 'capi', 'graph-framework', 'bfs', 'connected-components', 'dfs', 'triangle-counting', 'fgpa', 'ibm', 'ibm-capi', 'opencapi', 'betweenness-centrality', 'systemverilog', 'pagerank', 'altera-fpga', 'sssp', 'spmv', 'accelerator']",https://api.github.com/licenses/bsd-2-clause
89,https://github.com/rajkumarraval/i2c_wb_sv_uvm.git,2018-08-19 17:26:58+00:00,,4,rajkumarraval/i2c_wb_sv_uvm,145323811,SystemVerilog,i2c_wb_sv_uvm,35,6,2023-06-19 06:25:58+00:00,[],None
90,https://github.com/pepper-project/giraffe.git,2018-12-23 10:43:53+00:00,"An implementation of ""Full accounting for verifiable outsourcing"" (CCS17)",3,pepper-project/giraffe,162882395,SystemVerilog,giraffe,268,5,2023-09-05 13:34:17+00:00,[],https://api.github.com/licenses/gpl-3.0
91,https://github.com/EisernSchild/YM2149.git,2019-05-02 11:21:18+00:00,Yamaha YM2149 / General Instrument AY-3-8910 Sound Chip HDL core,2,EisernSchild/YM2149,184568327,SystemVerilog,YM2149,7,5,2023-03-10 12:03:13+00:00,[],None
92,https://github.com/chaseemory/Purple_Jade.git,2019-04-23 22:07:33+00:00,the best processor ever designed,1,chaseemory/Purple_Jade,183102884,SystemVerilog,Purple_Jade,3823,5,2021-03-15 17:52:36+00:00,[],https://api.github.com/licenses/gpl-3.0
93,https://github.com/stasOR4ik/SpiFlash.git,2019-02-17 16:31:12+00:00,,0,stasOR4ik/SpiFlash,171144664,SystemVerilog,SpiFlash,15,5,2023-11-06 09:33:58+00:00,[],None
94,https://github.com/zhelnio/uvm_ahb_lite.git,2019-02-11 11:58:09+00:00,uvm ahb lite environment,3,zhelnio/uvm_ahb_lite,170121139,SystemVerilog,uvm_ahb_lite,38,5,2022-07-14 13:10:12+00:00,[],https://api.github.com/licenses/apache-2.0
95,https://github.com/supranational/lcs35.git,2019-05-18 19:04:13+00:00,Code related to solving the LCS35 timelock puzzle. ,0,supranational/lcs35,187395424,SystemVerilog,lcs35,36,5,2020-07-04 18:26:20+00:00,[],https://api.github.com/licenses/apache-2.0
96,https://github.com/apsarras/shared-buffer-hw.git,2018-11-05 14:49:11+00:00,A multi-queue buffer with dynamic buffer space allocation and its Formal Verification TB,5,apsarras/shared-buffer-hw,156233875,SystemVerilog,shared-buffer-hw,10,5,2023-12-04 16:13:20+00:00,[],
97,https://github.com/vishpbharadwaj/Lenet_arch.git,2018-12-28 04:03:40+00:00,System verilog implementation of Lenet CNN architecture for mnist dataset,2,vishpbharadwaj/Lenet_arch,163364127,SystemVerilog,Lenet_arch,270,5,2023-01-07 14:13:41+00:00,[],None
98,https://github.com/darthsider/SystemVerilog.git,2018-11-26 12:56:32+00:00,SV testbench for simple designs,2,darthsider/SystemVerilog,159169752,SystemVerilog,SystemVerilog,93,5,2024-02-05 05:12:44+00:00,[],None
99,https://github.com/apsarras/simon-hw.git,2018-11-05 10:32:05+00:00,High-performance hardware implementation of the NSA SIMON cipher,1,apsarras/simon-hw,156200222,SystemVerilog,simon-hw,23,5,2023-12-04 16:14:17+00:00,[],
100,https://github.com/Kitrinx/LLAPI.git,2019-02-22 01:41:53+00:00,Bliss-Box Low Latency API Implementation in SystemVerilog,0,Kitrinx/LLAPI,171974497,SystemVerilog,LLAPI,7,5,2020-10-06 14:43:45+00:00,[],None
101,https://github.com/yzt000000/swerv_sim.git,2019-03-15 08:33:14+00:00,"simulation env for swerv_th1, which is base on vcs & verdi ",1,yzt000000/swerv_sim,175780003,SystemVerilog,swerv_sim,4769,5,2021-12-23 06:45:46+00:00,[],None
102,https://github.com/ComicAddict/Polyphonic_FPGA_Synthesizer.git,2019-01-10 19:08:17+00:00,Polyphonic Synthesizer for FPGA device,0,ComicAddict/Polyphonic_FPGA_Synthesizer,165115859,SystemVerilog,Polyphonic_FPGA_Synthesizer,5201,5,2024-02-08 16:33:29+00:00,[],None
103,https://github.com/colinpate/fpga-vr-remap.git,2019-04-13 17:28:48+00:00,,2,colinpate/fpga-vr-remap,181205997,SystemVerilog,fpga-vr-remap,58,5,2023-08-29 02:11:52+00:00,[],None
104,https://github.com/edcote/uvmgen.git,2018-09-22 00:37:44+00:00,UVM verification component and testbench generator tool,1,edcote/uvmgen,149832421,SystemVerilog,uvmgen,26,5,2022-04-06 03:29:30+00:00,"['uvm', 'systemverilog']",https://api.github.com/licenses/apache-2.0
105,https://github.com/lmco/axi4_aib_bridge.git,2019-04-04 18:02:28+00:00,AXI4/AIB Bridge RTL,3,lmco/axi4_aib_bridge,179549941,SystemVerilog,axi4_aib_bridge,925,5,2023-08-29 21:31:14+00:00,[],
106,https://github.com/primenumber/FPGAOthello.git,2019-02-28 00:34:42+00:00,Othello solver on FPGA,1,primenumber/FPGAOthello,173012658,SystemVerilog,FPGAOthello,52,5,2023-11-17 11:25:27+00:00,[],None
107,https://github.com/AkshayXPatil/Design-verification.git,2019-01-01 23:41:30+00:00,UVM  and Systemverilog based test benches for functional verification of a RAM module,5,AkshayXPatil/Design-verification,163774436,SystemVerilog,Design-verification,9,5,2023-11-25 07:47:14+00:00,"['verification', 'uvm', 'systemverilog', 'hdl']",None
108,https://github.com/Shivanagender123/UART-16550.git,2019-02-02 07:39:13+00:00,This is UVM testbench for UART with multiple test cases.,1,Shivanagender123/UART-16550,168807517,SystemVerilog,UART-16550,25,5,2024-02-17 17:50:22+00:00,[],None
109,https://github.com/hellgate202/hdmi_tx.git,2019-04-19 16:25:57+00:00,HDMI Transmitter,0,hellgate202/hdmi_tx,182293748,SystemVerilog,hdmi_tx,44,4,2020-07-08 07:53:08+00:00,[],https://api.github.com/licenses/gpl-3.0
110,https://github.com/Zeldax64/arvi.git,2019-02-04 19:53:02+00:00,A RISC-V implementation in SystemVerilog,0,Zeldax64/arvi,169139078,SystemVerilog,arvi,957,4,2023-08-29 21:42:17+00:00,"['risc-v', 'systemverilog', 'cpu']",https://api.github.com/licenses/mit
111,https://github.com/gchinna/dynrama-sv.git,2019-04-15 14:19:02+00:00,DYNamic RAndom Memory Allocator SystemVerilog Model,0,gchinna/dynrama-sv,181502278,SystemVerilog,dynrama-sv,6,4,2023-06-08 17:41:25+00:00,[],https://api.github.com/licenses/mit
112,https://github.com/farshad112/ring_oscilator.git,2018-10-09 18:47:02+00:00,Parameterized Ring Oscillator and Testbench. The design is written in Verilog and testbench is developed in SystemVerilog.,3,farshad112/ring_oscilator,152303665,SystemVerilog,ring_oscilator,41,4,2023-12-25 08:48:04+00:00,"['verilog', 'systemverilog-simulation', 'ring-oscillator']",https://api.github.com/licenses/mit
113,https://github.com/maxluck518/ons45-app54-ref_sdnet_10g.git,2018-09-03 07:10:35+00:00,ONetSwitch45 Reference Design (10g ETH with SDNet),1,maxluck518/ons45-app54-ref_sdnet_10g,147165589,SystemVerilog,ons45-app54-ref_sdnet_10g,14069,4,2021-11-22 03:03:46+00:00,[],None
114,https://github.com/LimoJ/PolarCode.git,2018-11-20 12:48:41+00:00,PolarCode realized by SystemVerilog & Matlab,1,LimoJ/PolarCode,158388722,SystemVerilog,PolarCode,81,4,2024-01-16 07:22:52+00:00,[],https://api.github.com/licenses/gpl-3.0
115,https://github.com/ragibson/FPGA-Asteroids.git,2018-12-01 16:42:25+00:00,"32-bit single cycle CPU design and implementation of the ""Asteroids"" arcade game for this CPU in Assembly and C.",1,ragibson/FPGA-Asteroids,159965477,SystemVerilog,FPGA-Asteroids,78,4,2021-04-02 16:13:18+00:00,"['fpga', 'mips', 'asteroids', 'cpu', 'c']",https://api.github.com/licenses/mit
116,https://github.com/hellgate202/fifo_lib.git,2019-02-24 15:32:40+00:00,,1,hellgate202/fifo_lib,172354992,SystemVerilog,fifo_lib,100,4,2021-10-28 20:30:31+00:00,[],https://api.github.com/licenses/gpl-3.0
117,https://github.com/LiuZichuan/Arthas.git,2018-09-16 15:58:02+00:00,FPGA implementation of CNN accelerator for Object Detection,5,LiuZichuan/Arthas,149011423,SystemVerilog,Arthas,1855,4,2024-03-10 07:54:03+00:00,[],https://api.github.com/licenses/gpl-3.0
118,https://github.com/comestime/RTL4Interview.git,2018-09-11 04:44:02+00:00,RTL Interview Questions,0,comestime/RTL4Interview,148261411,SystemVerilog,RTL4Interview,616,4,2021-04-08 22:03:35+00:00,[],None
119,https://github.com/HMS-ELKHOLY/adder_floatining_point_ieee754.git,2019-04-06 07:26:06+00:00,adder uses ieee754 format written in System Verillog,1,HMS-ELKHOLY/adder_floatining_point_ieee754,179802059,SystemVerilog,adder_floatining_point_ieee754,1969,4,2023-09-03 08:00:03+00:00,[],None
120,https://github.com/ottohorvath/vip_clock.git,2019-04-06 10:30:35+00:00,UVM based clock generator VIP,1,ottohorvath/vip_clock,179819504,SystemVerilog,vip_clock,15,4,2023-07-10 09:03:16+00:00,[],None
121,https://github.com/Shivanagender123/AMBA-AXI4.git,2019-01-04 17:46:27+00:00,This verfication intellectual property for axi-4 protocol,0,Shivanagender123/AMBA-AXI4,164137874,SystemVerilog,AMBA-AXI4,1686,4,2023-08-23 20:18:37+00:00,[],None
122,https://github.com/ottohorvath/vip_reset.git,2019-04-21 09:09:50+00:00,A simple basic reset VIP based on UVM 1.1d.,1,ottohorvath/vip_reset,182512663,SystemVerilog,vip_reset,10,4,2023-07-25 16:24:18+00:00,[],None
123,https://github.com/funannoka/SoC-verification-using-UVM.git,2018-11-07 05:53:37+00:00,,1,funannoka/SoC-verification-using-UVM,156496846,SystemVerilog,SoC-verification-using-UVM,25476,4,2023-04-24 14:47:37+00:00,[],None
124,https://github.com/deepak1824/NN_Calculator_SOC_Design.git,2019-02-17 18:25:12+00:00,"Designed a SOC with the hardware capability of a Neural Network calculator which used to communicate with two different memories, one of which was for fetching weights and inputs to the calculator and other was to store the output result after the multiplication and summation.  - The design was divided into three pipelined modules to achieve high performance and reduce latency. - The design was on implemented on 5 master/slave AHB bus model to control the flow of inputs,weights and outputs of neural network calculator. - Major involvement in synthesis and static time analysis. - EDA Tool: Synopsys VCS, Language: SystemVerilog.",0,deepak1824/NN_Calculator_SOC_Design,171156414,SystemVerilog,NN_Calculator_SOC_Design,47,3,2021-10-16 11:35:10+00:00,[],None
125,https://github.com/yuhei1horibe/PWM_module.git,2019-05-06 07:11:56+00:00,"Simple PWM module written in Verilog, and simulation sources written in SystemVerilog",1,yuhei1horibe/PWM_module,185142984,SystemVerilog,PWM_module,6,3,2023-07-26 04:48:39+00:00,[],None
126,https://github.com/mp-17/RV-MAGIC.git,2019-01-12 13:32:22+00:00,,0,mp-17/RV-MAGIC,165391290,SystemVerilog,RV-MAGIC,33993,3,2023-11-16 20:30:33+00:00,[],None
127,https://github.com/miguel-guerrero/antlr4_system_verilog_parser.git,2019-04-05 06:23:39+00:00,ANTLR4 grammar and parsing utilities for System Verilog 2017 (full support),1,miguel-guerrero/antlr4_system_verilog_parser,179629598,SystemVerilog,antlr4_system_verilog_parser,18263,3,2024-01-26 06:46:59+00:00,[],https://api.github.com/licenses/mit
128,https://github.com/pulp-platform/udma_hyperbus.git,2018-10-05 08:42:18+00:00,New open source Hyperram IP,5,pulp-platform/udma_hyperbus,151693457,SystemVerilog,udma_hyperbus,27,3,2023-01-28 10:12:38+00:00,[],None
129,https://github.com/hellgate202/dual_port_ram.git,2018-08-28 14:38:54+00:00,,1,hellgate202/dual_port_ram,146461260,SystemVerilog,dual_port_ram,17,3,2021-10-28 20:30:17+00:00,[],https://api.github.com/licenses/gpl-3.0
130,https://github.com/myriadrf/LimeSDR-QPCIe_GW.git,2018-11-29 08:51:07+00:00,Intel Cyclone V FPGA project for the LimeSDR-QPCIe board ,3,myriadrf/LimeSDR-QPCIe_GW,159635680,SystemVerilog,LimeSDR-QPCIe_GW,211618,3,2022-04-01 20:37:18+00:00,[],https://api.github.com/licenses/apache-2.0
131,https://github.com/pacius95/sdio_controller_verilog.git,2019-05-14 12:23:38+00:00,Controller SDIo host compatible with wishbone I/F {verilog},4,pacius95/sdio_controller_verilog,186616599,SystemVerilog,sdio_controller_verilog,13973,3,2024-03-07 08:19:31+00:00,[],None
132,https://github.com/JoseIuri/Posits_Arithmetics.git,2018-10-18 14:07:40+00:00,Provides a Hardware Description of basics arithmetics on posit format.,1,JoseIuri/Posits_Arithmetics,153634282,SystemVerilog,Posits_Arithmetics,9280,3,2024-03-15 02:56:55+00:00,"['hardware-description', 'arithmetics']",https://api.github.com/licenses/mit
133,https://github.com/Dragon-Git/icdk.git,2018-09-03 07:22:39+00:00,uvm framework generator,1,Dragon-Git/icdk,147166963,SystemVerilog,icdk,105,3,2024-03-26 08:58:56+00:00,"['template', 'uvmgen', 'generator', 'testbench', 'tools', 'uvm']",None
134,https://github.com/seanluo1/FPGA-Fighting-Game.git,2018-09-13 23:49:27+00:00,I created a two-player fighting game that can be played on an Altera Cyclone IV FPGA.,2,seanluo1/FPGA-Fighting-Game,148711139,SystemVerilog,FPGA-Fighting-Game,13990,3,2020-11-25 07:16:11+00:00,"['systemverilog', 'fpga']",None
135,https://github.com/0xArt/SuperHashProcessor.git,2019-01-10 07:12:36+00:00,"Quartus Prime project directory of a SHA1, SHA256, and MD5 hash processor written in System Verilog. ",2,0xArt/SuperHashProcessor,165009607,SystemVerilog,SuperHashProcessor,15476,3,2022-04-11 19:20:02+00:00,[],None
136,https://github.com/hellgate202/i2c_lib.git,2019-02-13 06:49:44+00:00,,0,hellgate202/i2c_lib,170456120,SystemVerilog,i2c_lib,32,3,2020-09-03 13:45:07+00:00,[],https://api.github.com/licenses/gpl-3.0
137,https://github.com/remexre/minidep.git,2018-09-29 02:43:48+00:00,A small dependently typed language.,0,remexre/minidep,150816987,SystemVerilog,minidep,154,3,2019-11-06 18:17:23+00:00,[],None
138,https://github.com/pulp-platform/icache_private.git,2018-11-16 13:18:06+00:00,Private instruction cache for PULP cluster,3,pulp-platform/icache_private,157870078,SystemVerilog,icache_private,30,3,2023-10-27 03:56:41+00:00,[],None
139,https://github.com/leanhdung22/SVA.git,2019-05-12 18:27:58+00:00,Formal Verification,0,leanhdung22/SVA,186289939,SystemVerilog,SVA,1,3,2023-02-14 23:59:14+00:00,[],None
140,https://github.com/segocago/CS223-Digital-Design-Highway-Racing.git,2018-10-30 12:00:09+00:00,Term project  for  CS223 Digital - Design course.,3,segocago/CS223-Digital-Design-Highway-Racing,155377964,SystemVerilog,CS223-Digital-Design-Highway-Racing,393,3,2021-11-02 13:46:05+00:00,"['bilkent-university', 'systemverilog', 'digital-design', 'basys3', 'dotmatrix', 'fpga']",None
141,https://github.com/Featherweight-IP/fwinterconnect-gen.git,2019-03-01 01:57:09+00:00,Scripts to generate an interconnect from a specification,0,Featherweight-IP/fwinterconnect-gen,173217416,SystemVerilog,fwinterconnect-gen,27,3,2022-03-01 07:20:45+00:00,[],https://api.github.com/licenses/apache-2.0
142,https://github.com/prfalcon/USB-to-Ethernet-Bridge.git,2018-10-03 03:04:36+00:00,,0,prfalcon/USB-to-Ethernet-Bridge,151354051,SystemVerilog,USB-to-Ethernet-Bridge,1222,3,2023-07-28 08:03:27+00:00,[],None
143,https://github.com/AdrianETF/apb2spi_verification.git,2018-09-13 16:05:53+00:00,,2,AdrianETF/apb2spi_verification,148663702,SystemVerilog,apb2spi_verification,83,3,2023-08-10 05:54:42+00:00,[],None
144,https://github.com/kinhosz/Projeto_Hardware.git,2019-04-22 20:24:45+00:00,Processador do RISC-V para a disciplina Infraestrutura de Hardware (2019.1),0,kinhosz/Projeto_Hardware,182862278,SystemVerilog,Projeto_Hardware,27,3,2020-08-06 01:06:49+00:00,[],None
145,https://github.com/pulp-platform/udma_external_per.git,2018-11-05 13:01:40+00:00,Generic udma peripheral interface,5,pulp-platform/udma_external_per,156218663,SystemVerilog,udma_external_per,19,2,2023-07-25 14:21:12+00:00,[],
146,https://github.com/estape11/ArquitecturaHybridARMIPS.git,2018-09-18 05:47:31+00:00,Arquitectura híbrida entre ARM y MIPS para procesamiento de imágenes.,0,estape11/ArquitecturaHybridARMIPS,149235267,SystemVerilog,ArquitecturaHybridARMIPS,11402,2,2019-04-12 22:00:15+00:00,[],None
147,https://github.com/chandrashub/uvm_plusargs.git,2018-08-23 20:21:48+00:00,,0,chandrashub/uvm_plusargs,145903094,SystemVerilog,uvm_plusargs,3,2,2023-02-20 11:57:03+00:00,[],None
148,https://github.com/pulp-platform/apu_cluster.git,2018-09-03 09:22:57+00:00,This project is to be instantiated inside pulp_cluster and wraps all shared processing units.,3,pulp-platform/apu_cluster,147181635,SystemVerilog,apu_cluster,1169,2,2023-07-25 14:19:40+00:00,[],
149,https://github.com/ameetgohil/elastic-buffer.git,2019-04-12 03:16:00+00:00,buffers for valid-ready designs,0,ameetgohil/elastic-buffer,180921663,SystemVerilog,elastic-buffer,17,2,2022-11-18 06:14:16+00:00,[],https://api.github.com/licenses/mit
150,https://github.com/xusine/Tetris.git,2019-04-15 02:26:50+00:00,,0,xusine/Tetris,181398098,SystemVerilog,Tetris,1043,2,2020-10-05 04:15:19+00:00,[],None
151,https://github.com/kgoliya/sim-mem-model.git,2019-02-17 18:28:40+00:00,A lightweight simulation memory model for use with axi interface models.,0,kgoliya/sim-mem-model,171156742,SystemVerilog,sim-mem-model,6,2,2024-04-01 11:59:52+00:00,[],None
152,https://github.com/helloworld1983/xil_7s_dphy.git,2019-01-19 03:50:58+00:00,D-PHY for Xilinx 7 series FPGA.,2,helloworld1983/xil_7s_dphy,166503512,SystemVerilog,xil_7s_dphy,21,2,2022-07-29 06:24:49+00:00,[],https://api.github.com/licenses/gpl-3.0
153,https://github.com/alexrush1/Circuitry.git,2019-02-22 14:06:09+00:00,NSU Circuitry Labs,0,alexrush1/Circuitry,172076546,SystemVerilog,Circuitry,21,2,2019-05-26 05:24:09+00:00,[],None
154,https://github.com/jkaugust/Verification-of-APB-Protocol-using-UVM-System-Verilog-.git,2018-09-18 01:17:02+00:00,Developing verification environment in System Verilog to test the functionality of APB protocol using UVM.,0,jkaugust/Verification-of-APB-Protocol-using-UVM-System-Verilog-,149209566,SystemVerilog,Verification-of-APB-Protocol-using-UVM-System-Verilog-,47,2,2024-03-29 06:50:31+00:00,[],None
155,https://github.com/hellgate202/dphy_lib.git,2018-10-11 12:03:53+00:00,Library with differnt D-PHY features,0,hellgate202/dphy_lib,152584917,SystemVerilog,dphy_lib,15,2,2022-07-29 06:59:59+00:00,[],https://api.github.com/licenses/gpl-3.0
156,https://github.com/tangyeqiu/picoMIPS.git,2019-01-29 06:01:09+00:00,Individual project in the University of Southampton.,0,tangyeqiu/picoMIPS,168098609,SystemVerilog,picoMIPS,931,2,2023-10-31 17:47:34+00:00,[],None
157,https://github.com/aeris170/FPGAMotorGame.git,2019-04-10 06:04:25+00:00,Bilkent University Digital Design 2017 course term project.,0,aeris170/FPGAMotorGame,180512880,SystemVerilog,FPGAMotorGame,285,2,2020-09-24 22:47:36+00:00,[],https://api.github.com/licenses/mit
158,https://github.com/bzhao13/EE-371.git,2018-11-17 20:23:02+00:00,EE 371 at the University of Washington,0,bzhao13/EE-371,158021635,SystemVerilog,EE-371,5457,2,2021-04-21 16:42:17+00:00,[],None
159,https://github.com/upadhk/EE-271-Lab6.git,2018-12-19 23:36:11+00:00,,0,upadhk/EE-271-Lab6,162502291,SystemVerilog,EE-271-Lab6,8,2,2022-05-12 01:05:07+00:00,[],None
160,https://github.com/nicolas-robin/nr6502.git,2018-09-05 21:02:33+00:00,SystemVerilog implementation of the MOS6502,0,nicolas-robin/nr6502,147579144,SystemVerilog,nr6502,74,2,2020-12-13 14:39:36+00:00,"['systemverilog', 'mos6502', 'fpga', 'retrocomputing', 'verilog']",
161,https://github.com/medalotte/sync-FIFO.git,2019-03-28 17:24:23+00:00,Synchronous FIFO which consist of Dual Port RAM for FPGA implementation by using SystemVerilog,2,medalotte/sync-FIFO,178251309,SystemVerilog,sync-FIFO,18,2,2023-08-04 08:08:07+00:00,[],https://api.github.com/licenses/mit
162,https://github.com/JonathanHonrada/Function_Generator_SystemVerilog.git,2019-03-17 04:45:55+00:00,A limited yet very cool function generator implementation using look up tables and PWM,1,JonathanHonrada/Function_Generator_SystemVerilog,176057356,SystemVerilog,Function_Generator_SystemVerilog,49,2,2024-01-18 09:51:40+00:00,[],None
163,https://github.com/Yueqing-Sun/Elevator-Controller.git,2019-02-13 05:55:45+00:00,数字逻辑作业-电梯控制器设计,2,Yueqing-Sun/Elevator-Controller,170449004,SystemVerilog,Elevator-Controller,16519,2,2023-11-27 02:49:59+00:00,[],None
164,https://github.com/pulp-platform/apb_asynch_cdc.git,2019-02-06 17:08:59+00:00,APB asynchronous clock domain crossing,0,pulp-platform/apb_asynch_cdc,169443366,SystemVerilog,apb_asynch_cdc,10,2,2023-12-20 10:01:20+00:00,[],
165,https://github.com/sharonfeldman/sv-assertions-clock-specification.git,2018-08-30 08:23:19+00:00,,0,sharonfeldman/sv-assertions-clock-specification,146719033,SystemVerilog,sv-assertions-clock-specification,2,2,2022-01-25 15:43:59+00:00,[],None
166,https://github.com/pulp-platform/fpu_interco.git,2019-01-23 10:36:04+00:00,,6,pulp-platform/fpu_interco,167165135,SystemVerilog,fpu_interco,62,2,2023-05-24 13:36:43+00:00,[],
167,https://github.com/ying27/matrix-multiplication-accelerator.git,2018-10-17 09:13:16+00:00,,0,ying27/matrix-multiplication-accelerator,153428769,SystemVerilog,matrix-multiplication-accelerator,3254,2,2023-06-27 07:15:25+00:00,[],None
168,https://github.com/ManojMJ5/APB3_SLAVE_VIP.git,2018-12-27 05:52:55+00:00,,2,ManojMJ5/APB3_SLAVE_VIP,163252971,SystemVerilog,APB3_SLAVE_VIP,16,2,2023-09-18 03:17:22+00:00,[],https://api.github.com/licenses/apache-2.0
169,https://github.com/kwilson33/ECE551_Dig_Sys-Design_and_Synthesis_SegwayProject.git,2018-11-26 16:38:57+00:00,,0,kwilson33/ECE551_Dig_Sys-Design_and_Synthesis_SegwayProject,159200897,SystemVerilog,ECE551_Dig_Sys-Design_and_Synthesis_SegwayProject,49665,2,2019-12-17 16:28:51+00:00,[],None
170,https://github.com/Lard4/RAT_CPU.git,2019-03-19 00:45:46+00:00,A CPU implemented in SystemVerilog that requires the RAT 4.05 assembly language,1,Lard4/RAT_CPU,176393254,SystemVerilog,RAT_CPU,551,2,2023-12-02 21:42:17+00:00,[],None
171,https://github.com/mitshine/XOR-Complement-UVM.git,2019-02-11 06:52:29+00:00,Implementation of XOR Complement using UVM Methodology,0,mitshine/XOR-Complement-UVM,170081738,SystemVerilog,XOR-Complement-UVM,7,2,2024-01-08 15:16:02+00:00,[],None
172,https://github.com/tangyeqiu/complex_multiplier.git,2019-02-09 04:11:23+00:00,Individual project in the University of Southampton,0,tangyeqiu/complex_multiplier,169830629,SystemVerilog,complex_multiplier,808,2,2024-03-02 14:00:15+00:00,[],None
173,https://github.com/Featherweight-IP/fwprotocol-defs.git,2019-02-10 20:26:00+00:00,SystemVerilog macros for standard protocols,0,Featherweight-IP/fwprotocol-defs,170023098,SystemVerilog,fwprotocol-defs,22,2,2022-03-01 07:20:50+00:00,[],https://api.github.com/licenses/apache-2.0
174,https://github.com/MarioPonce2910/8b-10b.git,2019-05-15 19:10:39+00:00,8b 10b verilog,0,MarioPonce2910/8b-10b,186887760,SystemVerilog,8b-10b,3,2,2024-03-01 02:22:39+00:00,[],None
175,https://github.com/melt-umn/ableC-tensor-algebra.git,2018-10-24 02:00:42+00:00,A tensor algebra compiler implemented as an ableC extension,0,melt-umn/ableC-tensor-algebra,154423505,SystemVerilog,ableC-tensor-algebra,967,2,2022-11-07 22:53:07+00:00,[],https://api.github.com/licenses/lgpl-3.0
176,https://github.com/robindnj/uvm_tb.git,2019-03-20 13:54:19+00:00,simple UVM tb ,0,robindnj/uvm_tb,176744922,SystemVerilog,uvm_tb,9,2,2022-10-11 14:29:25+00:00,[],None
177,https://github.com/Shivanagender123/Shift_Register.git,2019-01-05 07:27:42+00:00,This is normal basic UVM testbench for shift register with reference model using queues in scoreboard and RTL,0,Shivanagender123/Shift_Register,164192489,SystemVerilog,Shift_Register,10,2,2020-04-02 00:44:24+00:00,[],None
178,https://github.com/pulp-platform/soc_event_generator.git,2018-12-05 09:37:43+00:00,,2,pulp-platform/soc_event_generator,160494722,SystemVerilog,soc_event_generator,25,2,2022-08-07 12:05:47+00:00,[],None
179,https://github.com/erikgroving/NeuralNetworkHardwareAccelerator.git,2019-01-28 16:27:21+00:00,My master thesis project at DTU,1,erikgroving/NeuralNetworkHardwareAccelerator,167994638,SystemVerilog,NeuralNetworkHardwareAccelerator,100226,2,2023-01-06 06:07:05+00:00,[],None
180,https://github.com/cpuex2018-5/eevee.git,2018-09-29 10:19:12+00:00,first core,0,cpuex2018-5/eevee,150852688,SystemVerilog,eevee,3373,2,2018-12-11 09:27:05+00:00,[],None
181,https://github.com/cani-ic/verification.git,2018-11-01 15:52:29+00:00,,0,cani-ic/verification,155739249,SystemVerilog,verification,127,2,2022-01-24 03:16:24+00:00,[],None
182,https://github.com/shuntarot/arty-mig.git,2019-01-14 14:48:18+00:00,Arty FPGA sample,0,shuntarot/arty-mig,165678680,SystemVerilog,arty-mig,26,2,2023-02-28 20:04:13+00:00,[],None
183,https://github.com/SandroSartoni/RISCV_Project.git,2019-02-01 16:06:26+00:00,"RISCV32 Core, [I] and [M] extension supported",0,SandroSartoni/RISCV_Project,168723463,SystemVerilog,RISCV_Project,21356,2,2020-03-01 04:36:48+00:00,[],https://api.github.com/licenses/gpl-3.0
184,https://github.com/dpavlo55/vhdl-vga-controller.git,2019-05-12 11:01:20+00:00,VHDL implementation of VGA controller. Implemented on Zybo Zynq-7000 board which uses switches to change output color.,1,dpavlo55/vhdl-vga-controller,186243761,SystemVerilog,vhdl-vga-controller,912,2,2022-11-05 20:12:44+00:00,"['vhdl', 'vga-controller', 'zybo', 'zynq-7000', 'vivado']",None
185,https://github.com/tone-segura/Adventure-Game-FSM-Demo.git,2019-04-25 05:06:55+00:00,"Just a game made from FSMs with corresponding LED output (not set up), added a program that outputs the journey based on the states.",0,tone-segura/Adventure-Game-FSM-Demo,183360065,SystemVerilog,Adventure-Game-FSM-Demo,5,2,2024-02-15 05:58:41+00:00,[],None
186,https://github.com/bajelidze/FPGA-Audio-Effects-System.git,2019-03-29 20:22:23+00:00,DSP audio effects implementation using Terasic DE1-SoC based on Intel Cyclone V FPGA,0,bajelidze/FPGA-Audio-Effects-System,178470821,SystemVerilog,FPGA-Audio-Effects-System,27527,2,2024-03-19 11:12:56+00:00,[],None
187,https://github.com/RuijieDV/VIP.git,2019-01-07 02:55:53+00:00,通用VIP,4,RuijieDV/VIP,164370318,SystemVerilog,VIP,4649,2,2021-06-23 06:05:14+00:00,[],None
188,https://github.com/0xD503/SystemVerilog-Modules.git,2019-03-25 18:49:30+00:00,Common SystemVerilog/Verilog modules,0,0xD503/SystemVerilog-Modules,177645390,SystemVerilog,SystemVerilog-Modules,48,2,2023-07-26 20:36:44+00:00,"['systemverilog-hdl', 'hdl-library', 'systemverilog-library']",None
189,https://github.com/pulp-platform/apb2apbcomp.git,2018-09-05 07:38:14+00:00,Conversion between the PULP apb and the compliant one,1,pulp-platform/apb2apbcomp,147479095,SystemVerilog,apb2apbcomp,5,2,2024-03-13 05:48:19+00:00,[],
190,https://github.com/cmbhjv/RV12LP.git,2018-10-14 15:34:17+00:00,Trabalho de OC2 - LowPower RV12 ,3,cmbhjv/RV12LP,152989381,SystemVerilog,RV12LP,128159,1,2021-05-31 19:00:32+00:00,[],None
191,https://github.com/pulp-platform/rtc.git,2018-08-24 20:49:04+00:00,Real Time Clock with subsecond timer support,2,pulp-platform/rtc,146038726,SystemVerilog,rtc,12,1,2023-07-25 14:19:28+00:00,[],
192,https://github.com/maxjayne98/mips_pipeline.git,2019-01-02 10:13:54+00:00,,0,maxjayne98/mips_pipeline,163825443,SystemVerilog,mips_pipeline,7,1,2020-08-05 09:45:45+00:00,[],None
193,https://github.com/gchinna/sva.git,2019-03-06 21:26:03+00:00,SystemVerilog Assertions,0,gchinna/sva,174223694,SystemVerilog,sva,20,1,2022-06-28 09:21:11+00:00,[],https://api.github.com/licenses/mit
194,https://github.com/jle-santos/ELEX7660-Piano-Project.git,2019-04-06 04:31:22+00:00,FPGA piano project,0,jle-santos/ELEX7660-Piano-Project,179788669,SystemVerilog,ELEX7660-Piano-Project,3510,1,2020-02-13 03:50:42+00:00,[],None
195,https://github.com/Minaduki-Shigure/Winter_Proj_FPGA.git,2019-01-15 13:24:30+00:00,,0,Minaduki-Shigure/Winter_Proj_FPGA,165855179,SystemVerilog,Winter_Proj_FPGA,3736,1,2019-01-16 08:28:24+00:00,[],https://api.github.com/licenses/mit
196,https://github.com/sharonfeldman/sv-assertions-bianry-operators.git,2018-08-30 08:18:26+00:00,sv assertions : bianry operators example,0,sharonfeldman/sv-assertions-bianry-operators,146718446,SystemVerilog,sv-assertions-bianry-operators,2,1,2022-01-25 09:28:18+00:00,[],None
197,https://github.com/0xD503/ARM-Single-Cycle-Processor.git,2019-03-26 20:57:15+00:00,"ARM architecture single-cycle processor designed according to book ""Digital design and computer architecture: ARM edition"" as a practice in digital design.",1,0xD503/ARM-Single-Cycle-Processor,177867529,SystemVerilog,ARM-Single-Cycle-Processor,19,1,2023-07-26 20:37:37+00:00,"['processor-architecture', 'processor-design', 'arm', 'embedded', 'model-simulation']",None
198,https://github.com/yhl4095822731/std_i2980_v2.06_cp053.git,2019-02-20 03:33:41+00:00,std_i2980_v2.06_cp053,1,yhl4095822731/std_i2980_v2.06_cp053,171594776,SystemVerilog,std_i2980_v2.06_cp053,25910,1,2023-03-28 22:27:53+00:00,[],None
199,https://github.com/thampan/serial-fir-filter.git,2019-01-23 13:05:11+00:00,Serial FIR filter using SystemVerilog and Matlab,0,thampan/serial-fir-filter,167184640,SystemVerilog,serial-fir-filter,8,1,2020-04-28 22:23:34+00:00,[],None
200,https://github.com/darthsider/altera_fifo_ip_verification.git,2019-01-20 06:52:21+00:00,,0,darthsider/altera_fifo_ip_verification,166632300,SystemVerilog,altera_fifo_ip_verification,17,1,2024-03-24 15:24:12+00:00,[],None
201,https://github.com/SamKLowe/calc_uvmf.git,2018-11-20 16:04:41+00:00,A uvm Framework project using a basic calculator as a design,0,SamKLowe/calc_uvmf,158416328,SystemVerilog,calc_uvmf,8,1,2021-05-15 23:06:15+00:00,[],None
202,https://github.com/sharonfeldman/sv-assertions-non-consecutive-repetition-operator.git,2018-08-30 08:05:20+00:00,sv-assertions using non consecutive repetition operator,0,sharonfeldman/sv-assertions-non-consecutive-repetition-operator,146716838,SystemVerilog,sv-assertions-non-consecutive-repetition-operator,2,1,2022-01-25 15:43:55+00:00,[],None
203,https://github.com/aricneto/RISC-DCCCLXVII.git,2018-09-29 00:00:11+00:00,Like the RISC-V but better. A RISC-V-like design in SystemVerilog for a Hardware Infrastructure class.,1,aricneto/RISC-DCCCLXVII,150805919,SystemVerilog,RISC-DCCCLXVII,754,1,2019-04-01 13:13:56+00:00,[],None
204,https://github.com/cevero/soc_components.git,2019-04-29 17:51:15+00:00,components of the cevero soc and others socs,1,cevero/soc_components,184117561,SystemVerilog,soc_components,16,1,2021-05-09 10:40:56+00:00,[],None
205,https://github.com/lucasmedeiros/exercicios-oac-loac.git,2019-04-09 01:03:14+00:00,,1,lucasmedeiros/exercicios-oac-loac,180257529,SystemVerilog,exercicios-oac-loac,362,1,2019-11-05 23:56:43+00:00,[],None
206,https://github.com/s-augustine/sv-buildingblocks.git,2019-05-18 14:26:46+00:00,System verilog modules as building blocks,0,s-augustine/sv-buildingblocks,187367496,SystemVerilog,sv-buildingblocks,18,1,2023-02-01 15:09:17+00:00,[],https://api.github.com/licenses/gpl-3.0
207,https://github.com/cpu-3/fpu.git,2018-10-03 05:05:50+00:00,,0,cpu-3/fpu,151363341,SystemVerilog,fpu,76,1,2019-06-23 02:07:44+00:00,[],None
208,https://github.com/terakun/minmips.git,2018-10-13 14:19:03+00:00,単一サイクルMIPSプロセッサのサブセット,0,terakun/minmips,152879261,SystemVerilog,minmips,12,1,2019-04-03 02:31:46+00:00,[],None
209,https://github.com/HrishikeshC/ref-uvm-i2c-wb.git,2018-10-04 20:33:38+00:00,,0,HrishikeshC/ref-uvm-i2c-wb,151632465,SystemVerilog,ref-uvm-i2c-wb,70,1,2022-04-13 10:37:08+00:00,[],None
210,https://github.com/roo16kie/FPGA_LED_Verilog.git,2018-10-17 12:01:42+00:00,FPGA Implementation of Combinational Logic,0,roo16kie/FPGA_LED_Verilog,153449582,SystemVerilog,FPGA_LED_Verilog,1270,1,2018-12-13 22:50:40+00:00,[],https://api.github.com/licenses/mit
211,https://github.com/jingnanshi/fpga-useless-boxes.git,2018-11-26 07:31:08+00:00,FPGA-based useless boxes,0,jingnanshi/fpga-useless-boxes,159128482,SystemVerilog,fpga-useless-boxes,8,1,2023-03-05 04:59:55+00:00,[],None
212,https://github.com/omercohen7640/frog_project.git,2018-11-29 08:24:03+00:00,,1,omercohen7640/frog_project,159632034,SystemVerilog,frog_project,1909,1,2018-12-13 16:09:39+00:00,[],None
213,https://github.com/fedetula/riscv-unrn.git,2018-11-27 07:45:59+00:00,riscv-contest,0,fedetula/riscv-unrn,159295892,SystemVerilog,riscv-unrn,189,1,2018-12-14 21:17:12+00:00,[],None
214,https://github.com/itaiyifrach/ITC---Final-Project.git,2019-01-24 11:13:45+00:00,,0,itaiyifrach/ITC---Final-Project,167354674,SystemVerilog,ITC---Final-Project,92235,1,2019-02-07 10:25:34+00:00,[],None
215,https://github.com/miistein/vlsi-hdl.git,2019-02-01 20:36:39+00:00,hdl code for vlsi,0,miistein/vlsi-hdl,168757059,SystemVerilog,vlsi-hdl,16,1,2022-06-23 20:24:50+00:00,[],None
216,https://github.com/adibis/mips_5stage.git,2018-08-24 06:33:30+00:00,Very basic 5 stage MIPS pipelined processor core.,0,adibis/mips_5stage,145952268,SystemVerilog,mips_5stage,18,1,2021-04-29 08:20:09+00:00,"['verilog', 'mips']",None
217,https://github.com/JacobLeeBrown/ProfBrown_ECE411.git,2019-01-04 06:27:11+00:00,My work for UIUC's ECE411 in Fall 2018.,0,JacobLeeBrown/ProfBrown_ECE411,164067459,SystemVerilog,ProfBrown_ECE411,441,1,2021-07-11 18:58:20+00:00,[],None
218,https://github.com/flasonil/countdown_circuit.git,2019-04-02 06:43:36+00:00,,0,flasonil/countdown_circuit,179015422,SystemVerilog,countdown_circuit,9,1,2021-02-09 00:53:26+00:00,[],None
219,https://github.com/RogerQi/FPGA_Face_Detection.git,2019-03-28 03:23:53+00:00,,0,RogerQi/FPGA_Face_Detection,178118724,SystemVerilog,FPGA_Face_Detection,1102,1,2023-03-04 00:34:38+00:00,[],https://api.github.com/licenses/gpl-3.0
220,https://github.com/shrtique/sv_axis_median_3x3.git,2018-12-21 08:56:15+00:00,"Median filtrer size of 3x3 for AXI Stream. Each step of the filter is registered. Unfortunately can't be automatically synthesized to 5x5 version, so parameter KERNEL_SIZE should be always 3.",0,shrtique/sv_axis_median_3x3,162690813,SystemVerilog,sv_axis_median_3x3,11,1,2024-01-13 07:04:34+00:00,[],None
221,https://github.com/hossein1387/LogicBrain.git,2018-10-23 19:34:58+00:00,,0,hossein1387/LogicBrain,154385958,SystemVerilog,LogicBrain,103864,1,2019-01-14 22:52:51+00:00,[],https://api.github.com/licenses/mit
222,https://github.com/zuhairlateef/Flappy-Bird.git,2019-03-20 01:11:57+00:00,This is an arcade version of the popular phone game Flappy Bird. This is a project that I did as part of a a Digital Design class. The game is implemented in System Verilog.,0,zuhairlateef/Flappy-Bird,176625582,SystemVerilog,Flappy-Bird,5,1,2019-11-19 00:43:38+00:00,[],None
223,https://github.com/skyeblu7/sigARCH_Labs.git,2019-05-04 18:50:50+00:00,labs to get members familier with Verilog and Vivado,1,skyeblu7/sigARCH_Labs,184932889,SystemVerilog,sigARCH_Labs,8333,1,2020-01-14 17:09:06+00:00,[],None
224,https://github.com/kmltml/fpga-paddle.git,2019-01-17 12:39:48+00:00,Project for digital technology course.,0,kmltml/fpga-paddle,166223663,SystemVerilog,fpga-paddle,8,1,2020-03-15 15:28:16+00:00,[],None
225,https://github.com/thalissonmt/Hardware-Project-RISC-V.git,2018-10-30 23:02:13+00:00,"hardware discipline project,  simulation of a multi-cycle processor.",0,thalissonmt/Hardware-Project-RISC-V,155467726,SystemVerilog,Hardware-Project-RISC-V,39,1,2020-07-13 08:51:53+00:00,[],None
226,https://github.com/EnricoRuggiano/stm32-watchdogs.git,2019-01-25 17:39:00+00:00,,0,EnricoRuggiano/stm32-watchdogs,167587615,SystemVerilog,stm32-watchdogs,32,1,2021-08-23 06:30:25+00:00,"['system-verilog', 'wishbone', 'stm32', 'watchdog', 'hardware-description-language']",None
227,https://github.com/asicguy/cnn.git,2018-10-28 14:50:25+00:00,Alpha Data CNN example ported to SystemVerilog,0,asicguy/cnn,155082115,SystemVerilog,cnn,125,1,2020-09-13 01:58:27+00:00,[],None
228,https://github.com/pettermkuo/Projeto_HW.git,2019-04-08 15:45:17+00:00,,2,pettermkuo/Projeto_HW,180181845,SystemVerilog,Projeto_HW,681,1,2019-04-17 15:39:59+00:00,[],None
229,https://github.com/nimamg/MultiCycle-CPU.git,2019-05-11 11:59:02+00:00,A multi cycle CPU based on MIPS architecture,0,nimamg/MultiCycle-CPU,186127426,SystemVerilog,MultiCycle-CPU,75,1,2019-06-09 22:24:41+00:00,[],None
230,https://github.com/medalotte/interleaved-sync-FIFO.git,2019-03-25 06:41:09+00:00,Synchronous FIFO which consist of Single Port RAM for FPGA implementation by using SystemVerilog,3,medalotte/interleaved-sync-FIFO,177529266,SystemVerilog,interleaved-sync-FIFO,40,1,2023-08-04 08:08:52+00:00,[],https://api.github.com/licenses/mit
231,https://github.com/yuhei1horibe/OVM_Simulation.git,2019-05-16 06:53:36+00:00,PWM unit test bench using OVM library,0,yuhei1horibe/OVM_Simulation,186969450,SystemVerilog,OVM_Simulation,4,1,2022-04-30 00:26:38+00:00,[],None
232,https://github.com/sharonfeldman/sv-assertions-sequence-arguments.git,2018-08-30 08:25:33+00:00,,0,sharonfeldman/sv-assertions-sequence-arguments,146719312,SystemVerilog,sv-assertions-sequence-arguments,2,1,2022-01-25 09:29:56+00:00,[],None
233,https://github.com/VLSIProject2019/vlsi-2019.git,2019-01-17 02:39:39+00:00,,0,VLSIProject2019/vlsi-2019,166147713,SystemVerilog,vlsi-2019,81032,1,2020-07-23 17:05:27+00:00,[],None
234,https://github.com/melt-umn/ableC-rewriting.git,2019-01-31 00:12:06+00:00,Term rewriting extension for ableC,0,melt-umn/ableC-rewriting,168435568,SystemVerilog,ableC-rewriting,79,1,2023-03-10 13:07:44+00:00,[],https://api.github.com/licenses/lgpl-3.0
235,https://github.com/esch3r/Microfluidics.git,2018-12-23 22:21:37+00:00,References and supplemental material for  for projects involving programming of a microfluidics array,0,esch3r/Microfluidics,162927871,SystemVerilog,Microfluidics,11282,1,2023-03-25 16:24:26+00:00,"['vhdl-code', 'vhdl-examples', 'verilog-project', 'microfluidics', 'puddle']",None
236,https://github.com/Christopher-Daniels/Lunar-Lander.git,2018-12-20 17:20:48+00:00,"This project implemented the arcade classic Lunar Lander as a System on Chip on an FPGA DE2-115 board. The SoC made use of a NIOS II CPU that calculated all game logic. This logic was communicated to HDL written in SystemVerilog, and it was used to determine what to draw to a VGA screen that was plugged into the board. Note the provided code here is non-compilable/synthesizable, because it only features code written by our team, and not some previous provided code we built upon. A demonstration of the project can be seen here(sorry for somewhat low quality): https://www.youtube.com/watch?v=AewrBNLfyOA ",0,Christopher-Daniels/Lunar-Lander,162610145,SystemVerilog,Lunar-Lander,34,1,2019-12-05 07:26:22+00:00,[],None
237,https://github.com/ammar95/ECE-552.git,2019-02-14 02:33:55+00:00,Design of a pipelined RISC microprocessor system with data cache using Verilog,0,ammar95/ECE-552,170614312,SystemVerilog,ECE-552,1105,1,2023-08-23 17:26:12+00:00,[],None
238,https://github.com/kzhangucsb/rtl_permute.git,2019-02-08 02:30:50+00:00,,0,kzhangucsb/rtl_permute,169675095,SystemVerilog,rtl_permute,3,1,2022-07-05 19:19:41+00:00,[],None
239,https://github.com/sharonfeldman/sv-assertions-calling-subroutines.git,2018-08-30 08:26:46+00:00,,0,sharonfeldman/sv-assertions-calling-subroutines,146719464,SystemVerilog,sv-assertions-calling-subroutines,2,1,2022-01-25 15:41:58+00:00,[],None
240,https://github.com/CNLHC/DigiC-Receiver.git,2018-12-06 13:39:59+00:00,<2018-BUAA数字通信项目> OFDM接收机设计,0,CNLHC/DigiC-Receiver,160680088,SystemVerilog,DigiC-Receiver,7384,1,2022-04-12 05:44:31+00:00,[],None
241,https://github.com/NickSica/MyRISCyCPU.git,2019-03-05 20:42:25+00:00,,0,NickSica/MyRISCyCPU,174017636,SystemVerilog,MyRISCyCPU,2916,1,2022-07-20 19:37:40+00:00,[],None
242,https://github.com/juanjm2/I-Vault-Blog-Code.git,2019-02-21 00:16:25+00:00,Code for my FPGA tutorial series on my research team's blog.,0,juanjm2/I-Vault-Blog-Code,171769760,SystemVerilog,I-Vault-Blog-Code,207,1,2021-09-07 11:39:59+00:00,[],None
243,https://github.com/brabect1/sv_handshake_comps.git,2019-03-10 15:56:16+00:00,Reusable handshake components in SystemVerilog.,0,brabect1/sv_handshake_comps,174845983,SystemVerilog,sv_handshake_comps,240,1,2022-04-17 12:27:48+00:00,[],https://api.github.com/licenses/apache-2.0
244,https://github.com/cquickstad/simple_uvm_example.git,2019-04-17 23:43:20+00:00,"A basic example of a UVM testbench with a simple sequences, driver, monitor, checker, and test.",0,cquickstad/simple_uvm_example,181984199,SystemVerilog,simple_uvm_example,4,1,2022-08-08 01:56:36+00:00,[],None
245,https://github.com/gustavoisidio/riscv.git,2019-04-11 19:08:11+00:00,Processador Risc-V Multiciclo,0,gustavoisidio/riscv,180860544,SystemVerilog,riscv,8850,1,2023-11-23 23:48:39+00:00,[],None
246,https://github.com/adamchristiansen/fpga-uart.git,2018-08-22 21:04:49+00:00,A serial UART for FPGAs,0,adamchristiansen/fpga-uart,145762658,SystemVerilog,fpga-uart,20,1,2024-03-06 08:05:55+00:00,"['fpga', 'hdl', 'serial', 'uart']",https://api.github.com/licenses/mit
247,https://github.com/tomverbeure/formal_explorations.git,2019-01-06 04:21:27+00:00,,0,tomverbeure/formal_explorations,164274709,SystemVerilog,formal_explorations,0,1,2021-01-20 08:51:46+00:00,[],None
248,https://github.com/cpu-3/methane.git,2018-09-28 07:08:06+00:00,,0,cpu-3/methane,150699886,SystemVerilog,methane,42,1,2019-06-23 02:07:59+00:00,[],None
249,https://github.com/diecaptain/systemv_scripts.git,2018-11-27 04:34:00+00:00,Some basic system verilog scripts from asic world,0,diecaptain/systemv_scripts,159276545,SystemVerilog,systemv_scripts,188,1,2019-08-30 05:16:31+00:00,[],None
250,https://github.com/EvanJMiller/Multicore-Processor.git,2018-10-25 03:38:13+00:00,Dual Core Processor design,0,EvanJMiller/Multicore-Processor,154605839,SystemVerilog,Multicore-Processor,71,1,2022-06-27 00:36:53+00:00,[],None
251,https://github.com/liuzix/3D-accelerator.git,2019-04-05 16:07:03+00:00,,0,liuzix/3D-accelerator,179714207,SystemVerilog,3D-accelerator,26023,1,2019-09-13 11:34:20+00:00,[],None
252,https://github.com/asicguy/test_parser.git,2019-04-26 18:30:31+00:00,"Simple, non-useful example of a parser",0,asicguy/test_parser,183676690,SystemVerilog,test_parser,25,1,2022-03-13 20:46:15+00:00,[],https://api.github.com/licenses/gpl-3.0
253,https://github.com/jcontrerasf/Team-ELO212.git,2019-05-01 19:04:56+00:00,"Grupo para el curso ELO212 2019-1 USM, donde se utiliza SystemVerilog a través de Vivado.",1,jcontrerasf/Team-ELO212,184466914,SystemVerilog,Team-ELO212,18540,1,2019-08-20 03:38:02+00:00,[],None
254,https://github.com/marlon320/Architecture-and-Design-.git,2018-10-30 18:14:46+00:00,Mips processor made from System Verilog,0,marlon320/Architecture-and-Design-,155434692,SystemVerilog,Architecture-and-Design-,21,1,2023-11-15 18:27:43+00:00,"['systemverilog', 'mips']",None
255,https://github.com/Polarren/ECE385-Digital-Systems.git,2019-05-11 01:59:04+00:00,,0,Polarren/ECE385-Digital-Systems,186076249,SystemVerilog,ECE385-Digital-Systems,11086,1,2022-04-01 23:04:05+00:00,[],None
256,https://github.com/sqrlfirst/Switch2019.git,2019-05-06 13:22:34+00:00,Create Ethernet switch based on FPGA,3,sqrlfirst/Switch2019,185201300,SystemVerilog,Switch2019,1790,1,2020-06-26 14:01:52+00:00,[],None
257,https://github.com/rongcuid/CSEEE6863-Project.git,2018-11-20 22:36:40+00:00,,0,rongcuid/CSEEE6863-Project,158460101,SystemVerilog,CSEEE6863-Project,30,1,2023-01-28 14:11:00+00:00,[],None
258,https://github.com/ExperimentalPhysics/StepMotorDriver.git,2019-01-07 11:24:28+00:00,FPGA driver of step motor on CIC-560 training system designing for plazmatrone sample 1-d positioning,1,ExperimentalPhysics/StepMotorDriver,164422324,SystemVerilog,StepMotorDriver,17,1,2019-02-07 06:55:42+00:00,[],https://api.github.com/licenses/gpl-3.0
259,https://github.com/wswslzp/aisys_toy.git,2019-01-11 08:35:55+00:00,Image recognization system using convolutional neural network,0,wswslzp/aisys_toy,165208610,SystemVerilog,aisys_toy,1496,1,2019-03-20 12:00:48+00:00,[],None
260,https://github.com/sgnoohc/fpga-aws-projects.git,2019-02-16 21:30:53+00:00,,0,sgnoohc/fpga-aws-projects,171054135,SystemVerilog,fpga-aws-projects,16438,1,2022-01-22 02:37:47+00:00,[],None
261,https://github.com/rpmagdaluyo/eecs112l-RISC-V.git,2019-02-13 03:32:20+00:00,,0,rpmagdaluyo/eecs112l-RISC-V,170434101,SystemVerilog,eecs112l-RISC-V,12768,1,2022-04-19 22:06:43+00:00,[],None
262,https://github.com/brad-taylor/FPGAFeatureTracker.git,2019-01-24 15:05:27+00:00,Feature tracking for FPGA hardware,2,brad-taylor/FPGAFeatureTracker,167386423,SystemVerilog,FPGAFeatureTracker,3714,1,2024-03-10 02:06:27+00:00,[],https://api.github.com/licenses/mit
263,https://github.com/randomCharacter/PNRS2.git,2018-11-03 19:25:25+00:00,"Rešenja zadataka sa vežbi iz predmeta ""Projektovanje namenskih računarskih struktura 2""",0,randomCharacter/PNRS2,156016479,SystemVerilog,PNRS2,10173,1,2019-08-31 20:28:13+00:00,"['ftn', 'e2', 'rt-rk', 'system-verilog', 'vhdl']",None
264,https://github.com/Pulho/Processador-Risc-V.git,2018-10-24 15:00:16+00:00,Projeto universitário que simula um processador multiciclo Risc V,2,Pulho/Processador-Risc-V,154520506,SystemVerilog,Processador-Risc-V,1439,1,2022-09-23 00:59:24+00:00,[],None
265,https://github.com/ChrisArreFall/Single_Cycle_ARM_Processor.git,2018-10-16 09:53:22+00:00,ARM Processor ,0,ChrisArreFall/Single_Cycle_ARM_Processor,153262537,SystemVerilog,Single_Cycle_ARM_Processor,919,1,2019-04-21 06:17:34+00:00,[],None
266,https://github.com/hsiehjackson/2018DCLab.git,2019-01-19 05:25:41+00:00,,2,hsiehjackson/2018DCLab,166509665,SystemVerilog,2018DCLab,48954,1,2019-02-21 15:35:06+00:00,[],None
267,https://github.com/cpuex2018-5/Flareon.git,2018-12-02 08:39:50+00:00,CPU Experiment 2nd architecthre,1,cpuex2018-5/Flareon,160028594,SystemVerilog,Flareon,1121,1,2019-04-28 19:25:32+00:00,[],None
268,https://github.com/chienchin/FPGA-verilog-aes.git,2018-09-16 06:06:57+00:00,AES  algorithm based on  FPGA connected with UART,0,chienchin/FPGA-verilog-aes,148968485,SystemVerilog,FPGA-verilog-aes,10,1,2019-08-27 11:22:17+00:00,[],None
269,https://github.com/hpbag/Baccarat.git,2019-01-16 14:31:11+00:00,https://en.wikipedia.org/wiki/Baccarat_(card_game),0,hpbag/Baccarat,166054147,SystemVerilog,Baccarat,15,1,2019-01-16 14:39:00+00:00,[],None
270,https://github.com/nganjehloo/Custom-Single-Cycle-CPU.git,2019-04-07 06:16:19+00:00,,0,nganjehloo/Custom-Single-Cycle-CPU,179925686,SystemVerilog,Custom-Single-Cycle-CPU,182,1,2019-04-07 06:32:52+00:00,[],None
271,https://github.com/Liby99/cirno-processing-unit.git,2019-04-05 17:47:35+00:00,⑨-Bit Cpu Design,1,Liby99/cirno-processing-unit,179729062,SystemVerilog,cirno-processing-unit,25530,1,2020-06-17 07:06:07+00:00,[],None
272,https://github.com/ameetgohil/two-input-arbiter.git,2019-04-13 06:05:34+00:00,Two input arbiter,0,ameetgohil/two-input-arbiter,181128497,SystemVerilog,two-input-arbiter,2,1,2022-07-02 23:27:14+00:00,[],https://api.github.com/licenses/mit
273,https://github.com/Bynaryman/POF.git,2019-05-18 12:39:06+00:00,The Posit Operators Framework (POF) is a comprehensive library designed to facilitate arithmetic computations and neural network operations using the Posit numerical format on FPGAs.,0,Bynaryman/POF,187356331,SystemVerilog,POF,6770,1,2024-03-15 02:54:38+00:00,"['architecture', 'arithmetic', 'computer', 'ieee754', 'posit']",None
274,https://github.com/WBao93/Systolic-Array-2D-Convolution-Layer.git,2019-03-14 04:57:25+00:00,UCSD CSE 240D WI19 Final Project: A Systolic Array-based Single Convolution Layer in SystemVerilog,2,WBao93/Systolic-Array-2D-Convolution-Layer,175550937,SystemVerilog,Systolic-Array-2D-Convolution-Layer,2167,1,2019-12-10 02:01:41+00:00,[],None
275,https://github.com/MIPS32-CPU/cpu.git,2018-11-21 23:03:08+00:00,,0,MIPS32-CPU/cpu,158616075,SystemVerilog,cpu,27596,1,2020-05-08 15:26:20+00:00,[],None
276,https://github.com/HighBaritone/ECE272FinalProject.git,2018-11-26 06:00:09+00:00,Pong in SystemVerilog Yeet,0,HighBaritone/ECE272FinalProject,159118493,SystemVerilog,ECE272FinalProject,7,1,2018-11-28 09:42:00+00:00,[],None
277,https://github.com/Hintonthu/MIMORI.git,2018-12-03 03:32:49+00:00,"This project implements an accelerator architecture for deep learning as well as other vision-related tasks, which is based on the paper ""Unrolled Memory Inner-Products: An Abstract GPU Operator for Efficient Vision-Related Computations"" (ICCV 2017).",0,Hintonthu/MIMORI,160127814,SystemVerilog,MIMORI,451,1,2022-02-24 21:40:08+00:00,[],https://api.github.com/licenses/gpl-3.0
278,https://github.com/domheaton/8-bit_Multiplier_in_System-Verilog.git,2018-10-28 17:53:15+00:00,2nd Year Project - An 8-bit multiplier designed in System Verilog,1,domheaton/8-bit_Multiplier_in_System-Verilog,155099046,SystemVerilog,8-bit_Multiplier_in_System-Verilog,6,1,2021-10-08 04:55:21+00:00,[],None
279,https://github.com/0xArt/SystemVerilogUART.git,2019-04-07 20:11:54+00:00,,1,0xArt/SystemVerilogUART,180018080,SystemVerilog,SystemVerilogUART,5543,1,2022-04-11 19:19:37+00:00,[],None
280,https://github.com/wwang00/cs429h-pb.git,2019-05-04 16:32:28+00:00,FPGA Quadcopter Flight Controller,0,wwang00/cs429h-pb,184919411,SystemVerilog,cs429h-pb,12368,1,2023-03-30 13:22:07+00:00,[],None
281,https://github.com/akinizer/Complete_Microprocessor_Model.git,2019-01-13 18:29:51+00:00,Microprocessor model modules written in System Verilog,0,akinizer/Complete_Microprocessor_Model,165539835,SystemVerilog,Complete_Microprocessor_Model,9,1,2023-05-18 17:25:16+00:00,[],None
282,https://github.com/pulp-platform/udma_adc_ts.git,2019-03-05 16:32:48+00:00,udma module to record multi-channel timestamps,1,pulp-platform/udma_adc_ts,173982544,SystemVerilog,udma_adc_ts,12,1,2022-09-12 22:08:27+00:00,[],
283,https://github.com/wk05130/B_TB.git,2018-08-24 02:00:44+00:00,BLE_MAC_TB realized by UVM,0,wk05130/B_TB,145929332,SystemVerilog,B_TB,140,1,2022-02-17 06:24:50+00:00,[],None
284,https://github.com/sharonfeldman/sv-assertions-pound-pound-operator.git,2018-08-30 06:59:06+00:00,,1,sharonfeldman/sv-assertions-pound-pound-operator,146709150,SystemVerilog,sv-assertions-pound-pound-operator,2,1,2022-01-25 15:41:34+00:00,[],None
285,https://github.com/Gegedaye/mdl_scb.git,2019-02-20 11:44:23+00:00,little uvm env,0,Gegedaye/mdl_scb,171662871,SystemVerilog,mdl_scb,9,1,2021-04-02 05:35:31+00:00,[],None
286,https://github.com/shanghaicity/sim-utility.git,2019-03-07 07:43:38+00:00,sim utility for rtl,0,shanghaicity/sim-utility,174296094,SystemVerilog,sim-utility,15,1,2019-03-07 07:46:01+00:00,[],https://api.github.com/licenses/gpl-3.0
287,https://github.com/mmxsrup/data2axi4s.git,2019-03-14 23:52:35+00:00,Convert data signal to axi4-stream signal,0,mmxsrup/data2axi4s,175717362,SystemVerilog,data2axi4s,2,1,2022-02-17 22:48:45+00:00,['axi4-stream'],None
288,https://github.com/danielkasza/lcore.git,2019-04-21 02:29:14+00:00,Tiny pipelined 16b CPU,0,danielkasza/lcore,182478018,SystemVerilog,lcore,20,1,2020-06-02 23:58:05+00:00,[],https://api.github.com/licenses/mit
289,https://github.com/rrn-27/verification_riscv_ariane.git,2019-04-16 20:20:58+00:00,,0,rrn-27/verification_riscv_ariane,181761071,SystemVerilog,verification_riscv_ariane,26362,1,2020-06-08 02:05:34+00:00,[],None
290,https://github.com/whoami90506/dclab_final.git,2019-05-09 06:23:51+00:00,Tank Game implementation on FPGA,0,whoami90506/dclab_final,185738873,SystemVerilog,dclab_final,55797,1,2023-05-18 09:18:08+00:00,[],None
291,https://github.com/gchinna/eight-queens-sv.git,2019-03-28 05:19:44+00:00,Eight queens puzzle solver using SystemVerilog constraints.,0,gchinna/eight-queens-sv,178131524,SystemVerilog,eight-queens-sv,25,1,2024-01-03 07:47:31+00:00,[],https://api.github.com/licenses/mit
292,https://github.com/JBas/LCD_Driver_HW.git,2019-03-20 20:26:34+00:00,,0,JBas/LCD_Driver_HW,176811628,SystemVerilog,LCD_Driver_HW,1273,1,2024-03-16 07:26:07+00:00,"['systemverilog', 'lcd-display', 'nook', 'fun']",None
293,https://github.com/bornhorst/DDR3_Mem_Controller.git,2018-11-09 22:54:40+00:00,Simulation and Verification of a DDR3 Memory Controller,1,bornhorst/DDR3_Mem_Controller,156926963,SystemVerilog,DDR3_Mem_Controller,26,1,2019-07-18 17:39:33+00:00,[],None
294,https://github.com/Boraillie/FPGA_CoDesign.git,2018-09-26 15:11:01+00:00,Codes pour le cours FPGA Co Design,0,Boraillie/FPGA_CoDesign,150446219,SystemVerilog,FPGA_CoDesign,38967,1,2020-11-12 15:27:58+00:00,[],None
295,https://github.com/iprabhat29/AMBA_APB_UVM_DESIGN_VERIFICATIOn.git,2019-02-10 01:26:04+00:00,APB Protocol Design and Verification using UVM/SV,1,iprabhat29/AMBA_APB_UVM_DESIGN_VERIFICATIOn,169932109,SystemVerilog,AMBA_APB_UVM_DESIGN_VERIFICATIOn,9,1,2023-01-17 07:13:10+00:00,[],None
296,https://github.com/shaynakapadia/duckHunt.git,2019-04-15 23:39:45+00:00,final project for 385,0,shaynakapadia/duckHunt,181580695,SystemVerilog,duckHunt,46337,1,2020-07-20 04:55:54+00:00,[],None
297,https://github.com/guna000/Design-and-Verification-of-RAM-in-SystemVerilog.git,2019-03-09 19:05:00+00:00,Design of Single Port Synchronous RAM based on given Design Specification and verifying its functionality in SystemVerilog Environment.,0,guna000/Design-and-Verification-of-RAM-in-SystemVerilog,174735016,SystemVerilog,Design-and-Verification-of-RAM-in-SystemVerilog,25,1,2024-01-12 15:39:38+00:00,[],None
298,https://github.com/wavelet-eda/reptilia.git,2018-12-28 21:19:33+00:00,A collection of synthesizable SystemVerilog,2,wavelet-eda/reptilia,163450331,SystemVerilog,reptilia,10232,1,2022-11-20 23:22:48+00:00,[],None
299,https://github.com/fpgach/GOST-R-34.12-2015.git,2019-01-18 13:07:53+00:00,Kuznyechik Verilog,0,fpgach/GOST-R-34.12-2015,166406521,SystemVerilog,GOST-R-34.12-2015,171,1,2023-09-07 05:41:13+00:00,[],None
300,https://github.com/sheepvs5/g2_calculator.git,2019-02-12 23:59:32+00:00,Second order correlation function calculator working in FPGA,1,sheepvs5/g2_calculator,170410272,SystemVerilog,g2_calculator,2014,1,2019-03-02 02:38:48+00:00,[],None
301,https://github.com/arjperi/uvmTB.git,2019-02-13 00:16:03+00:00,Bare Bone test bench for an addsub hardware unit,0,arjperi/uvmTB,170411794,SystemVerilog,uvmTB,22,1,2021-06-10 16:14:00+00:00,[],None
302,https://github.com/ypm1999/HDL.git,2018-09-29 11:15:20+00:00,,0,ypm1999/HDL,150856705,SystemVerilog,HDL,18600,1,2021-07-31 12:00:18+00:00,[],None
303,https://github.com/evangreen27/Sha256Verilog.git,2018-09-27 22:37:05+00:00,,0,evangreen27/Sha256Verilog,150655617,SystemVerilog,Sha256Verilog,10503,1,2020-01-07 14:22:03+00:00,[],None
304,https://github.com/YoufuChen/ECE385_Finalproject_I-wanna-be-the-zuofu.git,2019-05-09 23:35:43+00:00,Sp2019 in UIUC ECE385 final project developed by Ximin Chen and Yuhang Ren 10/10,0,YoufuChen/ECE385_Finalproject_I-wanna-be-the-zuofu,185886114,SystemVerilog,ECE385_Finalproject_I-wanna-be-the-zuofu,11166,1,2020-04-19 19:34:55+00:00,[],None
305,https://github.com/shrtique/sv_hist_eq.git,2019-02-01 08:58:08+00:00,Histogram equalization module. Communication: AXIS. Settings:  AXI-Lite,0,shrtique/sv_hist_eq,168669798,SystemVerilog,sv_hist_eq,115,1,2023-11-23 02:19:44+00:00,[],None
306,https://github.com/shrtique/sv_axis_median_5x5.git,2018-12-21 10:00:23+00:00,"Median filter 5x5 with AXI Stream interface. Each stage of processing is registered. Unfortunately can't be automatically synthesized to 3x3 version, so parameter KERNEL_SIZE should be always 5.",0,shrtique/sv_axis_median_5x5,162697948,SystemVerilog,sv_axis_median_5x5,14396,1,2023-11-23 02:11:20+00:00,[],None
307,https://github.com/4th-Year-Project/FPGA_ADC_interface.git,2018-10-22 17:34:19+00:00,interface to collect data from ADC and output in a format so can be stored in memory,0,4th-Year-Project/FPGA_ADC_interface,154187293,SystemVerilog,FPGA_ADC_interface,26353,1,2019-04-14 13:56:12+00:00,[],None
308,https://github.com/vedantgarg28/SystemVerilog.git,2018-12-10 03:19:52+00:00,Various Code example and tutorial for OOPS and basic SV constructs,0,vedantgarg28/SystemVerilog,161110315,SystemVerilog,SystemVerilog,3,1,2020-01-13 11:26:35+00:00,[],None
309,https://github.com/bradweeks7/CPE233.git,2019-02-19 17:34:43+00:00,Microprocessor built on an Artix-7 FPGA,0,bradweeks7/CPE233,171519180,SystemVerilog,CPE233,41576,1,2019-10-03 16:36:00+00:00,[],None
310,https://github.com/flasonil/shift_register.git,2019-04-01 19:57:10+00:00,,0,flasonil/shift_register,178937364,SystemVerilog,shift_register,40,1,2021-02-09 00:53:31+00:00,[],None
311,https://github.com/cevero/ft_system.git,2019-03-27 14:14:19+00:00,,1,cevero/ft_system,178008691,SystemVerilog,ft_system,638,1,2021-07-29 19:47:08+00:00,[],None
312,https://github.com/cevero/cevero_ft.git,2019-04-29 17:49:13+00:00,Cevero system on a chip with fault tolerance system module,1,cevero/cevero_ft,184117277,SystemVerilog,cevero_ft,106,1,2023-07-28 09:37:52+00:00,[],None
313,https://github.com/mmoksas68/EmergencyElevatorProject.git,2019-02-17 10:41:59+00:00,Elevator simulator,0,mmoksas68/EmergencyElevatorProject,171109960,SystemVerilog,EmergencyElevatorProject,5248,1,2023-11-20 08:14:44+00:00,[],None
314,https://github.com/iprabhat29/UART_UVM_Verification.git,2019-01-29 18:34:08+00:00,UART Design and Verification using SV/UVM1.1,2,iprabhat29/UART_UVM_Verification,168206882,SystemVerilog,UART_UVM_Verification,358,1,2024-03-02 15:44:39+00:00,[],None
315,https://github.com/36000/ECE469.git,2018-10-09 01:40:40+00:00,,0,36000/ECE469,152170318,SystemVerilog,ECE469,36768,1,2022-05-21 15:58:33+00:00,[],None
316,https://github.com/RanLuKenny/simple-UVM-verification-codes.git,2018-08-30 19:06:42+00:00,,0,RanLuKenny/simple-UVM-verification-codes,146794499,SystemVerilog,simple-UVM-verification-codes,8,1,2022-04-29 23:33:46+00:00,[],None
317,https://github.com/bhyou/asic_photon_cont_readout.git,2018-11-07 04:58:32+00:00,,0,bhyou/asic_photon_cont_readout,156492468,SystemVerilog,asic_photon_cont_readout,84,1,2021-12-25 05:39:40+00:00,[],None
318,https://github.com/bzhao13/EE-271.git,2018-11-17 04:37:34+00:00,EE 271 at the University of Washington,0,bzhao13/EE-271,157951080,SystemVerilog,EE-271,5398,1,2021-03-10 16:15:05+00:00,[],None
319,https://github.com/j1s1e1/VerilogNeuralNetworkTests.git,2018-12-03 03:48:54+00:00,,0,j1s1e1/VerilogNeuralNetworkTests,160129339,SystemVerilog,VerilogNeuralNetworkTests,403,1,2023-10-11 11:49:09+00:00,[],https://api.github.com/licenses/mit
320,https://github.com/DandyMan19/CPE-233-2019.git,2019-03-06 19:18:03+00:00,Uses RAT SIM to produce a BEAKER game,1,DandyMan19/CPE-233-2019,174205769,SystemVerilog,CPE-233-2019,220,1,2019-03-14 04:09:46+00:00,[],None
321,https://github.com/swm11/riscv-lite.git,2019-03-13 15:05:25+00:00,Versions of RISC-V that only execute the fib() function.,2,swm11/riscv-lite,175444232,SystemVerilog,riscv-lite,105,1,2023-01-13 05:35:16+00:00,[],https://api.github.com/licenses/bsd-2-clause
322,https://github.com/kanghoyangcollege/Spaceship-Arcade.git,2019-03-05 20:07:44+00:00,An implementation of an spaceship arcade using System Verilog,0,kanghoyangcollege/Spaceship-Arcade,174013217,SystemVerilog,Spaceship-Arcade,994,1,2022-05-02 18:43:10+00:00,[],None
323,https://github.com/miyo/axonerve_util.git,2019-04-11 06:46:59+00:00,Utility modules for Axonerve,0,miyo/axonerve_util,180731612,SystemVerilog,axonerve_util,675,1,2019-09-30 02:07:54+00:00,[],https://api.github.com/licenses/apache-2.0
324,https://github.com/tanbour/mipi_mphy.git,2019-04-23 03:32:19+00:00,Specification for mipi-M-PHY,1,tanbour/mipi_mphy,182922936,SystemVerilog,mipi_mphy,8,1,2022-05-24 09:31:56+00:00,[],None
325,https://github.com/concavegit/ALU.git,2018-09-28 16:58:08+00:00,MIPS ALU implementation,0,concavegit/ALU,150770407,SystemVerilog,ALU,729,0,2018-10-05 02:16:49+00:00,[],None
326,https://github.com/Mjdgithuber/LevelEditor.git,2018-08-24 23:23:42+00:00,A level editor for my java game,0,Mjdgithuber/LevelEditor,146048306,SystemVerilog,LevelEditor,102,0,2018-08-24 23:23:47+00:00,[],None
327,https://github.com/tomasKromer/Cache.git,2018-09-02 00:40:51+00:00,,0,tomasKromer/Cache,147042793,SystemVerilog,Cache,5,0,2018-09-05 13:53:53+00:00,[],None
328,https://github.com/ManasaTempalli/AXI_OCP_Interconnect.git,2018-09-07 19:37:17+00:00,,1,ManasaTempalli/AXI_OCP_Interconnect,147867090,SystemVerilog,AXI_OCP_Interconnect,172,0,2019-07-21 19:55:14+00:00,[],None
329,https://github.com/thallock2/ece554.git,2018-09-11 22:39:34+00:00,,0,thallock2/ece554,148388912,SystemVerilog,ece554,29,0,2018-09-18 00:48:00+00:00,[],None
330,https://github.com/ChrisArreFall/Maquina_expendedora_de_cafe.git,2018-09-13 23:43:07+00:00,Maquina expendedora de cafe basado en systemverilog,0,ChrisArreFall/Maquina_expendedora_de_cafe,148710715,SystemVerilog,Maquina_expendedora_de_cafe,7274,0,2018-09-14 14:09:48+00:00,[],None
331,https://github.com/Darky777/segment_display_de1soc.git,2018-11-21 13:01:45+00:00,,0,Darky777/segment_display_de1soc,158548743,SystemVerilog,segment_display_de1soc,11,0,2019-01-31 08:01:15+00:00,[],None
332,https://github.com/upadhk/EE-271-Lab-7.git,2018-12-19 23:50:00+00:00,,0,upadhk/EE-271-Lab-7,162503132,SystemVerilog,EE-271-Lab-7,12,0,2018-12-20 02:06:56+00:00,[],None
333,https://github.com/Mithilamar/ASIC_project.git,2018-12-20 17:43:56+00:00,Project ,0,Mithilamar/ASIC_project,162612415,SystemVerilog,ASIC_project,19285,0,2018-12-20 18:40:11+00:00,[],None
334,https://github.com/grantneuman/Department_Store_Checkout_System.git,2018-12-28 19:21:52+00:00,,0,grantneuman/Department_Store_Checkout_System,163442560,SystemVerilog,Department_Store_Checkout_System,2,0,2018-12-29 00:47:36+00:00,[],None
335,https://github.com/songkaichun/ece337pub.git,2018-12-31 01:22:32+00:00,,0,songkaichun/ece337pub,163629691,SystemVerilog,ece337pub,904,0,2018-12-31 02:27:42+00:00,[],None
336,https://github.com/architbajpai/synch-FIFO.git,2019-01-01 06:58:29+00:00,,0,architbajpai/synch-FIFO,163718973,SystemVerilog,synch-FIFO,6,0,2019-01-01 07:09:28+00:00,[],None
337,https://github.com/gitlingaraju/experiments.git,2018-11-05 12:08:58+00:00,Use this to learn git commands,0,gitlingaraju/experiments,156212140,SystemVerilog,experiments,5,0,2019-02-08 12:08:01+00:00,[],None
338,https://github.com/alimar05/Digital_Design_Harris.git,2018-11-07 13:21:22+00:00,,0,alimar05/Digital_Design_Harris,156549606,SystemVerilog,Digital_Design_Harris,487,0,2020-06-23 12:49:59+00:00,[],None
339,https://github.com/teann/segway.git,2018-12-14 20:33:35+00:00,Segway/hoverboard that drives a differential drive segway based on the lean of a rider,0,teann/segway,161837542,SystemVerilog,segway,78,0,2018-12-14 20:43:16+00:00,[],None
340,https://github.com/vatsal184/RISCV-SoftCore.git,2018-12-13 18:43:02+00:00,,0,vatsal184/RISCV-SoftCore,161680782,SystemVerilog,RISCV-SoftCore,77,0,2019-04-20 04:20:59+00:00,[],https://api.github.com/licenses/mit
341,https://github.com/jssfilho/Starting-HDL.git,2018-08-30 23:43:05+00:00,Repositório dedicado ao estudo de SystemVerilog ,0,jssfilho/Starting-HDL,146818278,SystemVerilog,Starting-HDL,6,0,2020-03-30 15:43:48+00:00,[],None
342,https://github.com/santiabbate/unrn-riscv.git,2018-10-09 14:34:54+00:00,,0,santiabbate/unrn-riscv,152266930,SystemVerilog,unrn-riscv,1,0,2018-10-09 14:44:26+00:00,[],None
343,https://github.com/leajalil/cache_L1.git,2018-10-07 15:33:11+00:00,,0,leajalil/cache_L1,151956261,SystemVerilog,cache_L1,4,0,2023-01-18 14:48:37+00:00,[],None
344,https://github.com/ezraboley/ece551-final-project.git,2018-11-26 16:01:53+00:00,The wildest segway control system in the midwest,0,ezraboley/ece551-final-project,159195961,SystemVerilog,ece551-final-project,87077,0,2019-05-08 14:52:28+00:00,[],https://api.github.com/licenses/gpl-3.0
345,https://github.com/ValdemarTD/ECE-271-Fall-2018-Final-Project.git,2018-11-29 00:51:41+00:00,,0,ValdemarTD/ECE-271-Fall-2018-Final-Project,159585680,SystemVerilog,ECE-271-Fall-2018-Final-Project,67,0,2018-11-30 16:42:42+00:00,[],None
346,https://github.com/JoeBlanchard/silver-treesitter-test-language.git,2019-01-11 21:23:47+00:00,A test language for developing a treesitter extension for Silver for syntax highlighting in Atom.,0,JoeBlanchard/silver-treesitter-test-language,165311845,SystemVerilog,silver-treesitter-test-language,2,0,2019-01-11 21:35:24+00:00,[],None
347,https://github.com/RadhikaF/ELEC4700.git,2019-03-14 03:34:27+00:00,,0,RadhikaF/ELEC4700,175542600,SystemVerilog,ELEC4700,10002,0,2019-07-01 02:15:31+00:00,[],None
348,https://github.com/tsleolima/System-Very-Log.git,2019-04-27 15:28:26+00:00,Repositorio com os códigos usados para a disciplina de Laboratório de Organização e Arquitetura de Computadores,0,tsleolima/System-Very-Log,183790079,SystemVerilog,System-Very-Log,5,0,2019-04-27 15:36:20+00:00,[],None
349,https://github.com/glkclass/dut_tb.git,2019-05-02 12:54:16+00:00,Verification environment based on UVM,0,glkclass/dut_tb,184580736,SystemVerilog,dut_tb,25,0,2023-02-01 17:04:05+00:00,[],None
350,https://github.com/melt-umn/ableC-run.git,2019-02-14 12:20:52+00:00,An ableC extension that introduces a language construct for spawning pthreads,0,melt-umn/ableC-run,170686928,SystemVerilog,ableC-run,11,0,2019-02-14 12:21:20+00:00,[],https://api.github.com/licenses/lgpl-3.0
351,https://github.com/Hrfisher-97/EE-CSE-469.git,2018-10-29 16:30:33+00:00,University of Washington EE/CSE 469 Computer Architecture I Autumn 2018. Borbor and Fisher Project Files,0,Hrfisher-97/EE-CSE-469,155244979,SystemVerilog,EE-CSE-469,7942,0,2018-11-28 03:55:23+00:00,[],None
352,https://github.com/GeorgeOnwubuya/Reaction_Timer_SystemVerilog.git,2018-11-09 19:14:19+00:00,Simple project to test human reaction time,0,GeorgeOnwubuya/Reaction_Timer_SystemVerilog,156907144,SystemVerilog,Reaction_Timer_SystemVerilog,10,0,2018-11-09 19:23:40+00:00,[],None
353,https://github.com/debruynmonge/SystemVerilog.git,2019-02-01 20:49:17+00:00,SystemVerilog,0,debruynmonge/SystemVerilog,168758387,SystemVerilog,SystemVerilog,2,0,2019-02-01 20:52:23+00:00,[],None
354,https://github.com/blanketboyjo/ECU_HDL.git,2019-01-29 03:12:04+00:00,Verilog and VHDL for ECU,0,blanketboyjo/ECU_HDL,168080506,SystemVerilog,ECU_HDL,12,0,2019-03-13 20:31:39+00:00,[],None
355,https://github.com/tec-tdg/Lab4.git,2019-03-26 22:58:57+00:00,,0,tec-tdg/Lab4,177881128,SystemVerilog,Lab4,17,0,2019-03-29 04:45:24+00:00,[],None
356,https://github.com/abhaysp2/ECE385-SystemVerilog-Code.git,2019-02-27 00:25:27+00:00,SystemVerilog and C code for FPGA,0,abhaysp2/ECE385-SystemVerilog-Code,172812392,SystemVerilog,ECE385-SystemVerilog-Code,34333,0,2019-08-22 21:24:49+00:00,[],None
357,https://github.com/draconian-design/cc-agent.git,2019-05-05 17:57:17+00:00,A cookiecutter template to create a UVM agent.,0,draconian-design/cc-agent,185064673,SystemVerilog,cc-agent,36,0,2019-05-29 23:52:40+00:00,[],https://api.github.com/licenses/gpl-3.0
358,https://github.com/NicolasCanales/Nexys-4ddr_Example-Code.git,2019-05-15 01:19:53+00:00,Codigo de la sesion 5,0,NicolasCanales/Nexys-4ddr_Example-Code,186725882,SystemVerilog,Nexys-4ddr_Example-Code,61,0,2022-05-21 20:20:51+00:00,[],None
359,https://github.com/chetanmelagiri/fifo_project.git,2019-05-08 07:38:01+00:00,,0,chetanmelagiri/fifo_project,185556497,SystemVerilog,fifo_project,25,0,2019-06-24 09:02:17+00:00,[],None
360,https://github.com/unitristen/Capstone-Design.git,2019-01-08 22:16:35+00:00,BeatKeyper Decryption Processor,0,unitristen/Capstone-Design,164742537,SystemVerilog,Capstone-Design,56,0,2019-01-08 22:23:13+00:00,[],None
361,https://github.com/kayhand/sdb_fpga.git,2019-01-17 21:48:21+00:00,,0,kayhand/sdb_fpga,166301880,SystemVerilog,sdb_fpga,157,0,2020-01-06 10:43:24+00:00,[],None
362,https://github.com/venn29/Computer_Architecture_Ex.git,2019-04-02 01:50:26+00:00,LabCode and Report,0,venn29/Computer_Architecture_Ex,178977957,SystemVerilog,Computer_Architecture_Ex,68668,0,2019-08-11 09:21:46+00:00,[],None
363,https://github.com/abdo1819/fpu_multipyler.git,2019-04-06 17:34:18+00:00,,1,abdo1819/fpu_multipyler,179865610,SystemVerilog,fpu_multipyler,191,0,2019-06-14 22:12:23+00:00,[],None
364,https://github.com/aleksams/TFE4171.git,2019-04-08 12:24:54+00:00,Testbench files for the verification of a HDLC module,1,aleksams/TFE4171,180143703,SystemVerilog,TFE4171,3701,0,2019-04-30 21:13:43+00:00,[],None
365,https://github.com/adityamathur20/clic.git,2019-04-10 09:46:03+00:00,"Core-Local Interrupt Controller for RISCV compliant cores, support upto 255 interrupts",0,adityamathur20/clic,180551545,SystemVerilog,clic,6,0,2019-05-04 15:31:07+00:00,[],None
366,https://github.com/mauriciomc/GIT_FIR_N.git,2019-04-17 07:55:40+00:00,Nth order FIR filter,0,mauriciomc/GIT_FIR_N,181843859,SystemVerilog,GIT_FIR_N,11,0,2019-04-18 14:11:07+00:00,[],None
367,https://github.com/HarrisonMc555/ecen620-final-project.git,2019-04-19 16:30:59+00:00,ECEn 620 Final Project for Dallin Skousen and Harrison McCullough,0,HarrisonMc555/ecen620-final-project,182294515,SystemVerilog,ecen620-final-project,1186,0,2023-01-28 18:20:33+00:00,[],None
368,https://github.com/xyzxinyizhang/Wireless-Wearable-Device-design-on-falling-detection.git,2018-09-04 21:09:18+00:00,,0,xyzxinyizhang/Wireless-Wearable-Device-design-on-falling-detection,147419679,SystemVerilog,Wireless-Wearable-Device-design-on-falling-detection,29,0,2018-10-16 21:11:50+00:00,[],None
369,https://github.com/matthpn2/ARM-Datapath-and-Control.git,2018-09-18 01:05:22+00:00,A five-stage pipeline ARM processor.,0,matthpn2/ARM-Datapath-and-Control,149208415,SystemVerilog,ARM-Datapath-and-Control,1814,0,2021-03-08 03:19:24+00:00,"['arm', 'systemverilog']",None
370,https://github.com/SplenDidShot/FPGA_SoC_Game_Deisgn.git,2018-09-17 01:41:20+00:00,Final Project for ECE385 (SystemVerilog),0,SplenDidShot/FPGA_SoC_Game_Deisgn,149053619,SystemVerilog,FPGA_SoC_Game_Deisgn,29,0,2019-03-26 07:34:16+00:00,[],None
371,https://github.com/jpakula0296/MiniProject2.git,2018-09-20 20:06:52+00:00,,0,jpakula0296/MiniProject2,149664408,SystemVerilog,MiniProject2,400,0,2018-09-25 23:11:26+00:00,[],None
372,https://github.com/jasonpdk/Verilog-Basys3-Maze-Project.git,2018-10-25 13:28:29+00:00,,0,jasonpdk/Verilog-Basys3-Maze-Project,154676023,SystemVerilog,Verilog-Basys3-Maze-Project,55297,0,2018-11-09 16:51:17+00:00,[],None
373,https://github.com/zpk66666/test.git,2018-12-17 14:49:44+00:00,,0,zpk66666/test,162145739,SystemVerilog,test,4,0,2018-12-17 14:51:54+00:00,[],None
374,https://github.com/upadhk/EE-271-Lab5.git,2018-12-19 02:54:11+00:00,,0,upadhk/EE-271-Lab5,162374370,SystemVerilog,EE-271-Lab5,4,0,2018-12-20 01:38:54+00:00,[],None
375,https://github.com/upadhk/EE-271-Lab3.git,2018-12-19 01:11:25+00:00,,0,upadhk/EE-271-Lab3,162364272,SystemVerilog,EE-271-Lab3,1,0,2018-12-20 01:15:33+00:00,[],None
376,https://github.com/arnfol/shared_ports.git,2018-10-14 20:32:39+00:00,,1,arnfol/shared_ports,153016336,SystemVerilog,shared_ports,70,0,2019-01-31 21:10:23+00:00,[],None
377,https://github.com/jnestor/life_core.git,2019-01-10 16:30:24+00:00,Hardware Core for Conway's Game of Life,0,jnestor/life_core,165093932,SystemVerilog,life_core,7,0,2019-01-10 16:33:25+00:00,[],None
378,https://github.com/yore0403/DCLab.git,2018-11-14 08:23:51+00:00,2018 fall DClab,0,yore0403/DCLab,157515276,SystemVerilog,DCLab,152928,0,2020-04-13 16:21:51+00:00,[],None
379,https://github.com/sizzaak/EE371_lab5.git,2018-11-14 22:07:45+00:00,,0,sizzaak/EE371_lab5,157617596,SystemVerilog,EE371_lab5,7,0,2018-12-07 20:55:17+00:00,[],None
380,https://github.com/mfidaali/Simple-ASM.git,2018-12-03 20:45:48+00:00,Simple Algorithmic State Machine to count number of 1's in in an n-bit input,0,mfidaali/Simple-ASM,160251592,SystemVerilog,Simple-ASM,9490,0,2018-12-05 00:28:57+00:00,[],None
381,https://github.com/aushacker/verilog.git,2018-11-29 05:04:34+00:00,Verilog examples,0,aushacker/verilog,159610434,SystemVerilog,verilog,8,0,2023-08-21 08:55:02+00:00,[],https://api.github.com/licenses/mit
382,https://github.com/caldasluan/projet-final-lcl.git,2018-11-02 15:08:03+00:00,,0,caldasluan/projet-final-lcl,155882675,SystemVerilog,projet-final-lcl,10794,0,2018-12-05 18:33:42+00:00,[],None
383,https://github.com/hamimulchowdhury/Systemverilog-code-practice.git,2018-12-12 07:22:24+00:00,,0,hamimulchowdhury/Systemverilog-code-practice,161448684,SystemVerilog,Systemverilog-code-practice,152587,0,2019-05-23 09:54:47+00:00,[],https://api.github.com/licenses/unlicense
384,https://github.com/NSLeung/ECE385-Pacman-FinalProject.git,2018-12-05 05:31:33+00:00,,0,NSLeung/ECE385-Pacman-FinalProject,160466001,SystemVerilog,ECE385-Pacman-FinalProject,47470,0,2018-12-15 02:00:51+00:00,[],None
385,https://github.com/ig007/FPGA-Stepmania.git,2018-09-25 02:43:02+00:00,FPGA four-button DDR game,0,ig007/FPGA-Stepmania,150197790,SystemVerilog,FPGA-Stepmania,13,0,2018-10-08 05:55:59+00:00,[],None
386,https://github.com/ahmad-assaf/cpu1.git,2018-10-03 11:59:58+00:00,hardware,0,ahmad-assaf/cpu1,151405621,SystemVerilog,cpu1,7141,0,2018-10-09 21:14:20+00:00,[],None
387,https://github.com/tomasKromer/RiscV_uniciclo.git,2018-08-23 23:55:38+00:00,,0,tomasKromer/RiscV_uniciclo,145919635,SystemVerilog,RiscV_uniciclo,6,0,2018-08-26 14:31:08+00:00,[],None
388,https://github.com/ciroceissler/tpl_harp.git,2018-08-30 18:26:45+00:00,,0,ciroceissler/tpl_harp,146790253,SystemVerilog,tpl_harp,733,0,2018-09-08 11:15:06+00:00,[],https://api.github.com/licenses/mit
389,https://github.com/ChrisArreFall/VGA_Controller_FPGA.git,2018-09-30 06:13:41+00:00,Controlador VGA con prueba basica,0,ChrisArreFall/VGA_Controller_FPGA,150936698,SystemVerilog,VGA_Controller_FPGA,16871,0,2018-10-15 02:45:54+00:00,[],None
390,https://github.com/SchuylerQHorky/VerilogI2CMaster.git,2018-10-02 03:44:23+00:00,This project demos a working I2C master state machine written through a behavioral model to run on the Altera Cycle V FPGA.,0,SchuylerQHorky/VerilogI2CMaster,151196655,SystemVerilog,VerilogI2CMaster,479,0,2019-01-11 20:54:02+00:00,[],None
391,https://github.com/rcrs4/Processor.git,2018-10-01 23:01:19+00:00,"A project made for the university, this project is to simulate a multicicle processor",1,rcrs4/Processor,151172041,SystemVerilog,Processor,496,0,2018-12-01 21:35:07+00:00,[],None
392,https://github.com/eniokaljic/DPPSN.git,2019-03-26 17:32:29+00:00,Deeply Programmable Packet-Switching Node,0,eniokaljic/DPPSN,177838066,SystemVerilog,DPPSN,2568,0,2019-06-24 16:11:37+00:00,[],https://api.github.com/licenses/mit
393,https://github.com/harlanw/fpga-graphics.git,2019-04-02 20:57:52+00:00,,0,harlanw/fpga-graphics,179157560,SystemVerilog,fpga-graphics,63,0,2019-04-02 20:58:50+00:00,[],None
394,https://github.com/rellieberman/bubble-trouble-fpga.git,2019-04-15 17:22:27+00:00,Bubble Trouble for cyclone V fpga,1,rellieberman/bubble-trouble-fpga,181533924,SystemVerilog,bubble-trouble-fpga,1770,0,2019-05-16 11:56:18+00:00,[],None
395,https://github.com/fBacak97/VolfiedFPGA.git,2019-03-02 14:34:15+00:00,An FPGA project using BASYS3 board which simulates the 2-player version of MS-DOS game Volfied on an 8x8 led matrix. Coded with SystemVerilog on Vivado Design Suite.,0,fBacak97/VolfiedFPGA,173458337,SystemVerilog,VolfiedFPGA,7,0,2019-03-02 14:35:14+00:00,[],None
396,https://github.com/sondre99v/DDS2_TermProject.git,2019-02-25 15:23:56+00:00,,0,sondre99v/DDS2_TermProject,172531285,SystemVerilog,DDS2_TermProject,70652,0,2019-04-23 10:08:00+00:00,[],None
397,https://github.com/aherrerac/Proyecto-I-CE4301.git,2019-03-06 13:55:33+00:00,,0,aherrerac/Proyecto-I-CE4301,174154981,SystemVerilog,Proyecto-I-CE4301,60898,0,2020-08-14 23:12:09+00:00,[],None
398,https://github.com/stevefarra/rc4-circuit.git,2019-03-11 02:09:22+00:00,The decryption algorithm for a popular stream cipher implemented on a series of FSMs and datapaths ,0,stevefarra/rc4-circuit,174908793,SystemVerilog,rc4-circuit,25484,0,2019-05-14 19:55:34+00:00,[],None
399,https://github.com/EsraNurDeniz/Elevator-Simulation.git,2019-03-16 21:02:38+00:00,"Elevator project which is a representation of an elevator coded with SystemVerilog, Basys3 is used as an FPGA to Beti Board.",0,EsraNurDeniz/Elevator-Simulation,176024478,SystemVerilog,Elevator-Simulation,1445,0,2019-03-16 21:17:06+00:00,[],None
400,https://github.com/GeorgeOnwubuya/Parking_Lot.git,2019-04-30 04:38:41+00:00,Simple parking lot implementation in SystemVerilog,0,GeorgeOnwubuya/Parking_Lot,184192580,SystemVerilog,Parking_Lot,7,0,2019-05-03 06:41:55+00:00,[],None
401,https://github.com/melt-umn/meta-ocaml-lite.git,2019-04-26 02:04:21+00:00,A Silver implementation of an interpreter for a subset of MetaOCaml,0,melt-umn/meta-ocaml-lite,183539267,SystemVerilog,meta-ocaml-lite,53,0,2021-10-05 03:03:48+00:00,[],https://api.github.com/licenses/lgpl-3.0
402,https://github.com/brianhuffman/retro-fpga.git,2019-04-26 15:01:03+00:00,Circuit-level descriptions of C64 and other retro computing hardware,1,brianhuffman/retro-fpga,183648226,SystemVerilog,retro-fpga,65,0,2022-08-04 02:32:14+00:00,[],https://api.github.com/licenses/mit
403,https://github.com/noahsalk/LC-3.git,2019-05-09 04:06:52+00:00,An FPGA implementation of the LC-3 processor laid out in Patt & Patel. Created for UIUC's ECE 385 course.,0,noahsalk/LC-3,185724224,SystemVerilog,LC-3,23,0,2019-05-09 04:09:19+00:00,[],None
404,https://github.com/GeorgeOnwubuya/Conditional_Sum.git,2019-05-03 06:45:16+00:00,Conditional sum using the generate statement (Messy Version),0,GeorgeOnwubuya/Conditional_Sum,184710404,SystemVerilog,Conditional_Sum,5,0,2019-05-03 06:48:09+00:00,[],None
405,https://github.com/weikleda/berkeleyLab06PMOD.git,2019-04-09 22:00:08+00:00,,0,weikleda/berkeleyLab06PMOD,180455667,SystemVerilog,berkeleyLab06PMOD,16,0,2019-04-09 22:04:36+00:00,[],None
406,https://github.com/rishnat/system_verilog.git,2019-04-05 08:16:39+00:00,A repository containing snippets for various System Verilog concepts,0,rishnat/system_verilog,179643249,SystemVerilog,system_verilog,0,0,2019-04-05 08:41:49+00:00,[],None
407,https://github.com/michaelGonzalez1812/PDA.git,2019-04-12 23:37:35+00:00,,0,michaelGonzalez1812/PDA,181097089,SystemVerilog,PDA,636,0,2021-06-10 00:33:11+00:00,[],None
408,https://github.com/prakaashkarthik/riscv-cpu.git,2019-05-12 03:45:17+00:00,CPU based on RISC-V ISA,0,prakaashkarthik/riscv-cpu,186208149,SystemVerilog,riscv-cpu,12,0,2019-05-14 02:16:45+00:00,[],None
409,https://github.com/thalysmg/OAC-LOAC.git,2018-11-20 23:45:21+00:00,Codes from Computer Organization and Architecture,0,thalysmg/OAC-LOAC,158465375,SystemVerilog,OAC-LOAC,367,0,2018-11-29 01:00:43+00:00,[],None
410,https://github.com/farshad112/DFF.git,2018-11-17 08:32:25+00:00,DFF design using verilog. Testbench is designed uisng simple system verilog.,1,farshad112/DFF,157965701,SystemVerilog,DFF,6,0,2018-11-17 08:36:12+00:00,[],https://api.github.com/licenses/mit
411,https://github.com/CE3201-Taller/FinalProject.git,2018-10-13 20:05:47+00:00,Implementacion de CPU Simple y calculadora usando HDL's y FPGA,0,CE3201-Taller/FinalProject,152909969,SystemVerilog,FinalProject,266,0,2018-10-26 21:05:11+00:00,[],None
412,https://github.com/quackchewy/Register-File.git,2018-10-08 22:58:54+00:00,Simulates an ARM register file with 1 write register and 2 read registers.,0,quackchewy/Register-File,152157319,SystemVerilog,Register-File,11,0,2018-10-11 05:20:48+00:00,[],None
413,https://github.com/jackducham/lab7.git,2018-10-16 15:23:56+00:00,,0,jackducham/lab7,153308587,SystemVerilog,lab7,9,0,2018-10-16 15:48:51+00:00,[],None
414,https://github.com/joshuachao39/CSE141Lab1.git,2018-10-21 05:16:12+00:00,,0,joshuachao39/CSE141Lab1,153975909,SystemVerilog,CSE141Lab1,159,0,2018-12-13 07:17:34+00:00,[],None
415,https://github.com/vyasviral7/Verification-.git,2018-12-02 05:29:44+00:00,,0,vyasviral7/Verification-,160016830,SystemVerilog,Verification-,5,0,2018-12-02 12:59:30+00:00,[],https://api.github.com/licenses/apache-2.0
416,https://github.com/pbannai/18743Project.git,2018-11-26 22:35:22+00:00,,1,pbannai/18743Project,159242032,SystemVerilog,18743Project,5,0,2018-11-30 00:30:28+00:00,[],None
417,https://github.com/ram748/100daysofcode.git,2019-01-15 00:35:02+00:00,,0,ram748/100daysofcode,165757568,SystemVerilog,100daysofcode,49,0,2019-02-09 14:29:46+00:00,[],None
418,https://github.com/mitshine/UVM-Phases-Example.git,2019-02-11 08:52:04+00:00,UVM Phases Example,0,mitshine/UVM-Phases-Example,170096732,SystemVerilog,UVM-Phases-Example,4,0,2019-02-11 08:52:34+00:00,[],None
419,https://github.com/johnnyzhang123/111.git,2019-02-10 17:37:56+00:00,,0,johnnyzhang123/111,170006040,SystemVerilog,111,56,0,2022-01-23 01:26:33+00:00,[],None
420,https://github.com/neal29da/Image-processing-accelerator-.git,2019-01-21 09:34:06+00:00,,0,neal29da/Image-processing-accelerator-,166786420,SystemVerilog,Image-processing-accelerator-,3657,0,2019-06-03 12:28:02+00:00,[],https://api.github.com/licenses/apache-2.0
421,https://github.com/robert1636/Asynchronous-FIFO-design.git,2019-02-02 23:46:42+00:00,,0,robert1636/Asynchronous-FIFO-design,168890910,SystemVerilog,Asynchronous-FIFO-design,2,0,2019-02-02 23:49:27+00:00,[],None
422,https://github.com/gotu0000/PDP11Sim.git,2019-01-30 18:15:24+00:00,Implementation of PDP11 ISA using SystemVerilog,0,gotu0000/PDP11Sim,168391376,SystemVerilog,PDP11Sim,81,0,2020-09-25 02:17:00+00:00,[],None
423,https://github.com/muku383/sivetech_training.git,2018-08-27 13:34:41+00:00,,0,muku383/sivetech_training,146302068,SystemVerilog,sivetech_training,22,0,2019-07-11 11:16:54+00:00,[],None
424,https://github.com/jillco/Proyecto1_Verificacion.git,2018-09-26 19:40:29+00:00,Binary TO BCD,0,jillco/Proyecto1_Verificacion,150480866,SystemVerilog,Proyecto1_Verificacion,3,0,2018-09-26 19:46:51+00:00,[],None
425,https://github.com/tharyck/Loac.git,2018-09-14 01:33:55+00:00,,0,tharyck/Loac,148719035,SystemVerilog,Loac,3,0,2018-09-20 10:32:56+00:00,[],None
426,https://github.com/sciencedude/ece411.git,2018-10-29 22:28:52+00:00,,0,sciencedude/ece411,155289816,SystemVerilog,ece411,2911,0,2023-01-28 19:46:41+00:00,[],None
427,https://github.com/DrakeWatson/N64-Controller.git,2019-03-14 21:57:39+00:00,Digital logic used to simulate an N64 controller.,0,DrakeWatson/N64-Controller,175706114,SystemVerilog,N64-Controller,4,0,2019-03-14 22:00:04+00:00,[],None
428,https://github.com/Matthew-Whitlock/CompArch.git,2019-02-23 20:48:31+00:00,,1,Matthew-Whitlock/CompArch,172262406,SystemVerilog,CompArch,1175,0,2019-05-03 22:49:54+00:00,[],None
429,https://github.com/web2019111/ganar-bitcoins-mineria.git,2019-03-04 16:20:56+00:00,ganar bitcoins yn dolares $us,0,web2019111/ganar-bitcoins-mineria,173779717,SystemVerilog,ganar-bitcoins-mineria,36,0,2019-03-04 17:03:35+00:00,[],None
430,https://github.com/Kazutaka333/Divvy_FinalProject.git,2019-03-23 21:26:12+00:00,,1,Kazutaka333/Divvy_FinalProject,177341698,SystemVerilog,Divvy_FinalProject,52,0,2019-03-24 02:14:38+00:00,[],None
431,https://github.com/melt-umn/ableC-lvars.git,2019-02-14 08:18:48+00:00,"Lattice variables, implemented as a language extension to ableC ",0,melt-umn/ableC-lvars,170653908,SystemVerilog,ableC-lvars,70728,0,2019-02-14 11:40:36+00:00,[],https://api.github.com/licenses/lgpl-3.0
432,https://github.com/vatsalchoksi/apb.git,2019-02-13 21:16:37+00:00,testbench development using UVM,0,vatsalchoksi/apb,170580812,SystemVerilog,apb,5,0,2019-02-13 21:20:13+00:00,[],None
433,https://github.com/jimmygan0829/SLC3-in-SV.git,2019-03-02 10:21:06+00:00,Implemented SLC3.2 in SystemVerilog for experiment 6 of ECE 385 with Jiawen Chen,0,jimmygan0829/SLC3-in-SV,173433482,SystemVerilog,SLC3-in-SV,5064,0,2019-03-02 10:51:13+00:00,[],None
434,https://github.com/draconian-design/global.git,2019-05-05 22:44:54+00:00,A library for UVM providing some global functions. Fork of https://github.com/bphunter1972/hawkins/tree/master/verif/vkits/global,0,draconian-design/global,185090720,SystemVerilog,global,12,0,2019-05-05 22:48:25+00:00,[],None
435,https://github.com/draconian-design/cc-env.git,2019-05-05 19:18:10+00:00,A cookiecutter template to create a UVM environment,0,draconian-design/cc-env,185072518,SystemVerilog,cc-env,21,0,2019-05-05 23:10:08+00:00,[],https://api.github.com/licenses/gpl-3.0
436,https://github.com/dawoodmuzammil/GameOfNim.git,2019-03-31 00:14:40+00:00,Ancient Game of Nim implemented on FPGA board using System Verilog,0,dawoodmuzammil/GameOfNim,178624689,SystemVerilog,GameOfNim,796,0,2019-03-31 11:03:32+00:00,[],None
437,https://github.com/AlexsandroJ/Projeto_Hardware.git,2019-04-19 12:59:38+00:00,Projeto da Cadeira de Infraestrutura de hardware,0,AlexsandroJ/Projeto_Hardware,182265163,SystemVerilog,Projeto_Hardware,4681,0,2019-05-07 18:09:28+00:00,[],None
438,https://github.com/ashfanvahora/Boolean-Function-using-SystemVerilog.git,2018-09-10 18:39:01+00:00,SystemVerilog program for y = a'b'c' + b'c' + a'c' + a'b' ,0,ashfanvahora/Boolean-Function-using-SystemVerilog,148202066,SystemVerilog,Boolean-Function-using-SystemVerilog,225,0,2018-09-12 02:29:01+00:00,[],None
439,https://github.com/Zeigren/QMSV.git,2018-08-28 16:51:56+00:00,"SublimeText3 bits for Quartus, ModelSim, and VUnit Integration mirror of https://phabricator.kairohm.dev/diffusion/10/",1,Zeigren/QMSV,146478551,SystemVerilog,QMSV,51,0,2020-03-15 18:22:34+00:00,"['sublime-text', 'quartus', 'vunit', 'modelsim', 'systemverilog']",https://api.github.com/licenses/gpl-3.0
440,https://github.com/Oudman/PR3.git,2018-09-28 13:58:02+00:00,,0,Oudman/PR3,150748582,SystemVerilog,PR3,41860,0,2018-12-07 08:59:09+00:00,[],None
441,https://github.com/sycomix/ARM-Pipelined-CPU.git,2018-12-26 17:04:49+00:00,64-bit ARM Pipelined CPU,0,sycomix/ARM-Pipelined-CPU,163200916,SystemVerilog,ARM-Pipelined-CPU,19,0,2020-04-15 00:28:25+00:00,[],None
442,https://github.com/mfidaali/async_debouncer.git,2018-11-26 22:55:55+00:00,Async Debounce circuit SV file,0,mfidaali/async_debouncer,159243878,SystemVerilog,async_debouncer,4,0,2018-12-05 19:36:43+00:00,[],None
443,https://github.com/architbajpai/Asynch-FIFO.git,2019-01-01 06:36:02+00:00,,0,architbajpai/Asynch-FIFO,163717890,SystemVerilog,Asynch-FIFO,1,0,2019-01-01 06:37:32+00:00,[],None
444,https://github.com/amolaknagi/742_vector.git,2018-11-29 06:20:22+00:00,,0,amolaknagi/742_vector,159617563,SystemVerilog,742_vector,72,0,2018-12-03 22:56:39+00:00,[],None
445,https://github.com/MartinBarker/ECE-FinalDesign.git,2018-11-27 22:03:07+00:00,ECE-FinalDesign,0,MartinBarker/ECE-FinalDesign,159405525,SystemVerilog,ECE-FinalDesign,575,0,2018-12-01 01:27:14+00:00,[],None
446,https://github.com/shrtique/ya_FIFO.git,2019-01-22 07:59:23+00:00,Simple synchronous one-clock FIFO. Test for academic purpose,0,shrtique/ya_FIFO,166952412,SystemVerilog,ya_FIFO,3,0,2019-01-22 07:59:58+00:00,[],None
447,https://github.com/vj-sananda/object-oriented-state-machines.git,2019-01-31 02:16:34+00:00,,0,vj-sananda/object-oriented-state-machines,168447949,SystemVerilog,object-oriented-state-machines,3936,0,2019-01-31 02:20:05+00:00,[],None
448,https://github.com/DA01171997/ps2KeyBScancode.git,2018-10-13 23:55:59+00:00,,0,DA01171997/ps2KeyBScancode,152924285,SystemVerilog,ps2KeyBScancode,3387,0,2018-10-17 02:12:44+00:00,[],None
449,https://github.com/ChrisArreFall/PS-2_Controller.git,2018-10-16 06:04:50+00:00,PS/2 Controller in SystemVerilog,0,ChrisArreFall/PS-2_Controller,153231077,SystemVerilog,PS-2_Controller,7779,0,2019-05-08 22:07:38+00:00,[],None
450,https://github.com/melt-umn/ableC-prolog.git,2018-11-20 02:37:55+00:00,An ableC extension providing Prolog-inspired logic programming constructs.,0,melt-umn/ableC-prolog,158320348,SystemVerilog,ableC-prolog,216,0,2022-01-19 02:24:15+00:00,[],https://api.github.com/licenses/lgpl-3.0
451,https://github.com/jhflores95/Pong.git,2018-11-03 21:51:01+00:00,Classic Pong game in SystemVerilog for a DE1-SoC. ,0,jhflores95/Pong,156026773,SystemVerilog,Pong,8993,0,2020-04-04 03:24:02+00:00,[],None
452,https://github.com/dgkzoo/HardWare.git,2018-11-04 14:36:19+00:00,,0,dgkzoo/HardWare,156091322,SystemVerilog,HardWare,214,0,2019-02-14 15:50:31+00:00,[],None
453,https://github.com/arnabd88/UART.git,2019-02-08 02:50:57+00:00,UART,0,arnabd88/UART,169676755,SystemVerilog,UART,17635,0,2019-02-08 02:57:20+00:00,[],None
454,https://github.com/jackducham/lab9.git,2018-10-28 19:59:34+00:00,,0,jackducham/lab9,155110125,SystemVerilog,lab9,36,0,2018-11-09 02:37:16+00:00,[],None
455,https://github.com/vj-sananda/sv-uvm.git,2019-01-24 20:34:48+00:00,,0,vj-sananda/sv-uvm,167433583,SystemVerilog,sv-uvm,31,0,2019-01-24 21:00:30+00:00,[],None
456,https://github.com/harrisaz/integrated.git,2019-02-09 23:08:52+00:00,uvm1.2 distribution example,0,harrisaz/integrated,169923530,SystemVerilog,integrated,49,0,2019-02-09 23:17:46+00:00,[],https://api.github.com/licenses/apache-2.0
457,https://github.com/mitshine/UVM-Basic-Examples.git,2019-02-11 07:18:46+00:00,UVM Basic Examples - Hello World & 3 tests,0,mitshine/UVM-Basic-Examples,170084738,SystemVerilog,UVM-Basic-Examples,10,0,2019-02-11 07:20:55+00:00,[],None
458,https://github.com/sondre99v/TFE4171_Lab7.git,2019-02-11 15:46:46+00:00,Files for Lab 7 of Design of digital systems 2,0,sondre99v/TFE4171_Lab7,170155418,SystemVerilog,TFE4171_Lab7,233,0,2019-02-18 15:47:58+00:00,[],None
459,https://github.com/abhizt93/DVT.git,2018-11-12 05:56:28+00:00,Git Plugin for DVT Eclipse,0,abhizt93/DVT,157163453,SystemVerilog,DVT,0,0,2018-11-12 06:40:24+00:00,[],None
460,https://github.com/lrolomeli/Tarea1_Verificacion.git,2019-02-04 21:55:29+00:00,BCD,0,lrolomeli/Tarea1_Verificacion,169155982,SystemVerilog,Tarea1_Verificacion,4368,0,2019-02-06 03:54:11+00:00,[],None
461,https://github.com/darisoy/FlappyBirds.git,2019-02-05 00:49:17+00:00,Implementation of the Flappy Birds game using Verilog on the DE1_SoC FPGA and a 8x8 LED-display,0,darisoy/FlappyBirds,169172582,SystemVerilog,FlappyBirds,9727,0,2020-03-18 00:00:16+00:00,[],None
462,https://github.com/tec-tdg/Lab3.git,2019-03-13 03:35:06+00:00,,0,tec-tdg/Lab3,175340411,SystemVerilog,Lab3,18,0,2019-03-28 15:19:19+00:00,[],None
463,https://github.com/deslib/uart_reg.git,2019-02-22 13:44:25+00:00,a register file controled by uart. Implement with verilog and systemverilog. ,0,deslib/uart_reg,172073287,SystemVerilog,uart_reg,9,0,2019-02-22 14:03:30+00:00,[],None
464,https://github.com/kobo8924/RISCV_Of_SingleCycleMachine.git,2019-02-25 05:19:48+00:00,,0,kobo8924/RISCV_Of_SingleCycleMachine,172439210,SystemVerilog,RISCV_Of_SingleCycleMachine,8240,0,2019-07-21 00:30:12+00:00,[],None
465,https://github.com/rsurya07/PDP8-with-Floating-Point.git,2019-02-26 20:23:05+00:00,,0,rsurya07/PDP8-with-Floating-Point,172784574,SystemVerilog,PDP8-with-Floating-Point,14,0,2019-02-26 20:26:12+00:00,[],None
466,https://github.com/LazyTigerLi/Undergraduate_Programs.git,2019-03-18 05:05:50+00:00,,0,LazyTigerLi/Undergraduate_Programs,176207897,SystemVerilog,Undergraduate_Programs,43221,0,2019-07-02 18:47:33+00:00,[],None
467,https://github.com/usamasaqib/Obstacle-Detection.git,2019-03-30 12:46:15+00:00,,0,usamasaqib/Obstacle-Detection,178557574,SystemVerilog,Obstacle-Detection,15,0,2019-03-30 12:57:04+00:00,[],None
468,https://github.com/jonathan-kornich/Oscilloscope.git,2019-03-31 20:40:29+00:00,Sophomore FPGA Project,0,jonathan-kornich/Oscilloscope,178739821,SystemVerilog,Oscilloscope,38,0,2023-05-26 07:20:03+00:00,[],None
469,https://github.com/Ting0325/riscv-bnn.git,2019-04-05 06:50:37+00:00,,0,Ting0325/riscv-bnn,179632514,SystemVerilog,riscv-bnn,2,0,2019-04-05 07:02:07+00:00,[],None
470,https://github.com/SamihaHassan/CPEN_311_LAB_4.git,2019-03-12 03:55:12+00:00,Get lab for working :( ,0,SamihaHassan/CPEN_311_LAB_4,175131851,SystemVerilog,CPEN_311_LAB_4,6,0,2019-03-12 04:00:58+00:00,[],None
471,https://github.com/VishnuSubramaniam/priorityarbiter.git,2019-04-23 10:46:51+00:00,,0,VishnuSubramaniam/priorityarbiter,182994326,SystemVerilog,priorityarbiter,0,0,2019-04-23 10:50:14+00:00,[],None
472,https://github.com/GeorgeOnwubuya/Edge_Detect.git,2019-05-02 03:16:45+00:00,3 debouncing methods,0,GeorgeOnwubuya/Edge_Detect,184514692,SystemVerilog,Edge_Detect,14,0,2019-05-03 06:40:55+00:00,[],None
473,https://github.com/234pramod/ASIC.git,2019-05-04 06:50:12+00:00,ASIC practise,0,234pramod/ASIC,184861927,SystemVerilog,ASIC,3,0,2019-05-05 11:31:12+00:00,[],None
474,https://github.com/evgeniyBolnov/rounder.git,2019-05-13 17:38:36+00:00,,1,evgeniyBolnov/rounder,186467503,SystemVerilog,rounder,5,0,2019-05-13 21:42:59+00:00,[],None
475,https://github.com/smootz6/LEG_CPU.git,2019-05-15 19:25:10+00:00,,0,smootz6/LEG_CPU,186889764,SystemVerilog,LEG_CPU,30,0,2019-05-15 19:50:06+00:00,[],None
476,https://github.com/sarahbrande/SystemVerilog.git,2019-03-14 03:19:47+00:00,SystemVerilog,0,sarahbrande/SystemVerilog,175540671,SystemVerilog,SystemVerilog,12,0,2019-03-18 05:36:58+00:00,[],None
477,https://github.com/rmr1012/MIPS-single-cycle.git,2018-11-19 01:20:26+00:00,Single Cycle Implementation of MIPS,0,rmr1012/MIPS-single-cycle,158144456,SystemVerilog,MIPS-single-cycle,381,0,2018-12-05 19:02:08+00:00,[],https://api.github.com/licenses/apache-2.0
478,https://github.com/NP-techcode/medical_device_thesis.git,2019-01-24 01:15:44+00:00,Development of Healthy & Diseased Stomach Model in-Silico to analyze Slow-wave Activities for Gastro-Intestinal research with GUI Application for signal processing on these slow-wave activities in smart-closed loop system,0,NP-techcode/medical_device_thesis,167279609,SystemVerilog,medical_device_thesis,6830,0,2019-01-24 04:11:51+00:00,[],None
479,https://github.com/isisgo/UVM-study.git,2018-10-30 23:55:00+00:00,,1,isisgo/UVM-study,155471951,SystemVerilog,UVM-study,6,0,2018-10-31 01:14:53+00:00,[],None
480,https://github.com/TMuthuganesan/myBus.git,2019-02-09 01:55:23+00:00,A sample System Verilog test environment for a simple bus with UVM methodology,0,TMuthuganesan/myBus,169822213,SystemVerilog,myBus,15,0,2020-09-01 15:23:21+00:00,[],None
481,https://github.com/chh1199/Nexys4-ddr.git,2019-01-25 03:58:02+00:00,This is repository for nexys4-ddr project,0,chh1199/Nexys4-ddr,167482130,SystemVerilog,Nexys4-ddr,15410,0,2019-01-25 06:51:33+00:00,[],None
482,https://github.com/grantneuman/Tug_of_War_Computer_Player.git,2018-12-28 19:41:36+00:00,,0,grantneuman/Tug_of_War_Computer_Player,163443900,SystemVerilog,Tug_of_War_Computer_Player,13,0,2018-12-28 19:43:34+00:00,[],None
483,https://github.com/ppipee/LabDigital.git,2019-01-10 09:56:21+00:00,make with system verilog & logisim,0,ppipee/LabDigital,165034875,SystemVerilog,LabDigital,3644,0,2019-01-10 10:06:06+00:00,[],None
484,https://github.com/myosotix/lowrisc-chip.git,2018-11-27 04:27:57+00:00,,0,myosotix/lowrisc-chip,159276101,SystemVerilog,lowrisc-chip,3497,0,2018-11-27 04:29:19+00:00,[],
485,https://github.com/Lard4/WordPanel.git,2018-12-06 04:42:05+00:00,Controls an 8x24 LED matrix using an FPGA (built for Digilent Basys3),0,Lard4/WordPanel,160619678,SystemVerilog,WordPanel,39,0,2018-12-06 17:33:30+00:00,[],None
486,https://github.com/aljereno/LegLite.git,2018-12-19 08:59:52+00:00,This contains the systemverilog logic for both Single and Piped versions of a familiar architecture. ,0,aljereno/LegLite,162410477,SystemVerilog,LegLite,7,0,2021-06-15 05:56:13+00:00,[],None
487,https://github.com/RobinSalgado/DyVerificacion.git,2019-02-17 22:37:51+00:00,Homeworks and practices of the subject,0,RobinSalgado/DyVerificacion,171180585,SystemVerilog,DyVerificacion,3304,0,2019-06-12 08:36:46+00:00,[],None
488,https://github.com/sharonfeldman/sv-assertions-match-operators.git,2018-08-30 08:22:21+00:00,,0,sharonfeldman/sv-assertions-match-operators,146718929,SystemVerilog,sv-assertions-match-operators,2,0,2018-08-30 08:22:44+00:00,[],None
489,https://github.com/r55483543/HW.git,2018-09-03 16:16:46+00:00,,0,r55483543/HW,147228174,SystemVerilog,HW,579592,0,2019-01-03 15:30:01+00:00,[],None
490,https://github.com/guilherme27/ProcSC.git,2018-09-04 18:14:09+00:00,Controle de versão do projeto de pesquisa para produção de um processador single clock,0,guilherme27/ProcSC,147388528,SystemVerilog,ProcSC,15837,0,2018-11-06 18:40:21+00:00,[],None
491,https://github.com/Joreeser/Reaction_timer.git,2018-09-05 19:32:57+00:00,Reaction timer lab,0,Joreeser/Reaction_timer,147569620,SystemVerilog,Reaction_timer,4900,0,2018-09-19 19:41:29+00:00,[],None
492,https://github.com/santiabbate/riscV.git,2018-09-08 18:02:49+00:00,,0,santiabbate/riscV,147957676,SystemVerilog,riscV,118,0,2018-09-08 18:05:41+00:00,[],None
493,https://github.com/FranciscoKnebel/a-z80.git,2018-09-11 18:53:27+00:00,,0,FranciscoKnebel/a-z80,148364782,SystemVerilog,a-z80,12833,0,2019-12-17 20:37:01+00:00,[],https://api.github.com/licenses/gpl-2.0
494,https://github.com/jackducham/lab6.git,2018-10-05 01:17:34+00:00,,0,jackducham/lab6,151656027,SystemVerilog,lab6,88,0,2018-10-19 20:07:55+00:00,[],None
495,https://github.com/So-fia/sesion_7.git,2018-10-02 03:59:37+00:00,,0,So-fia/sesion_7,151197885,SystemVerilog,sesion_7,18,0,2018-10-02 04:02:47+00:00,[],None
496,https://github.com/emresevilgen/CS223_Labs.git,2019-03-07 18:35:10+00:00,The Lab Codes of The CS 223 - Digital Design,0,emresevilgen/CS223_Labs,174399866,SystemVerilog,CS223_Labs,3406,0,2019-06-16 12:06:25+00:00,[],None
497,https://github.com/rag1404/odd_even-program.git,2019-04-08 02:01:57+00:00,Odd_even randomization system verilog,0,rag1404/odd_even-program,180050881,SystemVerilog,odd_even-program,2,0,2019-04-09 15:23:16+00:00,[],None
498,https://github.com/dinuly23/SysVerilog.git,2019-03-26 01:38:59+00:00,,0,dinuly23/SysVerilog,177693701,SystemVerilog,SysVerilog,1,0,2019-03-26 01:57:20+00:00,[],None
499,https://github.com/shrtique/UART.git,2019-04-04 06:24:08+00:00,"Simple UART core, just for training",0,shrtique/UART,179434725,SystemVerilog,UART,8,0,2019-04-05 11:14:34+00:00,[],None
500,https://github.com/jle-santos/blinky.git,2019-04-06 18:09:46+00:00,Make the LED blink on the fpga,0,jle-santos/blinky,179869402,SystemVerilog,blinky,1,0,2019-04-06 18:11:16+00:00,[],None
501,https://github.com/twynne20/VerilogOleVerilogTeachMeSomeVerilog.git,2019-03-01 09:33:27+00:00,Let's get groovy and do some Verilog.,0,twynne20/VerilogOleVerilogTeachMeSomeVerilog,173274528,SystemVerilog,VerilogOleVerilogTeachMeSomeVerilog,3,0,2019-03-01 09:33:53+00:00,[],None
502,https://github.com/helloworld1983/ee272-project.git,2019-03-06 21:10:56+00:00,Graph Neural Network Accelerator,0,helloworld1983/ee272-project,174221789,SystemVerilog,ee272-project,497,0,2021-06-24 07:31:36+00:00,[],https://api.github.com/licenses/apache-2.0
503,https://github.com/usman-kakakhel/DigitalDesignCS223.git,2019-03-15 21:14:44+00:00,All SystemVerilog Labs as a part of CS 223 in Bilkent University.,0,usman-kakakhel/DigitalDesignCS223,175892086,SystemVerilog,DigitalDesignCS223,23,0,2019-03-15 21:17:04+00:00,[],None
504,https://github.com/rafasutil/cpu-hardware.git,2019-04-08 10:28:10+00:00,,0,rafasutil/cpu-hardware,180125521,SystemVerilog,cpu-hardware,1286,0,2022-06-08 04:13:35+00:00,[],None
505,https://github.com/Jelledb03/Pong.git,2019-05-12 14:52:17+00:00,,0,Jelledb03/Pong,186267855,SystemVerilog,Pong,6996,0,2019-05-22 13:56:23+00:00,[],None
506,https://github.com/jpbotello15/Breakout.git,2019-05-14 02:38:42+00:00,Breakout implemented in System Verilog,0,jpbotello15/Breakout,186531161,SystemVerilog,Breakout,13,0,2022-02-02 12:25:45+00:00,[],None
507,https://github.com/nimamg/Perceptron-node.git,2019-05-05 20:49:20+00:00,A perceptron node implementation using verilog,0,nimamg/Perceptron-node,185080936,SystemVerilog,Perceptron-node,6,0,2019-05-09 23:34:46+00:00,[],None
508,https://github.com/tec-tdg/Lab5.git,2019-04-11 20:48:40+00:00,"Archivos del Laboratorio 5, ARCADE VGA",0,tec-tdg/Lab5,180875572,SystemVerilog,Lab5,1,0,2023-01-28 18:26:46+00:00,[],None
509,https://github.com/BrowenCode/MIPS.git,2019-04-14 22:36:26+00:00,Fully functional MIPS processor with custom ALU. Built onto Artix FPGA,0,BrowenCode/MIPS,181377052,SystemVerilog,MIPS,3399,0,2019-04-14 22:55:41+00:00,[],None
510,https://github.com/floodzjh/AFO.git,2019-04-24 01:42:26+00:00,,0,floodzjh/AFO,183124905,SystemVerilog,AFO,1393,0,2019-04-26 06:58:25+00:00,[],https://api.github.com/licenses/bsd-3-clause
511,https://github.com/BillNace/18341_P1_Warmup.git,2018-08-29 03:59:31+00:00,Starter code for 18-341's Project 1: Warmup,1,BillNace/18341_P1_Warmup,146542788,SystemVerilog,18341_P1_Warmup,2330,0,2022-08-31 00:34:22+00:00,[],None
512,https://github.com/may441/LED-Matrix-XLR8-Block.git,2018-10-15 02:29:46+00:00,XLR8 hardware accelerator and support code for controlling an LED matrix,0,may441/LED-Matrix-XLR8-Block,153042093,SystemVerilog,LED-Matrix-XLR8-Block,2865,0,2018-10-15 03:45:34+00:00,[],https://api.github.com/licenses/mit
513,https://github.com/VireshsinghR/simpleadder.git,2018-10-16 12:31:15+00:00,UVM- simpleadder,0,VireshsinghR/simpleadder,153282051,SystemVerilog,simpleadder,15,0,2018-10-16 12:38:12+00:00,[],None
514,https://github.com/TallerDigitales/Lab-3.git,2018-08-24 14:06:25+00:00,,0,TallerDigitales/Lab-3,145999190,SystemVerilog,Lab-3,12,0,2018-08-30 17:34:12+00:00,[],None
515,https://github.com/sharonfeldman/sv-assertions-consecutive-repetitions-operator.git,2018-08-30 07:11:49+00:00,SV ASSERTION  consecutive repetitions example,0,sharonfeldman/sv-assertions-consecutive-repetitions-operator,146710601,SystemVerilog,sv-assertions-consecutive-repetitions-operator,2,0,2018-08-30 07:16:54+00:00,[],None
516,https://github.com/fbgtoke/PA-Project.git,2018-09-30 08:27:36+00:00,,0,fbgtoke/PA-Project,150947735,SystemVerilog,PA-Project,24,0,2018-09-30 18:09:38+00:00,[],https://api.github.com/licenses/gpl-3.0
517,https://github.com/shinjitumala/Kise-Research-Centre-Research-Project.git,2018-10-29 08:34:31+00:00,,0,shinjitumala/Kise-Research-Centre-Research-Project,155177897,SystemVerilog,Kise-Research-Centre-Research-Project,5009,0,2018-11-13 04:49:16+00:00,[],None
518,https://github.com/AndresRQ27/Taller-Digitales.git,2018-09-28 17:56:49+00:00,Git con todos los proyectos desarrollados en Taller de Diseño Digital,0,AndresRQ27/Taller-Digitales,150776579,SystemVerilog,Taller-Digitales,44095,0,2020-10-23 00:03:27+00:00,[],None
519,https://github.com/KeimaFool/ProjectNibblerHDL.git,2018-11-12 20:26:59+00:00,Digital,0,KeimaFool/ProjectNibblerHDL,157272262,SystemVerilog,ProjectNibblerHDL,64,0,2018-11-17 02:49:17+00:00,[],None
520,https://github.com/shrtique/sv_CoG.git,2018-12-23 08:06:44+00:00,Module with AXI-Stream interface. Estimating center of energy of laser beam on image using center of gravity algorithm.,0,shrtique/sv_CoG,162873276,SystemVerilog,sv_CoG,26,0,2019-04-09 12:31:31+00:00,[],None
521,https://github.com/SomeNameDee/FPGA-Tetris.git,2019-01-15 02:25:45+00:00,A joystick-controlled Tetris game designed for a Zybo FPGA.,0,SomeNameDee/FPGA-Tetris,165770379,SystemVerilog,FPGA-Tetris,113,0,2019-08-04 21:51:57+00:00,[],None
522,https://github.com/DrFoz/ece481_project1.git,2018-10-18 14:35:29+00:00,,0,DrFoz/ece481_project1,153638758,SystemVerilog,ece481_project1,34,0,2018-10-19 05:55:47+00:00,[],None
523,https://github.com/enchantessss/project.git,2018-10-31 14:12:18+00:00,,0,enchantessss/project,155568627,SystemVerilog,project,16,0,2019-01-27 16:07:29+00:00,[],None
524,https://github.com/amanchadha/systemverilog-examples.git,2018-12-17 06:30:47+00:00,Random SV examples,0,amanchadha/systemverilog-examples,162085085,SystemVerilog,systemverilog-examples,2,0,2018-12-17 06:35:23+00:00,[],None
525,https://github.com/arboled2/ece385projects.git,2019-02-12 00:31:06+00:00,Folder for ECE385 projects shared between Christian and Berk,0,arboled2/ece385projects,170225156,SystemVerilog,ece385projects,34,0,2019-02-22 07:23:25+00:00,[],None
526,https://github.com/Jax8964/ece385.git,2019-02-22 21:03:52+00:00,,0,Jax8964/ece385,172134311,SystemVerilog,ece385,275,0,2019-05-02 18:26:10+00:00,[],None
527,https://github.com/cdrann/system-verilog-practice.git,2019-02-16 03:35:56+00:00,,0,cdrann/system-verilog-practice,170958768,SystemVerilog,system-verilog-practice,867,0,2020-11-11 12:19:02+00:00,[],None
528,https://github.com/stanleyzhaoh2o/lab6.git,2019-02-24 01:39:25+00:00,ECE385,0,stanleyzhaoh2o/lab6,172283903,SystemVerilog,lab6,52,0,2019-03-26 07:34:05+00:00,[],None
529,https://github.com/gregory353a/clockAlteraCycloneVgxStarterKit.git,2018-12-05 21:13:00+00:00,,0,gregory353a/clockAlteraCycloneVgxStarterKit,160579261,SystemVerilog,clockAlteraCycloneVgxStarterKit,51,0,2018-12-15 16:13:28+00:00,['verilog'],None
530,https://github.com/jaurelio1/Projeto-de-Sistema-Digitais.git,2018-12-04 18:30:53+00:00,Repositório destinado aos projetos da cadeira de projeto de sistemas digitais.,0,jaurelio1/Projeto-de-Sistema-Digitais,160401738,SystemVerilog,Projeto-de-Sistema-Digitais,2,0,2018-12-04 18:37:14+00:00,[],None
531,https://github.com/armguidon/Stage-RISC-V.git,2019-02-19 08:02:15+00:00,contentions du RISC V,0,armguidon/Stage-RISC-V,171431512,SystemVerilog,Stage-RISC-V,47,0,2019-02-25 09:35:43+00:00,[],None
532,https://github.com/tanbour/SV-for-Design.git,2019-04-22 09:32:19+00:00,Systemverilog Design Packages,0,tanbour/SV-for-Design,182728303,SystemVerilog,SV-for-Design,50,0,2023-11-11 13:19:15+00:00,[],None
533,https://github.com/bricksaver/ECE-111.git,2019-04-04 19:22:33+00:00,"written in SystemVerilog, includes Final Report",0,bricksaver/ECE-111,179562810,SystemVerilog,ECE-111,1732,0,2019-04-04 19:24:29+00:00,[],None
534,https://github.com/kleinai/MPU9250.git,2019-04-01 03:00:51+00:00,MPU9250 AXI component,0,kleinai/MPU9250,178775547,SystemVerilog,MPU9250,28,0,2019-07-22 00:41:26+00:00,[],https://api.github.com/licenses/bsd-3-clause
535,https://github.com/teambb-skyfi/NetworkingLayer.git,2019-03-22 20:15:28+00:00,,0,teambb-skyfi/NetworkingLayer,177203627,SystemVerilog,NetworkingLayer,152,0,2019-04-22 14:37:59+00:00,[],None
536,https://github.com/jbiams77/ee371_lab1.git,2019-04-03 01:51:39+00:00,This is my revision control repository for EE 371 (Digital Circuits),0,jbiams77/ee371_lab1,179189667,SystemVerilog,ee371_lab1,4,0,2019-04-05 18:48:07+00:00,[],None
537,https://github.com/qm3/Flappy.git,2019-04-11 20:53:40+00:00,Flappy Bird on Verilog,0,qm3/Flappy,180876287,SystemVerilog,Flappy,6,0,2019-04-11 20:56:01+00:00,[],None
538,https://github.com/pevkirill/uart_core.git,2019-04-11 17:51:21+00:00,,0,pevkirill/uart_core,180848229,SystemVerilog,uart_core,34,0,2019-09-30 08:02:53+00:00,[],None
539,https://github.com/ustc-zhu/ComputerArchitectureLab.git,2019-04-11 02:09:26+00:00,,1,ustc-zhu/ComputerArchitectureLab,180696558,SystemVerilog,ComputerArchitectureLab,23558,0,2022-09-28 15:34:29+00:00,[],None
540,https://github.com/qinguangjun/lowrisc.git,2019-05-05 16:30:36+00:00,,0,qinguangjun/lowrisc,185056079,SystemVerilog,lowrisc,3638,0,2019-05-05 16:31:37+00:00,[],
541,https://github.com/JoseRIvera07/VGA-Controller.git,2019-04-28 15:54:31+00:00,,0,JoseRIvera07/VGA-Controller,183928819,SystemVerilog,VGA-Controller,24002,0,2021-05-24 14:28:16+00:00,[],None
542,https://github.com/tchad/mnist_NN.git,2019-05-13 07:23:59+00:00,,0,tchad/mnist_NN,186366931,SystemVerilog,mnist_NN,50804,0,2019-05-13 07:26:17+00:00,[],None
543,https://github.com/Sukeerti2310/Neuron_Models.git,2019-05-09 15:50:00+00:00,,1,Sukeerti2310/Neuron_Models,185829028,SystemVerilog,Neuron_Models,17,0,2019-05-10 02:07:27+00:00,[],None
544,https://github.com/FranciscaVasconcelos/FPGA-Qubit-Package.git,2018-11-05 18:44:15+00:00,6.111 Final Project Fall 2018 - Francisca Vasconcelos & Megan Yamoah,0,FranciscaVasconcelos/FPGA-Qubit-Package,156265692,SystemVerilog,FPGA-Qubit-Package,932,0,2018-12-14 17:33:11+00:00,[],None
545,https://github.com/soleiyu/VerilogHDL.git,2018-10-13 10:08:03+00:00,,0,soleiyu/VerilogHDL,152859312,SystemVerilog,VerilogHDL,302,0,2020-12-22 05:48:24+00:00,[],None
546,https://github.com/blurhater/perceptron_russian_letters.git,2018-11-12 21:13:56+00:00,,0,blurhater/perceptron_russian_letters,157277648,SystemVerilog,perceptron_russian_letters,91,0,2018-11-12 21:15:26+00:00,[],None
547,https://github.com/daniel-li95/ELEC402.git,2018-09-18 21:54:48+00:00,Project work for Elec402,0,daniel-li95/ELEC402,149356720,SystemVerilog,ELEC402,8390,0,2018-11-28 19:57:07+00:00,[],None
548,https://github.com/jenxiao9/trading-suitcase.git,2018-09-22 01:31:38+00:00,Repository for our Fall 2018 ECE Capstone. ,0,jenxiao9/trading-suitcase,149835389,SystemVerilog,trading-suitcase,201111,0,2018-12-11 23:45:31+00:00,[],None
549,https://github.com/jerry990/WSAT.git,2018-12-11 02:25:23+00:00,,0,jerry990/WSAT,161265141,SystemVerilog,WSAT,33,0,2018-12-11 02:29:27+00:00,[],None
550,https://github.com/DCLab2018team03/lab1.git,2018-11-14 05:00:00+00:00,,0,DCLab2018team03/lab1,157493375,SystemVerilog,lab1,71,0,2018-11-14 10:10:07+00:00,[],None
551,https://github.com/this-marwan/VNLP.git,2018-12-20 13:03:36+00:00,A Vector Norm List Product Coprocessor,1,this-marwan/VNLP,162580513,SystemVerilog,VNLP,741,0,2021-01-15 00:06:45+00:00,[],None
552,https://github.com/rm1096/Thunderbird.git,2018-09-15 18:28:45+00:00,,0,rm1096/Thunderbird,148929011,SystemVerilog,Thunderbird,672,0,2018-09-15 23:11:29+00:00,[],None
553,https://github.com/arnfol/wfunc.git,2018-09-27 17:30:47+00:00,Window function,0,arnfol/wfunc,150624157,SystemVerilog,wfunc,13641,0,2018-10-08 20:02:33+00:00,[],None
554,https://github.com/cherryman/riscv.git,2019-01-08 23:18:25+00:00,RISC-V implementation for FPGA in Verilog,0,cherryman/riscv,164749350,SystemVerilog,riscv,39,0,2021-02-06 18:31:35+00:00,[],None
555,https://github.com/SherryWu0710/ECE385FALL18.git,2019-01-16 17:12:17+00:00,Lab 4-9 + Final Project (Pac-Man),0,SherryWu0710/ECE385FALL18,166079578,SystemVerilog,ECE385FALL18,760,0,2019-02-13 03:25:33+00:00,[],None
556,https://github.com/helloworld1983/Computer-Design-Prototyping.git,2019-01-16 17:07:12+00:00,Computer Prototyping project where I designed and implemented a dual-core 5-stage pipelined processor with an L-1 cache hierarchy and an MSI cache coherence protocol which ran on the MIPS ISA.,0,helloworld1983/Computer-Design-Prototyping,166078776,SystemVerilog,Computer-Design-Prototyping,105264,0,2021-01-14 20:21:06+00:00,[],None
557,https://github.com/jiayuewang/Computer-System-Organization.git,2019-01-18 04:33:53+00:00,,0,jiayuewang/Computer-System-Organization,166344202,SystemVerilog,Computer-System-Organization,3390,0,2019-01-18 04:40:10+00:00,[],None
558,https://github.com/Daniel-B-Wright/iVerilog-Calculator.git,2018-12-27 17:55:13+00:00,,0,Daniel-B-Wright/iVerilog-Calculator,163322555,SystemVerilog,iVerilog-Calculator,622,0,2018-12-27 18:03:56+00:00,[],None
559,https://github.com/siliconbootcamp/sv-uvm-bootcamp.git,2018-12-23 20:11:54+00:00,,0,siliconbootcamp/sv-uvm-bootcamp,162920875,SystemVerilog,sv-uvm-bootcamp,5,0,2020-09-03 09:20:03+00:00,[],None
560,https://github.com/wsquinn/multicycleProcessor.git,2018-12-31 23:56:17+00:00,"Fully implemented multicycle processor in systemverilog. The testbench I used is included, but not the testvectors.",0,wsquinn/multicycleProcessor,163703787,SystemVerilog,multicycleProcessor,5,0,2018-12-31 23:57:08+00:00,[],None
561,https://github.com/youngbin9303/cpu-pipeline.git,2019-01-02 03:16:17+00:00,,0,youngbin9303/cpu-pipeline,163788883,SystemVerilog,cpu-pipeline,41,0,2019-01-02 03:52:11+00:00,[],None
562,https://github.com/Chepelash/fpga_lab_A6.git,2019-03-22 03:49:23+00:00,,0,Chepelash/fpga_lab_A6,177067616,SystemVerilog,fpga_lab_A6,5,0,2019-03-24 08:45:43+00:00,[],None
563,https://github.com/shrtique/sv_remapper_12k.git,2019-04-15 07:31:17+00:00,"Custom algorithm of pixel remapping for Python12k (4 channels mode). Remapping algorithm from Datashit doesn't work, so we investigated and developed ours.",0,shrtique/sv_remapper_12k,181435302,SystemVerilog,sv_remapper_12k,4325,0,2019-04-15 07:32:46+00:00,[],None
564,https://github.com/Chepelash/fpga_lab_B1.git,2019-04-14 17:08:40+00:00,,0,Chepelash/fpga_lab_B1,181342295,SystemVerilog,fpga_lab_B1,30,0,2019-04-30 14:18:17+00:00,[],None
565,https://github.com/Abrahamlga/MIPS_Multi_Cycle_Processor.git,2019-04-12 01:53:25+00:00,MIPS_Multi_Cycle_Processor Practica1,0,Abrahamlga/MIPS_Multi_Cycle_Processor,180909916,SystemVerilog,MIPS_Multi_Cycle_Processor,2228,0,2019-04-12 01:57:48+00:00,[],None
566,https://github.com/herculesra/OAC.git,2019-04-08 20:29:56+00:00,Repositório para a disciplina de Organização e Arquitetura de Computadores,2,herculesra/OAC,180227858,SystemVerilog,OAC,3405,0,2021-10-27 02:36:59+00:00,[],None
567,https://github.com/AnthonyFaubert/DE1_SDRAM.git,2019-02-26 02:27:48+00:00,UW EE 371 DE1_SoC SDRAM interface for use with camera / VGA / final project,0,AnthonyFaubert/DE1_SDRAM,172622259,SystemVerilog,DE1_SDRAM,3026,0,2019-05-19 20:39:33+00:00,[],None
568,https://github.com/teckming93/TeckMing.git,2019-03-14 03:42:49+00:00,,1,teckming93/TeckMing,175543569,SystemVerilog,TeckMing,13,0,2019-03-31 16:41:10+00:00,[],None
569,https://github.com/xandjiji/charmap-mips-arq1.git,2019-01-26 19:25:13+00:00,A charmap for text output implemented in a MIPS architecture.,0,xandjiji/charmap-mips-arq1,167729512,SystemVerilog,charmap-mips-arq1,29,0,2019-02-11 16:25:47+00:00,[],None
570,https://github.com/egurcay/BasySOS.git,2019-02-24 20:02:25+00:00,Morse Code to Text on VGA Display ,1,egurcay/BasySOS,172383831,SystemVerilog,BasySOS,2901,0,2019-02-25 07:08:18+00:00,[],None
571,https://github.com/jimmygan0829/16-bit-adder.git,2019-03-02 10:19:23+00:00,16 bit adder implemented in System Verilog for ECE 385 experiment 4 with Jiawen Chen,0,jimmygan0829/16-bit-adder,173433320,SystemVerilog,16-bit-adder,6,0,2019-03-02 10:51:03+00:00,[],None
572,https://github.com/jimmygan0829/385-lab-5.git,2019-03-02 10:03:41+00:00,Implemented 8 Bit Multiplier in SystemVerilog with Jiawen Chen,0,jimmygan0829/385-lab-5,173431907,SystemVerilog,385-lab-5,3,0,2019-03-02 10:50:45+00:00,[],None
573,https://github.com/vj-sananda/system-verilog.git,2019-01-24 20:35:22+00:00,,0,vj-sananda/system-verilog,167433657,SystemVerilog,system-verilog,3,0,2019-01-24 21:28:51+00:00,[],None
574,https://github.com/MichaelWes/ece342-lab7-competition.git,2019-04-04 19:01:43+00:00,,0,MichaelWes/ece342-lab7-competition,179559259,SystemVerilog,ece342-lab7-competition,27,0,2020-04-24 15:58:35+00:00,[],None
575,https://github.com/ishan9855/RR_Arbiter.git,2019-03-27 18:22:04+00:00,,0,ishan9855/RR_Arbiter,178051680,SystemVerilog,RR_Arbiter,12,0,2019-03-28 22:04:46+00:00,[],None
576,https://github.com/amirhbv/UT-CA-S98-CA2.git,2019-03-31 19:47:47+00:00,UT Computer Architecture Spring 98 CA2,0,amirhbv/UT-CA-S98-CA2,178734607,SystemVerilog,UT-CA-S98-CA2,9,0,2021-08-30 16:15:11+00:00,[],None
577,https://github.com/clmcsn/Multiply-Division-Unit.git,2019-04-05 08:54:03+00:00,Multiply-Division-Unit of ALU for RISC-V M-extention 32bit,0,clmcsn/Multiply-Division-Unit,179649567,SystemVerilog,Multiply-Division-Unit,84260,0,2020-04-04 16:02:22+00:00,[],None
578,https://github.com/tec-tdg/Lab5.1.old.git,2019-04-26 14:36:47+00:00,,1,tec-tdg/Lab5.1.old,183644415,SystemVerilog,Lab5.1.old,7202,0,2019-04-30 21:47:13+00:00,[],https://api.github.com/licenses/mit
579,https://github.com/renliguo/Nexys4AudioRecorder.git,2019-04-20 09:17:52+00:00,"Written for the Digilent Nexys4's FPGA, the Artix7 XC7A100TCSG324-1. Records multiple tracks of audio into block memory to be played back through the 3.5mm audio jack.",0,renliguo/Nexys4AudioRecorder,182385490,SystemVerilog,Nexys4AudioRecorder,4,0,2021-09-05 17:40:27+00:00,[],None
580,https://github.com/LordBees/Y2-DigitalDesign.git,2019-05-15 14:05:02+00:00,Coursework for Digital Design (CPU and GCD),0,LordBees/Y2-DigitalDesign,186839066,SystemVerilog,Y2-DigitalDesign,9,0,2019-10-13 13:51:49+00:00,[],None
581,https://github.com/coderky/SystemVerilog_chp11.git,2018-10-20 09:54:06+00:00,"the project forchpter 11 in book<SystemVerilog for Verification>, it include different branch.",0,coderky/SystemVerilog_chp11,153891857,SystemVerilog,SystemVerilog_chp11,18,0,2021-09-03 04:24:15+00:00,[],https://api.github.com/licenses/mit
582,https://github.com/jnlenney/18743-approx-computing.git,2018-10-25 01:27:42+00:00,,0,jnlenney/18743-approx-computing,154591851,SystemVerilog,18743-approx-computing,7071,0,2018-12-15 05:29:31+00:00,[],None
583,https://github.com/mitshine/UVM-Bassi-Sequence-Example.git,2019-02-11 08:52:59+00:00,UVM Bassi Sequence Example,0,mitshine/UVM-Bassi-Sequence-Example,170096860,SystemVerilog,UVM-Bassi-Sequence-Example,3,0,2020-03-14 13:06:02+00:00,[],None
584,https://github.com/JordyLimaEng/CECII.git,2019-02-16 06:14:56+00:00,Concepção Estruturada de Circuitos Integrados,0,JordyLimaEng/CECII,170969959,SystemVerilog,CECII,37,0,2019-04-03 01:41:41+00:00,[],None
585,https://github.com/brunorodd/RC4-Decryptor.git,2019-03-08 02:15:08+00:00,Lab 4,0,brunorodd/RC4-Decryptor,174453294,SystemVerilog,RC4-Decryptor,9217,0,2020-11-12 23:24:47+00:00,[],None
586,https://github.com/ks-yuzu/verilog-testlib.git,2019-01-10 09:00:06+00:00,ハードウェア (Verilog HDL 等) のテストのためのヘッダ,0,ks-yuzu/verilog-testlib,165026143,SystemVerilog,verilog-testlib,1,0,2019-01-10 09:00:51+00:00,[],None
587,https://github.com/tomasz-lewicki/180D.git,2019-01-21 22:08:00+00:00,prep notes for CMPE180D digital design test,0,tomasz-lewicki/180D,166887486,SystemVerilog,180D,2053,0,2019-05-20 23:45:40+00:00,[],None
588,https://github.com/shrtique/sv_gradient.git,2019-01-28 12:46:47+00:00,,0,shrtique/sv_gradient,167961087,SystemVerilog,sv_gradient,14359,0,2019-01-31 12:56:13+00:00,[],None
589,https://github.com/HeFengMarc/Digital_Circuits_and_Systems.git,2018-12-12 07:23:47+00:00,UW Summer 2017/University of Washington Seattle,1,HeFengMarc/Digital_Circuits_and_Systems,161448828,SystemVerilog,Digital_Circuits_and_Systems,189,0,2020-06-04 08:53:53+00:00,[],None
590,https://github.com/grantneuman/Runway_Lights.git,2018-12-28 19:33:24+00:00,,0,grantneuman/Runway_Lights,163443348,SystemVerilog,Runway_Lights,6,0,2018-12-29 00:48:12+00:00,[],None
591,https://github.com/architbajpai/DLX-ISA.git,2018-12-29 05:31:25+00:00,,0,architbajpai/DLX-ISA,163479110,SystemVerilog,DLX-ISA,9,0,2018-12-29 09:47:53+00:00,[],None
592,https://github.com/Chepelash/fpga_lab_A5.git,2019-03-24 18:45:39+00:00,,0,Chepelash/fpga_lab_A5,177454935,SystemVerilog,fpga_lab_A5,5,0,2019-03-24 19:29:24+00:00,[],None
593,https://github.com/telski96/PCIS-DR.git,2018-12-09 18:12:45+00:00,HOMEWORKS,0,telski96/PCIS-DR,161067634,SystemVerilog,PCIS-DR,2,0,2018-12-09 18:40:43+00:00,[],None
594,https://github.com/CwbhX/Digital-Circuits-II-RGB-Lab-3.git,2019-02-27 20:36:00+00:00,Create a scrolling RGB sign on an LED matrix with a serving counter,0,CwbhX/Digital-Circuits-II-RGB-Lab-3,172986282,SystemVerilog,Digital-Circuits-II-RGB-Lab-3,42,0,2019-03-14 14:03:02+00:00,[],None
595,https://github.com/djgalati/Systemverilog.git,2019-02-28 22:46:50+00:00,A grouping of Systemverilog files compiled from EE310 at NAU,0,djgalati/Systemverilog,173199075,SystemVerilog,Systemverilog,11,0,2020-09-03 03:17:03+00:00,[],None
596,https://github.com/Gegedaye/i2c_slave.git,2019-02-27 13:17:40+00:00,i2c slave model ,0,Gegedaye/i2c_slave,172918998,SystemVerilog,i2c_slave,11,0,2019-02-27 13:19:15+00:00,[],None
597,https://github.com/xor26/sorting_algs.git,2019-03-18 13:00:48+00:00,,0,xor26/sorting_algs,176286748,SystemVerilog,sorting_algs,2,0,2019-03-18 13:01:04+00:00,[],None
598,https://github.com/vatsal184/SHA-160-Verification.git,2018-09-13 03:22:55+00:00,,0,vatsal184/SHA-160-Verification,148576204,SystemVerilog,SHA-160-Verification,11,0,2019-03-24 18:27:05+00:00,[],https://api.github.com/licenses/mit
599,https://github.com/tinvo015/Elevator-Design.git,2018-09-26 16:33:13+00:00,"Final project for EE 271, designing an elevator on a DE1-SoC board.",0,tinvo015/Elevator-Design,150457413,SystemVerilog,Elevator-Design,8369,0,2018-09-26 17:08:36+00:00,[],None
600,https://github.com/msconiershas/quadcopter.git,2018-09-24 00:33:55+00:00,,0,msconiershas/quadcopter,150038036,SystemVerilog,quadcopter,5907,0,2018-09-24 00:40:51+00:00,[],None
601,https://github.com/s-chilka/Architecture-Logic-Design.git,2018-09-19 02:20:22+00:00,,0,s-chilka/Architecture-Logic-Design,149379716,SystemVerilog,Architecture-Logic-Design,4,0,2021-11-10 19:57:36+00:00,[],None
602,https://github.com/TallerDigitales/ARMv4.git,2018-10-10 14:18:19+00:00,Repo del proy final,1,TallerDigitales/ARMv4,152435707,SystemVerilog,ARMv4,38,0,2018-11-14 05:28:23+00:00,[],None
603,https://github.com/jushio/verilog_sample.git,2018-10-16 02:02:48+00:00,,0,jushio/verilog_sample,153207743,SystemVerilog,verilog_sample,0,0,2018-10-16 02:06:35+00:00,[],None
604,https://github.com/ytang07/comp541.git,2018-10-05 22:57:12+00:00,,0,ytang07/comp541,151786304,SystemVerilog,comp541,88041,0,2018-10-05 23:12:44+00:00,[],None
605,https://github.com/arlekin147/Course-game-.git,2018-10-12 11:01:51+00:00,,0,arlekin147/Course-game-,152738054,SystemVerilog,Course-game-,23823,0,2018-11-23 19:24:45+00:00,[],None
606,https://github.com/igormacedo/smpl-processor.git,2018-09-10 12:06:09+00:00,Design of the processor described in the book Digital Design and Implementation with Field Programmable Devices by Navabi,1,igormacedo/smpl-processor,148149084,SystemVerilog,smpl-processor,5,0,2018-09-12 16:14:14+00:00,[],https://api.github.com/licenses/mit
607,https://github.com/vss-2/InfraHardProj.git,2018-10-21 21:59:21+00:00,Repositório de arquivos variados utilizados no projeto da disciplina de Infraestrutura de Hardware (IF-674),0,vss-2/InfraHardProj,154055997,SystemVerilog,InfraHardProj,43,0,2018-10-27 08:31:20+00:00,[],None
608,https://github.com/cpu-experiment-2018-2/core.git,2018-09-25 06:33:23+00:00,,0,cpu-experiment-2018-2/core,150218340,SystemVerilog,core,13223,0,2019-02-22 08:08:31+00:00,[],None
609,https://github.com/ssolano15/Proyecto1_Diseno-de-Alto-Nivel-de-Sistemas-Electronicos.git,2019-03-26 16:49:12+00:00,,0,ssolano15/Proyecto1_Diseno-de-Alto-Nivel-de-Sistemas-Electronicos,177831314,SystemVerilog,Proyecto1_Diseno-de-Alto-Nivel-de-Sistemas-Electronicos,2,0,2019-03-26 22:56:28+00:00,[],None
610,https://github.com/amirhbv/UT-CA-S98-CA3.git,2019-05-13 09:59:27+00:00,UT Computer Architecture Spring 98 CA3,0,amirhbv/UT-CA-S98-CA3,186393731,SystemVerilog,UT-CA-S98-CA3,12,0,2021-08-30 16:15:16+00:00,[],None
611,https://github.com/amanda-matthes/simple_superscalar_out-of-order_pipeline.git,2019-05-03 12:14:40+00:00,A superscalar and out-of-order instruction pipeline loosely based on the RISC-V ISA implemented in SystemVerilog.,0,amanda-matthes/simple_superscalar_out-of-order_pipeline,184749795,SystemVerilog,simple_superscalar_out-of-order_pipeline,3006,0,2023-02-06 12:00:33+00:00,[],None
612,https://github.com/wongtaylor/comp300-MIPS-pipelined-processor.git,2019-04-09 22:26:55+00:00,,0,wongtaylor/comp300-MIPS-pipelined-processor,180458694,SystemVerilog,comp300-MIPS-pipelined-processor,186,0,2019-04-09 22:30:19+00:00,[],None
613,https://github.com/Gvascons/INFRA-HARDWARE.git,2019-04-04 14:32:44+00:00,,0,Gvascons/INFRA-HARDWARE,179514784,SystemVerilog,INFRA-HARDWARE,12078,0,2019-05-03 18:07:06+00:00,[],None
614,https://github.com/mjabs000/UVM-codes-.git,2019-05-17 01:38:02+00:00,Examples self developed ,0,mjabs000/UVM-codes-,187126745,SystemVerilog,UVM-codes-,1421,0,2019-05-17 02:05:34+00:00,[],None
615,https://github.com/cardyok/Pipelined-RV32I-Processor.git,2018-12-19 07:42:16+00:00,,0,cardyok/Pipelined-RV32I-Processor,162400793,SystemVerilog,Pipelined-RV32I-Processor,27,0,2023-11-14 08:40:34+00:00,[],None
616,https://github.com/Nimfador/copy_mem_packet.git,2019-05-09 16:20:58+00:00,That repository contains some experiments with FPGA,0,Nimfador/copy_mem_packet,185833763,SystemVerilog,copy_mem_packet,43532,0,2022-02-21 08:26:07+00:00,[],https://api.github.com/licenses/mit
617,https://github.com/ramonn76/lab6_sobel.git,2019-05-05 19:32:58+00:00,HardCloud sobel example for infieri lab6.,0,ramonn76/lab6_sobel,185073936,SystemVerilog,lab6_sobel,8,0,2019-05-05 19:44:09+00:00,[],None
618,https://github.com/myosotix/scr1.git,2018-11-27 04:16:43+00:00,,0,myosotix/scr1,159275182,SystemVerilog,scr1,1727,0,2018-11-27 04:17:06+00:00,[],
619,https://github.com/0429charlie/CS450---A4.git,2018-08-23 20:08:33+00:00,An copy of CS450 A4,0,0429charlie/CS450---A4,145901873,SystemVerilog,CS450---A4,1264,0,2018-08-23 20:09:35+00:00,[],None
620,https://github.com/wilcroft/eth-pr.git,2018-09-10 15:10:21+00:00,,0,wilcroft/eth-pr,148174366,SystemVerilog,eth-pr,178386,0,2019-08-01 19:40:51+00:00,[],None
621,https://github.com/yanghengmonkey/uvm_practice.git,2018-09-10 02:00:51+00:00,,0,yanghengmonkey/uvm_practice,148085309,SystemVerilog,uvm_practice,19,0,2018-09-19 17:24:40+00:00,[],None
622,https://github.com/HendrickZhou/fpga_taxi.git,2018-09-19 02:47:36+00:00,,0,HendrickZhou/fpga_taxi,149382742,SystemVerilog,fpga_taxi,6407,0,2023-01-28 17:00:32+00:00,"['verilog', 'fpga']",None
623,https://github.com/anjimetidora/system_verilog.git,2018-09-25 14:23:23+00:00,this repo contains system_verilog labs ,0,anjimetidora/system_verilog,150278091,SystemVerilog,system_verilog,7,0,2018-09-25 14:23:32+00:00,[],None
624,https://github.com/anjimetidora/uvm.git,2018-09-25 15:46:31+00:00,this repo contains uvm files,0,anjimetidora/uvm,150290620,SystemVerilog,uvm,44,0,2018-11-13 05:55:03+00:00,[],None
625,https://github.com/Dreamy-Jy/Digital-Logic-Implementations.git,2018-11-01 19:29:35+00:00,Implementations of circuits  and devices I'll learning about in my digital logic's fundamentals.,0,Dreamy-Jy/Digital-Logic-Implementations,155765499,SystemVerilog,Digital-Logic-Implementations,3,0,2018-11-01 19:33:21+00:00,[],None
626,https://github.com/leanhdung22/Verification_training.git,2018-10-30 08:04:25+00:00,,0,leanhdung22/Verification_training,155346920,SystemVerilog,Verification_training,15975,0,2020-05-02 23:11:56+00:00,[],None
627,https://github.com/Prekshita/SystemVerilog-Code.git,2018-10-27 03:31:36+00:00,SystemVerilog Practice Code ,0,Prekshita/SystemVerilog-Code,154922231,SystemVerilog,SystemVerilog-Code,34,0,2018-11-13 08:23:54+00:00,[],None
628,https://github.com/IbrahimTarabay/system_verilog.git,2018-08-22 06:23:33+00:00,,0,IbrahimTarabay/system_verilog,145665413,SystemVerilog,system_verilog,22,0,2018-08-22 06:25:50+00:00,[],None
629,https://github.com/lramirez5/SegwayProject.git,2018-12-05 16:06:42+00:00,UW Madison ECE 551 Fall 2018 Final Project - Segway,1,lramirez5/SegwayProject,160544104,SystemVerilog,SegwayProject,20689,0,2018-12-12 16:11:39+00:00,[],None
630,https://github.com/pulp-platform/logint_dc_fifo_xbar.git,2018-11-23 14:01:57+00:00,Dual Clock Fifo for XBAR interface,0,pulp-platform/logint_dc_fifo_xbar,158840039,SystemVerilog,logint_dc_fifo_xbar,6,0,2018-11-23 14:04:24+00:00,[],None
631,https://github.com/kuniyasu/riscv32ima.git,2018-11-15 11:45:51+00:00,,0,kuniyasu/riscv32ima,157702365,SystemVerilog,riscv32ima,20,0,2018-11-20 14:36:52+00:00,[],https://api.github.com/licenses/mit
632,https://github.com/youhanamikhaiel/Pipeline-Processor-using-Systemverilog.git,2018-12-13 12:36:29+00:00,,0,youhanamikhaiel/Pipeline-Processor-using-Systemverilog,161637016,SystemVerilog,Pipeline-Processor-using-Systemverilog,9,0,2018-12-13 12:41:33+00:00,[],None
633,https://github.com/allavi/paramerized_functions.git,2019-01-18 18:36:28+00:00,System Verilog synthesized parameterized functions.,0,allavi/paramerized_functions,166455449,SystemVerilog,paramerized_functions,8,0,2019-03-08 15:55:38+00:00,[],None
634,https://github.com/MikhailKardash/SystemVerilog_Code.git,2019-03-26 08:11:13+00:00,,0,MikhailKardash/SystemVerilog_Code,177742379,SystemVerilog,SystemVerilog_Code,7,0,2019-04-02 06:08:55+00:00,[],None
635,https://github.com/Yuki03759/EECS112L-Lab4.git,2019-03-15 09:15:35+00:00,,0,Yuki03759/EECS112L-Lab4,175787154,SystemVerilog,EECS112L-Lab4,11848,0,2019-06-15 22:43:52+00:00,[],None
636,https://github.com/Chepelash/fpga_lab_A1.git,2019-03-28 18:40:46+00:00,,0,Chepelash/fpga_lab_A1,178262807,SystemVerilog,fpga_lab_A1,7,0,2019-03-30 10:45:19+00:00,[],None
637,https://github.com/xinyuli672/MIPS-processor-design.git,2019-02-13 20:22:38+00:00,processor design ,0,xinyuli672/MIPS-processor-design,170573961,SystemVerilog,MIPS-processor-design,92,0,2020-04-10 20:41:52+00:00,[],None
638,https://github.com/ronniebra/ALD4.git,2018-12-18 09:05:51+00:00,ALD 4 - SIN Wave Generator,0,ronniebra/ALD4,162260356,SystemVerilog,ALD4,1015,0,2018-12-18 09:06:59+00:00,[],None
639,https://github.com/JonathanHonrada/OTTER_MCU.git,2019-01-23 21:08:57+00:00,,0,JonathanHonrada/OTTER_MCU,167254502,SystemVerilog,OTTER_MCU,282,0,2019-02-22 06:48:58+00:00,[],None
640,https://github.com/lxing1988/pulp_riscv_dbg.git,2019-01-18 05:52:27+00:00,riscv compliant debug interface  for PULP,0,lxing1988/pulp_riscv_dbg,166351552,SystemVerilog,pulp_riscv_dbg,254,0,2020-02-25 06:58:56+00:00,[],None
641,https://github.com/nkevy/eecs112.git,2019-02-20 21:09:52+00:00,,0,nkevy/eecs112,171749698,SystemVerilog,eecs112,3400,0,2019-03-16 22:15:20+00:00,[],None
642,https://github.com/ajani2001/verilogLabs.git,2019-03-02 03:47:07+00:00,,0,ajani2001/verilogLabs,173400044,SystemVerilog,verilogLabs,59,0,2019-05-28 07:49:02+00:00,[],None
643,https://github.com/RyanWongistaken/FPGA-Toaster.git,2019-03-02 01:58:56+00:00,,0,RyanWongistaken/FPGA-Toaster,173391774,SystemVerilog,FPGA-Toaster,21,0,2020-01-13 23:59:32+00:00,[],None
644,https://github.com/amepila/DV_git.git,2019-03-11 00:13:05+00:00,,0,amepila/DV_git,174897114,SystemVerilog,DV_git,94104,0,2019-10-02 16:25:57+00:00,[],None
645,https://github.com/Chepelash/fpga_lab_A4.git,2019-04-02 18:56:05+00:00,,0,Chepelash/fpga_lab_A4,179140177,SystemVerilog,fpga_lab_A4,9,0,2019-04-03 11:05:32+00:00,[],None
646,https://github.com/HannesK1973/kebaiectestproject.git,2019-04-12 10:27:24+00:00,Test Project für Keba Iec Editor,0,HannesK1973/kebaiectestproject,180985987,SystemVerilog,kebaiectestproject,24,0,2019-05-06 16:42:40+00:00,[],None
647,https://github.com/teambb-skyfi/ApplicationLayer.git,2019-04-16 15:03:06+00:00,,0,teambb-skyfi/ApplicationLayer,181712655,SystemVerilog,ApplicationLayer,25,0,2019-05-04 22:26:46+00:00,[],None
648,https://github.com/mpatel17/ECE385FinalProject.git,2019-04-10 02:11:19+00:00,,0,mpatel17/ECE385FinalProject,180483335,SystemVerilog,ECE385FinalProject,133,0,2019-05-02 19:21:22+00:00,[],None
649,https://github.com/CE3201-Taller/project-ii.git,2018-09-21 03:42:32+00:00,,0,CE3201-Taller/project-ii,149706180,SystemVerilog,project-ii,48370,0,2018-09-29 16:16:13+00:00,[],None
650,https://github.com/noahsalk/RockBand.git,2019-04-21 05:13:30+00:00,"RockBand, the rhythm game, implemented on the DE2-115 FPGA development board in System Verilog.",0,noahsalk/RockBand,182492612,SystemVerilog,RockBand,3832,0,2019-05-09 03:46:50+00:00,[],None
651,https://github.com/jisegura/SpacePong.git,2018-11-21 21:33:03+00:00,,0,jisegura/SpacePong,158608687,SystemVerilog,SpacePong,65,0,2018-11-21 21:35:26+00:00,[],None
652,https://github.com/alonoc/Proy3VerifFuncional.git,2018-12-01 20:43:20+00:00,Proyecto 3 del curso de verificacion funcional.,0,alonoc/Proy3VerifFuncional,159985511,SystemVerilog,Proy3VerifFuncional,27,0,2018-12-06 23:33:14+00:00,[],None
653,https://github.com/Lui-Calvin/CS151VerilogProject.git,2018-11-30 02:15:17+00:00,,0,Lui-Calvin/CS151VerilogProject,159755585,SystemVerilog,CS151VerilogProject,7,0,2018-11-30 02:21:06+00:00,[],None
654,https://github.com/BrandonZahn/FPGADualCoreCPU.git,2018-12-05 04:07:18+00:00,Major project for the course ELEC4700. A dual core CPU written in SystemVerilog with a write through level 1 cache. ,0,BrandonZahn/FPGADualCoreCPU,160459034,SystemVerilog,FPGADualCoreCPU,21,0,2018-12-05 04:14:06+00:00,[],None
655,https://github.com/joselcuevam/verilog.git,2018-11-19 23:53:49+00:00,tracking scripts about verilog compilation/simulation ,0,joselcuevam/verilog,158305286,SystemVerilog,verilog,101,0,2018-12-02 21:57:35+00:00,[],None
656,https://github.com/KyleJosling/FPGA_modules.git,2018-12-07 01:40:46+00:00,Various SystemVerilog modules. ,0,KyleJosling/FPGA_modules,160755214,SystemVerilog,FPGA_modules,10,0,2018-12-07 22:02:52+00:00,[],None
657,https://github.com/QCheng5453/Async_Tree_NoC.git,2018-10-26 03:09:28+00:00,Asynchronized tree NoC with FEC,0,QCheng5453/Async_Tree_NoC,154770130,SystemVerilog,Async_Tree_NoC,6,0,2018-10-26 03:12:11+00:00,[],None
658,https://github.com/JoseIuri/Median_Filter.git,2018-11-07 16:41:26+00:00,This implements a simple median filter on hardware.,0,JoseIuri/Median_Filter,156577647,SystemVerilog,Median_Filter,4,0,2019-08-27 16:59:39+00:00,"['hardware-description-language', 'arithmetic']",https://api.github.com/licenses/mit
659,https://github.com/yuandrew8557/Lab1.git,2018-10-20 01:56:56+00:00,,0,yuandrew8557/Lab1,153860288,SystemVerilog,Lab1,10,0,2018-10-21 04:56:20+00:00,[],None
660,https://github.com/jfzazo/axis2disk.git,2018-12-27 09:18:00+00:00,Simple module that allows the hardware designer to dump the valid content of an AXI-Stream interface to a disk,0,jfzazo/axis2disk,163273744,SystemVerilog,axis2disk,2,0,2018-12-27 09:33:07+00:00,[],https://api.github.com/licenses/bsd-3-clause
661,https://github.com/BalajSaleem/Evacuation-Elevator.git,2018-12-24 23:08:08+00:00,A program designed to simulate a buildinig evacuation on Basys3 and BetiBoard,0,BalajSaleem/Evacuation-Elevator,163028528,SystemVerilog,Evacuation-Elevator,19,0,2018-12-24 23:09:24+00:00,[],None
662,https://github.com/upadhk/EE-271-Lab-1.git,2018-12-19 01:00:22+00:00,,0,upadhk/EE-271-Lab-1,162363398,SystemVerilog,EE-271-Lab-1,6,0,2018-12-20 00:52:28+00:00,[],None
663,https://github.com/upadhk/EE-271-Lab2.git,2018-12-19 01:09:26+00:00,,0,upadhk/EE-271-Lab2,162364109,SystemVerilog,EE-271-Lab2,2,0,2018-12-20 00:59:16+00:00,[],None
664,https://github.com/lec9243/ableC-sed.git,2018-12-16 03:30:49+00:00,,0,lec9243/ableC-sed,161964490,SystemVerilog,ableC-sed,30,0,2018-12-17 00:56:54+00:00,[],https://api.github.com/licenses/lgpl-3.0
665,https://github.com/upadhk/EE-271-Lab8.git,2018-12-19 23:59:00+00:00,,0,upadhk/EE-271-Lab8,162503728,SystemVerilog,EE-271-Lab8,13,0,2018-12-20 02:14:33+00:00,[],None
666,https://github.com/algoldst/Battleship.git,2018-11-22 11:14:11+00:00,Final project files for Cal Poly SLO CPE 133 Dr. Benson,0,algoldst/Battleship,158687690,SystemVerilog,Battleship,3677,0,2018-12-09 20:27:09+00:00,[],None
667,https://github.com/sina-sa/Digital-Design.git,2018-12-02 12:12:04+00:00,,0,sina-sa/Digital-Design,160043641,SystemVerilog,Digital-Design,7,0,2018-12-02 12:22:25+00:00,[],None
668,https://github.com/jkaugust/Sevensegment.git,2018-08-29 20:17:05+00:00,Design and Verification of Seven Segment Display using SystemVerilog,1,jkaugust/Sevensegment,146653810,SystemVerilog,Sevensegment,74,0,2018-09-29 01:39:44+00:00,[],None
669,https://github.com/dhairyaagrawal/pipeline.git,2018-09-19 15:14:26+00:00,Computer Prototyping using SystemVerilog,0,dhairyaagrawal/pipeline,149470277,SystemVerilog,pipeline,5269,0,2019-08-14 18:32:04+00:00,[],None
670,https://github.com/neoH/upi.git,2018-09-14 09:44:36+00:00,the repository for UPI(Unified Protocol Interface),0,neoH/upi,148768787,SystemVerilog,upi,69,0,2018-09-21 07:47:36+00:00,[],None
671,https://github.com/sheyslong/LOAC.git,2018-09-25 03:21:30+00:00,,0,sheyslong/LOAC,150201807,SystemVerilog,LOAC,4,0,2018-09-25 03:35:18+00:00,[],None
672,https://github.com/tinvo015/Tug-Of-War-Computer-Player.git,2018-10-02 16:16:40+00:00,Creates a tug of war game on DE1-SoC board with a single player. Second player will be the computer.,0,tinvo015/Tug-Of-War-Computer-Player,151285144,SystemVerilog,Tug-Of-War-Computer-Player,414,0,2018-12-19 04:51:14+00:00,[],None
673,https://github.com/vbutzke/ComAssincFSM.git,2018-09-04 03:45:51+00:00,Comunicação Assíncrona e FSM,0,vbutzke/ComAssincFSM,147285044,SystemVerilog,ComAssincFSM,2,0,2018-09-09 23:36:37+00:00,[],None
674,https://github.com/DDinata/141L-.git,2019-03-16 00:36:46+00:00,,0,DDinata/141L-,175908563,SystemVerilog,141L-,1123,0,2019-03-22 17:30:46+00:00,[],None
675,https://github.com/Wyk951117/Advanced-MC.git,2019-03-01 20:59:54+00:00,Store code and material for ECE 5760 Advanced MC,0,Wyk951117/Advanced-MC,173367373,SystemVerilog,Advanced-MC,997,0,2019-03-07 18:47:12+00:00,[],None
676,https://github.com/emresevilgen/CS223_Project.git,2019-03-07 18:54:18+00:00,Smart Evacuation Elevator - The Project of The CS 223 - Digital Design,0,emresevilgen/CS223_Project,174402483,SystemVerilog,CS223_Project,3509,0,2019-06-16 12:05:38+00:00,[],None
677,https://github.com/MichaelWes/ece342-lab7.git,2019-03-09 20:33:51+00:00,,0,MichaelWes/ece342-lab7,174743189,SystemVerilog,ece342-lab7,120,0,2020-04-24 15:59:19+00:00,[],None
678,https://github.com/jackwma/Embedded-Systems.git,2019-02-08 08:19:56+00:00,Verilog/C,0,jackwma/Embedded-Systems,169703878,SystemVerilog,Embedded-Systems,11,0,2019-03-01 22:47:25+00:00,[],None
679,https://github.com/BerZerKku/VERILOG_BSK_v3.git,2019-01-17 09:01:35+00:00,,0,BerZerKku/VERILOG_BSK_v3,166194154,SystemVerilog,VERILOG_BSK_v3,236,0,2019-01-18 11:43:57+00:00,[],None
680,https://github.com/wswslzp/SAD_disparity.git,2019-01-11 08:14:08+00:00,A toy model for learning SystemVerilog,0,wswslzp/SAD_disparity,165205439,SystemVerilog,SAD_disparity,7,0,2023-01-28 01:35:23+00:00,[],None
681,https://github.com/sara-weber/ECE437.git,2019-01-17 21:05:09+00:00,,0,sara-weber/ECE437,166296690,SystemVerilog,ECE437,52,0,2019-02-05 19:11:22+00:00,[],None
682,https://github.com/ooorin/Mips-Single-Cycle-CPU.git,2019-03-06 07:53:00+00:00,"course project(Introduction to Computer System, Spring 2018)",0,ooorin/Mips-Single-Cycle-CPU,174098175,SystemVerilog,Mips-Single-Cycle-CPU,8,0,2019-03-06 16:03:05+00:00,[],None
683,https://github.com/rsurya07/Bus-based-CPU-Memory-system.git,2019-02-26 20:45:14+00:00,,0,rsurya07/Bus-based-CPU-Memory-system,172787738,SystemVerilog,Bus-based-CPU-Memory-system,18,0,2019-03-15 05:37:26+00:00,[],None
684,https://github.com/hyunsuchae/RISC-V_SERV.git,2019-04-12 21:16:01+00:00,Verifying RISC-V core SERV,0,hyunsuchae/RISC-V_SERV,181084511,SystemVerilog,RISC-V_SERV,26,0,2019-05-15 04:44:33+00:00,[],None
685,https://github.com/pbannai/18847Project.git,2019-03-31 19:09:33+00:00,,0,pbannai/18847Project,178730801,SystemVerilog,18847Project,3757,0,2019-05-09 23:05:46+00:00,[],None
686,https://github.com/mauriciomc/GIT_MULTIPLIER.git,2019-04-17 16:23:58+00:00,vedic multipliers,0,mauriciomc/GIT_MULTIPLIER,181928537,SystemVerilog,GIT_MULTIPLIER,1038,0,2019-04-19 14:45:52+00:00,[],None
687,https://github.com/dudasenna/infrahardfinal.git,2019-04-30 23:25:01+00:00,,0,dudasenna/infrahardfinal,184344696,SystemVerilog,infrahardfinal,19,0,2019-04-30 23:28:08+00:00,[],None
688,https://github.com/MatanShohat/ORAM.git,2019-05-07 07:38:34+00:00,,0,MatanShohat/ORAM,185347884,SystemVerilog,ORAM,59,0,2019-07-15 08:43:24+00:00,[],None
689,https://github.com/k3vn19/OKX_ComputerArchitecture.git,2019-05-13 17:46:30+00:00,Spring 2019 Computer Architecture Project,0,k3vn19/OKX_ComputerArchitecture,186468649,SystemVerilog,OKX_ComputerArchitecture,848,0,2019-08-12 22:09:48+00:00,[],None
690,https://github.com/savagewil/NeuronVerilog.git,2019-05-12 01:27:35+00:00,Its a Neuron Written in System Verilog,0,savagewil/NeuronVerilog,186198075,SystemVerilog,NeuronVerilog,60,0,2019-05-15 19:27:31+00:00,[],None
691,https://github.com/tec-tdg/proyecto_final.git,2019-05-15 16:21:30+00:00,,0,tec-tdg/proyecto_final,186863336,SystemVerilog,proyecto_final,278,0,2019-06-10 21:53:48+00:00,[],None
692,https://github.com/vkrishn2/EECS112L_RISCV_Processor.git,2019-02-08 02:46:29+00:00,Lab3 for EECS112L,0,vkrishn2/EECS112L_RISCV_Processor,169676382,SystemVerilog,EECS112L_RISCV_Processor,11974,0,2019-05-19 17:49:41+00:00,[],None
693,https://github.com/cheimu/Introduction-to-Digital-Circuit-and-Systems.git,2019-01-29 19:38:30+00:00,,0,cheimu/Introduction-to-Digital-Circuit-and-Systems,168216167,SystemVerilog,Introduction-to-Digital-Circuit-and-Systems,17338,0,2019-01-30 04:27:54+00:00,[],None
694,https://github.com/algoldst/CPE233_Final.git,2019-03-09 00:59:49+00:00,Final Project for CPE 233: Music Game.,0,algoldst/CPE233_Final,174631999,SystemVerilog,CPE233_Final,329,0,2019-03-15 05:47:02+00:00,[],None
695,https://github.com/pulp-platform/udma_adc_rx.git,2019-02-28 12:10:21+00:00,Configuration and handshake management module for the udma for asynchronous data producers,1,pulp-platform/udma_adc_rx,173105642,SystemVerilog,udma_adc_rx,10,0,2019-03-20 16:32:57+00:00,[],
696,https://github.com/jagan-hazard/System_Verilog_Examples.git,2019-03-05 07:28:56+00:00,,0,jagan-hazard/System_Verilog_Examples,173896858,SystemVerilog,System_Verilog_Examples,5,0,2019-03-07 06:36:24+00:00,[],None
697,https://github.com/devangKhamar/SytemVerilog_Examples.git,2019-01-25 16:57:21+00:00,"The Best way to learn is to implement. Hence, this repo will feature SystemVerilog designs and test benches aimed at excercising different features of SystemVerilog",0,devangKhamar/SytemVerilog_Examples,167581945,SystemVerilog,SytemVerilog_Examples,1,0,2019-01-29 14:09:44+00:00,[],None
698,https://github.com/alfredolimams/Verilog.git,2019-01-23 22:46:14+00:00,,0,alfredolimams/Verilog,167265932,SystemVerilog,Verilog,6,0,2019-01-23 23:05:05+00:00,[],None
699,https://github.com/Darky777/help_utility.git,2018-12-19 12:13:06+00:00,Utilities that I must use every day,0,Darky777/help_utility,162432749,SystemVerilog,help_utility,24,0,2020-04-03 09:36:56+00:00,[],None
700,https://github.com/pajakprzemyslaw/ps2_to_vga.git,2019-01-10 21:27:13+00:00,,0,pajakprzemyslaw/ps2_to_vga,165133497,SystemVerilog,ps2_to_vga,1803,0,2019-01-10 22:16:19+00:00,[],None
701,https://github.com/fjasic/uvm.git,2019-03-17 01:45:11+00:00,,0,fjasic/uvm,176044097,SystemVerilog,uvm,18188,0,2019-04-16 15:13:47+00:00,[],None
702,https://github.com/ruthienguyen/Pipelined-RISC-V-Processor.git,2019-03-16 23:35:44+00:00,,0,ruthienguyen/Pipelined-RISC-V-Processor,176036078,SystemVerilog,Pipelined-RISC-V-Processor,1550,0,2019-03-17 00:12:54+00:00,[],None
703,https://github.com/Chepelash/fpga_lab_A3.git,2019-03-27 09:57:56+00:00,,0,Chepelash/fpga_lab_A3,177966183,SystemVerilog,fpga_lab_A3,10,0,2019-03-27 20:04:15+00:00,[],None
704,https://github.com/runsler/sudoku.git,2019-02-11 07:02:49+00:00,sudoku solver implement in SystemVerilog,0,runsler/sudoku,170082876,SystemVerilog,sudoku,4,0,2019-02-12 10:11:34+00:00,[],None
705,https://github.com/mattcuento/RAT-Projects.git,2019-02-15 18:38:16+00:00,RAT projects using System Verilog and Assembly code in CPE233,0,mattcuento/RAT-Projects,170911422,SystemVerilog,RAT-Projects,833,0,2019-07-12 22:11:29+00:00,[],None
706,https://github.com/grantneuman/Advanced_Department_Store_Checkout.git,2018-12-28 19:29:24+00:00,,0,grantneuman/Advanced_Department_Store_Checkout,163443082,SystemVerilog,Advanced_Department_Store_Checkout,3,0,2018-12-29 00:47:57+00:00,[],None
707,https://github.com/grantneuman/Tug_of_War.git,2018-12-28 19:38:30+00:00,,0,grantneuman/Tug_of_War,163443701,SystemVerilog,Tug_of_War,9,0,2018-12-28 19:40:22+00:00,[],None
708,https://github.com/Ema0898/Taller_Diseno_DIgital.git,2019-02-21 23:36:12+00:00,,0,Ema0898/Taller_Diseno_DIgital,171961930,SystemVerilog,Taller_Diseno_DIgital,98456,0,2019-06-07 09:38:42+00:00,[],None
709,https://github.com/BalajSaleem/Traffic-Light-System.git,2019-03-06 16:55:15+00:00,A SystemVerilog Implementation of Traffic Light control Syste,0,BalajSaleem/Traffic-Light-System,174185053,SystemVerilog,Traffic-Light-System,6,0,2019-03-06 17:06:08+00:00,[],None
710,https://github.com/ZhilanZhou/FGPAprogramming.git,2018-08-28 03:37:10+00:00,,0,ZhilanZhou/FGPAprogramming,146387806,SystemVerilog,FGPAprogramming,7182,0,2018-08-28 03:45:12+00:00,[],None
711,https://github.com/leajalil/RISC-V_uniciclo.git,2018-08-24 03:54:29+00:00,,0,leajalil/RISC-V_uniciclo,145940061,SystemVerilog,RISC-V_uniciclo,4,0,2023-01-18 14:50:16+00:00,[],None
712,https://github.com/tscr00/mips.git,2018-08-26 01:30:18+00:00,single-cycle MIPS implementation in SystemVerilog,0,tscr00/mips,146142058,SystemVerilog,mips,4,0,2018-10-02 15:12:57+00:00,[],None
713,https://github.com/ghammes-ainstein/fpga.git,2018-09-10 01:12:06+00:00,FPGA Examples,0,ghammes-ainstein/fpga,148081102,SystemVerilog,fpga,4,0,2018-09-10 01:24:19+00:00,[],None
714,https://github.com/austinkett/ECE-337-3DES.git,2018-09-11 13:38:41+00:00,3DES Core Part of the Project,0,austinkett/ECE-337-3DES,148323249,SystemVerilog,ECE-337-3DES,9,0,2018-09-11 13:38:47+00:00,[],None
715,https://github.com/sharonfeldman/sv-assertions-goto-repetiotion-operator.git,2018-08-30 08:01:11+00:00,SV ASSERTIONS - using goto repetiotion operators,0,sharonfeldman/sv-assertions-goto-repetiotion-operator,146716287,SystemVerilog,sv-assertions-goto-repetiotion-operator,2,0,2018-08-30 08:06:54+00:00,[],None
716,https://github.com/ChulWPark/Project-ASIC-Design.git,2018-10-16 22:04:09+00:00,AES Encryptor coded in Verilog,0,ChulWPark/Project-ASIC-Design,153360271,SystemVerilog,Project-ASIC-Design,56,0,2018-10-19 14:28:59+00:00,[],None
717,https://github.com/zacyangs/sata_device_model.git,2018-11-04 03:07:01+00:00,An sata device model based on UVM,0,zacyangs/sata_device_model,156044413,SystemVerilog,sata_device_model,1,0,2023-06-21 04:10:24+00:00,[],None
718,https://github.com/shotaro-0131/Game.git,2018-11-15 07:22:23+00:00,,0,shotaro-0131/Game,157669335,SystemVerilog,Game,5853,0,2018-11-15 07:29:50+00:00,[],None
719,https://github.com/lukewulf/ece111hw5.git,2018-11-20 05:26:33+00:00,ECE-111 HW5 SC Mips,0,lukewulf/ece111hw5,158335337,SystemVerilog,ece111hw5,141,0,2018-12-15 01:36:38+00:00,[],None
720,https://github.com/algoldst/UART.git,2018-11-21 02:25:07+00:00,Simple UART,0,algoldst/UART,158478959,SystemVerilog,UART,22,0,2018-12-01 21:34:32+00:00,[],None
721,https://github.com/weinoh/quad-doctor-ece551.git,2018-09-25 17:33:32+00:00,Flight system for a four-propeller drone powered by Altera Cyclone IV using Verilog to synthesize hardware.,1,weinoh/quad-doctor-ece551,150304433,SystemVerilog,quad-doctor-ece551,3072,0,2018-09-25 17:36:25+00:00,[],None
722,https://github.com/motagiyash/System-Verilog.git,2018-09-28 21:41:39+00:00,,0,motagiyash/System-Verilog,150797320,SystemVerilog,System-Verilog,5,0,2018-10-15 12:23:25+00:00,[],None
723,https://github.com/AdamVerner/oscilo.git,2018-10-03 09:17:51+00:00,school project,0,AdamVerner/oscilo,151388084,SystemVerilog,oscilo,315,0,2023-01-28 16:08:24+00:00,[],https://api.github.com/licenses/gpl-3.0
724,https://github.com/cansucananceyhan/NimGame.git,2018-10-22 21:58:11+00:00,"Individual CS223 project, written in SVerilog and used FPGA Board with BASYS 3",0,cansucananceyhan/NimGame,154222831,SystemVerilog,NimGame,2341,0,2018-10-22 22:07:06+00:00,[],None
725,https://github.com/trentn/random_tutorials.git,2019-04-05 13:27:37+00:00,Random tutorial code.,0,trentn/random_tutorials,179686435,SystemVerilog,random_tutorials,14,0,2020-03-27 18:02:58+00:00,[],None
726,https://github.com/snehasr13/aes-encryptor.git,2019-05-08 21:57:04+00:00,Implementation of Light weight AES on Synopsys VCS,0,snehasr13/aes-encryptor,185684662,SystemVerilog,aes-encryptor,6,0,2019-05-08 22:01:40+00:00,[],None
727,https://github.com/FiltheThrill/ECE385-CowboyVSAlien.git,2019-05-02 19:29:06+00:00,Ece 385 final project -- VGA based multiplayer videogame,0,FiltheThrill/ECE385-CowboyVSAlien,184639647,SystemVerilog,ECE385-CowboyVSAlien,109,0,2019-05-02 19:50:28+00:00,[],None
728,https://github.com/QuangTran2706/arilogcal.git,2019-05-17 04:48:39+00:00,📟 Finite State Machine Calculator on FPGA board ,0,QuangTran2706/arilogcal,187148356,SystemVerilog,arilogcal,4822,0,2021-11-08 15:38:07+00:00,[],None
729,https://github.com/amartinez10/systemverilogprojects.git,2018-11-10 00:06:13+00:00,SystemVerilog projects I have done in the past few months,0,amartinez10/systemverilogprojects,156931518,SystemVerilog,systemverilogprojects,189,0,2018-11-10 06:35:04+00:00,[],None
730,https://github.com/jhanani29/Verilog.git,2018-10-29 03:02:55+00:00,,0,jhanani29/Verilog,155143630,SystemVerilog,Verilog,7,0,2019-02-22 22:03:25+00:00,[],None
731,https://github.com/DionLegierse/programmeerbareHardware1.git,2018-11-07 15:32:09+00:00,,0,DionLegierse/programmeerbareHardware1,156567869,SystemVerilog,programmeerbareHardware1,229292,0,2018-12-18 22:10:44+00:00,[],None
732,https://github.com/skatanik/cordic_module.git,2018-11-06 11:50:36+00:00,CORDIC implementation for calculating sin and cos functions,0,skatanik/cordic_module,156375883,SystemVerilog,cordic_module,3,0,2018-11-06 11:53:10+00:00,[],None
733,https://github.com/rohanmahapatra/segway_controller.git,2018-11-12 22:54:05+00:00,"Segway Controller - Design, Synthesis, Post Synthesis & Test-benches",1,rohanmahapatra/segway_controller,157288534,SystemVerilog,segway_controller,41337,0,2018-12-12 05:10:02+00:00,[],None
734,https://github.com/melihtanriyakul/ALU-and-testbench-in-SystemVerilog.git,2018-11-20 10:49:24+00:00,Arithmetic Logic Unit and testbench implemented in SystemVerilog.,0,melihtanriyakul/ALU-and-testbench-in-SystemVerilog,158374148,SystemVerilog,ALU-and-testbench-in-SystemVerilog,2,0,2018-11-20 10:49:38+00:00,[],https://api.github.com/licenses/mit
735,https://github.com/EmptyJackson/Practical-Labs.git,2018-11-17 16:20:38+00:00,Second year practical labs,0,EmptyJackson/Practical-Labs,158002439,SystemVerilog,Practical-Labs,35115,0,2018-11-22 23:54:59+00:00,[],None
736,https://github.com/Featherweight-IP/fwuart.git,2018-12-06 02:33:10+00:00,Featherweight UART IP,0,Featherweight-IP/fwuart,160607475,SystemVerilog,fwuart,26,0,2021-11-02 01:57:26+00:00,[],https://api.github.com/licenses/apache-2.0
737,https://github.com/upadhk/EE-271-Lab4.git,2018-12-19 01:47:22+00:00,,0,upadhk/EE-271-Lab4,162367638,SystemVerilog,EE-271-Lab4,4,0,2018-12-20 01:20:45+00:00,[],None
738,https://github.com/baxterjo/ECE271-FinalProject.git,2018-11-23 18:16:25+00:00,,0,baxterjo/ECE271-FinalProject,158865259,SystemVerilog,ECE271-FinalProject,31126,0,2023-08-28 20:01:43+00:00,[],None
739,https://github.com/deltalian/test2.git,2018-12-23 12:35:11+00:00,another test,0,deltalian/test2,162889249,SystemVerilog,test2,0,0,2018-12-23 13:19:13+00:00,[],None
740,https://github.com/SingularityKChen/RC6_sv.git,2018-12-09 13:40:22+00:00,The systemverilog code of an integrated circuit,1,SingularityKChen/RC6_sv,161043331,SystemVerilog,RC6_sv,49,0,2023-01-28 09:51:07+00:00,[],None
741,https://github.com/yelgabrun/y_risc.git,2018-12-10 08:33:54+00:00,Basic Unpipelined RISC-V processor in Verilog/SV implementing an RV32I base integer ISA (for now),0,yelgabrun/y_risc,161142960,SystemVerilog,y_risc,80,0,2022-01-01 10:09:45+00:00,"['risc-v', 'riscv', 'verilog']",None
742,https://github.com/php-technolog/owire.git,2018-10-22 17:23:27+00:00,1-wire full stack protocol for Cyclone IV family,0,php-technolog/owire,154185615,SystemVerilog,owire,84,0,2018-11-22 19:29:35+00:00,[],https://api.github.com/licenses/gpl-3.0
743,https://github.com/louie00333/E-Drum-Kit.git,2019-03-11 05:58:35+00:00,Electric Drum Kit Code - (SysVerilog),0,louie00333/E-Drum-Kit,174934986,SystemVerilog,E-Drum-Kit,9,0,2019-03-12 18:59:13+00:00,[],None
744,https://github.com/melt-umn/ableC-mapFold-exercise.git,2019-02-15 19:21:59+00:00,A tutorial exercise in extending and extension.,0,melt-umn/ableC-mapFold-exercise,170916594,SystemVerilog,ableC-mapFold-exercise,8,0,2019-02-15 20:13:48+00:00,[],None
745,https://github.com/CwbhX/Digital-Circuits-II-RGB-Lab-2.git,2019-02-13 22:03:40+00:00,SystemVerilog for the Nexys 4 board for adafruit's 16x32 RGB Display,0,CwbhX/Digital-Circuits-II-RGB-Lab-2,170586452,SystemVerilog,Digital-Circuits-II-RGB-Lab-2,130,0,2019-02-28 13:46:55+00:00,[],None
746,https://github.com/melt-umn/ableC-channels.git,2019-02-14 12:24:55+00:00,An ableC extension that introduces channels in the model of Go,0,melt-umn/ableC-channels,170687423,SystemVerilog,ableC-channels,13,0,2019-02-14 12:25:29+00:00,[],https://api.github.com/licenses/lgpl-3.0
747,https://github.com/Darky777/rtl_library.git,2019-01-15 12:26:39+00:00,,0,Darky777/rtl_library,165846966,SystemVerilog,rtl_library,25,0,2020-01-08 14:56:23+00:00,[],https://api.github.com/licenses/gpl-3.0
748,https://github.com/SavicLuka/ocp_splitter.git,2018-09-15 11:57:52+00:00,Diplomski rad - Razvoj okruženja za verifikaciju razdvajača protokola otvorenog jezgra,0,SavicLuka/ocp_splitter,148897895,SystemVerilog,ocp_splitter,2665,0,2018-09-15 12:07:19+00:00,[],None
749,https://github.com/eajacobson67/ECE385-Final-Project.git,2018-09-16 02:13:35+00:00,Using FPGA and SystemVerilog to create 3D ball shooting game,0,eajacobson67/ECE385-Final-Project,148955554,SystemVerilog,ECE385-Final-Project,44893,0,2018-10-04 05:06:50+00:00,[],None
750,https://github.com/xumoxiao/xmx_rtl_lib.git,2018-09-22 03:10:21+00:00,根据自己的编码习惯，设计一些通用模块,0,xumoxiao/xmx_rtl_lib,149840843,SystemVerilog,xmx_rtl_lib,34,0,2018-09-22 03:10:30+00:00,[],None
751,https://github.com/enchantessss/uvm_note.git,2018-10-05 16:30:37+00:00,,0,enchantessss/uvm_note,151749170,SystemVerilog,uvm_note,11,0,2022-05-23 16:35:21+00:00,[],None
752,https://github.com/steinarc/SimpleFCNN.git,2018-09-29 15:56:39+00:00,,0,steinarc/SimpleFCNN,150879969,SystemVerilog,SimpleFCNN,159,0,2018-10-03 13:21:21+00:00,[],None
753,https://github.com/JayAnderson03/Multi-Cycle-MIPS.git,2018-09-25 05:22:47+00:00,An ongoing attempt at a multi-cycle MIPS CPU in SystemVerilog.,0,JayAnderson03/Multi-Cycle-MIPS,150211796,SystemVerilog,Multi-Cycle-MIPS,125,0,2018-09-25 05:32:48+00:00,[],None
754,https://github.com/akhilayyagari/AES128.git,2018-09-24 23:35:21+00:00,,0,akhilayyagari/AES128,150181365,SystemVerilog,AES128,222,0,2018-09-25 00:22:29+00:00,[],None
755,https://github.com/ig007/RISC-CPU.git,2018-09-25 02:45:25+00:00,5-Stage Pipelined CPU,0,ig007/RISC-CPU,150198045,SystemVerilog,RISC-CPU,64,0,2018-11-26 18:43:03+00:00,[],None
756,https://github.com/ziqiangt/ELEC402.git,2018-09-20 18:49:16+00:00,,0,ziqiangt/ELEC402,149655398,SystemVerilog,ELEC402,13,0,2018-10-28 18:51:25+00:00,[],None
757,https://github.com/RyanDevlin/Custom-Cryptographic-Module.git,2018-09-13 20:08:12+00:00,The CCM is a custom ASIC written in Verilog. It is capable of computing a pipelined version of AES-128.,0,RyanDevlin/Custom-Cryptographic-Module,148691786,SystemVerilog,Custom-Cryptographic-Module,5432,0,2020-03-31 14:34:39+00:00,[],None
758,https://github.com/aarasyid/EE-469.git,2018-10-17 18:47:23+00:00,,0,aarasyid/EE-469,153507143,SystemVerilog,EE-469,3,0,2018-10-18 17:04:04+00:00,[],None
759,https://github.com/jagjordi/IL2450.git,2019-02-19 10:19:10+00:00,,0,jagjordi/IL2450,171452436,SystemVerilog,IL2450,2049,0,2019-03-06 14:32:38+00:00,[],None
760,https://github.com/christianphan/FIFO.git,2019-02-03 03:30:41+00:00,Synchronous and Asynchronous FIFO Queues Implemented in System Verilog,1,christianphan/FIFO,168905469,SystemVerilog,FIFO,2,0,2019-02-03 03:38:25+00:00,[],None
761,https://github.com/prabakaranvlsi/SyncFIFO.git,2019-02-09 14:41:39+00:00,Fully parameterized Synchronous FIFO written in SystemVerilog ,0,prabakaranvlsi/SyncFIFO,169876297,SystemVerilog,SyncFIFO,6,0,2019-02-09 14:52:21+00:00,[],https://api.github.com/licenses/mit
762,https://github.com/TheGreatGitsby/pipeFlow.git,2019-03-23 05:35:16+00:00,A generic flow controlled pipeline structure,0,TheGreatGitsby/pipeFlow,177248708,SystemVerilog,pipeFlow,6,0,2019-06-05 01:25:15+00:00,[],None
763,https://github.com/DigitalSystems-FunctionalVerification/Playground.git,2019-03-26 12:09:03+00:00,,0,DigitalSystems-FunctionalVerification/Playground,177781044,SystemVerilog,Playground,937,0,2019-04-01 16:31:19+00:00,[],None
764,https://github.com/talhasen123/4-Man-Elevator.git,2019-03-19 10:17:20+00:00,"This is project is done for Digital Design course. It is a maximum 4-man elevator which can pick up passengers from 3 floors and travel them to the ground floor. It also has a passenger sensor, meaning it checks how many passengers are there on a floor and how many it can pick up. An FPGA set with 8x8 display, 4x4 keypad and an Basys3 is required to run this project.",0,talhasen123/4-Man-Elevator,176484361,SystemVerilog,4-Man-Elevator,1275,0,2019-11-08 08:06:17+00:00,[],None
765,https://github.com/lcy0816/MIPS16_ISA_Verification.git,2019-03-19 15:53:37+00:00,,1,lcy0816/MIPS16_ISA_Verification,176548393,SystemVerilog,MIPS16_ISA_Verification,58593,0,2019-03-19 15:59:21+00:00,[],None
766,https://github.com/aleguerrerol/ELO212.git,2019-04-12 20:43:36+00:00,sufrimiento,0,aleguerrerol/ELO212,181080921,SystemVerilog,ELO212,1552,0,2020-01-20 01:48:09+00:00,[],None
767,https://github.com/mcesarpl/8-bit-MIPS-processor.git,2019-03-22 02:52:27+00:00,,0,mcesarpl/8-bit-MIPS-processor,177060999,SystemVerilog,8-bit-MIPS-processor,696,0,2019-04-17 03:08:11+00:00,[],None
768,https://github.com/Abrahamlga/Tarea_MIPS_multiciclo.git,2019-03-27 19:21:59+00:00,Tarea de diseno de MIPS multiciclo,0,Abrahamlga/Tarea_MIPS_multiciclo,178060410,SystemVerilog,Tarea_MIPS_multiciclo,297,0,2019-03-27 19:28:13+00:00,[],None
769,https://github.com/rcon101/Baysys3MemSys.git,2019-05-10 19:52:27+00:00,A very primitive memory implemented on the Artix7 FPGA on the Xilinx Baysys3 ,0,rcon101/Baysys3MemSys,186046420,SystemVerilog,Baysys3MemSys,254,0,2019-05-10 20:17:23+00:00,[],None
770,https://github.com/ChrisArreFall/Pipelined-ARM.git,2019-04-16 10:01:23+00:00,5 stage pipeline ARM processor,0,ChrisArreFall/Pipelined-ARM,181663595,SystemVerilog,Pipelined-ARM,79,0,2019-05-25 06:27:19+00:00,[],None
771,https://github.com/mdwrds14/Micro_Project.git,2019-04-09 22:53:40+00:00,Single cycle MIPS microprocessor,0,mdwrds14/Micro_Project,180461367,SystemVerilog,Micro_Project,30,0,2019-05-31 22:44:22+00:00,[],None
772,https://github.com/will-bei/Basic-bitcoin.git,2019-04-03 01:26:18+00:00,"Basic bitcoin project and code, improved from code originally submitted for Prof. Bill Lin's Winter Quarter ECE 111 (2019)",0,will-bei/Basic-bitcoin,179186425,SystemVerilog,Basic-bitcoin,97,0,2019-04-04 08:11:03+00:00,[],None
773,https://github.com/acerols/RMRV.git,2019-04-05 16:02:21+00:00,,0,acerols/RMRV,179713439,SystemVerilog,RMRV,242,0,2020-02-08 09:10:56+00:00,[],https://api.github.com/licenses/mit
774,https://github.com/amanch007/test_repo.git,2019-04-06 22:17:35+00:00,testing,0,amanch007/test_repo,179892520,SystemVerilog,test_repo,7,0,2019-04-06 22:22:22+00:00,[],None
775,https://github.com/fisherman1337/fpga4p_v2.0.git,2019-04-18 07:15:58+00:00,Python package / GNU Linux terminal utility for porting machine learning algorithms to FPGA.,0,fisherman1337/fpga4p_v2.0,182036307,SystemVerilog,fpga4p_v2.0,56,0,2019-04-18 07:23:52+00:00,[],None
776,https://github.com/xwshen/SpaceInvaders.git,2019-04-13 20:18:47+00:00,Final Project,0,xwshen/SpaceInvaders,181224350,SystemVerilog,SpaceInvaders,0,0,2019-04-13 20:39:11+00:00,[],None
777,https://github.com/tec-tdg/Lab4.2.git,2019-03-29 06:22:02+00:00,,0,tec-tdg/Lab4.2,178344957,SystemVerilog,Lab4.2,48,0,2019-04-03 04:49:12+00:00,[],None
778,https://github.com/jreimer107/ECE551.git,2019-04-30 16:29:26+00:00,,0,jreimer107/ECE551,184296204,SystemVerilog,ECE551,10195,0,2019-04-30 16:30:20+00:00,[],None
779,https://github.com/draconian-design/cmn.git,2019-05-05 22:38:10+00:00,A common library for UVM providing some useful functions. Fork of https://github.com/bphunter1972/hawkins/tree/master/verif/vkits/cmn,0,draconian-design/cmn,185090245,SystemVerilog,cmn,28,0,2019-05-05 22:40:34+00:00,[],None
780,https://github.com/danjapapajani-zz/16BitCPU.git,2019-05-04 20:12:35+00:00,"Custom 16-bit processor, designed and programmed on an Altera FPGA",0,danjapapajani-zz/16BitCPU,184939989,SystemVerilog,16BitCPU,75,0,2019-05-05 05:27:58+00:00,[],None
781,https://github.com/nimamg/SingleCycle-CPU.git,2019-05-09 23:35:52+00:00,"A single cycle CPU, simulated using Verilog",0,nimamg/SingleCycle-CPU,185886139,SystemVerilog,SingleCycle-CPU,4,0,2019-05-09 23:44:50+00:00,[],None
782,https://github.com/burneyh/pipelined-mips-processor.git,2019-05-13 12:33:37+00:00,A pipelined MIPS Processor with 5 stages written in SystemVerilog.,0,burneyh/pipelined-mips-processor,186416143,SystemVerilog,pipelined-mips-processor,9,0,2020-09-24 14:07:36+00:00,[],https://api.github.com/licenses/mit
783,https://github.com/Svelta/2-DigitaleElektronica.git,2019-05-12 16:35:41+00:00,,0,Svelta/2-DigitaleElektronica,186278974,SystemVerilog,2-DigitaleElektronica,158,0,2019-05-12 17:49:10+00:00,[],None
784,https://github.com/zuz19920624/scr1_extension.git,2019-05-15 06:44:29+00:00,extension for scr1,0,zuz19920624/scr1_extension,186765484,SystemVerilog,scr1_extension,3923,0,2019-05-15 07:19:33+00:00,[],
785,https://github.com/Luis-Alves2/Projeto_hard.git,2019-05-16 22:11:38+00:00,,0,Luis-Alves2/Projeto_hard,187107946,SystemVerilog,Projeto_hard,1659,0,2019-06-24 12:14:02+00:00,[],None
786,https://github.com/nathaniel-drechsler/16-Step-Sequencer.git,2019-05-17 08:45:42+00:00,16 Step Music Sequencer,0,nathaniel-drechsler/16-Step-Sequencer,187180672,SystemVerilog,16-Step-Sequencer,584,0,2019-07-28 08:33:45+00:00,[],None
787,https://github.com/ducnguyenSJSU/Verilog.git,2018-10-12 04:10:45+00:00,practice SystemVerilog,0,ducnguyenSJSU/Verilog,152692860,SystemVerilog,Verilog,68,0,2018-10-12 04:21:49+00:00,[],None
788,https://github.com/melt-umn/ableC-template-algebraic-data-types.git,2018-10-12 20:43:07+00:00,ableC extension for algebraic data types with C++-style templating,0,melt-umn/ableC-template-algebraic-data-types,152805580,SystemVerilog,ableC-template-algebraic-data-types,65,0,2022-01-19 02:26:37+00:00,[],https://api.github.com/licenses/lgpl-3.0
789,https://github.com/Devisathya/sathya_verification_env.git,2018-10-01 14:36:56+00:00,,0,Devisathya/sathya_verification_env,151103751,SystemVerilog,sathya_verification_env,448,0,2018-10-01 16:13:32+00:00,[],None
790,https://github.com/DungTran46/32-bit_ARM_Verilog.git,2018-09-04 20:53:45+00:00,,0,DungTran46/32-bit_ARM_Verilog,147417055,SystemVerilog,32-bit_ARM_Verilog,17,0,2018-09-04 20:56:20+00:00,[],None
791,https://github.com/CelvinSXll/SV_VIP.git,2018-08-20 13:28:47+00:00,SV VIP supported by UVM,0,CelvinSXll/SV_VIP,145421358,SystemVerilog,SV_VIP,11,0,2018-08-20 14:02:40+00:00,[],https://api.github.com/licenses/apache-2.0
792,https://github.com/Ali-Omrani/Digital-Logic-Design.git,2018-11-07 08:13:20+00:00,"Computer assignments of ""Digital Logic Design"" Course at the University of Tehran",0,Ali-Omrani/Digital-Logic-Design,156512291,SystemVerilog,Digital-Logic-Design,40,0,2018-11-07 09:42:31+00:00,[],None
793,https://github.com/fl4shk/snow64_cpu.git,2018-10-30 18:07:13+00:00,This is my master's project's source code,0,fl4shk/snow64_cpu,155433663,SystemVerilog,snow64_cpu,1497,0,2018-11-06 20:35:33+00:00,[],https://api.github.com/licenses/mit
794,https://github.com/kumarswamy12/UART16550.git,2019-01-04 18:40:48+00:00,verification of UART16550 using UVM testbench,1,kumarswamy12/UART16550,164142694,SystemVerilog,UART16550,44,0,2019-01-05 15:16:11+00:00,[],None
795,https://github.com/ooorin/Mips-Cache.git,2019-03-06 08:18:35+00:00,"course project(Introduction to Computer System, Spring 2018)",0,ooorin/Mips-Cache,174102164,SystemVerilog,Mips-Cache,11,0,2019-03-06 08:27:24+00:00,[],None
796,https://github.com/dseng905/sha256_bitcoin.git,2019-03-15 01:48:41+00:00,Bitcoin Hasher with Simplified SHA256 Algorithm,0,dseng905/sha256_bitcoin,175729210,SystemVerilog,sha256_bitcoin,15,0,2020-02-08 01:35:59+00:00,[],None
797,https://github.com/minsuk-jang/16bit.git,2019-03-17 05:23:21+00:00,16bitCPU,0,minsuk-jang/16bit,176059862,SystemVerilog,16bit,55,0,2019-11-04 09:08:31+00:00,[],None
798,https://github.com/0429charlie/CS450---A2.git,2018-08-23 19:57:02+00:00,An copy of CS450 A2,0,0429charlie/CS450---A2,145900800,SystemVerilog,CS450---A2,2233,0,2018-08-23 19:58:19+00:00,[],None
799,https://github.com/0429charlie/CS450---A1.git,2018-08-23 19:41:52+00:00,An copy of CS450 A31,0,0429charlie/CS450---A1,145899427,SystemVerilog,CS450---A1,103,0,2018-08-23 19:43:12+00:00,[],None
800,https://github.com/henry-ns/MD5.git,2018-09-27 19:27:23+00:00,MD5 hash generator,0,henry-ns/MD5,150637557,SystemVerilog,MD5,325,0,2020-01-05 02:01:31+00:00,"['microelectronics', 'hash', 'cryptography', 'hash-generator', 'md5']",https://api.github.com/licenses/apache-2.0
801,https://github.com/melt-umn/ableC-unification.git,2018-11-03 21:37:53+00:00,An ableC extension introducing unification on algebraic data types,0,melt-umn/ableC-unification,156025919,SystemVerilog,ableC-unification,122,0,2022-01-19 02:28:39+00:00,[],https://api.github.com/licenses/lgpl-3.0
802,https://github.com/Agnosic/KostkaSystemVerilog.git,2018-11-12 14:53:46+00:00,,0,Agnosic/KostkaSystemVerilog,157229591,SystemVerilog,KostkaSystemVerilog,137,0,2019-03-18 04:51:23+00:00,[],None
803,https://github.com/alfishe/74xxx.git,2018-11-16 18:49:03+00:00,SystemVerilog implementation for common 74xxx series ICs with testbenches,1,alfishe/74xxx,157908411,SystemVerilog,74xxx,26,0,2018-12-03 02:11:43+00:00,[],https://api.github.com/licenses/mit
804,https://github.com/tomasKromer/RiscV_MultiCiclo.git,2018-08-24 03:38:09+00:00,,0,tomasKromer/RiscV_MultiCiclo,145938659,SystemVerilog,RiscV_MultiCiclo,20,0,2018-08-24 03:43:44+00:00,[],None
805,https://github.com/sharonfeldman/sv-assertions-concurrent-assertions.git,2018-08-30 06:46:21+00:00,concurrent assertions,0,sharonfeldman/sv-assertions-concurrent-assertions,146707538,SystemVerilog,sv-assertions-concurrent-assertions,3,0,2018-08-30 06:48:40+00:00,[],None
806,https://github.com/lfelipev/seven_segment.git,2018-11-30 17:32:17+00:00,,0,lfelipev/seven_segment,159857400,SystemVerilog,seven_segment,7,0,2018-11-30 17:39:02+00:00,[],None
807,https://github.com/diningyo/chisel-bootcamp-exercise.git,2018-12-02 04:15:07+00:00,vivado simulation environment for chisel-bootcamp exercise code written by verilog,0,diningyo/chisel-bootcamp-exercise,160012572,SystemVerilog,chisel-bootcamp-exercise,13,0,2018-12-02 11:13:48+00:00,[],https://api.github.com/licenses/apache-2.0
808,https://github.com/vkaukeano/Verilog.git,2018-12-02 00:16:04+00:00,,0,vkaukeano/Verilog,159999173,SystemVerilog,Verilog,10101,0,2018-12-02 03:03:37+00:00,[],https://api.github.com/licenses/mit
809,https://github.com/mahshiv/RISC_V-Processor.git,2019-01-19 07:39:20+00:00,Computer Architecture final project,0,mahshiv/RISC_V-Processor,166519948,SystemVerilog,RISC_V-Processor,102,0,2021-02-03 20:40:03+00:00,"['risc', 'risc-v', 'systemverilog']",None
810,https://github.com/pybfms/pybfms-axi4.git,2019-02-09 20:36:00+00:00,AXI4 BFMs for use in SystemVerilog environments,0,pybfms/pybfms-axi4,169910997,SystemVerilog,pybfms-axi4,44,0,2021-03-15 21:55:50+00:00,[],https://api.github.com/licenses/apache-2.0
811,https://github.com/aungthu17593/112L_Lab3.git,2019-02-23 01:53:19+00:00,,0,aungthu17593/112L_Lab3,172158970,SystemVerilog,112L_Lab3,173,0,2019-02-25 22:15:38+00:00,[],None
812,https://github.com/sooriravindra/CSE502RISCV.git,2019-02-07 17:16:10+00:00,,0,sooriravindra/CSE502RISCV,169610492,SystemVerilog,CSE502RISCV,1413,0,2020-09-15 21:02:18+00:00,[],None
813,https://github.com/athreyaadi/design.git,2019-04-16 07:09:08+00:00,,0,athreyaadi/design,181634603,SystemVerilog,design,24,0,2019-04-16 07:12:29+00:00,[],None
814,https://github.com/mickaeltorres/custom_rv64im.git,2019-04-23 21:41:35+00:00,Custom implementation of the user part of risc-v rv64im core,0,mickaeltorres/custom_rv64im,183100199,SystemVerilog,custom_rv64im,47,0,2019-04-23 22:01:12+00:00,[],https://api.github.com/licenses/bsd-3-clause
815,https://github.com/ASokolov5924/Processor.git,2019-04-12 06:26:10+00:00,Processor Simulation that works similarly to the MIPS ISA,0,ASokolov5924/Processor,180944184,SystemVerilog,Processor,21,0,2019-04-12 06:33:09+00:00,[],None
816,https://github.com/DanielDW5555/led_matrix.git,2019-04-27 22:36:40+00:00,Modules for a LED matrix display.,0,DanielDW5555/led_matrix,183827836,SystemVerilog,led_matrix,2,0,2019-04-27 22:39:01+00:00,[],None
817,https://github.com/na-tt/ELO212.git,2019-05-13 16:29:26+00:00,Vivado porjects,1,na-tt/ELO212,186457549,SystemVerilog,ELO212,15498,0,2019-08-22 14:05:08+00:00,[],None
818,https://github.com/whoami90506/dclab_lab1.git,2019-03-04 15:26:49+00:00,,0,whoami90506/dclab_lab1,173770572,SystemVerilog,dclab_lab1,14698,0,2019-03-11 17:26:19+00:00,[],None
819,https://github.com/jadevarelle/rc4-decryption.git,2019-03-06 19:38:24+00:00,,0,jadevarelle/rc4-decryption,174208701,SystemVerilog,rc4-decryption,31,0,2019-03-13 21:14:46+00:00,[],None
820,https://github.com/fisherman1337/fpga_project_RTL.git,2019-03-11 19:23:04+00:00,There are a code written in SV for FPGA. ,0,fisherman1337/fpga_project_RTL,175069338,SystemVerilog,fpga_project_RTL,9,0,2019-03-11 19:24:54+00:00,[],None
821,https://github.com/Pepewitch/HSL-pong-game.git,2019-05-10 03:57:53+00:00,,0,Pepewitch/HSL-pong-game,185915891,SystemVerilog,HSL-pong-game,1472,0,2019-05-20 06:11:18+00:00,[],None
822,https://github.com/newport94/UVM.git,2019-01-04 14:20:44+00:00,,0,newport94/UVM,164116483,SystemVerilog,UVM,3,0,2019-01-04 14:34:57+00:00,[],None
823,https://github.com/Borlehandro/PWM.git,2019-05-14 11:21:26+00:00,,0,Borlehandro/PWM,186607335,SystemVerilog,PWM,23953,0,2019-05-14 11:28:12+00:00,[],None
824,https://github.com/usman-kakakhel/EscapeElevator.git,2019-03-15 21:05:54+00:00,Mini microprocessor for an elevator serving as an emergency elevator which clears buildings in an efficient manner. This processor was designed using HLSM and implemented in SystemVerilog.,0,usman-kakakhel/EscapeElevator,175891109,SystemVerilog,EscapeElevator,311,0,2019-03-15 21:44:31+00:00,[],None
825,https://github.com/bradweeks7/CPE233_Final_Project.git,2019-03-07 21:58:04+00:00,,0,bradweeks7/CPE233_Final_Project,174426384,SystemVerilog,CPE233_Final_Project,145,0,2019-10-03 16:36:45+00:00,[],None
826,https://github.com/ShaunakOswal/AXI_signal_manipulation.git,2019-02-06 17:12:23+00:00,,0,ShaunakOswal/AXI_signal_manipulation,169443907,SystemVerilog,AXI_signal_manipulation,1152,0,2019-02-06 20:03:52+00:00,[],None
827,https://github.com/CURSOS-TEC/FSM.git,2019-03-20 16:58:44+00:00,Finit State Machine in System Verilog,0,CURSOS-TEC/FSM,176779301,SystemVerilog,FSM,1,0,2019-03-20 16:59:17+00:00,[],None
828,https://github.com/laizixian/ECE437.git,2019-04-08 01:37:37+00:00,"A multi-core, pipelined CPU prototype design",0,laizixian/ECE437,180047987,SystemVerilog,ECE437,239,0,2019-04-08 01:41:53+00:00,[],None
829,https://github.com/verifymychip/fv_sb.git,2019-03-23 22:43:17+00:00,Sample implementations of Formal Scoreboards using various techniques,0,verifymychip/fv_sb,177347526,SystemVerilog,fv_sb,9,0,2019-04-03 05:00:08+00:00,[],None
830,https://github.com/lab-instruments/ups.git,2019-03-23 19:04:04+00:00,Urological Pressure Sensor Project,0,lab-instruments/ups,177329271,SystemVerilog,ups,232,0,2022-04-06 00:42:11+00:00,[],https://api.github.com/licenses/mit
831,https://github.com/yunweic/router.git,2019-03-31 16:32:11+00:00,Source code for my Single-Layer Bus Routing thesis,0,yunweic/router,178713724,SystemVerilog,router,7834,0,2020-05-22 14:30:12+00:00,[],None
832,https://github.com/deborafurieri/arquitetura-de-computadores.git,2018-10-13 20:34:50+00:00,"Repositório criado para o armazenamento de um projeto referente à disciplina Arquitetura de Computadores do IFES - Serra, semestre 2018/2 - Contribuidores: Bruno Viana, Débora Furieri e Ravena Soares",0,deborafurieri/arquitetura-de-computadores,152912247,SystemVerilog,arquitetura-de-computadores,3874,0,2018-12-18 00:51:17+00:00,[],None
833,https://github.com/EvanJMiller/Pipeline-Processor.git,2018-10-25 01:02:58+00:00,Pipelined Processor with Caching ,0,EvanJMiller/Pipeline-Processor,154589569,SystemVerilog,Pipeline-Processor,47,0,2018-10-25 01:22:44+00:00,[],None
834,https://github.com/kknash/ed_timer.git,2018-10-25 14:10:01+00:00,Simple timer module for education and demonstration use,0,kknash/ed_timer,154682440,SystemVerilog,ed_timer,4,0,2018-10-25 14:41:15+00:00,[],https://api.github.com/licenses/unlicense
835,https://github.com/EvanJMiller/Single-Cycle-Processor.git,2018-10-25 00:54:52+00:00,Single Cycle Processor using the MIPs architecture,0,EvanJMiller/Single-Cycle-Processor,154588922,SystemVerilog,Single-Cycle-Processor,14,0,2018-10-25 03:36:03+00:00,[],None
836,https://github.com/sankara-prasad/riscv-project.git,2018-09-12 07:04:15+00:00,,0,sankara-prasad/riscv-project,148436962,SystemVerilog,riscv-project,1552,0,2018-09-12 07:30:37+00:00,[],
837,https://github.com/sharanbr/assorted_verification.git,2018-09-23 16:03:30+00:00,"random collection of verification code, recipes, samples",0,sharanbr/assorted_verification,150000730,SystemVerilog,assorted_verification,93,0,2021-11-13 04:47:41+00:00,['systemverilog'],None
838,https://github.com/davidlinn/DDR.git,2018-11-18 20:33:30+00:00,Hardware implementation of Dance Dance Revolution,0,davidlinn/DDR,158124335,SystemVerilog,DDR,22202,0,2019-02-13 01:45:27+00:00,[],None
839,https://github.com/H4rmey/SchoolFPGA.git,2018-11-12 20:29:13+00:00,school fpga huiswerk,0,H4rmey/SchoolFPGA,157272529,SystemVerilog,SchoolFPGA,88958,0,2018-12-17 22:40:35+00:00,[],None
840,https://github.com/clementwong97/Conway_Game.git,2018-11-12 23:52:40+00:00,,0,clementwong97/Conway_Game,157293456,SystemVerilog,Conway_Game,2,0,2021-10-24 13:51:30+00:00,[],None
841,https://github.com/keenanmach/9-bit-RISC-CPU.git,2018-11-09 00:52:34+00:00,,1,keenanmach/9-bit-RISC-CPU,156789054,SystemVerilog,9-bit-RISC-CPU,1985,0,2020-03-20 02:06:04+00:00,[],None
842,https://github.com/cpu-experiment-2018-2/fpu.git,2018-10-09 05:30:54+00:00,,0,cpu-experiment-2018-2/fpu,152192898,SystemVerilog,fpu,212,0,2019-02-14 08:37:12+00:00,[],None
843,https://github.com/minabedwany/32_bits_enhanced_ALU_SystemVerilog.git,2018-10-20 04:04:22+00:00,,0,minabedwany/32_bits_enhanced_ALU_SystemVerilog,153868174,SystemVerilog,32_bits_enhanced_ALU_SystemVerilog,234,0,2018-10-20 04:13:29+00:00,[],None
844,https://github.com/ChrisArreFall/Pikachus_Adventure.git,2018-10-15 07:30:53+00:00,,0,ChrisArreFall/Pikachus_Adventure,153070948,SystemVerilog,Pikachus_Adventure,38284,0,2019-04-21 01:33:13+00:00,[],None
845,https://github.com/kaleid-liner/FPGA-Tetris.git,2018-12-10 12:14:59+00:00,Tetris based on Nexys4 DDR FPGA Board,0,kaleid-liner/FPGA-Tetris,161169985,SystemVerilog,FPGA-Tetris,2189,0,2018-12-14 11:13:29+00:00,"['verilog', 'tetris', 'fpga']",None
846,https://github.com/Wang-Dongsheng/myPULPino.git,2018-12-14 14:42:42+00:00,,0,Wang-Dongsheng/myPULPino,161797028,SystemVerilog,myPULPino,4380,0,2019-06-04 17:20:03+00:00,[],
847,https://github.com/AvenashAsai/fpga.git,2018-12-14 14:35:15+00:00,,0,AvenashAsai/fpga,161796047,SystemVerilog,fpga,88,0,2018-12-14 14:38:31+00:00,[],None
848,https://github.com/jonathanrainer/Gouram.git,2018-12-13 11:59:46+00:00,An add on to an augmented RI5CY processor to provide trace recording to enable Enokida to work effectively.,1,jonathanrainer/Gouram,161632817,SystemVerilog,Gouram,66,0,2020-03-08 16:46:10+00:00,[],https://api.github.com/licenses/mit
849,https://github.com/juan-19/Regresion-Pruebas.git,2018-09-04 16:33:14+00:00,,0,juan-19/Regresion-Pruebas,147376489,SystemVerilog,Regresion-Pruebas,368,0,2018-10-30 19:31:55+00:00,[],None
850,https://github.com/BrunoGeorgevich/MIPS_Multi_Ciclo.git,2018-08-20 15:28:11+00:00,,0,BrunoGeorgevich/MIPS_Multi_Ciclo,145435887,SystemVerilog,MIPS_Multi_Ciclo,7313,0,2018-10-22 14:09:39+00:00,[],None
851,https://github.com/leajalil/RISC-V_pipeline.git,2018-08-25 21:25:24+00:00,,0,leajalil/RISC-V_pipeline,146130676,SystemVerilog,RISC-V_pipeline,15,0,2023-01-18 14:49:45+00:00,[],None
852,https://github.com/kaipederson/ECE551_Final_Project.git,2019-04-22 16:26:30+00:00,Audio Equalizer for ECE551 Final Design Project,0,kaipederson/ECE551_Final_Project,182825687,SystemVerilog,ECE551_Final_Project,4913,0,2021-07-15 18:36:36+00:00,[],None
853,https://github.com/cdrann/processor.git,2019-05-11 03:53:42+00:00,,0,cdrann/processor,186084988,SystemVerilog,processor,50,0,2020-05-22 15:12:45+00:00,[],None
854,https://github.com/karimitani/ECE337.git,2019-05-02 18:20:11+00:00,ASIC Design Laboratory,0,karimitani/ECE337,184630161,SystemVerilog,ECE337,803,0,2019-08-30 16:53:49+00:00,[],None
855,https://github.com/GeorgeOnwubuya/Babbage_Difference_Engine.git,2019-05-06 23:02:39+00:00,Two modules for 2 different polynomials,0,GeorgeOnwubuya/Babbage_Difference_Engine,185283595,SystemVerilog,Babbage_Difference_Engine,15,0,2019-05-06 23:12:59+00:00,[],None
856,https://github.com/GeorgeOnwubuya/Barrel_Shifter.git,2019-04-29 23:18:04+00:00,SystemVerilog code for a Barrel shifter using the generate construct,0,GeorgeOnwubuya/Barrel_Shifter,184157413,SystemVerilog,Barrel_Shifter,6,0,2019-05-03 06:43:04+00:00,[],None
857,https://github.com/ashuniyal/Vivado.git,2019-04-19 10:06:53+00:00,,0,ashuniyal/Vivado,182245171,SystemVerilog,Vivado,23,0,2020-03-01 09:01:58+00:00,[],None
858,https://github.com/RMBTHEGOD/SV_Final_Project.git,2018-11-08 14:25:01+00:00,,0,RMBTHEGOD/SV_Final_Project,156718459,SystemVerilog,SV_Final_Project,948,0,2018-11-08 14:37:16+00:00,[],None
859,https://github.com/fseidel/SHA-3_Accel.git,2018-10-21 19:14:59+00:00,18-743 Project,0,fseidel/SHA-3_Accel,154043384,SystemVerilog,SHA-3_Accel,101,0,2018-12-15 00:39:32+00:00,[],None
860,https://github.com/bhyou/asic_readout_network.git,2018-11-07 04:49:13+00:00,Router testbench,0,bhyou/asic_readout_network,156491808,SystemVerilog,asic_readout_network,21,0,2021-07-02 04:45:55+00:00,[],None
861,https://github.com/rmr1012/MIPS-single-cycle-with-FPU.git,2018-12-09 02:03:54+00:00,,0,rmr1012/MIPS-single-cycle-with-FPU,160995610,SystemVerilog,MIPS-single-cycle-with-FPU,25,0,2018-12-10 00:30:35+00:00,[],None
862,https://github.com/carsonrobles/fpga-image-filtering-system.git,2018-12-11 05:12:35+00:00,FPGA-based system to apply a user selected filter to an image.,0,carsonrobles/fpga-image-filtering-system,161280498,SystemVerilog,fpga-image-filtering-system,20,0,2018-12-19 08:27:41+00:00,[],None
863,https://github.com/JayAnderson03/Single-Cycle-MIPS.git,2018-09-25 05:16:29+00:00,An ongoing attempt at a single cycle MIPS CPU in SystemVerilog.,0,JayAnderson03/Single-Cycle-MIPS,150211313,SystemVerilog,Single-Cycle-MIPS,380,0,2018-09-25 05:32:14+00:00,[],None
864,https://github.com/NickNagy/CSE371.git,2018-12-04 22:13:21+00:00,Digital Design,0,NickNagy/CSE371,160425589,SystemVerilog,CSE371,58,0,2018-12-08 00:38:43+00:00,[],None
865,https://github.com/harihitode/hwmisc.git,2018-11-29 04:47:21+00:00,,0,harihitode/hwmisc,159609020,SystemVerilog,hwmisc,153,0,2019-10-03 06:40:56+00:00,[],None
866,https://github.com/jardelymaris/SystemVerilog.git,2018-09-20 21:01:22+00:00,,0,jardelymaris/SystemVerilog,149670215,SystemVerilog,SystemVerilog,2,0,2018-09-22 18:25:57+00:00,[],None
867,https://github.com/Jullios/MIPS-multicycle-processor.git,2018-09-16 06:32:38+00:00,,1,Jullios/MIPS-multicycle-processor,148970059,SystemVerilog,MIPS-multicycle-processor,21,0,2018-09-25 03:54:15+00:00,[],None
868,https://github.com/hkim150/ECE411-Computer-Design.git,2018-09-14 21:45:34+00:00,RISC-V 32-bit 5-stage pipelined processor,0,hkim150/ECE411-Computer-Design,148844842,SystemVerilog,ECE411-Computer-Design,38,0,2019-03-05 07:55:58+00:00,[],None
869,https://github.com/BaylorComputerEngineering/SoCLabs.git,2018-08-29 21:07:53+00:00,,0,BaylorComputerEngineering/SoCLabs,146658713,SystemVerilog,SoCLabs,3,0,2018-08-29 21:11:48+00:00,[],None
870,https://github.com/martinKindall/digital_design_computer_arch_harris.git,2018-09-11 00:15:33+00:00,"Examples and Exercises from the book ""Digital Design and Computer Architecture""",0,martinKindall/digital_design_computer_arch_harris,148235686,SystemVerilog,digital_design_computer_arch_harris,3,0,2018-09-11 14:14:04+00:00,[],None
871,https://github.com/ChrisArreFall/ALU_N_bits.git,2018-10-15 07:18:22+00:00,,0,ChrisArreFall/ALU_N_bits,153069339,SystemVerilog,ALU_N_bits,7638,0,2018-10-16 08:14:04+00:00,[],None
872,https://github.com/mirzani/mgit.git,2019-01-02 08:27:29+00:00,,0,mirzani/mgit,163814410,SystemVerilog,mgit,3,0,2019-01-03 13:31:52+00:00,[],None
873,https://github.com/lukewulf/floatingPointAddition.git,2018-11-05 01:11:24+00:00,SystemVerilog Implementation for ECE111 HW4,0,lukewulf/floatingPointAddition,156142073,SystemVerilog,floatingPointAddition,317,0,2018-12-13 05:21:15+00:00,[],None
874,https://github.com/memillopeloz/Proy1VerifFuncional.git,2018-11-03 23:18:35+00:00,,0,memillopeloz/Proy1VerifFuncional,156032095,SystemVerilog,Proy1VerifFuncional,31,0,2018-11-08 18:53:03+00:00,[],None
875,https://github.com/gabrielsm0405/Processor.git,2018-11-04 04:25:29+00:00,"A project made for the university, this project is to simulate a multicicle processor",0,gabrielsm0405/Processor,156048977,SystemVerilog,Processor,496,0,2023-11-07 18:50:33+00:00,[],None
876,https://github.com/Michieljsphs/PROGH_Eindopdracht.git,2019-03-14 14:44:10+00:00,Zaad,0,Michieljsphs/PROGH_Eindopdracht,175641377,SystemVerilog,PROGH_Eindopdracht,122,0,2019-03-14 15:45:41+00:00,[],None
877,https://github.com/prdonja/pnrs2.git,2019-03-15 14:34:24+00:00,,0,prdonja/pnrs2,175836540,SystemVerilog,pnrs2,50755,0,2019-03-22 12:55:41+00:00,[],None
878,https://github.com/ZaferCinar1/Game-of-Codes.git,2019-03-16 05:06:30+00:00,,0,ZaferCinar1/Game-of-Codes,175928772,SystemVerilog,Game-of-Codes,54,0,2019-03-16 05:13:33+00:00,[],None
879,https://github.com/henryw30/8bit_logic_processor.git,2019-02-11 04:48:18+00:00,,0,henryw30/8bit_logic_processor,170069561,SystemVerilog,8bit_logic_processor,3260,0,2019-02-15 03:30:16+00:00,[],None
880,https://github.com/sondre99v/TFE4171_Lab8.git,2019-02-11 15:41:28+00:00,Files for Lab 8 of Design of digital systems 2,0,sondre99v/TFE4171_Lab8,170154573,SystemVerilog,TFE4171_Lab8,130,0,2019-02-11 15:44:15+00:00,[],None
881,https://github.com/wheatg/ARM-64-bit-CPU.git,2019-02-21 05:49:39+00:00,,0,wheatg/ARM-64-bit-CPU,171808415,SystemVerilog,ARM-64-bit-CPU,32,0,2019-02-25 01:28:59+00:00,[],None
882,https://github.com/tec-tdg/Lab2.git,2019-02-20 17:38:32+00:00,,1,tec-tdg/Lab2,171720213,SystemVerilog,Lab2,9,0,2019-03-01 00:07:41+00:00,[],None
883,https://github.com/JosafatV/2D-Graphics-Processor.git,2019-04-05 15:27:38+00:00,First project of Computer Architecture 1 - I 2019,0,JosafatV/2D-Graphics-Processor,179707938,SystemVerilog,2D-Graphics-Processor,1389,0,2023-01-27 23:40:39+00:00,[],None
884,https://github.com/AlexsandroJ/Projetos.git,2019-04-18 12:25:08+00:00,,0,AlexsandroJ/Projetos,182083171,SystemVerilog,Projetos,2,0,2019-04-18 12:45:11+00:00,[],None
885,https://github.com/Chepelash/fpga_lab_B2.git,2019-04-20 10:14:36+00:00,,0,Chepelash/fpga_lab_B2,182390759,SystemVerilog,fpga_lab_B2,8,0,2019-05-01 16:24:46+00:00,[],None
886,https://github.com/HannesK1973/honeyextractor.git,2019-04-13 11:13:15+00:00,Iec 61131-3 Application for Honey Extractor  and Web Interface,0,HannesK1973/honeyextractor,181159253,SystemVerilog,honeyextractor,102,0,2019-06-25 10:17:31+00:00,[],None
887,https://github.com/aleel1597/Brick-Breaker.git,2019-03-11 01:43:56+00:00,,0,aleel1597/Brick-Breaker,174905781,SystemVerilog,Brick-Breaker,943,0,2019-03-11 01:45:30+00:00,[],None
888,https://github.com/ooorin/Mips-Pipeline-CPU.git,2019-03-06 08:13:45+00:00,"course project(Introduction to Computer System, Spring 2018)",0,ooorin/Mips-Pipeline-CPU,174101441,SystemVerilog,Mips-Pipeline-CPU,8,0,2019-03-06 08:25:55+00:00,[],None
889,https://github.com/hahahayden/CPE133.git,2019-04-02 04:54:10+00:00,Digital Design,0,hahahayden/CPE133,179001437,SystemVerilog,CPE133,14,0,2020-03-26 19:57:31+00:00,[],None
890,https://github.com/bertyu98/Pipelined-RISC-V-Processor-.git,2019-04-06 21:52:55+00:00, RISC V processor written in SystemVerilog,0,bertyu98/Pipelined-RISC-V-Processor-,179890647,SystemVerilog,Pipelined-RISC-V-Processor-,4516,0,2019-04-06 22:33:06+00:00,[],None
891,https://github.com/ajteh/Digital-Design.git,2019-05-13 06:09:12+00:00,"Repository for CPE 233, Includes assignments for 233 in System Verilog and Assembly language and Final Project",0,ajteh/Digital-Design,186355959,SystemVerilog,Digital-Design,28,0,2019-05-22 04:59:43+00:00,[],None
892,https://github.com/AlexanderRodgers/CPE133.git,2019-05-13 07:59:11+00:00,All the code that I wrote in CPE133,0,AlexanderRodgers/CPE133,186372710,SystemVerilog,CPE133,39,0,2019-06-12 03:33:54+00:00,[],None
893,https://github.com/whoami90506/dclab_lab3.git,2019-04-16 07:36:45+00:00,voice recorder implement on FPGA,0,whoami90506/dclab_lab3,181639007,SystemVerilog,dclab_lab3,6338,0,2019-05-01 12:04:23+00:00,[],None
894,https://github.com/Natan7/LOAC-2018.1.git,2018-08-21 20:43:57+00:00,"Trata-se da implementação de algumas instruções requisitadas na prova das tirinhas, da disciplina de Laboratório de Arquitetura de Computadores (LOAC).",0,Natan7/LOAC-2018.1,145617523,SystemVerilog,LOAC-2018.1,69,0,2018-08-21 20:51:17+00:00,[],None
895,https://github.com/ywwu928/DClab.git,2018-10-10 06:59:45+00:00,,0,ywwu928/DClab,152377476,SystemVerilog,DClab,1702,0,2018-11-20 14:06:37+00:00,[],None
896,https://github.com/kushanparikh/UVM_FIFO.git,2018-10-30 18:37:47+00:00,,0,kushanparikh/UVM_FIFO,155437769,SystemVerilog,UVM_FIFO,9,0,2018-10-30 18:48:48+00:00,[],None
897,https://github.com/plantvsbirds/ece385-lab6.git,2018-09-30 05:01:42+00:00,if ur in same class don't copy our code lol,0,plantvsbirds/ece385-lab6,150932144,SystemVerilog,ece385-lab6,5979,0,2018-10-10 00:45:45+00:00,[],None
898,https://github.com/hgh273747/sync_fifo.git,2018-09-28 09:46:07+00:00,,0,hgh273747/sync_fifo,150719475,SystemVerilog,sync_fifo,5,0,2019-01-15 09:43:30+00:00,[],None
899,https://github.com/debruynmonge/Segundo-Proyecto-Arquitecura-de-Computadores.git,2018-10-07 22:38:25+00:00,Este proyecto consiste en una memoria cache y su controlador de memoria cache.,0,debruynmonge/Segundo-Proyecto-Arquitecura-de-Computadores,151991429,SystemVerilog,Segundo-Proyecto-Arquitecura-de-Computadores,6688,0,2018-10-11 22:56:25+00:00,[],None
900,https://github.com/rsarwar87/de10-nano-ghrd-fb.git,2018-10-07 15:50:45+00:00,,0,rsarwar87/de10-nano-ghrd-fb,151957804,SystemVerilog,de10-nano-ghrd-fb,15697,0,2020-07-17 08:09:07+00:00,[],None
901,https://github.com/kewalraul/Computer-Architecture.git,2018-10-02 20:43:15+00:00,,1,kewalraul/Computer-Architecture,151320756,SystemVerilog,Computer-Architecture,25,0,2018-10-02 21:18:02+00:00,[],None
902,https://github.com/jpakula0296/MiniProject1.git,2018-09-11 21:22:08+00:00,,0,jpakula0296/MiniProject1,148381931,SystemVerilog,MiniProject1,1159,0,2018-09-18 21:24:39+00:00,[],None
903,https://github.com/sharonfeldman/sv-assertions-dolar-operator.git,2018-08-30 07:02:43+00:00,sv assetions - using ? operator,0,sharonfeldman/sv-assertions-dolar-operator,146709560,SystemVerilog,sv-assertions-dolar-operator,2,0,2018-08-30 07:10:53+00:00,[],None
904,https://github.com/joellone/Hydra.git,2018-11-05 05:18:53+00:00,My Work,0,joellone/Hydra,156164621,SystemVerilog,Hydra,7784,0,2021-01-26 04:12:42+00:00,[],None
905,https://github.com/tdaede/fx68k_hacked.git,2018-11-29 00:52:02+00:00,hacked version of fx68k to work with yosys,0,tdaede/fx68k_hacked,159585701,SystemVerilog,fx68k_hacked,59,0,2018-11-29 01:11:02+00:00,[],None
906,https://github.com/mabmatt11/ECE_551.git,2019-02-10 22:36:43+00:00,ECE 551 - Verilog Programming (Digital Design)/Segway FPGA,0,mabmatt11/ECE_551,170035378,SystemVerilog,ECE_551,50064,0,2019-02-10 22:46:21+00:00,[],None
907,https://github.com/shrtique/sv_trigger_gen.git,2018-12-20 09:07:57+00:00,"SV module. Use this module to generate trigger signal for python1300_ip_core. You could choose if trigger is external or an output of quad decoder module. Notice that we don't have any debouncing circuits here, only sync(two regs in a row for external trigger)",0,shrtique/sv_trigger_gen,162554212,SystemVerilog,sv_trigger_gen,4,0,2018-12-20 09:20:23+00:00,[],None
908,https://github.com/REC4N/Nibbler-4-bit-CPU.git,2018-11-11 21:16:28+00:00,Implementation of the Nibbler 4 bit CPU in Icarus Verilog. Credit for Steve Chamberlin on https://www.bigmessowires.com/nibbler/ for the design.,0,REC4N/Nibbler-4-bit-CPU,157121992,SystemVerilog,Nibbler-4-bit-CPU,55,0,2019-05-13 16:47:18+00:00,[],None
909,https://github.com/jakemcdermott/sby-examples.git,2018-11-24 22:33:38+00:00,System Verilog Test Automation,0,jakemcdermott/sby-examples,158979062,SystemVerilog,sby-examples,7,0,2018-11-26 19:32:35+00:00,"['systemverilog', 'verilog', 'hdl', 'test-automation']",None
910,https://github.com/mkkelley/umix-hdl.git,2018-11-18 18:25:03+00:00,The UMIX (ICFP 2006) Computer implemented in SystemVerilog,0,mkkelley/umix-hdl,158113884,SystemVerilog,umix-hdl,46,0,2019-07-09 01:06:46+00:00,[],None
911,https://github.com/farshad112/clock_divider.git,2018-11-18 12:02:15+00:00,Clock divider module designed using System Verilog. ,1,farshad112/clock_divider,158079284,SystemVerilog,clock_divider,25,0,2019-11-03 05:01:55+00:00,[],https://api.github.com/licenses/mit
912,https://github.com/gramya27/Design-and-Verification-of-APB-Protocol.git,2018-10-11 18:01:35+00:00,,2,gramya27/Design-and-Verification-of-APB-Protocol,152633987,SystemVerilog,Design-and-Verification-of-APB-Protocol,69,0,2018-10-11 18:02:48+00:00,[],None
913,https://github.com/architbajpai/RRA.git,2019-01-01 06:28:11+00:00,,0,architbajpai/RRA,163717502,SystemVerilog,RRA,1,0,2019-01-01 06:29:44+00:00,[],None
914,https://github.com/grantneuman/mastermind.git,2018-12-28 19:45:28+00:00,,0,grantneuman/mastermind,163444187,SystemVerilog,mastermind,18,0,2018-12-28 19:48:02+00:00,[],None
915,https://github.com/joo-ji/Acoustic-Fingerprinting.git,2018-12-08 06:55:08+00:00,a project built using Verilog and implemented on the Nexys-4 DDR FPGA board,0,joo-ji/Acoustic-Fingerprinting,160912840,SystemVerilog,Acoustic-Fingerprinting,7,0,2018-12-08 07:01:31+00:00,[],https://api.github.com/licenses/mit
916,https://github.com/jonathanrainer/Godai.git,2018-12-13 11:41:16+00:00,An augmented version of the RI5CY processor that can be traced by the other components in the repository,1,jonathanrainer/Godai,161630644,SystemVerilog,Godai,883,0,2020-03-08 16:45:32+00:00,[],None
917,https://github.com/keithczq/ece551finalproject.git,2018-12-13 08:15:28+00:00,Handwritten Digit Recogniser: ECE551 Digital Synthesis & Design Final Project ,0,keithczq/ece551finalproject,161606042,SystemVerilog,ece551finalproject,58490,0,2018-12-13 08:18:07+00:00,[],None
918,https://github.com/pulp-platform/apb_efuse_if.git,2018-12-04 08:46:29+00:00,APB based interface to eFUSE macros,2,pulp-platform/apb_efuse_if,160326317,SystemVerilog,apb_efuse_if,37,0,2019-10-02 14:23:47+00:00,[],
919,https://github.com/begeli/GameOfCode.git,2018-12-31 10:54:51+00:00,A memory game with a pretentious name.,0,begeli/GameOfCode,163661598,SystemVerilog,GameOfCode,31,0,2018-12-31 11:36:39+00:00,[],None
920,https://github.com/architbajpai/LC3.git,2018-12-25 04:18:17+00:00,,0,architbajpai/LC3,163045489,SystemVerilog,LC3,13,0,2018-12-25 04:59:21+00:00,[],None
921,https://github.com/sltm-14/clk_divider.git,2019-02-17 19:17:43+00:00,Tarea: clk_divider,0,sltm-14/clk_divider,171161682,SystemVerilog,clk_divider,51,0,2019-09-24 20:08:22+00:00,[],None
922,https://github.com/ooorin/Mips-Multi-Cycle-CPU.git,2019-03-06 08:09:27+00:00,"course project(Introduction to Computer System, Spring 2018)",0,ooorin/Mips-Multi-Cycle-CPU,174100748,SystemVerilog,Mips-Multi-Cycle-CPU,8,0,2019-03-06 16:03:04+00:00,[],None
923,https://github.com/cgriff32/RISC_V.git,2019-03-25 15:12:23+00:00,,0,cgriff32/RISC_V,177610872,SystemVerilog,RISC_V,4945,0,2020-10-24 21:24:05+00:00,[],None
924,https://github.com/chinnikrishna/conveng.git,2019-04-01 14:48:30+00:00,,0,chinnikrishna/conveng,178884892,SystemVerilog,conveng,26,0,2020-02-20 22:04:42+00:00,[],None
925,https://github.com/rag1404/Fibonacci-series.git,2019-04-08 05:33:37+00:00,Fibonacci series in system verilog,0,rag1404/Fibonacci-series,180076613,SystemVerilog,Fibonacci-series,1,0,2019-04-08 05:36:37+00:00,[],None
926,https://github.com/danielpacr/Secuencias-ALU-y-MBC.git,2019-03-28 02:19:54+00:00,Secuencias para poner a prueba los módulos de la ALU y MBC de la micro-arquitectura RISC-V,0,danielpacr/Secuencias-ALU-y-MBC,178109392,SystemVerilog,Secuencias-ALU-y-MBC,13611,0,2019-03-28 03:20:15+00:00,[],None
927,https://github.com/Chepelash/fpga_lab_A2.git,2019-03-26 22:47:59+00:00,,0,Chepelash/fpga_lab_A2,177880016,SystemVerilog,fpga_lab_A2,11,0,2019-03-27 20:06:00+00:00,[],None
928,https://github.com/Imads608/Sobel_Edge_Detection.git,2019-03-03 04:02:15+00:00,,0,Imads608/Sobel_Edge_Detection,173528745,SystemVerilog,Sobel_Edge_Detection,452,0,2019-03-03 04:05:41+00:00,[],None
929,https://github.com/budude2/Parking-Lot-Problem.git,2019-04-23 15:25:36+00:00,,0,budude2/Parking-Lot-Problem,183043655,SystemVerilog,Parking-Lot-Problem,12,0,2019-04-24 20:50:23+00:00,[],None
930,https://github.com/dudasenna/infrahardpronto.git,2019-04-17 19:46:43+00:00,,2,dudasenna/infrahardpronto,181958035,SystemVerilog,infrahardpronto,202,0,2019-04-29 12:50:25+00:00,[],None
931,https://github.com/burneyh/single-cycle-mips.git,2019-05-13 12:31:16+00:00,A sincgle cycle MIPS processor written in SystemVerilog.,0,burneyh/single-cycle-mips,186415780,SystemVerilog,single-cycle-mips,9,0,2020-09-24 14:09:00+00:00,[],https://api.github.com/licenses/mit
