
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.763146                       # Number of seconds simulated
sim_ticks                                2763145706000                       # Number of ticks simulated
final_tick                               11640709339000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110236                       # Simulator instruction rate (inst/s)
host_op_rate                                   230557                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            46590653578                       # Simulator tick rate (ticks/s)
host_mem_usage                                 966396                       # Number of bytes of host memory used
host_seconds                                    59.31                       # Real time elapsed on the host
sim_insts                                     6537735                       # Number of instructions simulated
sim_ops                                      13673586                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          3003                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.dtb.walker        10368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst         435648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         328704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        11776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker         3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         546880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         362944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       492608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2194944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       435648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       546880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        982528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       471232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          471232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker          162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst            6807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            5136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker          184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker           57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            8545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            5671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         7697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7363                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker         3752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker          857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst            157664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data            118960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker         4262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker         1320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            197919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            131352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        178278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                794364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       157664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       197919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           355583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          170542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               170542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          170542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker         3752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker          857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           157664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data           118960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker         4262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker         1320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           197919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           131352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       178278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               964906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       34296                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7363                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7363                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2191616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  469312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2194944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               471232                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              365                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2757031968000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34296                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7363                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.121032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.555513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.224929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7920     53.61%     53.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3848     26.05%     79.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1220      8.26%     87.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          577      3.91%     91.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          297      2.01%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          172      1.16%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          109      0.74%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           82      0.56%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          548      3.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14773                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.804147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.966547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    350.033830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           431     99.31%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.46%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           434                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.896313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.847255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.347596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              268     61.75%     61.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      2.53%     64.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              122     28.11%     92.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      4.61%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.15%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.23%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.69%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.46%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.23%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           434                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    985395632                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1627470632                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  171220000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28775.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47525.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    23038                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3766                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   66180944.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 56220360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 29881830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               128312940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               21918780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         857422800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            552636090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             41298240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2344787340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       974079360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     661137412095                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           666144233055                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.081833                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2739730106471                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     73520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     364266000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2754146935500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2536758873                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     882147029                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5142078598                       # Time in different power states
system.mem_ctrls_1.actEnergy                 49258860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 26181705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               116189220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               16359480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         732036240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            471938340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             31046880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2286736830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       741943680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     661312169385                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           665783938860                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.951441                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2755932035389                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     49064000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     310704000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2755082808000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1932140401                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     756289111                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5014700488                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                1497650                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1497650                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           209755                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1195061                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 152556                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             38803                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        1195061                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            477852                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          717209                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        95490                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               16000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.numPwrStateTransitions               1414                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          707                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3896000239.021216                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   594813837.769757                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          707    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3056147                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3992960000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            707                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     8673537012                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2754472168988                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         8632699                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           3754883                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       6606942                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1497650                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            630408                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      4167777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 438934                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                      8397                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                7386                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        20939                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles        22848                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   975360                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               101918                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                    235                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples           8201823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.700958                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.026950                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 5931716     72.32%     72.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  187626      2.29%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  112623      1.37%     75.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  129374      1.58%     77.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  119518      1.46%     79.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  169869      2.07%     81.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  220175      2.68%     83.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  145883      1.78%     85.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1185039     14.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             8201823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.173486                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.765339                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 3148732                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2882876                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  1828874                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               121874                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                219467                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              12843375                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                219467                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 3294519                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1043968                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1367458                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1786684                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               489727                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              12109742                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 1862                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                262832                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  3210                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                154720                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           13266673                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             31007032                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        18491412                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups              870                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              7863866                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 5402769                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             43953                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         45059                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1025888                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1586775                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             820747                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           274136                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          186653                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  10670926                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             139011                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  9428508                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            28259                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        3706966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      5856685                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         50643                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      8201823                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.149562                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.809767                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            4815512     58.71%     58.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1132927     13.81%     72.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             727632      8.87%     81.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             467401      5.70%     87.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             427681      5.21%     92.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             275559      3.36%     95.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             181049      2.21%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             129195      1.58%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              44867      0.55%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        8201823                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  36967     35.13%     35.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     35.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     35.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   15      0.01%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 43334     41.19%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                24858     23.63%     99.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               23      0.02%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              19      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           191962      2.04%      2.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              7093586     75.24%     77.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               16738      0.18%     77.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                21645      0.23%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 40      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                412      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1402497     14.88%     92.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             701271      7.44%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            178      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           179      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               9428508                       # Type of FU issued
system.cpu0.iq.rate                          1.092185                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     105216                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011159                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          27190590                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         14522089                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      9028562                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               1722                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              1236                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses          687                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               9340896                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                    866                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          105111                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       560403                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         1001                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         6928                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       241662                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          193                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         3083                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                219467                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 796364                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                77725                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           10809937                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           265279                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1586775                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              820747                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             76507                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 11415                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                61359                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          6928                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         47813                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       200648                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              248461                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              9193229                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1331957                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           210284                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     2012476                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  943712                       # Number of branches executed
system.cpu0.iew.exec_stores                    680519                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.064931                       # Inst execution rate
system.cpu0.iew.wb_sent                       9061888                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      9029249                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  6024317                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  9916271                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.045936                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.607518                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        3684848                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          88368                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           210985                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      7567141                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.938655                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.882452                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5237025     69.21%     69.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       815692     10.78%     79.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       380058      5.02%     85.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       433233      5.73%     90.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       183708      2.43%     93.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        98747      1.30%     94.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       151168      2.00%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        48227      0.64%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       219283      2.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      7567141                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             3399688                       # Number of instructions committed
system.cpu0.commit.committedOps               7102935                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       1605449                       # Number of memory references committed
system.cpu0.commit.loads                      1026366                       # Number of loads committed
system.cpu0.commit.membars                      39007                       # Number of memory barriers committed
system.cpu0.commit.branches                    789009                       # Number of branches committed
system.cpu0.commit.fp_insts                       440                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  6867493                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               81464                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       101965      1.44%      1.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         5358821     75.45%     76.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          15405      0.22%     77.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           21175      0.30%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            40      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            80      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1026206     14.45%     91.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        578923      8.15%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          160      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          7102935                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               219283                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    18121256                       # The number of ROB reads
system.cpu0.rob.rob_writes                   22213297                       # The number of ROB writes
system.cpu0.timesIdled                          14600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         430876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                 11632076640                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                    3399688                       # Number of Instructions Simulated
system.cpu0.committedOps                      7102935                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.539262                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.539262                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.393815                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.393815                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                13242736                       # number of integer regfile reads
system.cpu0.int_regfile_writes                7223148                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      487                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     200                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  4935097                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 2511981                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                4101939                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 35767                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            24992                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          465.637516                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1747273                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            25488                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.552770                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     9109558066000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   465.637516                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.909448                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.909448                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3622256                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3622256                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      1158882                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1158882                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       547875                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        547875                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data          127                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          127                       # number of SoftPFReq hits
system.cpu0.dcache.LockedRMWReadReq_hits::cpu0.data        16232                       # number of LockedRMWReadReq hits
system.cpu0.dcache.LockedRMWReadReq_hits::total        16232                       # number of LockedRMWReadReq hits
system.cpu0.dcache.LockedRMWWriteReq_hits::cpu0.data        17967                       # number of LockedRMWWriteReq hits
system.cpu0.dcache.LockedRMWWriteReq_hits::total        17967                       # number of LockedRMWWriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1706757                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1706757                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1706884                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1706884                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        39916                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        39916                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        12073                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        12073                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data          913                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          913                       # number of SoftPFReq misses
system.cpu0.dcache.LockedRMWReadReq_misses::cpu0.data         1735                       # number of LockedRMWReadReq misses
system.cpu0.dcache.LockedRMWReadReq_misses::total         1735                       # number of LockedRMWReadReq misses
system.cpu0.dcache.demand_misses::cpu0.data        51989                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         51989                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        52902                       # number of overall misses
system.cpu0.dcache.overall_misses::total        52902                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1612561000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1612561000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    378073988                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    378073988                       # number of WriteReq miss cycles
system.cpu0.dcache.LockedRMWReadReq_miss_latency::cpu0.data     46370000                       # number of LockedRMWReadReq miss cycles
system.cpu0.dcache.LockedRMWReadReq_miss_latency::total     46370000                       # number of LockedRMWReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1990634988                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1990634988                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1990634988                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1990634988                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1198798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1198798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       559948                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       559948                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data         1040                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1040                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LockedRMWReadReq_accesses::cpu0.data        17967                       # number of LockedRMWReadReq accesses(hits+misses)
system.cpu0.dcache.LockedRMWReadReq_accesses::total        17967                       # number of LockedRMWReadReq accesses(hits+misses)
system.cpu0.dcache.LockedRMWWriteReq_accesses::cpu0.data        17967                       # number of LockedRMWWriteReq accesses(hits+misses)
system.cpu0.dcache.LockedRMWWriteReq_accesses::total        17967                       # number of LockedRMWWriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1758746                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1758746                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1759786                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1759786                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.033297                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033297                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.021561                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021561                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.877885                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.877885                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LockedRMWReadReq_miss_rate::cpu0.data     0.096566                       # miss rate for LockedRMWReadReq accesses
system.cpu0.dcache.LockedRMWReadReq_miss_rate::total     0.096566                       # miss rate for LockedRMWReadReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.029560                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029560                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.030062                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.030062                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 40398.862611                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40398.862611                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 31315.662056                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31315.662056                       # average WriteReq miss latency
system.cpu0.dcache.LockedRMWReadReq_avg_miss_latency::cpu0.data 26726.224784                       # average LockedRMWReadReq miss latency
system.cpu0.dcache.LockedRMWReadReq_avg_miss_latency::total 26726.224784                       # average LockedRMWReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 38289.541788                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38289.541788                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 37628.728366                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37628.728366                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        17869                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              913                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.571742                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        14141                       # number of writebacks
system.cpu0.dcache.writebacks::total            14141                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        16864                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        16864                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data           47                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu0.dcache.LockedRMWReadReq_mshr_hits::cpu0.data            6                       # number of LockedRMWReadReq MSHR hits
system.cpu0.dcache.LockedRMWReadReq_mshr_hits::total            6                       # number of LockedRMWReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        16911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        16911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        16911                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        16911                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        23052                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        23052                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        12026                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        12026                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data          911                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          911                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LockedRMWReadReq_mshr_misses::cpu0.data         1729                       # number of LockedRMWReadReq MSHR misses
system.cpu0.dcache.LockedRMWReadReq_mshr_misses::total         1729                       # number of LockedRMWReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        35078                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35078                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        35989                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35989                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data         1143                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1143                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data         1199                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         1199                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data         2342                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         2342                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    847524000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    847524000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    327038988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    327038988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data    102756000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    102756000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LockedRMWReadReq_mshr_miss_latency::cpu0.data    272231003                       # number of LockedRMWReadReq MSHR miss cycles
system.cpu0.dcache.LockedRMWReadReq_mshr_miss_latency::total    272231003                       # number of LockedRMWReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1174562988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1174562988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1277318988                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1277318988                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    330052000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    330052000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    330052000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    330052000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.019229                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019229                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.021477                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.021477                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.875962                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.875962                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LockedRMWReadReq_mshr_miss_rate::cpu0.data     0.096232                       # mshr miss rate for LockedRMWReadReq accesses
system.cpu0.dcache.LockedRMWReadReq_mshr_miss_rate::total     0.096232                       # mshr miss rate for LockedRMWReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.019945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020451                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020451                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 36765.747007                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36765.747007                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 27194.327956                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27194.327956                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 112794.731065                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 112794.731065                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LockedRMWReadReq_avg_mshr_miss_latency::cpu0.data 157449.972817                       # average LockedRMWReadReq mshr miss latency
system.cpu0.dcache.LockedRMWReadReq_avg_mshr_miss_latency::total 157449.972817                       # average LockedRMWReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 33484.320315                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33484.320315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 35491.927756                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35491.927756                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 288759.405074                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 288759.405074                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 140927.412468                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 140927.412468                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements        13877                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.686916                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs        17916                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs        13893                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     1.289570                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle 9109371192000                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::cpu0.dtb.walker    15.686916                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::cpu0.dtb.walker     0.980432                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.980432                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses        77706                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses        77706                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::cpu0.dtb.walker        17916                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total        17916                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::cpu0.dtb.walker        17916                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total        17916                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::cpu0.dtb.walker        17916                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total        17916                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::cpu0.dtb.walker        13958                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total        13958                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::cpu0.dtb.walker        13958                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total        13958                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::cpu0.dtb.walker        13958                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total        13958                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::cpu0.dtb.walker    293218000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total    293218000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::cpu0.dtb.walker    293218000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total    293218000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::cpu0.dtb.walker    293218000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total    293218000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::cpu0.dtb.walker        31874                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total        31874                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::cpu0.dtb.walker        31874                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total        31874                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::cpu0.dtb.walker        31874                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total        31874                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::cpu0.dtb.walker     0.437912                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.437912                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::cpu0.dtb.walker     0.437912                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.437912                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::cpu0.dtb.walker     0.437912                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.437912                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 21007.164350                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 21007.164350                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::cpu0.dtb.walker 21007.164350                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 21007.164350                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::cpu0.dtb.walker 21007.164350                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 21007.164350                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks         2464                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total         2464                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::cpu0.dtb.walker        13958                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total        13958                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::cpu0.dtb.walker        13958                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total        13958                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::cpu0.dtb.walker        13958                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total        13958                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker    265302000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total    265302000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::cpu0.dtb.walker    265302000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total    265302000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::cpu0.dtb.walker    265302000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total    265302000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.437912                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.437912                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.437912                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.437912                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.437912                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.437912                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 19007.164350                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 19007.164350                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 19007.164350                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 19007.164350                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 19007.164350                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 19007.164350                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            60183                       # number of replacements
system.cpu0.icache.tags.tagsinuse          502.674348                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             909180                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            60695                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            14.979488                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     9109368762000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   502.674348                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.981786                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.981786                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2011413                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2011413                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst       909180                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         909180                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       909180                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          909180                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       909180                       # number of overall hits
system.cpu0.icache.overall_hits::total         909180                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        66179                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        66179                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        66179                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         66179                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        66179                       # number of overall misses
system.cpu0.icache.overall_misses::total        66179                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2339320998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2339320998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2339320998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2339320998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2339320998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2339320998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       975359                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       975359                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       975359                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       975359                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       975359                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       975359                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.067851                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.067851                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.067851                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.067851                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.067851                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.067851                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 35348.388431                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 35348.388431                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 35348.388431                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 35348.388431                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 35348.388431                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 35348.388431                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1408                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    18.773333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        60183                       # number of writebacks
system.cpu0.icache.writebacks::total            60183                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         5484                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5484                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         5484                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5484                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         5484                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5484                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        60695                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        60695                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        60695                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        60695                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        60695                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        60695                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1889138998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1889138998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1889138998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1889138998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1889138998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1889138998                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.062228                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.062228                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.062228                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.062228                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.062228                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.062228                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 31125.117357                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 31125.117357                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 31125.117357                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 31125.117357                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 31125.117357                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 31125.117357                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          939                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    12.489270                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs         1102                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          952                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     1.157563                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 9218827137000                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::cpu0.itb.walker    12.489270                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::cpu0.itb.walker     0.780579                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.780579                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses         5203                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses         5203                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::cpu0.itb.walker         1109                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total         1109                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::cpu0.itb.walker         1109                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total         1109                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::cpu0.itb.walker         1109                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total         1109                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::cpu0.itb.walker          995                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          995                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::cpu0.itb.walker          995                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          995                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::cpu0.itb.walker          995                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          995                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::cpu0.itb.walker     22918000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     22918000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::cpu0.itb.walker     22918000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     22918000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::cpu0.itb.walker     22918000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     22918000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::cpu0.itb.walker         2104                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total         2104                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::cpu0.itb.walker         2104                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total         2104                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::cpu0.itb.walker         2104                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total         2104                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::cpu0.itb.walker     0.472909                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.472909                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::cpu0.itb.walker     0.472909                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.472909                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::cpu0.itb.walker     0.472909                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.472909                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::cpu0.itb.walker 23033.165829                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 23033.165829                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::cpu0.itb.walker 23033.165829                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 23033.165829                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::cpu0.itb.walker 23033.165829                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 23033.165829                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks           76                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total           76                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::cpu0.itb.walker          995                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          995                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::cpu0.itb.walker          995                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          995                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::cpu0.itb.walker          995                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          995                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::cpu0.itb.walker     20928000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     20928000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::cpu0.itb.walker     20928000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     20928000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::cpu0.itb.walker     20928000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     20928000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.472909                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.472909                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::cpu0.itb.walker     0.472909                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.472909                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::cpu0.itb.walker     0.472909                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.472909                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 21033.165829                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 21033.165829                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 21033.165829                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 21033.165829                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 21033.165829                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 21033.165829                       # average overall mshr miss latency
system.cpu1.branchPred.lookups                1783793                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1783793                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           210452                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1454100                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 186739                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             38032                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        1454100                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            445216                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         1008884                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted       110421                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               16000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu1.numPwrStateTransitions               1435                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          718                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3837712972.869081                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   650555392.847287                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          718    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value      4459000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3995075000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            718                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     7667791480                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2755477914520                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                         7668501                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           2172475                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       7934671                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1783793                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            631955                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      4708373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 444910                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                      8643                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                8784                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        39929                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles        23418                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          212                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1145715                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                83472                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                    281                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples           7184289                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.261437                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.328440                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 4576733     63.70%     63.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  197482      2.75%     66.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  135423      1.88%     68.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  153542      2.14%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  131670      1.83%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  217766      3.03%     75.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  169405      2.36%     77.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  132218      1.84%     79.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1470050     20.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             7184289                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.232613                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.034710                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 1834879                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2999304                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  1905068                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               222576                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                222455                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              14405408                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                222455                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 2016347                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1309164                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       1363904                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1925119                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               347293                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              13352873                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 2199                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                160793                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  3295                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                115535                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           14581617                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             33943930                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        20701188                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups             2968                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              7240327                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 7341290                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             47591                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         48634                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   868535                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1720334                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             928210                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           311521                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          214368                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  11415866                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             158606                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  9652795                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            61222                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        5003820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      7964294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         61622                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      7184289                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.343598                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.047663                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            4247587     59.12%     59.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             720584     10.03%     69.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             524069      7.29%     76.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             446959      6.22%     82.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             454326      6.32%     88.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             307691      4.28%     93.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             266101      3.70%     96.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             144945      2.02%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              72027      1.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        7184289                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  78179     52.05%     52.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     52.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     52.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     52.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     52.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                   16      0.01%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     52.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 44907     29.90%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                26797     17.84%     99.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               22      0.01%     99.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             287      0.19%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           152906      1.58%      1.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              7285629     75.48%     77.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               17491      0.18%     77.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                26043      0.27%     77.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 40      0.00%     77.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                545      0.01%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1418263     14.69%     92.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             750700      7.78%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead            174      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          1004      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               9652795                       # Type of FU issued
system.cpu1.iq.rate                          1.258759                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     150208                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015561                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          26697113                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         16580835                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      9057236                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads               4196                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes              4256                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         1257                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               9648009                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   2088                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           96683                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       794907                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         1228                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         7705                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       357877                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          266                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         5732                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                222455                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1148870                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                49409                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           11574472                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           139719                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1720334                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              928210                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             86013                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  6578                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                38133                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          7705                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         49493                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       213026                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              262519                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              9253223                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1314001                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           372185                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2021137                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  919530                       # Number of branches executed
system.cpu1.iew.exec_stores                    707136                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.206653                       # Inst execution rate
system.cpu1.iew.wb_sent                       9122025                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      9058493                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  6182970                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 10162512                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.181260                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.608410                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        4963590                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          96984                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           212875                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      6400156                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.026639                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.039296                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      4398217     68.72%     68.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       656595     10.26%     78.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       331353      5.18%     84.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       321903      5.03%     89.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       183619      2.87%     92.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        94592      1.48%     93.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        92190      1.44%     94.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        48431      0.76%     95.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       273256      4.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      6400156                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             3138047                       # Number of instructions committed
system.cpu1.commit.committedOps               6570651                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1495760                       # Number of memory references committed
system.cpu1.commit.loads                       925427                       # Number of loads committed
system.cpu1.commit.membars                      43235                       # Number of memory barriers committed
system.cpu1.commit.branches                    724141                       # Number of branches committed
system.cpu1.commit.fp_insts                       440                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  6424396                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               84505                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        83540      1.27%      1.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         4951795     75.36%     76.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          14463      0.22%     76.85% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           24973      0.38%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd            40      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt            80      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         925267     14.08%     91.32% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        570173      8.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead          160      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          6570651                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               273256                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    17646937                       # The number of ROB reads
system.cpu1.rob.rob_writes                   23860287                       # The number of ROB writes
system.cpu1.timesIdled                          14346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         484212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                  2753363506                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    3138047                       # Number of Instructions Simulated
system.cpu1.committedOps                      6570651                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.443718                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.443718                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.409213                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.409213                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                13326362                       # number of integer regfile reads
system.cpu1.int_regfile_writes                7381269                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     1057                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     200                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  4461598                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 2377542                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                4111220                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 38396                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            17353                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          896.312072                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1707448                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18282                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            93.395033                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     9110365269000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   896.312072                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.875305                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.875305                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          929                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          925                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.907227                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3580107                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3580107                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      1152096                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1152096                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       540843                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        540843                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data          170                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          170                       # number of SoftPFReq hits
system.cpu1.dcache.LockedRMWReadReq_hits::cpu1.data        17133                       # number of LockedRMWReadReq hits
system.cpu1.dcache.LockedRMWReadReq_hits::total        17133                       # number of LockedRMWReadReq hits
system.cpu1.dcache.LockedRMWWriteReq_hits::cpu1.data        18580                       # number of LockedRMWWriteReq hits
system.cpu1.dcache.LockedRMWWriteReq_hits::total        18580                       # number of LockedRMWWriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1692939                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1692939                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1693109                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1693109                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        36684                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        36684                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         9370                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9370                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data          943                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          943                       # number of SoftPFReq misses
system.cpu1.dcache.LockedRMWReadReq_misses::cpu1.data         1447                       # number of LockedRMWReadReq misses
system.cpu1.dcache.LockedRMWReadReq_misses::total         1447                       # number of LockedRMWReadReq misses
system.cpu1.dcache.demand_misses::cpu1.data        46054                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         46054                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        46997                       # number of overall misses
system.cpu1.dcache.overall_misses::total        46997                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1498733000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1498733000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    320367990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    320367990                       # number of WriteReq miss cycles
system.cpu1.dcache.LockedRMWReadReq_miss_latency::cpu1.data     37934000                       # number of LockedRMWReadReq miss cycles
system.cpu1.dcache.LockedRMWReadReq_miss_latency::total     37934000                       # number of LockedRMWReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1819100990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1819100990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1819100990                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1819100990                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1188780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1188780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       550213                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       550213                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data         1113                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1113                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LockedRMWReadReq_accesses::cpu1.data        18580                       # number of LockedRMWReadReq accesses(hits+misses)
system.cpu1.dcache.LockedRMWReadReq_accesses::total        18580                       # number of LockedRMWReadReq accesses(hits+misses)
system.cpu1.dcache.LockedRMWWriteReq_accesses::cpu1.data        18580                       # number of LockedRMWWriteReq accesses(hits+misses)
system.cpu1.dcache.LockedRMWWriteReq_accesses::total        18580                       # number of LockedRMWWriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1738993                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1738993                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1740106                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1740106                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.030859                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030859                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.017030                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.017030                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.847260                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.847260                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LockedRMWReadReq_miss_rate::cpu1.data     0.077879                       # miss rate for LockedRMWReadReq accesses
system.cpu1.dcache.LockedRMWReadReq_miss_rate::total     0.077879                       # miss rate for LockedRMWReadReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.026483                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026483                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.027008                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.027008                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 40855.222985                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40855.222985                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 34190.820704                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34190.820704                       # average WriteReq miss latency
system.cpu1.dcache.LockedRMWReadReq_avg_miss_latency::cpu1.data 26215.618521                       # average LockedRMWReadReq miss latency
system.cpu1.dcache.LockedRMWReadReq_avg_miss_latency::total 26215.618521                       # average LockedRMWReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 39499.304946                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39499.304946                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 38706.747026                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38706.747026                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        22303                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1426                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    15.640252                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         9773                       # number of writebacks
system.cpu1.dcache.writebacks::total             9773                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        17817                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        17817                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           39                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu1.dcache.LockedRMWReadReq_mshr_hits::cpu1.data            7                       # number of LockedRMWReadReq MSHR hits
system.cpu1.dcache.LockedRMWReadReq_mshr_hits::total            7                       # number of LockedRMWReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        17856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        17856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        17856                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        17856                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        18867                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        18867                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         9331                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9331                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data          943                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          943                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LockedRMWReadReq_mshr_misses::cpu1.data         1440                       # number of LockedRMWReadReq MSHR misses
system.cpu1.dcache.LockedRMWReadReq_mshr_misses::total         1440                       # number of LockedRMWReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        28198                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        28198                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        29141                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        29141                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data         2235                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total         2235                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         1570                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         1570                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data         3805                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3805                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    800074000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    800074000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    299685990                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    299685990                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data     92858000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     92858000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LockedRMWReadReq_mshr_miss_latency::cpu1.data    232056004                       # number of LockedRMWReadReq MSHR miss cycles
system.cpu1.dcache.LockedRMWReadReq_mshr_miss_latency::total    232056004                       # number of LockedRMWReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1099759990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1099759990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1192617990                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1192617990                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    646296000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    646296000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    646296000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    646296000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.015871                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015871                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.016959                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.016959                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.847260                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.847260                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LockedRMWReadReq_mshr_miss_rate::cpu1.data     0.077503                       # mshr miss rate for LockedRMWReadReq accesses
system.cpu1.dcache.LockedRMWReadReq_mshr_miss_rate::total     0.077503                       # mshr miss rate for LockedRMWReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.016215                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.016215                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.016747                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016747                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 42405.999894                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42405.999894                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 32117.242525                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32117.242525                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 98470.837752                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 98470.837752                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LockedRMWReadReq_avg_mshr_miss_latency::cpu1.data 161150.002778                       # average LockedRMWReadReq mshr miss latency
system.cpu1.dcache.LockedRMWReadReq_avg_mshr_miss_latency::total 161150.002778                       # average LockedRMWReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 39001.347259                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39001.347259                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 40925.774339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40925.774339                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 289170.469799                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 289170.469799                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 169854.402102                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 169854.402102                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements        29902                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.999454                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs         7981                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs        29918                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     0.266762                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle 8877786787000                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::cpu1.dtb.walker    15.999454                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::cpu1.dtb.walker     0.999966                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses       105950                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses       105950                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::cpu1.dtb.walker         7981                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total         7981                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::cpu1.dtb.walker         7981                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total         7981                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::cpu1.dtb.walker         7981                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total         7981                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::cpu1.dtb.walker        29996                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        29996                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::cpu1.dtb.walker        29996                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        29996                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::cpu1.dtb.walker        29996                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        29996                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::cpu1.dtb.walker    586016000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    586016000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::cpu1.dtb.walker    586016000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    586016000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::cpu1.dtb.walker    586016000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    586016000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::cpu1.dtb.walker        37977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total        37977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::cpu1.dtb.walker        37977                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total        37977                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::cpu1.dtb.walker        37977                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total        37977                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::cpu1.dtb.walker     0.789846                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.789846                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::cpu1.dtb.walker     0.789846                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.789846                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::cpu1.dtb.walker     0.789846                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.789846                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 19536.471530                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 19536.471530                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::cpu1.dtb.walker 19536.471530                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 19536.471530                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::cpu1.dtb.walker 19536.471530                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 19536.471530                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks         3680                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total         3680                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::cpu1.dtb.walker        29996                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        29996                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::cpu1.dtb.walker        29996                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        29996                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::cpu1.dtb.walker        29996                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        29996                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker    526024000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    526024000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::cpu1.dtb.walker    526024000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    526024000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::cpu1.dtb.walker    526024000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    526024000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.789846                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.789846                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.789846                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.789846                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.789846                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.789846                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 17536.471530                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 17536.471530                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 17536.471530                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 17536.471530                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 17536.471530                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 17536.471530                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            67883                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.991087                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1068797                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            68395                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            15.626829                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     8879146600000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.991087                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999983                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2359823                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2359823                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      1068797                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1068797                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1068797                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1068797                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1068797                       # number of overall hits
system.cpu1.icache.overall_hits::total        1068797                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        76917                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        76917                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        76917                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         76917                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        76917                       # number of overall misses
system.cpu1.icache.overall_misses::total        76917                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   2535372997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2535372997                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   2535372997                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2535372997                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   2535372997                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2535372997                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1145714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1145714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1145714                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1145714                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1145714                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1145714                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.067135                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.067135                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.067135                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.067135                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.067135                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.067135                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 32962.452995                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32962.452995                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 32962.452995                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32962.452995                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 32962.452995                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32962.452995                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2635                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              114                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    23.114035                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        67883                       # number of writebacks
system.cpu1.icache.writebacks::total            67883                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         8522                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8522                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         8522                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8522                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         8522                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8522                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        68395                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        68395                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        68395                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        68395                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        68395                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        68395                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   2113406997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2113406997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   2113406997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2113406997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   2113406997                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2113406997                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.059696                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.059696                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.059696                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.059696                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.059696                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.059696                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 30900.021888                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30900.021888                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 30900.021888                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30900.021888                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 30900.021888                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30900.021888                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         1145                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    14.799998                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          884                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         1160                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.762069                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle 9111028032000                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::cpu1.itb.walker    14.799998                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::cpu1.itb.walker     0.925000                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.925000                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses         5468                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses         5468                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::cpu1.itb.walker          925                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total          925                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::cpu1.itb.walker          925                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total          925                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::cpu1.itb.walker          925                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total          925                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::cpu1.itb.walker         1206                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         1206                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::cpu1.itb.walker         1206                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         1206                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::cpu1.itb.walker         1206                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         1206                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::cpu1.itb.walker     28327000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total     28327000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::cpu1.itb.walker     28327000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total     28327000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::cpu1.itb.walker     28327000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total     28327000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::cpu1.itb.walker         2131                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total         2131                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::cpu1.itb.walker         2131                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total         2131                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::cpu1.itb.walker         2131                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total         2131                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::cpu1.itb.walker     0.565931                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.565931                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::cpu1.itb.walker     0.565931                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.565931                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::cpu1.itb.walker     0.565931                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.565931                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::cpu1.itb.walker 23488.391376                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 23488.391376                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::cpu1.itb.walker 23488.391376                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 23488.391376                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::cpu1.itb.walker 23488.391376                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 23488.391376                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks           77                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total           77                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::cpu1.itb.walker         1206                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         1206                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::cpu1.itb.walker         1206                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         1206                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::cpu1.itb.walker         1206                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         1206                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::cpu1.itb.walker     25915000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total     25915000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::cpu1.itb.walker     25915000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total     25915000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::cpu1.itb.walker     25915000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total     25915000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.565931                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.565931                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::cpu1.itb.walker     0.565931                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.565931                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::cpu1.itb.walker     0.565931                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.565931                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 21488.391376                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 21488.391376                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 21488.391376                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 21488.391376                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 21488.391376                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 21488.391376                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3361                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3361                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1458                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1458                       # Transaction distribution
system.iobus.trans_dist::MessageReq                62                       # Transaction distribution
system.iobus.trans_dist::MessageResp               62                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio          250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         8946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    9762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio           29                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio          500                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio         4473                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5002                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    17562                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               471747                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               164671                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy               856804                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy            23171312                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             2998351                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            33635722                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              594594                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy              186186                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                  179                       # number of replacements
system.iocache.tags.tagsinuse               14.023468                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  195                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         9218904129435                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide    14.023468                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide     0.876467                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.876467                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide      1010408                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      1010408                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide     67552442                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     67552442                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide     68562850                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     68562850                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide     68562850                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     68562850                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 336802.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 336802.666667                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 351835.635417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 351835.635417                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 351604.358974                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 351604.358974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 351604.358974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 351604.358974                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks             176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide       559958                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       559958                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide     38690636                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     38690636                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide     39250594                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     39250594                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide     39250594                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     39250594                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 186652.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 186652.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 201513.729167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 201513.729167                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 201285.097436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 201285.097436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 201285.097436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 201285.097436                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            86924                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               87230                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  289                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 17010                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     27896                       # number of replacements
system.l2.tags.tagsinuse                  7768.397715                       # Cycle average of tags in use
system.l2.tags.total_refs                      326016                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36088                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.033917                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              9112426872549                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      553.226206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker    38.423591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     8.421016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1829.112149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1217.488966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker    55.093639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker    19.005204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst      1990.480730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       797.575450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  1259.570764                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.067532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.004690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.001028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.223280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.148619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.006725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.002320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.242979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.097360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.153756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948291                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1282                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6909                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.156494                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.843506                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2892896                       # Number of tag accesses
system.l2.tags.data_accesses                  2892896                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        30211                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30211                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        77255                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            77255                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data             5152                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             3142                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8294                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              5527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              4468                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9995                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst          53860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          59843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             113703                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.dtb.walker        12718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu0.itb.walker          812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu0.data         14166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.dtb.walker        27486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.itb.walker          951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data          8249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             64382                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.dtb.walker          12718                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker            812                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                53860                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                19693                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker          27486                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker            951                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                59843                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                12717                       # number of demand (read+write) hits
system.l2.demand_hits::total                   188080                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker         12718                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker           812                       # number of overall hits
system.l2.overall_hits::cpu0.inst               53860                       # number of overall hits
system.l2.overall_hits::cpu0.data               19693                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker         27486                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker           951                       # number of overall hits
system.l2.overall_hits::cpu1.inst               59843                       # number of overall hits
system.l2.overall_hits::cpu1.data               12717                       # number of overall hits
system.l2.overall_hits::total                  188080                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data            893                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           1260                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2153                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             769                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1701                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         6835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst         8552                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15387                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.dtb.walker          162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu0.itb.walker           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu0.data         4409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.dtb.walker          184                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.itb.walker           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data         4777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9629                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.dtb.walker          162                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst               6835                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               5178                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker          184                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker           60                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               8552                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               5709                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26717                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker          162                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker           37                       # number of overall misses
system.l2.overall_misses::cpu0.inst              6835                       # number of overall misses
system.l2.overall_misses::cpu0.data              5178                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker          184                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker           60                       # number of overall misses
system.l2.overall_misses::cpu1.inst              8552                       # number of overall misses
system.l2.overall_misses::cpu1.data              5709                       # number of overall misses
system.l2.overall_misses::total                 26717                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data       532000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       543000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1075000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     95861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data    113977751                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     209838751                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    828310000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst   1024939000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1853249000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.dtb.walker     35190000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.itb.walker      5350000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data    616702000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.dtb.walker     32161000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.itb.walker      7924000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data    679679000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1377006000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.dtb.walker     35190000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.itb.walker      5350000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.inst    828310000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    712563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.dtb.walker     32161000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.itb.walker      7924000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst   1024939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    793656751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3440093751                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.dtb.walker     35190000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.itb.walker      5350000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.inst    828310000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    712563000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.dtb.walker     32161000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.itb.walker      7924000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst   1024939000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    793656751                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3440093751                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        30211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        77255                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        77255                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data         6045                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         4402                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10447                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          6296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          5400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst        60695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        68395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         129090                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.dtb.walker        12880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.itb.walker          849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data        18575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.dtb.walker        27670                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.itb.walker         1011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data        13026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         74011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker        12880                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker          849                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst            60695                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            24871                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker        27670                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker         1011                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            68395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            18426                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               214797                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker        12880                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker          849                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst           60695                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           24871                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker        27670                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker         1011                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           68395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           18426                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              214797                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.147725                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.286234                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.206088                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.122141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.172593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.145434                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.112612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.125038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.119196                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.012578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.itb.walker     0.043581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.237362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.006650                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.itb.walker     0.059347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.366728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130102                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.012578                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.043581                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.112612                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.208194                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.006650                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.059347                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.125038                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.309834                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124383                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.012578                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.043581                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.112612                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.208194                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.006650                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.059347                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.125038                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.309834                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124383                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data   595.744681                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data   430.952381                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   499.303298                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 124656.697009                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 122293.724249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123361.993533                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 121186.539868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 119847.871843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 120442.516410                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 217222.222222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 144594.594595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 139873.440689                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 174788.043478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 132066.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 142281.557463                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 143006.127324                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.dtb.walker 217222.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.itb.walker 144594.594595                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 121186.539868                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 137613.557358                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.dtb.walker 174788.043478                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.itb.walker 132066.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 119847.871843                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 139018.523559                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128760.480256                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.dtb.walker 217222.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.itb.walker 144594.594595                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 121186.539868                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 137613.557358                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.dtb.walker 174788.043478                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.itb.walker 132066.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 119847.871843                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 139018.523559                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128760.480256                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 73                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         3                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.333333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       852                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 7187                       # number of writebacks
system.l2.writebacks::total                      7187                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            35                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           29                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.itb.walker            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           30                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           62                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  98                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 98                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          464                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           464                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher         7746                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           7746                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data          893                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data         1260                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2153                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          931                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1700                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         6807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst         8545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.dtb.walker          162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.itb.walker           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         4380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.dtb.walker          184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.itb.walker           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data         4747                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9567                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.dtb.walker          162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.itb.walker           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          6807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          5149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.dtb.walker          184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.itb.walker           57                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst          8545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          5678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26619                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.dtb.walker          162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.itb.walker           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         6807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         5149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.dtb.walker          184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.itb.walker           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst         8545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         5678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         7746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34365                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu0.data         1143                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::cpu1.data         2235                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         3378                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu0.data         1199                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu1.data         1570                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2769                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu0.data         2342                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu1.data         3805                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         6147                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1096788840                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1096788840                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data     37543957                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data     55366902                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     92910859                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     86259165                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data    102260243                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    188519408                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    739938704                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst    917793734                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1657732438                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker     33168842                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker      4889997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data    560399632                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker     29860091                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker      6924371                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data    618070661                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1253313594                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.dtb.walker     33168842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.itb.walker      4889997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    739938704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    646658797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.dtb.walker     29860091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.itb.walker      6924371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst    917793734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    720330904                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3099565440                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.dtb.walker     33168842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.itb.walker      4889997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    739938704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    646658797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.dtb.walker     29860091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.itb.walker      6924371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst    917793734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    720330904                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1096788840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4196354280                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.data    305417880                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu1.data    602697327                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    908115207                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.data    305417880                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.data    602697327                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    908115207                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.147725                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.286234                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.206088                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.122141                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.172407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.145349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.112151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.124936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.118925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.012578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.043581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.235801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.006650                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker     0.056380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.364425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.129265                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.dtb.walker     0.012578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.itb.walker     0.043581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.112151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.207028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.dtb.walker     0.006650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.itb.walker     0.056380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.124936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.308152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.dtb.walker     0.012578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.itb.walker     0.043581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.112151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.207028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.dtb.walker     0.006650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.itb.walker     0.056380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.124936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.308152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159988                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 141594.221534                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 141594.221534                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 42042.505039                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 43941.985714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 43154.137947                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 112170.565670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 109839.143931                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110893.769412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 108702.615543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 107407.107548                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107981.529312                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 204745.938272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 132162.081081                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 127945.121461                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 162283.103261                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 121480.192982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 130202.372235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 131003.825024                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.dtb.walker 204745.938272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.itb.walker 132162.081081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 108702.615543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 125589.201204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.dtb.walker 162283.103261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.itb.walker 121480.192982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 107407.107548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 126863.491370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116441.843796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.dtb.walker 204745.938272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.itb.walker 132162.081081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 108702.615543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 125589.201204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.dtb.walker 162283.103261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.itb.walker 121480.192982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 107407.107548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 126863.491370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 141594.221534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 122111.284155                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 267207.244094                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 269663.233557                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 268832.210480                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.data 130409.000854                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.data 158396.143758                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 147733.074183                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         63671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        29671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                3378                       # Transaction distribution
system.membus.trans_dist::ReadResp              35998                       # Transaction distribution
system.membus.trans_dist::WriteReq               2769                       # Transaction distribution
system.membus.trans_dist::WriteResp              2769                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7363                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18147                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3641                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1708                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1679                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32620                       # Transaction distribution
system.membus.trans_dist::MessageReq               82                       # Transaction distribution
system.membus.trans_dist::MessageResp              82                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio         1552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio         1494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        97593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       109887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 110425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave          124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave          124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5002                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio         3104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio         2988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2654912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2666006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave           68                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total           68                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2677598                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1499                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44390                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000068                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008221                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44387     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               44390                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25062419                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             5798544                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              246828                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             5612546                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy              344755                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           373934314                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             283201                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy              49708                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          570500282                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy              94311                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy              11060                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages            3                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes        12288                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            3                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       459828                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       214587                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       111614                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3092                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3033                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           59                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 11640709339000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               3378                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            222385                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2769                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       128066                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           78706                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            11983                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11914                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11914                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12632                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        129090                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        89918                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       181573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        98314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         2783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        40715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       204673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        78377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         3362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        87568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                697365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7736192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2501749                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        59200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side       982016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8721792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1810977                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        69632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      2006400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               23887958                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58192                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1537920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           289581                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.457326                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.644286                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 176885     61.08%     61.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  97298     33.60%     94.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  11152      3.85%     98.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4153      1.43%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     93      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             289581                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          785413155                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10250                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         182412653                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104171440                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2992992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          41959906                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         205620554                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          90286246                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3624993                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          90414565                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
