
BOOTLOADER1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006578  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a68  08006740  08006740  00007740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071a8  080071a8  0000900c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080071a8  080071a8  000081a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071b0  080071b0  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071b0  080071b0  000081b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080071b4  080071b4  000081b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080071b8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000010  080071c4  00009010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  080071c4  000090fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e945  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cb9  00000000  00000000  00017981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  0001a640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008fe  00000000  00000000  0001b228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002604d  00000000  00000000  0001bb26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011357  00000000  00000000  00041b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6e58  00000000  00000000  00052eca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00139d22  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e74  00000000  00000000  00139d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  0013cbdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000010 	.word	0x20000010
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08006728 	.word	0x08006728

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000014 	.word	0x20000014
 8000204:	08006728 	.word	0x08006728

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b988 	b.w	8000530 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	468e      	mov	lr, r1
 8000240:	4604      	mov	r4, r0
 8000242:	4688      	mov	r8, r1
 8000244:	2b00      	cmp	r3, #0
 8000246:	d14a      	bne.n	80002de <__udivmoddi4+0xa6>
 8000248:	428a      	cmp	r2, r1
 800024a:	4617      	mov	r7, r2
 800024c:	d962      	bls.n	8000314 <__udivmoddi4+0xdc>
 800024e:	fab2 f682 	clz	r6, r2
 8000252:	b14e      	cbz	r6, 8000268 <__udivmoddi4+0x30>
 8000254:	f1c6 0320 	rsb	r3, r6, #32
 8000258:	fa01 f806 	lsl.w	r8, r1, r6
 800025c:	fa20 f303 	lsr.w	r3, r0, r3
 8000260:	40b7      	lsls	r7, r6
 8000262:	ea43 0808 	orr.w	r8, r3, r8
 8000266:	40b4      	lsls	r4, r6
 8000268:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800026c:	fa1f fc87 	uxth.w	ip, r7
 8000270:	fbb8 f1fe 	udiv	r1, r8, lr
 8000274:	0c23      	lsrs	r3, r4, #16
 8000276:	fb0e 8811 	mls	r8, lr, r1, r8
 800027a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027e:	fb01 f20c 	mul.w	r2, r1, ip
 8000282:	429a      	cmp	r2, r3
 8000284:	d909      	bls.n	800029a <__udivmoddi4+0x62>
 8000286:	18fb      	adds	r3, r7, r3
 8000288:	f101 30ff 	add.w	r0, r1, #4294967295
 800028c:	f080 80ea 	bcs.w	8000464 <__udivmoddi4+0x22c>
 8000290:	429a      	cmp	r2, r3
 8000292:	f240 80e7 	bls.w	8000464 <__udivmoddi4+0x22c>
 8000296:	3902      	subs	r1, #2
 8000298:	443b      	add	r3, r7
 800029a:	1a9a      	subs	r2, r3, r2
 800029c:	b2a3      	uxth	r3, r4
 800029e:	fbb2 f0fe 	udiv	r0, r2, lr
 80002a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ae:	459c      	cmp	ip, r3
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0x8e>
 80002b2:	18fb      	adds	r3, r7, r3
 80002b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b8:	f080 80d6 	bcs.w	8000468 <__udivmoddi4+0x230>
 80002bc:	459c      	cmp	ip, r3
 80002be:	f240 80d3 	bls.w	8000468 <__udivmoddi4+0x230>
 80002c2:	443b      	add	r3, r7
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ca:	eba3 030c 	sub.w	r3, r3, ip
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa2>
 80002d2:	40f3      	lsrs	r3, r6
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xb6>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb0>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa2>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x14c>
 80002f6:	4573      	cmp	r3, lr
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xc8>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 8105 	bhi.w	800050a <__udivmoddi4+0x2d2>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb6e 0203 	sbc.w	r2, lr, r3
 8000306:	2001      	movs	r0, #1
 8000308:	4690      	mov	r8, r2
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e5      	beq.n	80002da <__udivmoddi4+0xa2>
 800030e:	e9c5 4800 	strd	r4, r8, [r5]
 8000312:	e7e2      	b.n	80002da <__udivmoddi4+0xa2>
 8000314:	2a00      	cmp	r2, #0
 8000316:	f000 8090 	beq.w	800043a <__udivmoddi4+0x202>
 800031a:	fab2 f682 	clz	r6, r2
 800031e:	2e00      	cmp	r6, #0
 8000320:	f040 80a4 	bne.w	800046c <__udivmoddi4+0x234>
 8000324:	1a8a      	subs	r2, r1, r2
 8000326:	0c03      	lsrs	r3, r0, #16
 8000328:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800032c:	b280      	uxth	r0, r0
 800032e:	b2bc      	uxth	r4, r7
 8000330:	2101      	movs	r1, #1
 8000332:	fbb2 fcfe 	udiv	ip, r2, lr
 8000336:	fb0e 221c 	mls	r2, lr, ip, r2
 800033a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033e:	fb04 f20c 	mul.w	r2, r4, ip
 8000342:	429a      	cmp	r2, r3
 8000344:	d907      	bls.n	8000356 <__udivmoddi4+0x11e>
 8000346:	18fb      	adds	r3, r7, r3
 8000348:	f10c 38ff 	add.w	r8, ip, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x11c>
 800034e:	429a      	cmp	r2, r3
 8000350:	f200 80e0 	bhi.w	8000514 <__udivmoddi4+0x2dc>
 8000354:	46c4      	mov	ip, r8
 8000356:	1a9b      	subs	r3, r3, r2
 8000358:	fbb3 f2fe 	udiv	r2, r3, lr
 800035c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000360:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000364:	fb02 f404 	mul.w	r4, r2, r4
 8000368:	429c      	cmp	r4, r3
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x144>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x142>
 8000374:	429c      	cmp	r4, r3
 8000376:	f200 80ca 	bhi.w	800050e <__udivmoddi4+0x2d6>
 800037a:	4602      	mov	r2, r0
 800037c:	1b1b      	subs	r3, r3, r4
 800037e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x98>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa0e f401 	lsl.w	r4, lr, r1
 8000394:	fa20 f306 	lsr.w	r3, r0, r6
 8000398:	fa2e fe06 	lsr.w	lr, lr, r6
 800039c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	fa1f fc87 	uxth.w	ip, r7
 80003aa:	fbbe f0f9 	udiv	r0, lr, r9
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003bc:	45a6      	cmp	lr, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1a0>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ca:	f080 809c 	bcs.w	8000506 <__udivmoddi4+0x2ce>
 80003ce:	45a6      	cmp	lr, r4
 80003d0:	f240 8099 	bls.w	8000506 <__udivmoddi4+0x2ce>
 80003d4:	3802      	subs	r0, #2
 80003d6:	443c      	add	r4, r7
 80003d8:	eba4 040e 	sub.w	r4, r4, lr
 80003dc:	fa1f fe83 	uxth.w	lr, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f0:	45a4      	cmp	ip, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1ce>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003fa:	f080 8082 	bcs.w	8000502 <__udivmoddi4+0x2ca>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d97f      	bls.n	8000502 <__udivmoddi4+0x2ca>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800040a:	eba4 040c 	sub.w	r4, r4, ip
 800040e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000412:	4564      	cmp	r4, ip
 8000414:	4673      	mov	r3, lr
 8000416:	46e1      	mov	r9, ip
 8000418:	d362      	bcc.n	80004e0 <__udivmoddi4+0x2a8>
 800041a:	d05f      	beq.n	80004dc <__udivmoddi4+0x2a4>
 800041c:	b15d      	cbz	r5, 8000436 <__udivmoddi4+0x1fe>
 800041e:	ebb8 0203 	subs.w	r2, r8, r3
 8000422:	eb64 0409 	sbc.w	r4, r4, r9
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	fa22 f301 	lsr.w	r3, r2, r1
 800042e:	431e      	orrs	r6, r3
 8000430:	40cc      	lsrs	r4, r1
 8000432:	e9c5 6400 	strd	r6, r4, [r5]
 8000436:	2100      	movs	r1, #0
 8000438:	e74f      	b.n	80002da <__udivmoddi4+0xa2>
 800043a:	fbb1 fcf2 	udiv	ip, r1, r2
 800043e:	0c01      	lsrs	r1, r0, #16
 8000440:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000444:	b280      	uxth	r0, r0
 8000446:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800044a:	463b      	mov	r3, r7
 800044c:	4638      	mov	r0, r7
 800044e:	463c      	mov	r4, r7
 8000450:	46b8      	mov	r8, r7
 8000452:	46be      	mov	lr, r7
 8000454:	2620      	movs	r6, #32
 8000456:	fbb1 f1f7 	udiv	r1, r1, r7
 800045a:	eba2 0208 	sub.w	r2, r2, r8
 800045e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000462:	e766      	b.n	8000332 <__udivmoddi4+0xfa>
 8000464:	4601      	mov	r1, r0
 8000466:	e718      	b.n	800029a <__udivmoddi4+0x62>
 8000468:	4610      	mov	r0, r2
 800046a:	e72c      	b.n	80002c6 <__udivmoddi4+0x8e>
 800046c:	f1c6 0220 	rsb	r2, r6, #32
 8000470:	fa2e f302 	lsr.w	r3, lr, r2
 8000474:	40b7      	lsls	r7, r6
 8000476:	40b1      	lsls	r1, r6
 8000478:	fa20 f202 	lsr.w	r2, r0, r2
 800047c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000480:	430a      	orrs	r2, r1
 8000482:	fbb3 f8fe 	udiv	r8, r3, lr
 8000486:	b2bc      	uxth	r4, r7
 8000488:	fb0e 3318 	mls	r3, lr, r8, r3
 800048c:	0c11      	lsrs	r1, r2, #16
 800048e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000492:	fb08 f904 	mul.w	r9, r8, r4
 8000496:	40b0      	lsls	r0, r6
 8000498:	4589      	cmp	r9, r1
 800049a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049e:	b280      	uxth	r0, r0
 80004a0:	d93e      	bls.n	8000520 <__udivmoddi4+0x2e8>
 80004a2:	1879      	adds	r1, r7, r1
 80004a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a8:	d201      	bcs.n	80004ae <__udivmoddi4+0x276>
 80004aa:	4589      	cmp	r9, r1
 80004ac:	d81f      	bhi.n	80004ee <__udivmoddi4+0x2b6>
 80004ae:	eba1 0109 	sub.w	r1, r1, r9
 80004b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b6:	fb09 f804 	mul.w	r8, r9, r4
 80004ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80004be:	b292      	uxth	r2, r2
 80004c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d229      	bcs.n	800051c <__udivmoddi4+0x2e4>
 80004c8:	18ba      	adds	r2, r7, r2
 80004ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ce:	d2c4      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d2c2      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d4:	f1a9 0102 	sub.w	r1, r9, #2
 80004d8:	443a      	add	r2, r7
 80004da:	e7be      	b.n	800045a <__udivmoddi4+0x222>
 80004dc:	45f0      	cmp	r8, lr
 80004de:	d29d      	bcs.n	800041c <__udivmoddi4+0x1e4>
 80004e0:	ebbe 0302 	subs.w	r3, lr, r2
 80004e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e8:	3801      	subs	r0, #1
 80004ea:	46e1      	mov	r9, ip
 80004ec:	e796      	b.n	800041c <__udivmoddi4+0x1e4>
 80004ee:	eba7 0909 	sub.w	r9, r7, r9
 80004f2:	4449      	add	r1, r9
 80004f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fc:	fb09 f804 	mul.w	r8, r9, r4
 8000500:	e7db      	b.n	80004ba <__udivmoddi4+0x282>
 8000502:	4673      	mov	r3, lr
 8000504:	e77f      	b.n	8000406 <__udivmoddi4+0x1ce>
 8000506:	4650      	mov	r0, sl
 8000508:	e766      	b.n	80003d8 <__udivmoddi4+0x1a0>
 800050a:	4608      	mov	r0, r1
 800050c:	e6fd      	b.n	800030a <__udivmoddi4+0xd2>
 800050e:	443b      	add	r3, r7
 8000510:	3a02      	subs	r2, #2
 8000512:	e733      	b.n	800037c <__udivmoddi4+0x144>
 8000514:	f1ac 0c02 	sub.w	ip, ip, #2
 8000518:	443b      	add	r3, r7
 800051a:	e71c      	b.n	8000356 <__udivmoddi4+0x11e>
 800051c:	4649      	mov	r1, r9
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x222>
 8000520:	eba1 0109 	sub.w	r1, r1, r9
 8000524:	46c4      	mov	ip, r8
 8000526:	fbb1 f9fe 	udiv	r9, r1, lr
 800052a:	fb09 f804 	mul.w	r8, r9, r4
 800052e:	e7c4      	b.n	80004ba <__udivmoddi4+0x282>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <BL_ReadConfig>:
#include "firmware_footer.h"

extern const uint8_t AES_SECRET_KEY[];

// --- Config Functions ---
uint8_t BL_ReadConfig(BootConfig_t *cfg) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
    memcpy(cfg, (void *)CONFIG_SECTOR_ADDR, sizeof(BootConfig_t));
 800053c:	2220      	movs	r2, #32
 800053e:	490c      	ldr	r1, [pc, #48]	@ (8000570 <BL_ReadConfig+0x3c>)
 8000540:	6878      	ldr	r0, [r7, #4]
 8000542:	f006 f8e3 	bl	800670c <memcpy>
    if (cfg->magic_number != 0xDEADBEEF) {
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	4a0a      	ldr	r2, [pc, #40]	@ (8000574 <BL_ReadConfig+0x40>)
 800054c:	4293      	cmp	r3, r2
 800054e:	d00a      	beq.n	8000566 <BL_ReadConfig+0x32>
        cfg->magic_number = 0xDEADBEEF;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4a08      	ldr	r2, [pc, #32]	@ (8000574 <BL_ReadConfig+0x40>)
 8000554:	601a      	str	r2, [r3, #0]
        cfg->system_status = STATE_NORMAL;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2201      	movs	r2, #1
 800055a:	605a      	str	r2, [r3, #4]
        cfg->active_slot = 1;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	2201      	movs	r2, #1
 8000560:	60da      	str	r2, [r3, #12]
        return 1;
 8000562:	2301      	movs	r3, #1
 8000564:	e000      	b.n	8000568 <BL_ReadConfig+0x34>
    }
    return 0;
 8000566:	2300      	movs	r3, #0
}
 8000568:	4618      	mov	r0, r3
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	08010000 	.word	0x08010000
 8000574:	deadbeef 	.word	0xdeadbeef

08000578 <BL_WriteConfig>:

uint8_t BL_WriteConfig(BootConfig_t *cfg) {
 8000578:	b5b0      	push	{r4, r5, r7, lr}
 800057a:	b088      	sub	sp, #32
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
    uint32_t SectorError;
    HAL_FLASH_Unlock();
 8000580:	f001 f9aa 	bl	80018d8 <HAL_FLASH_Unlock>
    FLASH_EraseInitTypeDef erase_init = {0};
 8000584:	f107 0308 	add.w	r3, r7, #8
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
    erase_init.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8000592:	2300      	movs	r3, #0
 8000594:	60bb      	str	r3, [r7, #8]
    erase_init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000596:	2302      	movs	r3, #2
 8000598:	617b      	str	r3, [r7, #20]
    erase_init.Sector       = CONFIG_SECTOR_NUM;
 800059a:	2302      	movs	r3, #2
 800059c:	60fb      	str	r3, [r7, #12]
    erase_init.NbSectors    = 1;
 800059e:	2301      	movs	r3, #1
 80005a0:	613b      	str	r3, [r7, #16]

    if (HAL_FLASHEx_Erase(&erase_init, &SectorError) != HAL_OK) {
 80005a2:	f107 0218 	add.w	r2, r7, #24
 80005a6:	f107 0308 	add.w	r3, r7, #8
 80005aa:	4611      	mov	r1, r2
 80005ac:	4618      	mov	r0, r3
 80005ae:	f001 fb01 	bl	8001bb4 <HAL_FLASHEx_Erase>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d003      	beq.n	80005c0 <BL_WriteConfig+0x48>
        HAL_FLASH_Lock(); return 0;
 80005b8:	f001 f9b0 	bl	800191c <HAL_FLASH_Lock>
 80005bc:	2300      	movs	r3, #0
 80005be:	e01d      	b.n	80005fc <BL_WriteConfig+0x84>
    }
    for (int i = 0; i < sizeof(BootConfig_t)/4; i++) {
 80005c0:	2300      	movs	r3, #0
 80005c2:	61fb      	str	r3, [r7, #28]
 80005c4:	e014      	b.n	80005f0 <BL_WriteConfig+0x78>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, CONFIG_SECTOR_ADDR + (i*4), ((uint32_t*)cfg)[i]);
 80005c6:	69fa      	ldr	r2, [r7, #28]
 80005c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000604 <BL_WriteConfig+0x8c>)
 80005ca:	4413      	add	r3, r2
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	4619      	mov	r1, r3
 80005d0:	69fb      	ldr	r3, [r7, #28]
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	687a      	ldr	r2, [r7, #4]
 80005d6:	4413      	add	r3, r2
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	2200      	movs	r2, #0
 80005dc:	461c      	mov	r4, r3
 80005de:	4615      	mov	r5, r2
 80005e0:	4622      	mov	r2, r4
 80005e2:	462b      	mov	r3, r5
 80005e4:	2002      	movs	r0, #2
 80005e6:	f001 f91d 	bl	8001824 <HAL_FLASH_Program>
    for (int i = 0; i < sizeof(BootConfig_t)/4; i++) {
 80005ea:	69fb      	ldr	r3, [r7, #28]
 80005ec:	3301      	adds	r3, #1
 80005ee:	61fb      	str	r3, [r7, #28]
 80005f0:	69fb      	ldr	r3, [r7, #28]
 80005f2:	2b07      	cmp	r3, #7
 80005f4:	d9e7      	bls.n	80005c6 <BL_WriteConfig+0x4e>
    }
    HAL_FLASH_Lock(); return 1;
 80005f6:	f001 f991 	bl	800191c <HAL_FLASH_Lock>
 80005fa:	2301      	movs	r3, #1
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	3720      	adds	r7, #32
 8000600:	46bd      	mov	sp, r7
 8000602:	bdb0      	pop	{r4, r5, r7, pc}
 8000604:	02004000 	.word	0x02004000

08000608 <BL_Raw_Copy>:

static uint8_t BL_Raw_Copy(uint32_t src_addr, uint32_t dest_addr, uint32_t size){
 8000608:	b5b0      	push	{r4, r5, r7, lr}
 800060a:	b08c      	sub	sp, #48	@ 0x30
 800060c:	af00      	add	r7, sp, #0
 800060e:	60f8      	str	r0, [r7, #12]
 8000610:	60b9      	str	r1, [r7, #8]
 8000612:	607a      	str	r2, [r7, #4]
    HAL_FLASH_Unlock();
 8000614:	f001 f960 	bl	80018d8 <HAL_FLASH_Unlock>
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    // 1. Select Sector
    if (dest_addr == APP_ACTIVE_START_ADDR) erase.Sector = FLASH_SECTOR_5;
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	4a3b      	ldr	r2, [pc, #236]	@ (8000708 <BL_Raw_Copy+0x100>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d102      	bne.n	8000626 <BL_Raw_Copy+0x1e>
 8000620:	2305      	movs	r3, #5
 8000622:	61fb      	str	r3, [r7, #28]
 8000624:	e008      	b.n	8000638 <BL_Raw_Copy+0x30>
    else if (dest_addr == APP_DOWNLOAD_START_ADDR) erase.Sector = FLASH_SECTOR_6;
 8000626:	68bb      	ldr	r3, [r7, #8]
 8000628:	4a38      	ldr	r2, [pc, #224]	@ (800070c <BL_Raw_Copy+0x104>)
 800062a:	4293      	cmp	r3, r2
 800062c:	d102      	bne.n	8000634 <BL_Raw_Copy+0x2c>
 800062e:	2306      	movs	r3, #6
 8000630:	61fb      	str	r3, [r7, #28]
 8000632:	e001      	b.n	8000638 <BL_Raw_Copy+0x30>
    else erase.Sector = FLASH_SECTOR_7;
 8000634:	2307      	movs	r3, #7
 8000636:	61fb      	str	r3, [r7, #28]

    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000638:	2300      	movs	r3, #0
 800063a:	61bb      	str	r3, [r7, #24]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800063c:	2302      	movs	r3, #2
 800063e:	627b      	str	r3, [r7, #36]	@ 0x24
    erase.NbSectors = 1;
 8000640:	2301      	movs	r3, #1
 8000642:	623b      	str	r3, [r7, #32]

    // 2. Erase
    // CHANGED: %lu -> %d and cast to (int)
    printf("  [DEBUG] Erasing Sector %d... ", (int)erase.Sector);
 8000644:	69fb      	ldr	r3, [r7, #28]
 8000646:	4619      	mov	r1, r3
 8000648:	4831      	ldr	r0, [pc, #196]	@ (8000710 <BL_Raw_Copy+0x108>)
 800064a:	f000 fdff 	bl	800124c <tfp_printf>

    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 800064e:	f107 0214 	add.w	r2, r7, #20
 8000652:	f107 0318 	add.w	r3, r7, #24
 8000656:	4611      	mov	r1, r2
 8000658:	4618      	mov	r0, r3
 800065a:	f001 faab 	bl	8001bb4 <HAL_FLASHEx_Erase>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d00c      	beq.n	800067e <BL_Raw_Copy+0x76>
        // CHANGED: %lx -> %x and cast to (unsigned int)
        // Also printing FLASH->SR register directly for more detail
        printf("FAILED! HAL Error: 0x%x (SR: 0x%x)\r\n",
               (unsigned int)HAL_FLASH_GetError(),
 8000664:	f001 f96a 	bl	800193c <HAL_FLASH_GetError>
 8000668:	4601      	mov	r1, r0
               (unsigned int)FLASH->SR);
 800066a:	4b2a      	ldr	r3, [pc, #168]	@ (8000714 <BL_Raw_Copy+0x10c>)
 800066c:	68db      	ldr	r3, [r3, #12]
        printf("FAILED! HAL Error: 0x%x (SR: 0x%x)\r\n",
 800066e:	461a      	mov	r2, r3
 8000670:	4829      	ldr	r0, [pc, #164]	@ (8000718 <BL_Raw_Copy+0x110>)
 8000672:	f000 fdeb 	bl	800124c <tfp_printf>
        HAL_FLASH_Lock(); return 0;
 8000676:	f001 f951 	bl	800191c <HAL_FLASH_Lock>
 800067a:	2300      	movs	r3, #0
 800067c:	e03f      	b.n	80006fe <BL_Raw_Copy+0xf6>
    }
    printf("OK\r\n");
 800067e:	4827      	ldr	r0, [pc, #156]	@ (800071c <BL_Raw_Copy+0x114>)
 8000680:	f000 fde4 	bl	800124c <tfp_printf>

    // 3. Write Loop
    printf("  [DEBUG] Writing %d bytes to 0x%x... ", (int)size, (unsigned int)dest_addr);
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	68ba      	ldr	r2, [r7, #8]
 8000688:	4619      	mov	r1, r3
 800068a:	4825      	ldr	r0, [pc, #148]	@ (8000720 <BL_Raw_Copy+0x118>)
 800068c:	f000 fdde 	bl	800124c <tfp_printf>

    for (uint32_t i = 0; (i * 4) < size; i++) {
 8000690:	2300      	movs	r3, #0
 8000692:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000694:	e028      	b.n	80006e8 <BL_Raw_Copy+0xe0>
        uint32_t data = *(uint32_t*)(src_addr + (i * 4));
 8000696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000698:	009a      	lsls	r2, r3, #2
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	4413      	add	r3, r2
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + (i * 4), data) != HAL_OK) {
 80006a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006a4:	009a      	lsls	r2, r3, #2
 80006a6:	68bb      	ldr	r3, [r7, #8]
 80006a8:	18d1      	adds	r1, r2, r3
 80006aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006ac:	2200      	movs	r2, #0
 80006ae:	461c      	mov	r4, r3
 80006b0:	4615      	mov	r5, r2
 80006b2:	4622      	mov	r2, r4
 80006b4:	462b      	mov	r3, r5
 80006b6:	2002      	movs	r0, #2
 80006b8:	f001 f8b4 	bl	8001824 <HAL_FLASH_Program>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d00f      	beq.n	80006e2 <BL_Raw_Copy+0xda>
            // CHANGED: Formats updated
            printf("\r\nFAILED at offset %d! HAL Err: 0x%x (SR: 0x%x)\r\n",
                   (int)(i*4),
 80006c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006c4:	009b      	lsls	r3, r3, #2
            printf("\r\nFAILED at offset %d! HAL Err: 0x%x (SR: 0x%x)\r\n",
 80006c6:	461c      	mov	r4, r3
                   (unsigned int)HAL_FLASH_GetError(),
 80006c8:	f001 f938 	bl	800193c <HAL_FLASH_GetError>
 80006cc:	4602      	mov	r2, r0
                   (unsigned int)FLASH->SR);
 80006ce:	4b11      	ldr	r3, [pc, #68]	@ (8000714 <BL_Raw_Copy+0x10c>)
 80006d0:	68db      	ldr	r3, [r3, #12]
            printf("\r\nFAILED at offset %d! HAL Err: 0x%x (SR: 0x%x)\r\n",
 80006d2:	4621      	mov	r1, r4
 80006d4:	4813      	ldr	r0, [pc, #76]	@ (8000724 <BL_Raw_Copy+0x11c>)
 80006d6:	f000 fdb9 	bl	800124c <tfp_printf>
            HAL_FLASH_Lock(); return 0;
 80006da:	f001 f91f 	bl	800191c <HAL_FLASH_Lock>
 80006de:	2300      	movs	r3, #0
 80006e0:	e00d      	b.n	80006fe <BL_Raw_Copy+0xf6>
    for (uint32_t i = 0; (i * 4) < size; i++) {
 80006e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006e4:	3301      	adds	r3, #1
 80006e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	687a      	ldr	r2, [r7, #4]
 80006ee:	429a      	cmp	r2, r3
 80006f0:	d8d1      	bhi.n	8000696 <BL_Raw_Copy+0x8e>
        }
    }
    printf("OK\r\n");
 80006f2:	480a      	ldr	r0, [pc, #40]	@ (800071c <BL_Raw_Copy+0x114>)
 80006f4:	f000 fdaa 	bl	800124c <tfp_printf>

    HAL_FLASH_Lock();
 80006f8:	f001 f910 	bl	800191c <HAL_FLASH_Lock>
    return 1;
 80006fc:	2301      	movs	r3, #1
}
 80006fe:	4618      	mov	r0, r3
 8000700:	3730      	adds	r7, #48	@ 0x30
 8000702:	46bd      	mov	sp, r7
 8000704:	bdb0      	pop	{r4, r5, r7, pc}
 8000706:	bf00      	nop
 8000708:	08040000 	.word	0x08040000
 800070c:	08080000 	.word	0x08080000
 8000710:	08006740 	.word	0x08006740
 8000714:	40023c00 	.word	0x40023c00
 8000718:	08006760 	.word	0x08006760
 800071c:	08006788 	.word	0x08006788
 8000720:	08006790 	.word	0x08006790
 8000724:	080067b8 	.word	0x080067b8

08000728 <BL_Decrypt_Update_Image>:

// --- Decrypt Function ---
static uint8_t BL_Decrypt_Update_Image(uint32_t src_slot_addr, uint32_t dest_addr, uint32_t payload_size) {
 8000728:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 800072c:	b0c9      	sub	sp, #292	@ 0x124
 800072e:	af00      	add	r7, sp, #0
 8000730:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000734:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000738:	6018      	str	r0, [r3, #0]
 800073a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800073e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000742:	6019      	str	r1, [r3, #0]
 8000744:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000748:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800074c:	601a      	str	r2, [r3, #0]
    struct tc_aes_key_sched_struct s;
    uint8_t buffer_enc[16], buffer_dec[16], current_iv[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (tc_aes128_set_decrypt_key(&s, AES_SECRET_KEY) == 0) {
 800074e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000752:	4973      	ldr	r1, [pc, #460]	@ (8000920 <BL_Decrypt_Update_Image+0x1f8>)
 8000754:	4618      	mov	r0, r3
 8000756:	f003 fa67 	bl	8003c28 <tc_aes128_set_decrypt_key>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d104      	bne.n	800076a <BL_Decrypt_Update_Image+0x42>
        printf("Error: AES Key Invalid.\r\n"); return 0;
 8000760:	4870      	ldr	r0, [pc, #448]	@ (8000924 <BL_Decrypt_Update_Image+0x1fc>)
 8000762:	f000 fd73 	bl	800124c <tfp_printf>
 8000766:	2300      	movs	r3, #0
 8000768:	e0d3      	b.n	8000912 <BL_Decrypt_Update_Image+0x1ea>
    }

    memcpy(current_iv, (void*)src_slot_addr, 16); // Read IV
 800076a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800076e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8000778:	6818      	ldr	r0, [r3, #0]
 800077a:	6859      	ldr	r1, [r3, #4]
 800077c:	689a      	ldr	r2, [r3, #8]
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    HAL_FLASH_Unlock();
 8000782:	f001 f8a9 	bl	80018d8 <HAL_FLASH_Unlock>
    erase.Sector = FLASH_SECTOR_7; // S7 is usually scratch
 8000786:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800078a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800078e:	2207      	movs	r2, #7
 8000790:	605a      	str	r2, [r3, #4]
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000792:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000796:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800079e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007a6:	2202      	movs	r2, #2
 80007a8:	60da      	str	r2, [r3, #12]
    erase.NbSectors = 1;
 80007aa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007b2:	2201      	movs	r2, #1
 80007b4:	609a      	str	r2, [r3, #8]

    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 80007b6:	f107 0218 	add.w	r2, r7, #24
 80007ba:	f107 031c 	add.w	r3, r7, #28
 80007be:	4611      	mov	r1, r2
 80007c0:	4618      	mov	r0, r3
 80007c2:	f001 f9f7 	bl	8001bb4 <HAL_FLASHEx_Erase>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d006      	beq.n	80007da <BL_Decrypt_Update_Image+0xb2>
        printf("Error: Failed to erase Scratch (S7).\r\n");
 80007cc:	4856      	ldr	r0, [pc, #344]	@ (8000928 <BL_Decrypt_Update_Image+0x200>)
 80007ce:	f000 fd3d 	bl	800124c <tfp_printf>
        HAL_FLASH_Lock(); return 0;
 80007d2:	f001 f8a3 	bl	800191c <HAL_FLASH_Lock>
 80007d6:	2300      	movs	r3, #0
 80007d8:	e09b      	b.n	8000912 <BL_Decrypt_Update_Image+0x1ea>
    }

    uint32_t encrypted_data_size = payload_size - 16;
 80007da:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007de:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	3b10      	subs	r3, #16
 80007e6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    uint32_t data_start_offset = 16;
 80007ea:	2310      	movs	r3, #16
 80007ec:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

    for (uint32_t i = 0; i < encrypted_data_size; i += 16) {
 80007f0:	2300      	movs	r3, #0
 80007f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80007f6:	e082      	b.n	80008fe <BL_Decrypt_Update_Image+0x1d6>
        memcpy(buffer_enc, (void*)(src_slot_addr + data_start_offset + i), 16);
 80007f8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007fc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000800:	681a      	ldr	r2, [r3, #0]
 8000802:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000806:	441a      	add	r2, r3
 8000808:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800080c:	4413      	add	r3, r2
 800080e:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8000812:	6818      	ldr	r0, [r3, #0]
 8000814:	6859      	ldr	r1, [r3, #4]
 8000816:	689a      	ldr	r2, [r3, #8]
 8000818:	68db      	ldr	r3, [r3, #12]
 800081a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
        tc_aes_decrypt(buffer_dec, buffer_enc, &s);
 800081c:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8000820:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000824:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000828:	4618      	mov	r0, r3
 800082a:	f003 fd7c 	bl	8004326 <tc_aes_decrypt>

        for(int j=0; j<16; j++) buffer_dec[j] ^= current_iv[j]; // CBC XOR
 800082e:	2300      	movs	r3, #0
 8000830:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000834:	e019      	b.n	800086a <BL_Decrypt_Update_Image+0x142>
 8000836:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800083a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800083e:	4413      	add	r3, r2
 8000840:	781a      	ldrb	r2, [r3, #0]
 8000842:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000846:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800084a:	440b      	add	r3, r1
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	4053      	eors	r3, r2
 8000850:	b2d9      	uxtb	r1, r3
 8000852:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8000856:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800085a:	4413      	add	r3, r2
 800085c:	460a      	mov	r2, r1
 800085e:	701a      	strb	r2, [r3, #0]
 8000860:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000864:	3301      	adds	r3, #1
 8000866:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800086a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800086e:	2b0f      	cmp	r3, #15
 8000870:	dde1      	ble.n	8000836 <BL_Decrypt_Update_Image+0x10e>
        memcpy(current_iv, buffer_enc, 16); // Update IV
 8000872:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8000876:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800087a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800087c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        for (int k = 0; k < 4; k++) {
 8000880:	2300      	movs	r3, #0
 8000882:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000886:	e031      	b.n	80008ec <BL_Decrypt_Update_Image+0x1c4>
            uint32_t data_word;
            memcpy(&data_word, &buffer_dec[k*4], 4);
 8000888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8000892:	4413      	add	r3, r2
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	461a      	mov	r2, r3
 8000898:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800089c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80008a0:	601a      	str	r2, [r3, #0]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + i + (k*4), data_word) != HAL_OK) {
 80008a2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80008a6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80008aa:	681a      	ldr	r2, [r3, #0]
 80008ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80008b0:	4413      	add	r3, r2
 80008b2:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80008b6:	0092      	lsls	r2, r2, #2
 80008b8:	1899      	adds	r1, r3, r2
 80008ba:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80008be:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	2200      	movs	r2, #0
 80008c6:	4698      	mov	r8, r3
 80008c8:	4691      	mov	r9, r2
 80008ca:	4642      	mov	r2, r8
 80008cc:	464b      	mov	r3, r9
 80008ce:	2002      	movs	r0, #2
 80008d0:	f000 ffa8 	bl	8001824 <HAL_FLASH_Program>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d003      	beq.n	80008e2 <BL_Decrypt_Update_Image+0x1ba>
                HAL_FLASH_Lock(); return 0;
 80008da:	f001 f81f 	bl	800191c <HAL_FLASH_Lock>
 80008de:	2300      	movs	r3, #0
 80008e0:	e017      	b.n	8000912 <BL_Decrypt_Update_Image+0x1ea>
        for (int k = 0; k < 4; k++) {
 80008e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80008e6:	3301      	adds	r3, #1
 80008e8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80008ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80008f0:	2b03      	cmp	r3, #3
 80008f2:	ddc9      	ble.n	8000888 <BL_Decrypt_Update_Image+0x160>
    for (uint32_t i = 0; i < encrypted_data_size; i += 16) {
 80008f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80008f8:	3310      	adds	r3, #16
 80008fa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80008fe:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000902:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000906:	429a      	cmp	r2, r3
 8000908:	f4ff af76 	bcc.w	80007f8 <BL_Decrypt_Update_Image+0xd0>
            }
        }
    }
    HAL_FLASH_Lock(); return 1;
 800090c:	f001 f806 	bl	800191c <HAL_FLASH_Lock>
 8000910:	2301      	movs	r3, #1
}
 8000912:	4618      	mov	r0, r3
 8000914:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8000918:	46bd      	mov	sp, r7
 800091a:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 800091e:	bf00      	nop
 8000920:	08006d90 	.word	0x08006d90
 8000924:	080067ec 	.word	0x080067ec
 8000928:	08006808 	.word	0x08006808

0800092c <BL_Swap_NoBuffer>:
    // Simplified for brevity, assume standard backup works or use previous version
    // Ideally this also checks for HAL Errors like BL_Raw_Copy
    return BL_Raw_Copy(src_addr, dest_addr, SLOT_SIZE); // Using Raw Copy for now to test S5 issue
}

void BL_Swap_NoBuffer(void) {
 800092c:	b580      	push	{r7, lr}
 800092e:	b09e      	sub	sp, #120	@ 0x78
 8000930:	af00      	add	r7, sp, #0
    BootConfig_t cfg;
    BL_ReadConfig(&cfg);
 8000932:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000936:	4618      	mov	r0, r3
 8000938:	f7ff fdfc 	bl	8000534 <BL_ReadConfig>

    uint32_t footer_addr = Find_Footer_Address(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 800093c:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000940:	4830      	ldr	r0, [pc, #192]	@ (8000a04 <BL_Swap_NoBuffer+0xd8>)
 8000942:	f000 f87d 	bl	8000a40 <Find_Footer_Address>
 8000946:	6778      	str	r0, [r7, #116]	@ 0x74
    if (footer_addr == 0) { printf("Error: No Footer found.\r\n"); return; }
 8000948:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800094a:	2b00      	cmp	r3, #0
 800094c:	d103      	bne.n	8000956 <BL_Swap_NoBuffer+0x2a>
 800094e:	482e      	ldr	r0, [pc, #184]	@ (8000a08 <BL_Swap_NoBuffer+0xdc>)
 8000950:	f000 fc7c 	bl	800124c <tfp_printf>
 8000954:	e053      	b.n	80009fe <BL_Swap_NoBuffer+0xd2>

    fw_footer_t footer;
    memcpy(&footer, (void*)footer_addr, sizeof(fw_footer_t));
 8000956:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	224c      	movs	r2, #76	@ 0x4c
 800095c:	4618      	mov	r0, r3
 800095e:	f005 fed5 	bl	800670c <memcpy>

    printf("[BL] Verifying Signature... ");
 8000962:	482a      	ldr	r0, [pc, #168]	@ (8000a0c <BL_Swap_NoBuffer+0xe0>)
 8000964:	f000 fc72 	bl	800124c <tfp_printf>
    if (Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE) != 1) {
 8000968:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 800096c:	4825      	ldr	r0, [pc, #148]	@ (8000a04 <BL_Swap_NoBuffer+0xd8>)
 800096e:	f000 f893 	bl	8000a98 <Firmware_Is_Valid>
 8000972:	4603      	mov	r3, r0
 8000974:	2b01      	cmp	r3, #1
 8000976:	d003      	beq.n	8000980 <BL_Swap_NoBuffer+0x54>
        printf("FAIL!\r\n"); return;
 8000978:	4825      	ldr	r0, [pc, #148]	@ (8000a10 <BL_Swap_NoBuffer+0xe4>)
 800097a:	f000 fc67 	bl	800124c <tfp_printf>
 800097e:	e03e      	b.n	80009fe <BL_Swap_NoBuffer+0xd2>
    }
    printf("OK!\r\n");
 8000980:	4824      	ldr	r0, [pc, #144]	@ (8000a14 <BL_Swap_NoBuffer+0xe8>)
 8000982:	f000 fc63 	bl	800124c <tfp_printf>
    printf("[BL] Valid Update! Ver: %d, Payload: %d\r\n", (int)footer.version, (int)footer.size);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4619      	mov	r1, r3
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	461a      	mov	r2, r3
 800098e:	4822      	ldr	r0, [pc, #136]	@ (8000a18 <BL_Swap_NoBuffer+0xec>)
 8000990:	f000 fc5c 	bl	800124c <tfp_printf>

    printf("[1/3] Decrypting S6 -> S7...\r\n");
 8000994:	4821      	ldr	r0, [pc, #132]	@ (8000a1c <BL_Swap_NoBuffer+0xf0>)
 8000996:	f000 fc59 	bl	800124c <tfp_printf>
    if (!BL_Decrypt_Update_Image(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR, footer.size)) {
 800099a:	68bb      	ldr	r3, [r7, #8]
 800099c:	461a      	mov	r2, r3
 800099e:	4920      	ldr	r1, [pc, #128]	@ (8000a20 <BL_Swap_NoBuffer+0xf4>)
 80009a0:	4818      	ldr	r0, [pc, #96]	@ (8000a04 <BL_Swap_NoBuffer+0xd8>)
 80009a2:	f7ff fec1 	bl	8000728 <BL_Decrypt_Update_Image>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d103      	bne.n	80009b4 <BL_Swap_NoBuffer+0x88>
        printf("Error: Decryption Failed.\r\n"); return;
 80009ac:	481d      	ldr	r0, [pc, #116]	@ (8000a24 <BL_Swap_NoBuffer+0xf8>)
 80009ae:	f000 fc4d 	bl	800124c <tfp_printf>
 80009b2:	e024      	b.n	80009fe <BL_Swap_NoBuffer+0xd2>
    }

    printf("[2/3] Backing up S5 -> S6...\r\n");
 80009b4:	481c      	ldr	r0, [pc, #112]	@ (8000a28 <BL_Swap_NoBuffer+0xfc>)
 80009b6:	f000 fc49 	bl	800124c <tfp_printf>
    // Just raw copy S5 to S6 for backup test
    if (!BL_Raw_Copy(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR, SLOT_SIZE)) {
 80009ba:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80009be:	4911      	ldr	r1, [pc, #68]	@ (8000a04 <BL_Swap_NoBuffer+0xd8>)
 80009c0:	481a      	ldr	r0, [pc, #104]	@ (8000a2c <BL_Swap_NoBuffer+0x100>)
 80009c2:	f7ff fe21 	bl	8000608 <BL_Raw_Copy>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d103      	bne.n	80009d4 <BL_Swap_NoBuffer+0xa8>
        printf("Error: Backup Failed.\r\n"); return;
 80009cc:	4818      	ldr	r0, [pc, #96]	@ (8000a30 <BL_Swap_NoBuffer+0x104>)
 80009ce:	f000 fc3d 	bl	800124c <tfp_printf>
 80009d2:	e014      	b.n	80009fe <BL_Swap_NoBuffer+0xd2>
    }

    printf("[3/3] Installing S7 -> S5...\r\n");
 80009d4:	4817      	ldr	r0, [pc, #92]	@ (8000a34 <BL_Swap_NoBuffer+0x108>)
 80009d6:	f000 fc39 	bl	800124c <tfp_printf>
    if (!BL_Raw_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR, SLOT_SIZE)) {
 80009da:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80009de:	4913      	ldr	r1, [pc, #76]	@ (8000a2c <BL_Swap_NoBuffer+0x100>)
 80009e0:	480f      	ldr	r0, [pc, #60]	@ (8000a20 <BL_Swap_NoBuffer+0xf4>)
 80009e2:	f7ff fe11 	bl	8000608 <BL_Raw_Copy>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d103      	bne.n	80009f4 <BL_Swap_NoBuffer+0xc8>
        printf("Error: Installation Failed.\r\n");
 80009ec:	4812      	ldr	r0, [pc, #72]	@ (8000a38 <BL_Swap_NoBuffer+0x10c>)
 80009ee:	f000 fc2d 	bl	800124c <tfp_printf>
        // Don't revert config yet, let user see error
        return;
 80009f2:	e004      	b.n	80009fe <BL_Swap_NoBuffer+0xd2>
    }

    printf("Swap Complete. Resetting...\r\n");
 80009f4:	4811      	ldr	r0, [pc, #68]	@ (8000a3c <BL_Swap_NoBuffer+0x110>)
 80009f6:	f000 fc29 	bl	800124c <tfp_printf>
    HAL_NVIC_SystemReset();
 80009fa:	f000 fe8a 	bl	8001712 <HAL_NVIC_SystemReset>
}
 80009fe:	3778      	adds	r7, #120	@ 0x78
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	08080000 	.word	0x08080000
 8000a08:	08006830 	.word	0x08006830
 8000a0c:	0800684c 	.word	0x0800684c
 8000a10:	0800686c 	.word	0x0800686c
 8000a14:	08006874 	.word	0x08006874
 8000a18:	0800687c 	.word	0x0800687c
 8000a1c:	080068a8 	.word	0x080068a8
 8000a20:	080c0000 	.word	0x080c0000
 8000a24:	080068c8 	.word	0x080068c8
 8000a28:	080068e4 	.word	0x080068e4
 8000a2c:	08040000 	.word	0x08040000
 8000a30:	08006904 	.word	0x08006904
 8000a34:	0800691c 	.word	0x0800691c
 8000a38:	0800693c 	.word	0x0800693c
 8000a3c:	0800695c 	.word	0x0800695c

08000a40 <Find_Footer_Address>:

extern const uint8_t ECDSA_public_key_xy[];

/* Scans the slot backwards to find the footer magic number */
uint32_t Find_Footer_Address(uint32_t slot_start, uint32_t slot_size)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b087      	sub	sp, #28
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
    uint32_t slot_end = slot_start + slot_size;
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	4413      	add	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]

    // Scan backwards from end of slot, 4 bytes at a time
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	3b04      	subs	r3, #4
 8000a56:	617b      	str	r3, [r7, #20]
 8000a58:	e011      	b.n	8000a7e <Find_Footer_Address+0x3e>
    {
        // Check for Magic Number
        if (*(uint32_t*)addr == FOOTER_MAGIC)
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000a94 <Find_Footer_Address+0x54>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d109      	bne.n	8000a78 <Find_Footer_Address+0x38>
        {
            // Found Magic! The footer ends here.
            // Struct: [Ver][Size][Sig][Magic]
            // We need to back up by (sizeof(fw_footer_t) - 4) to find the start
            uint32_t footer_start = addr - (sizeof(fw_footer_t) - 4);
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	3b48      	subs	r3, #72	@ 0x48
 8000a68:	60fb      	str	r3, [r7, #12]

            // Safety check
            if (footer_start < slot_start) continue;
 8000a6a:	68fa      	ldr	r2, [r7, #12]
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	429a      	cmp	r2, r3
 8000a70:	d301      	bcc.n	8000a76 <Find_Footer_Address+0x36>

            // Optional: Verify consistency (e.g. Size + FooterAddr match)
            // But for now, returning the address is sufficient
            return footer_start;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	e008      	b.n	8000a88 <Find_Footer_Address+0x48>
            if (footer_start < slot_start) continue;
 8000a76:	bf00      	nop
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	3b04      	subs	r3, #4
 8000a7c:	617b      	str	r3, [r7, #20]
 8000a7e:	697a      	ldr	r2, [r7, #20]
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	429a      	cmp	r2, r3
 8000a84:	d2e9      	bcs.n	8000a5a <Find_Footer_Address+0x1a>
        }
    }
    return 0; // Not found
 8000a86:	2300      	movs	r3, #0
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	371c      	adds	r7, #28
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr
 8000a94:	454e4421 	.word	0x454e4421

08000a98 <Firmware_Is_Valid>:

/* Updated Validation Function */
int Firmware_Is_Valid(uint32_t start_addr, uint32_t slot_size)
{
 8000a98:	b590      	push	{r4, r7, lr}
 8000a9a:	b0ad      	sub	sp, #180	@ 0xb4
 8000a9c:	af02      	add	r7, sp, #8
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	6039      	str	r1, [r7, #0]
    // 1. Find the footer dynamically
    uint32_t footer_addr = Find_Footer_Address(start_addr, slot_size);
 8000aa2:	6839      	ldr	r1, [r7, #0]
 8000aa4:	6878      	ldr	r0, [r7, #4]
 8000aa6:	f7ff ffcb 	bl	8000a40 <Find_Footer_Address>
 8000aaa:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4

    if (footer_addr == 0) {
 8000aae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d101      	bne.n	8000aba <Firmware_Is_Valid+0x22>
        return 0; // No footer found
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	e02c      	b.n	8000b14 <Firmware_Is_Valid+0x7c>
    }

    fw_footer_t *footer = (fw_footer_t *)footer_addr;
 8000aba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000abe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    // 2. Hash the Payload
    struct tc_sha256_state_struct s;
    uint8_t digest[32];

    (void)tc_sha256_init(&s);
 8000ac2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f005 fa6c 	bl	8005fa4 <tc_sha256_init>

    // FIXED: Use footer->size (from firmware_footer.h)
    // This size represents the encrypted payload size (IV + Data)
    tc_sha256_update(&s, (uint8_t*)start_addr, footer->size);
 8000acc:	6879      	ldr	r1, [r7, #4]
 8000ace:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000ad2:	685a      	ldr	r2, [r3, #4]
 8000ad4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f005 fa9f 	bl	800601c <tc_sha256_update>

    (void)tc_sha256_final(digest, &s);
 8000ade:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000ae2:	f107 0308 	add.w	r3, r7, #8
 8000ae6:	4611      	mov	r1, r2
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f005 fada 	bl	80060a2 <tc_sha256_final>
    // 3. Verify Signature
    int result = uECC_verify(
        ECDSA_public_key_xy,
        digest,
        32,
        footer->signature,
 8000aee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000af2:	f103 0408 	add.w	r4, r3, #8
    int result = uECC_verify(
 8000af6:	f004 fca9 	bl	800544c <uECC_secp256r1>
 8000afa:	4603      	mov	r3, r0
 8000afc:	f107 0108 	add.w	r1, r7, #8
 8000b00:	9300      	str	r3, [sp, #0]
 8000b02:	4623      	mov	r3, r4
 8000b04:	2220      	movs	r2, #32
 8000b06:	4805      	ldr	r0, [pc, #20]	@ (8000b1c <Firmware_Is_Valid+0x84>)
 8000b08:	f004 ff7a 	bl	8005a00 <uECC_verify>
 8000b0c:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        uECC_secp256r1()
    );

    return result; // 1 = Valid, 0 = Invalid
 8000b10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	37ac      	adds	r7, #172	@ 0xac
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd90      	pop	{r4, r7, pc}
 8000b1c:	08006da0 	.word	0x08006da0

08000b20 <Bootloader_JumpToApp>:


#include "main.h"
#include "jump_to_app.h"
#include "mem_layout.h"
void Bootloader_JumpToApp(void) {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b086      	sub	sp, #24
 8000b24:	af00      	add	r7, sp, #0
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
 8000b26:	4b23      	ldr	r3, [pc, #140]	@ (8000bb4 <Bootloader_JumpToApp+0x94>)
 8000b28:	613b      	str	r3, [r7, #16]
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	3304      	adds	r3, #4
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	60bb      	str	r3, [r7, #8]

    //volatile uint32_t ctrl = __get_CONTROL();

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d033      	beq.n	8000baa <Bootloader_JumpToApp+0x8a>
        return;
    }

    // 1. DISABLE MPU (The ONLY new thing you need)
    HAL_MPU_Disable();
 8000b42:	f000 fdf7 	bl	8001734 <HAL_MPU_Disable>

    // 2. DISABLE SYSTICK
    SysTick->CTRL = 0;
 8000b46:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb8 <Bootloader_JumpToApp+0x98>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb8 <Bootloader_JumpToApp+0x98>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 8000b52:	4b19      	ldr	r3, [pc, #100]	@ (8000bb8 <Bootloader_JumpToApp+0x98>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	609a      	str	r2, [r3, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b58:	b672      	cpsid	i
}
 8000b5a:	bf00      	nop

    // 4. DISABLE INTERRUPTS
    __disable_irq();


    HAL_DeInit();
 8000b5c:	f000 fc66 	bl	800142c <HAL_DeInit>

    // 5. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
 8000b60:	2300      	movs	r3, #0
 8000b62:	617b      	str	r3, [r7, #20]
 8000b64:	e010      	b.n	8000b88 <Bootloader_JumpToApp+0x68>
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000b66:	4a15      	ldr	r2, [pc, #84]	@ (8000bbc <Bootloader_JumpToApp+0x9c>)
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	3320      	adds	r3, #32
 8000b6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b70:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8000b74:	4a11      	ldr	r2, [pc, #68]	@ (8000bbc <Bootloader_JumpToApp+0x9c>)
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	3360      	adds	r3, #96	@ 0x60
 8000b7a:	f04f 31ff 	mov.w	r1, #4294967295
 8000b7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	3301      	adds	r3, #1
 8000b86:	617b      	str	r3, [r7, #20]
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	2b07      	cmp	r3, #7
 8000b8c:	ddeb      	ble.n	8000b66 <Bootloader_JumpToApp+0x46>
    }

    // 6. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 8000b8e:	4a0c      	ldr	r2, [pc, #48]	@ (8000bc0 <Bootloader_JumpToApp+0xa0>)
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	6093      	str	r3, [r2, #8]
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	f383 8808 	msr	MSP, r3
}
 8000b9e:	bf00      	nop

    // 7. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	607b      	str	r3, [r7, #4]
    pJump();
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	4798      	blx	r3
 8000ba8:	e000      	b.n	8000bac <Bootloader_JumpToApp+0x8c>
        return;
 8000baa:	bf00      	nop
}
 8000bac:	3718      	adds	r7, #24
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	08040000 	.word	0x08040000
 8000bb8:	e000e010 	.word	0xe000e010
 8000bbc:	e000e100 	.word	0xe000e100
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000bca:	f000 f97b 	bl	8000ec4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bce:	f000 fc20 	bl	8001412 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bd2:	f000 f887 	bl	8000ce4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bd6:	f000 f91d 	bl	8000e14 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000bda:	f000 f8eb 	bl	8000db4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  	tfp_init(&huart1);
 8000bde:	482e      	ldr	r0, [pc, #184]	@ (8000c98 <main+0xd4>)
 8000be0:	f000 fa9e 	bl	8001120 <tfp_init>
	printf("\r\n========================================\r\n");
 8000be4:	482d      	ldr	r0, [pc, #180]	@ (8000c9c <main+0xd8>)
 8000be6:	f000 fb31 	bl	800124c <tfp_printf>
	printf("Starting Bootloader Version-(%d,%d)\r\n", 1, 6);
 8000bea:	2206      	movs	r2, #6
 8000bec:	2101      	movs	r1, #1
 8000bee:	482c      	ldr	r0, [pc, #176]	@ (8000ca0 <main+0xdc>)
 8000bf0:	f000 fb2c 	bl	800124c <tfp_printf>
	printf("========================================\r\n");
 8000bf4:	482b      	ldr	r0, [pc, #172]	@ (8000ca4 <main+0xe0>)
 8000bf6:	f000 fb29 	bl	800124c <tfp_printf>



	// 1. Read Config (This loads defaults into RAM if Flash is empty)
	  BL_ReadConfig(&config);
 8000bfa:	482b      	ldr	r0, [pc, #172]	@ (8000ca8 <main+0xe4>)
 8000bfc:	f7ff fc9a 	bl	8000534 <BL_ReadConfig>

	  // 2. CHECK USER BUTTON (PI11 on F746 Discovery)
	  // If Button is Pressed (High), Force Update Mode
	  if (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_11) == GPIO_PIN_SET) {
 8000c00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c04:	4829      	ldr	r0, [pc, #164]	@ (8000cac <main+0xe8>)
 8000c06:	f001 fa5d 	bl	80020c4 <HAL_GPIO_ReadPin>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d105      	bne.n	8000c1c <main+0x58>
	      printf("[BL] Button Pressed! Forcing Update Mode...\r\n");
 8000c10:	4827      	ldr	r0, [pc, #156]	@ (8000cb0 <main+0xec>)
 8000c12:	f000 fb1b 	bl	800124c <tfp_printf>
	      config.system_status = STATE_UPDATE_REQ;
 8000c16:	4b24      	ldr	r3, [pc, #144]	@ (8000ca8 <main+0xe4>)
 8000c18:	2202      	movs	r2, #2
 8000c1a:	605a      	str	r2, [r3, #4]
	config.boot_failure_count = 0;

	// COMMIT: Save to Flash before we Reset
	BL_WriteConfig(&config);*/

	switch(config.system_status){
 8000c1c:	4b22      	ldr	r3, [pc, #136]	@ (8000ca8 <main+0xe4>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	2b02      	cmp	r3, #2
 8000c22:	d10d      	bne.n	8000c40 <main+0x7c>
      case STATE_UPDATE_REQ:
          printf("[BL] State: UPDATE REQUESTED.\r\n");
 8000c24:	4823      	ldr	r0, [pc, #140]	@ (8000cb4 <main+0xf0>)
 8000c26:	f000 fb11 	bl	800124c <tfp_printf>
          BL_Swap_NoBuffer();
 8000c2a:	f7ff fe7f 	bl	800092c <BL_Swap_NoBuffer>

          // If Swap returns, it failed. Revert to Normal to avoid loop.
          printf("[BL] Update Failed. Reverting state.\r\n");
 8000c2e:	4822      	ldr	r0, [pc, #136]	@ (8000cb8 <main+0xf4>)
 8000c30:	f000 fb0c 	bl	800124c <tfp_printf>
          config.system_status = STATE_NORMAL;
 8000c34:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca8 <main+0xe4>)
 8000c36:	2201      	movs	r2, #1
 8000c38:	605a      	str	r2, [r3, #4]
          BL_WriteConfig(&config);
 8000c3a:	481b      	ldr	r0, [pc, #108]	@ (8000ca8 <main+0xe4>)
 8000c3c:	f7ff fc9c 	bl	8000578 <BL_WriteConfig>
          // Fall through to try booting whatever is in S5

      case STATE_NORMAL:
      default:
    	  printf("[BL] Checking S5...\r\n");
 8000c40:	481e      	ldr	r0, [pc, #120]	@ (8000cbc <main+0xf8>)
 8000c42:	f000 fb03 	bl	800124c <tfp_printf>

			// Read the Initial Stack Pointer (First word of Vector Table)
			uint32_t msp = *(uint32_t*)APP_ACTIVE_START_ADDR;
 8000c46:	4b1e      	ldr	r3, [pc, #120]	@ (8000cc0 <main+0xfc>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	607b      	str	r3, [r7, #4]

			// Read Reset Vector (Second word)
			uint32_t reset_vector = *(uint32_t*)(APP_ACTIVE_START_ADDR + 4);
 8000c4c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc4 <main+0x100>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	603b      	str	r3, [r7, #0]

			// Check if MSP is in RAM (approx 0x20000000 to 0x20050000)
			// AND Reset Vector is in Flash S5 (0x0804xxxx)
			if ((msp & 0x2FF00000) == 0x20000000 &&
 8000c52:	687a      	ldr	r2, [r7, #4]
 8000c54:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc8 <main+0x104>)
 8000c56:	4013      	ands	r3, r2
 8000c58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000c5c:	d10d      	bne.n	8000c7a <main+0xb6>
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	4a1a      	ldr	r2, [pc, #104]	@ (8000ccc <main+0x108>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d909      	bls.n	8000c7a <main+0xb6>
				(reset_vector >= APP_ACTIVE_START_ADDR && reset_vector < 0x08080000))
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	4a19      	ldr	r2, [pc, #100]	@ (8000cd0 <main+0x10c>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d805      	bhi.n	8000c7a <main+0xb6>
			{
				printf("[BL] Valid App found! Jumping...\r\n");
 8000c6e:	4819      	ldr	r0, [pc, #100]	@ (8000cd4 <main+0x110>)
 8000c70:	f000 faec 	bl	800124c <tfp_printf>
				Bootloader_JumpToApp();
 8000c74:	f7ff ff54 	bl	8000b20 <Bootloader_JumpToApp>
 8000c78:	e00a      	b.n	8000c90 <main+0xcc>
			}
			else
			{
				printf("[ERROR] S5 Invalid.\r\n");
 8000c7a:	4817      	ldr	r0, [pc, #92]	@ (8000cd8 <main+0x114>)
 8000c7c:	f000 fae6 	bl	800124c <tfp_printf>
				printf("  MSP: 0x%08X (Expected ~0x2000xxxx)\r\n", (unsigned int)msp);
 8000c80:	6879      	ldr	r1, [r7, #4]
 8000c82:	4816      	ldr	r0, [pc, #88]	@ (8000cdc <main+0x118>)
 8000c84:	f000 fae2 	bl	800124c <tfp_printf>
				printf("  PC:  0x%08X (Expected ~0x0804xxxx)\r\n", (unsigned int)reset_vector);
 8000c88:	6839      	ldr	r1, [r7, #0]
 8000c8a:	4815      	ldr	r0, [pc, #84]	@ (8000ce0 <main+0x11c>)
 8000c8c:	f000 fade 	bl	800124c <tfp_printf>
				// ... Error loop ...
			}
break;
 8000c90:	bf00      	nop

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c92:	bf00      	nop
 8000c94:	e7fd      	b.n	8000c92 <main+0xce>
 8000c96:	bf00      	nop
 8000c98:	2000002c 	.word	0x2000002c
 8000c9c:	0800697c 	.word	0x0800697c
 8000ca0:	080069ac 	.word	0x080069ac
 8000ca4:	080069d4 	.word	0x080069d4
 8000ca8:	200000b8 	.word	0x200000b8
 8000cac:	40022000 	.word	0x40022000
 8000cb0:	08006a00 	.word	0x08006a00
 8000cb4:	08006a30 	.word	0x08006a30
 8000cb8:	08006a50 	.word	0x08006a50
 8000cbc:	08006a78 	.word	0x08006a78
 8000cc0:	08040000 	.word	0x08040000
 8000cc4:	08040004 	.word	0x08040004
 8000cc8:	2ff00000 	.word	0x2ff00000
 8000ccc:	0803ffff 	.word	0x0803ffff
 8000cd0:	0807ffff 	.word	0x0807ffff
 8000cd4:	08006a90 	.word	0x08006a90
 8000cd8:	08006ab4 	.word	0x08006ab4
 8000cdc:	08006acc 	.word	0x08006acc
 8000ce0:	08006af4 	.word	0x08006af4

08000ce4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b094      	sub	sp, #80	@ 0x50
 8000ce8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cea:	f107 0320 	add.w	r3, r7, #32
 8000cee:	2230      	movs	r2, #48	@ 0x30
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f005 fcdd 	bl	80066b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cf8:	f107 030c 	add.w	r3, r7, #12
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
 8000d06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d08:	4b28      	ldr	r3, [pc, #160]	@ (8000dac <SystemClock_Config+0xc8>)
 8000d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d0c:	4a27      	ldr	r2, [pc, #156]	@ (8000dac <SystemClock_Config+0xc8>)
 8000d0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d12:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d14:	4b25      	ldr	r3, [pc, #148]	@ (8000dac <SystemClock_Config+0xc8>)
 8000d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d1c:	60bb      	str	r3, [r7, #8]
 8000d1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d20:	4b23      	ldr	r3, [pc, #140]	@ (8000db0 <SystemClock_Config+0xcc>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d28:	4a21      	ldr	r2, [pc, #132]	@ (8000db0 <SystemClock_Config+0xcc>)
 8000d2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d2e:	6013      	str	r3, [r2, #0]
 8000d30:	4b1f      	ldr	r3, [pc, #124]	@ (8000db0 <SystemClock_Config+0xcc>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d38:	607b      	str	r3, [r7, #4]
 8000d3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d40:	2301      	movs	r3, #1
 8000d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d44:	2310      	movs	r3, #16
 8000d46:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 8000d50:	230a      	movs	r3, #10
 8000d52:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 210;
 8000d54:	23d2      	movs	r3, #210	@ 0xd2
 8000d56:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d60:	f107 0320 	add.w	r3, r7, #32
 8000d64:	4618      	mov	r0, r3
 8000d66:	f001 f9df 	bl	8002128 <HAL_RCC_OscConfig>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000d70:	f000 f8e8 	bl	8000f44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d74:	230f      	movs	r3, #15
 8000d76:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d80:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d8a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000d8c:	f107 030c 	add.w	r3, r7, #12
 8000d90:	2105      	movs	r1, #5
 8000d92:	4618      	mov	r0, r3
 8000d94:	f001 fc6c 	bl	8002670 <HAL_RCC_ClockConfig>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000d9e:	f000 f8d1 	bl	8000f44 <Error_Handler>
  }
}
 8000da2:	bf00      	nop
 8000da4:	3750      	adds	r7, #80	@ 0x50
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40023800 	.word	0x40023800
 8000db0:	40007000 	.word	0x40007000

08000db4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000db8:	4b14      	ldr	r3, [pc, #80]	@ (8000e0c <MX_USART1_UART_Init+0x58>)
 8000dba:	4a15      	ldr	r2, [pc, #84]	@ (8000e10 <MX_USART1_UART_Init+0x5c>)
 8000dbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dbe:	4b13      	ldr	r3, [pc, #76]	@ (8000e0c <MX_USART1_UART_Init+0x58>)
 8000dc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dc6:	4b11      	ldr	r3, [pc, #68]	@ (8000e0c <MX_USART1_UART_Init+0x58>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8000e0c <MX_USART1_UART_Init+0x58>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e0c <MX_USART1_UART_Init+0x58>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e0c <MX_USART1_UART_Init+0x58>)
 8000dda:	220c      	movs	r2, #12
 8000ddc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dde:	4b0b      	ldr	r3, [pc, #44]	@ (8000e0c <MX_USART1_UART_Init+0x58>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000de4:	4b09      	ldr	r3, [pc, #36]	@ (8000e0c <MX_USART1_UART_Init+0x58>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dea:	4b08      	ldr	r3, [pc, #32]	@ (8000e0c <MX_USART1_UART_Init+0x58>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000df0:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <MX_USART1_UART_Init+0x58>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000df6:	4805      	ldr	r0, [pc, #20]	@ (8000e0c <MX_USART1_UART_Init+0x58>)
 8000df8:	f002 fa10 	bl	800321c <HAL_UART_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000e02:	f000 f89f 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	2000002c 	.word	0x2000002c
 8000e10:	40011000 	.word	0x40011000

08000e14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1a:	f107 030c 	add.w	r3, r7, #12
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	605a      	str	r2, [r3, #4]
 8000e24:	609a      	str	r2, [r3, #8]
 8000e26:	60da      	str	r2, [r3, #12]
 8000e28:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2a:	4b24      	ldr	r3, [pc, #144]	@ (8000ebc <MX_GPIO_Init+0xa8>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	4a23      	ldr	r2, [pc, #140]	@ (8000ebc <MX_GPIO_Init+0xa8>)
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e36:	4b21      	ldr	r3, [pc, #132]	@ (8000ebc <MX_GPIO_Init+0xa8>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	60bb      	str	r3, [r7, #8]
 8000e40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e42:	4b1e      	ldr	r3, [pc, #120]	@ (8000ebc <MX_GPIO_Init+0xa8>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	4a1d      	ldr	r2, [pc, #116]	@ (8000ebc <MX_GPIO_Init+0xa8>)
 8000e48:	f043 0302 	orr.w	r3, r3, #2
 8000e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000ebc <MX_GPIO_Init+0xa8>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	f003 0302 	and.w	r3, r3, #2
 8000e56:	607b      	str	r3, [r7, #4]
 8000e58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000e5a:	4b18      	ldr	r3, [pc, #96]	@ (8000ebc <MX_GPIO_Init+0xa8>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	4a17      	ldr	r2, [pc, #92]	@ (8000ebc <MX_GPIO_Init+0xa8>)
 8000e60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e66:	4b15      	ldr	r3, [pc, #84]	@ (8000ebc <MX_GPIO_Init+0xa8>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e6e:	603b      	str	r3, [r7, #0]
 8000e70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 8000e72:	2200      	movs	r2, #0
 8000e74:	2102      	movs	r1, #2
 8000e76:	4812      	ldr	r0, [pc, #72]	@ (8000ec0 <MX_GPIO_Init+0xac>)
 8000e78:	f001 f93c 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e80:	2301      	movs	r3, #1
 8000e82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000e8c:	f107 030c 	add.w	r3, r7, #12
 8000e90:	4619      	mov	r1, r3
 8000e92:	480b      	ldr	r0, [pc, #44]	@ (8000ec0 <MX_GPIO_Init+0xac>)
 8000e94:	f000 ff6a 	bl	8001d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PI11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000e98:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000e9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000ea6:	f107 030c 	add.w	r3, r7, #12
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4804      	ldr	r0, [pc, #16]	@ (8000ec0 <MX_GPIO_Init+0xac>)
 8000eae:	f000 ff5d 	bl	8001d6c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000eb2:	bf00      	nop
 8000eb4:	3720      	adds	r7, #32
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40023800 	.word	0x40023800
 8000ec0:	40022000 	.word	0x40022000

08000ec4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000eca:	463b      	mov	r3, r7
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000ed6:	f000 fc2d 	bl	8001734 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000eda:	2301      	movs	r3, #1
 8000edc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08000000;
 8000ee2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ee6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8000ee8:	230f      	movs	r3, #15
 8000eea:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000eec:	2300      	movs	r3, #0
 8000eee:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 8000ef4:	2306      	movs	r3, #6
 8000ef6:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000efc:	2300      	movs	r3, #0
 8000efe:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000f00:	2301      	movs	r3, #1
 8000f02:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f04:	2300      	movs	r3, #0
 8000f06:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f08:	463b      	mov	r3, r7
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f000 fc4a 	bl	80017a4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000f10:	2301      	movs	r3, #1
 8000f12:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08010000;
 8000f14:	4b0a      	ldr	r3, [pc, #40]	@ (8000f40 <MPU_Config+0x7c>)
 8000f16:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8000f18:	230e      	movs	r3, #14
 8000f1a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f20:	2301      	movs	r3, #1
 8000f22:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	73bb      	strb	r3, [r7, #14]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f28:	463b      	mov	r3, r7
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 fc3a 	bl	80017a4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f30:	2004      	movs	r0, #4
 8000f32:	f000 fc17 	bl	8001764 <HAL_MPU_Enable>

}
 8000f36:	bf00      	nop
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	08010000 	.word	0x08010000

08000f44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f48:	b672      	cpsid	i
}
 8000f4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f4c:	bf00      	nop
 8000f4e:	e7fd      	b.n	8000f4c <Error_Handler+0x8>

08000f50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f56:	4b0f      	ldr	r3, [pc, #60]	@ (8000f94 <HAL_MspInit+0x44>)
 8000f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5a:	4a0e      	ldr	r2, [pc, #56]	@ (8000f94 <HAL_MspInit+0x44>)
 8000f5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f62:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <HAL_MspInit+0x44>)
 8000f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f6a:	607b      	str	r3, [r7, #4]
 8000f6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f6e:	4b09      	ldr	r3, [pc, #36]	@ (8000f94 <HAL_MspInit+0x44>)
 8000f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f72:	4a08      	ldr	r2, [pc, #32]	@ (8000f94 <HAL_MspInit+0x44>)
 8000f74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f7a:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <HAL_MspInit+0x44>)
 8000f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f82:	603b      	str	r3, [r7, #0]
 8000f84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	40023800 	.word	0x40023800

08000f98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b0ac      	sub	sp, #176	@ 0xb0
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fb0:	f107 0318 	add.w	r3, r7, #24
 8000fb4:	2284      	movs	r2, #132	@ 0x84
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f005 fb7a 	bl	80066b2 <memset>
  if(huart->Instance==USART1)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a32      	ldr	r2, [pc, #200]	@ (800108c <HAL_UART_MspInit+0xf4>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d15c      	bne.n	8001082 <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000fc8:	2340      	movs	r3, #64	@ 0x40
 8000fca:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fd0:	f107 0318 	add.w	r3, r7, #24
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f001 fd31 	bl	8002a3c <HAL_RCCEx_PeriphCLKConfig>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000fe0:	f7ff ffb0 	bl	8000f44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fe4:	4b2a      	ldr	r3, [pc, #168]	@ (8001090 <HAL_UART_MspInit+0xf8>)
 8000fe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fe8:	4a29      	ldr	r2, [pc, #164]	@ (8001090 <HAL_UART_MspInit+0xf8>)
 8000fea:	f043 0310 	orr.w	r3, r3, #16
 8000fee:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ff0:	4b27      	ldr	r3, [pc, #156]	@ (8001090 <HAL_UART_MspInit+0xf8>)
 8000ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ff4:	f003 0310 	and.w	r3, r3, #16
 8000ff8:	617b      	str	r3, [r7, #20]
 8000ffa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffc:	4b24      	ldr	r3, [pc, #144]	@ (8001090 <HAL_UART_MspInit+0xf8>)
 8000ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001000:	4a23      	ldr	r2, [pc, #140]	@ (8001090 <HAL_UART_MspInit+0xf8>)
 8001002:	f043 0302 	orr.w	r3, r3, #2
 8001006:	6313      	str	r3, [r2, #48]	@ 0x30
 8001008:	4b21      	ldr	r3, [pc, #132]	@ (8001090 <HAL_UART_MspInit+0xf8>)
 800100a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100c:	f003 0302 	and.w	r3, r3, #2
 8001010:	613b      	str	r3, [r7, #16]
 8001012:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001014:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <HAL_UART_MspInit+0xf8>)
 8001016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001018:	4a1d      	ldr	r2, [pc, #116]	@ (8001090 <HAL_UART_MspInit+0xf8>)
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001020:	4b1b      	ldr	r3, [pc, #108]	@ (8001090 <HAL_UART_MspInit+0xf8>)
 8001022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800102c:	2380      	movs	r3, #128	@ 0x80
 800102e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001032:	2302      	movs	r3, #2
 8001034:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103e:	2303      	movs	r3, #3
 8001040:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001044:	2307      	movs	r3, #7
 8001046:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800104e:	4619      	mov	r1, r3
 8001050:	4810      	ldr	r0, [pc, #64]	@ (8001094 <HAL_UART_MspInit+0xfc>)
 8001052:	f000 fe8b 	bl	8001d6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001056:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800105a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105e:	2302      	movs	r3, #2
 8001060:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800106a:	2303      	movs	r3, #3
 800106c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001070:	2307      	movs	r3, #7
 8001072:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001076:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800107a:	4619      	mov	r1, r3
 800107c:	4806      	ldr	r0, [pc, #24]	@ (8001098 <HAL_UART_MspInit+0x100>)
 800107e:	f000 fe75 	bl	8001d6c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001082:	bf00      	nop
 8001084:	37b0      	adds	r7, #176	@ 0xb0
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40011000 	.word	0x40011000
 8001090:	40023800 	.word	0x40023800
 8001094:	40020400 	.word	0x40020400
 8001098:	40020000 	.word	0x40020000

0800109c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <NMI_Handler+0x4>

080010a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <HardFault_Handler+0x4>

080010ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <MemManage_Handler+0x4>

080010b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <BusFault_Handler+0x4>

080010bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <UsageFault_Handler+0x4>

080010c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d2:	b480      	push	{r7}
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f2:	f000 f9ff 	bl	80014f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
	...

080010fc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001100:	4b06      	ldr	r3, [pc, #24]	@ (800111c <SystemInit+0x20>)
 8001102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001106:	4a05      	ldr	r2, [pc, #20]	@ (800111c <SystemInit+0x20>)
 8001108:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800110c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	e000ed00 	.word	0xe000ed00

08001120 <tfp_init>:
#include "tiny_printf.h"
#include "stm32f7xx_hal.h" // Change this if using a different series

static UART_HandleTypeDef *g_uart_handle = NULL;

void tfp_init(void* handle) {
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
    g_uart_handle = (UART_HandleTypeDef*)handle;
 8001128:	4a04      	ldr	r2, [pc, #16]	@ (800113c <tfp_init+0x1c>)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6013      	str	r3, [r2, #0]
}
 800112e:	bf00      	nop
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	200000d8 	.word	0x200000d8

08001140 <_tfp_putc>:

static void _tfp_putc(char c) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	71fb      	strb	r3, [r7, #7]
    if (g_uart_handle) {
 800114a:	4b07      	ldr	r3, [pc, #28]	@ (8001168 <_tfp_putc+0x28>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d006      	beq.n	8001160 <_tfp_putc+0x20>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 8001152:	4b05      	ldr	r3, [pc, #20]	@ (8001168 <_tfp_putc+0x28>)
 8001154:	6818      	ldr	r0, [r3, #0]
 8001156:	1df9      	adds	r1, r7, #7
 8001158:	2364      	movs	r3, #100	@ 0x64
 800115a:	2201      	movs	r2, #1
 800115c:	f002 f8ac 	bl	80032b8 <HAL_UART_Transmit>
    }
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	200000d8 	.word	0x200000d8

0800116c <_tfp_puts>:

static void _tfp_puts(char *s) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
    while (*s) _tfp_putc(*s++);
 8001174:	e006      	b.n	8001184 <_tfp_puts+0x18>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	1c5a      	adds	r2, r3, #1
 800117a:	607a      	str	r2, [r7, #4]
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ffde 	bl	8001140 <_tfp_putc>
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d1f4      	bne.n	8001176 <_tfp_puts+0xa>
}
 800118c:	bf00      	nop
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <_tfp_print_unsigned>:

static void _tfp_print_unsigned(uint32_t i, int base) {
 8001198:	b5b0      	push	{r4, r5, r7, lr}
 800119a:	b090      	sub	sp, #64	@ 0x40
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
    const char hex[] = "0123456789ABCDEF";
 80011a2:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <_tfp_print_unsigned+0x84>)
 80011a4:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80011a8:	461d      	mov	r5, r3
 80011aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ae:	682b      	ldr	r3, [r5, #0]
 80011b0:	7023      	strb	r3, [r4, #0]
    char buf[32];
    int pos = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (i == 0) {
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d11a      	bne.n	80011f2 <_tfp_print_unsigned+0x5a>
        _tfp_putc('0');
 80011bc:	2030      	movs	r0, #48	@ 0x30
 80011be:	f7ff ffbf 	bl	8001140 <_tfp_putc>
 80011c2:	e028      	b.n	8001216 <_tfp_print_unsigned+0x7e>
        return;
    }
    while (i > 0) {
        buf[pos++] = hex[i % base];
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80011cc:	fb01 f202 	mul.w	r2, r1, r2
 80011d0:	1a9a      	subs	r2, r3, r2
 80011d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011d4:	1c59      	adds	r1, r3, #1
 80011d6:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80011d8:	3240      	adds	r2, #64	@ 0x40
 80011da:	443a      	add	r2, r7
 80011dc:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80011e0:	3340      	adds	r3, #64	@ 0x40
 80011e2:	443b      	add	r3, r7
 80011e4:	f803 2c38 	strb.w	r2, [r3, #-56]
        i /= base;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f0:	607b      	str	r3, [r7, #4]
    while (i > 0) {
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d1e5      	bne.n	80011c4 <_tfp_print_unsigned+0x2c>
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
 80011f8:	e00a      	b.n	8001210 <_tfp_print_unsigned+0x78>
 80011fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011fc:	3b01      	subs	r3, #1
 80011fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001200:	f107 0208 	add.w	r2, r7, #8
 8001204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001206:	4413      	add	r3, r2
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff ff98 	bl	8001140 <_tfp_putc>
 8001210:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001212:	2b00      	cmp	r3, #0
 8001214:	dcf1      	bgt.n	80011fa <_tfp_print_unsigned+0x62>
}
 8001216:	3740      	adds	r7, #64	@ 0x40
 8001218:	46bd      	mov	sp, r7
 800121a:	bdb0      	pop	{r4, r5, r7, pc}
 800121c:	08006d4c 	.word	0x08006d4c

08001220 <_tfp_print_signed>:

static void _tfp_print_signed(int32_t i) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
    if (i < 0) {
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2b00      	cmp	r3, #0
 800122c:	da05      	bge.n	800123a <_tfp_print_signed+0x1a>
        _tfp_putc('-');
 800122e:	202d      	movs	r0, #45	@ 0x2d
 8001230:	f7ff ff86 	bl	8001140 <_tfp_putc>
        i = -i;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	425b      	negs	r3, r3
 8001238:	607b      	str	r3, [r7, #4]
    }
    _tfp_print_unsigned((uint32_t)i, 10);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	210a      	movs	r1, #10
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff ffaa 	bl	8001198 <_tfp_print_unsigned>
}
 8001244:	bf00      	nop
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <tfp_printf>:

void tfp_printf(const char *fmt, ...) {
 800124c:	b40f      	push	{r0, r1, r2, r3}
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
    va_list va;
    va_start(va, fmt);
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	603b      	str	r3, [r7, #0]
    char ch;

    while ((ch = *fmt++) != 0) {
 800125a:	e09d      	b.n	8001398 <tfp_printf+0x14c>
        if (ch != '%') {
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	2b25      	cmp	r3, #37	@ 0x25
 8001260:	d004      	beq.n	800126c <tfp_printf+0x20>
            _tfp_putc(ch);
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ff6b 	bl	8001140 <_tfp_putc>
            continue;
 800126a:	e095      	b.n	8001398 <tfp_printf+0x14c>
        }
        ch = *fmt++;
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	1c5a      	adds	r2, r3, #1
 8001270:	613a      	str	r2, [r7, #16]
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	71fb      	strb	r3, [r7, #7]
        switch (ch) {
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	2b00      	cmp	r3, #0
 800127a:	f000 8097 	beq.w	80013ac <tfp_printf+0x160>
 800127e:	2b00      	cmp	r3, #0
 8001280:	f2c0 8085 	blt.w	800138e <tfp_printf+0x142>
 8001284:	2b78      	cmp	r3, #120	@ 0x78
 8001286:	f300 8082 	bgt.w	800138e <tfp_printf+0x142>
 800128a:	2b58      	cmp	r3, #88	@ 0x58
 800128c:	db7f      	blt.n	800138e <tfp_printf+0x142>
 800128e:	3b58      	subs	r3, #88	@ 0x58
 8001290:	2b20      	cmp	r3, #32
 8001292:	d87c      	bhi.n	800138e <tfp_printf+0x142>
 8001294:	a201      	add	r2, pc, #4	@ (adr r2, 800129c <tfp_printf+0x50>)
 8001296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800129a:	bf00      	nop
 800129c:	08001365 	.word	0x08001365
 80012a0:	0800138f 	.word	0x0800138f
 80012a4:	0800138f 	.word	0x0800138f
 80012a8:	0800138f 	.word	0x0800138f
 80012ac:	0800138f 	.word	0x0800138f
 80012b0:	0800138f 	.word	0x0800138f
 80012b4:	0800138f 	.word	0x0800138f
 80012b8:	0800138f 	.word	0x0800138f
 80012bc:	0800138f 	.word	0x0800138f
 80012c0:	0800138f 	.word	0x0800138f
 80012c4:	0800138f 	.word	0x0800138f
 80012c8:	08001321 	.word	0x08001321
 80012cc:	08001343 	.word	0x08001343
 80012d0:	0800138f 	.word	0x0800138f
 80012d4:	0800138f 	.word	0x0800138f
 80012d8:	0800138f 	.word	0x0800138f
 80012dc:	0800138f 	.word	0x0800138f
 80012e0:	0800138f 	.word	0x0800138f
 80012e4:	0800138f 	.word	0x0800138f
 80012e8:	0800138f 	.word	0x0800138f
 80012ec:	0800138f 	.word	0x0800138f
 80012f0:	0800138f 	.word	0x0800138f
 80012f4:	0800138f 	.word	0x0800138f
 80012f8:	0800138f 	.word	0x0800138f
 80012fc:	08001377 	.word	0x08001377
 8001300:	0800138f 	.word	0x0800138f
 8001304:	0800138f 	.word	0x0800138f
 8001308:	08001333 	.word	0x08001333
 800130c:	0800138f 	.word	0x0800138f
 8001310:	08001353 	.word	0x08001353
 8001314:	0800138f 	.word	0x0800138f
 8001318:	0800138f 	.word	0x0800138f
 800131c:	08001365 	.word	0x08001365
            case 0: goto end;
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	1d1a      	adds	r2, r3, #4
 8001324:	603a      	str	r2, [r7, #0]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff ff08 	bl	8001140 <_tfp_putc>
 8001330:	e032      	b.n	8001398 <tfp_printf+0x14c>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	1d1a      	adds	r2, r3, #4
 8001336:	603a      	str	r2, [r7, #0]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff ff16 	bl	800116c <_tfp_puts>
 8001340:	e02a      	b.n	8001398 <tfp_printf+0x14c>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	1d1a      	adds	r2, r3, #4
 8001346:	603a      	str	r2, [r7, #0]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff ff68 	bl	8001220 <_tfp_print_signed>
 8001350:	e022      	b.n	8001398 <tfp_printf+0x14c>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	1d1a      	adds	r2, r3, #4
 8001356:	603a      	str	r2, [r7, #0]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	210a      	movs	r1, #10
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff ff1b 	bl	8001198 <_tfp_print_unsigned>
 8001362:	e019      	b.n	8001398 <tfp_printf+0x14c>
            case 'x':
            case 'X': _tfp_print_unsigned(va_arg(va, uint32_t), 16); break;
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	1d1a      	adds	r2, r3, #4
 8001368:	603a      	str	r2, [r7, #0]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2110      	movs	r1, #16
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff ff12 	bl	8001198 <_tfp_print_unsigned>
 8001374:	e010      	b.n	8001398 <tfp_printf+0x14c>
            case 'p':
                _tfp_puts("0x");
 8001376:	4811      	ldr	r0, [pc, #68]	@ (80013bc <tfp_printf+0x170>)
 8001378:	f7ff fef8 	bl	800116c <_tfp_puts>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	1d1a      	adds	r2, r3, #4
 8001380:	603a      	str	r2, [r7, #0]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2110      	movs	r1, #16
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff ff06 	bl	8001198 <_tfp_print_unsigned>
                break;
 800138c:	e004      	b.n	8001398 <tfp_printf+0x14c>
            default: _tfp_putc(ch); break;
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff fed5 	bl	8001140 <_tfp_putc>
 8001396:	bf00      	nop
    while ((ch = *fmt++) != 0) {
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	613a      	str	r2, [r7, #16]
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	71fb      	strb	r3, [r7, #7]
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	f47f af59 	bne.w	800125c <tfp_printf+0x10>
        }
    }
end:
 80013aa:	e000      	b.n	80013ae <tfp_printf+0x162>
            case 0: goto end;
 80013ac:	bf00      	nop
    va_end(va);
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80013b8:	b004      	add	sp, #16
 80013ba:	4770      	bx	lr
 80013bc:	08006d60 	.word	0x08006d60

080013c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80013c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013c4:	f7ff fe9a 	bl	80010fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013c8:	480c      	ldr	r0, [pc, #48]	@ (80013fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013ca:	490d      	ldr	r1, [pc, #52]	@ (8001400 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001404 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013d0:	e002      	b.n	80013d8 <LoopCopyDataInit>

080013d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013d6:	3304      	adds	r3, #4

080013d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013dc:	d3f9      	bcc.n	80013d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013de:	4a0a      	ldr	r2, [pc, #40]	@ (8001408 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013e0:	4c0a      	ldr	r4, [pc, #40]	@ (800140c <LoopFillZerobss+0x22>)
  movs r3, #0
 80013e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013e4:	e001      	b.n	80013ea <LoopFillZerobss>

080013e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013e8:	3204      	adds	r2, #4

080013ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013ec:	d3fb      	bcc.n	80013e6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80013ee:	f005 f969 	bl	80066c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013f2:	f7ff fbe7 	bl	8000bc4 <main>
  bx  lr    
 80013f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013f8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80013fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001400:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001404:	080071b8 	.word	0x080071b8
  ldr r2, =_sbss
 8001408:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800140c:	200000fc 	.word	0x200000fc

08001410 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001410:	e7fe      	b.n	8001410 <ADC_IRQHandler>

08001412 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001416:	2003      	movs	r0, #3
 8001418:	f000 f954 	bl	80016c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800141c:	2000      	movs	r0, #0
 800141e:	f000 f839 	bl	8001494 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001422:	f7ff fd95 	bl	8000f50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001426:	2300      	movs	r3, #0
}
 8001428:	4618      	mov	r0, r3
 800142a:	bd80      	pop	{r7, pc}

0800142c <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001430:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <HAL_DeInit+0x54>)
 8001432:	f04f 32ff 	mov.w	r2, #4294967295
 8001436:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001438:	4b11      	ldr	r3, [pc, #68]	@ (8001480 <HAL_DeInit+0x54>)
 800143a:	2200      	movs	r2, #0
 800143c:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 800143e:	4b10      	ldr	r3, [pc, #64]	@ (8001480 <HAL_DeInit+0x54>)
 8001440:	f04f 32ff 	mov.w	r2, #4294967295
 8001444:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8001446:	4b0e      	ldr	r3, [pc, #56]	@ (8001480 <HAL_DeInit+0x54>)
 8001448:	2200      	movs	r2, #0
 800144a:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 800144c:	4b0c      	ldr	r3, [pc, #48]	@ (8001480 <HAL_DeInit+0x54>)
 800144e:	f04f 32ff 	mov.w	r2, #4294967295
 8001452:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001454:	4b0a      	ldr	r3, [pc, #40]	@ (8001480 <HAL_DeInit+0x54>)
 8001456:	2200      	movs	r2, #0
 8001458:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 800145a:	4b09      	ldr	r3, [pc, #36]	@ (8001480 <HAL_DeInit+0x54>)
 800145c:	f04f 32ff 	mov.w	r2, #4294967295
 8001460:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8001462:	4b07      	ldr	r3, [pc, #28]	@ (8001480 <HAL_DeInit+0x54>)
 8001464:	2200      	movs	r2, #0
 8001466:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8001468:	4b05      	ldr	r3, [pc, #20]	@ (8001480 <HAL_DeInit+0x54>)
 800146a:	f04f 32ff 	mov.w	r2, #4294967295
 800146e:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8001470:	4b03      	ldr	r3, [pc, #12]	@ (8001480 <HAL_DeInit+0x54>)
 8001472:	2200      	movs	r2, #0
 8001474:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001476:	f000 f805 	bl	8001484 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 800147a:	2300      	movs	r3, #0
}
 800147c:	4618      	mov	r0, r3
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40023800 	.word	0x40023800

08001484 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
	...

08001494 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800149c:	4b12      	ldr	r3, [pc, #72]	@ (80014e8 <HAL_InitTick+0x54>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b12      	ldr	r3, [pc, #72]	@ (80014ec <HAL_InitTick+0x58>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 f931 	bl	800171a <HAL_SYSTICK_Config>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e00e      	b.n	80014e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b0f      	cmp	r3, #15
 80014c6:	d80a      	bhi.n	80014de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c8:	2200      	movs	r2, #0
 80014ca:	6879      	ldr	r1, [r7, #4]
 80014cc:	f04f 30ff 	mov.w	r0, #4294967295
 80014d0:	f000 f903 	bl	80016da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d4:	4a06      	ldr	r2, [pc, #24]	@ (80014f0 <HAL_InitTick+0x5c>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014da:	2300      	movs	r3, #0
 80014dc:	e000      	b.n	80014e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000000 	.word	0x20000000
 80014ec:	20000008 	.word	0x20000008
 80014f0:	20000004 	.word	0x20000004

080014f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f8:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <HAL_IncTick+0x20>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	461a      	mov	r2, r3
 80014fe:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <HAL_IncTick+0x24>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4413      	add	r3, r2
 8001504:	4a04      	ldr	r2, [pc, #16]	@ (8001518 <HAL_IncTick+0x24>)
 8001506:	6013      	str	r3, [r2, #0]
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	20000008 	.word	0x20000008
 8001518:	200000dc 	.word	0x200000dc

0800151c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  return uwTick;
 8001520:	4b03      	ldr	r3, [pc, #12]	@ (8001530 <HAL_GetTick+0x14>)
 8001522:	681b      	ldr	r3, [r3, #0]
}
 8001524:	4618      	mov	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	200000dc 	.word	0x200000dc

08001534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f003 0307 	and.w	r3, r3, #7
 8001542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001544:	4b0b      	ldr	r3, [pc, #44]	@ (8001574 <__NVIC_SetPriorityGrouping+0x40>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800154a:	68ba      	ldr	r2, [r7, #8]
 800154c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001550:	4013      	ands	r3, r2
 8001552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800155c:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <__NVIC_SetPriorityGrouping+0x44>)
 800155e:	4313      	orrs	r3, r2
 8001560:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001562:	4a04      	ldr	r2, [pc, #16]	@ (8001574 <__NVIC_SetPriorityGrouping+0x40>)
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	60d3      	str	r3, [r2, #12]
}
 8001568:	bf00      	nop
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	e000ed00 	.word	0xe000ed00
 8001578:	05fa0000 	.word	0x05fa0000

0800157c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001580:	4b04      	ldr	r3, [pc, #16]	@ (8001594 <__NVIC_GetPriorityGrouping+0x18>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	0a1b      	lsrs	r3, r3, #8
 8001586:	f003 0307 	and.w	r3, r3, #7
}
 800158a:	4618      	mov	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	6039      	str	r1, [r7, #0]
 80015a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	db0a      	blt.n	80015c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	b2da      	uxtb	r2, r3
 80015b0:	490c      	ldr	r1, [pc, #48]	@ (80015e4 <__NVIC_SetPriority+0x4c>)
 80015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b6:	0112      	lsls	r2, r2, #4
 80015b8:	b2d2      	uxtb	r2, r2
 80015ba:	440b      	add	r3, r1
 80015bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015c0:	e00a      	b.n	80015d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	b2da      	uxtb	r2, r3
 80015c6:	4908      	ldr	r1, [pc, #32]	@ (80015e8 <__NVIC_SetPriority+0x50>)
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	f003 030f 	and.w	r3, r3, #15
 80015ce:	3b04      	subs	r3, #4
 80015d0:	0112      	lsls	r2, r2, #4
 80015d2:	b2d2      	uxtb	r2, r2
 80015d4:	440b      	add	r3, r1
 80015d6:	761a      	strb	r2, [r3, #24]
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	e000e100 	.word	0xe000e100
 80015e8:	e000ed00 	.word	0xe000ed00

080015ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b089      	sub	sp, #36	@ 0x24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f003 0307 	and.w	r3, r3, #7
 80015fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	f1c3 0307 	rsb	r3, r3, #7
 8001606:	2b04      	cmp	r3, #4
 8001608:	bf28      	it	cs
 800160a:	2304      	movcs	r3, #4
 800160c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	3304      	adds	r3, #4
 8001612:	2b06      	cmp	r3, #6
 8001614:	d902      	bls.n	800161c <NVIC_EncodePriority+0x30>
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	3b03      	subs	r3, #3
 800161a:	e000      	b.n	800161e <NVIC_EncodePriority+0x32>
 800161c:	2300      	movs	r3, #0
 800161e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001620:	f04f 32ff 	mov.w	r2, #4294967295
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	43da      	mvns	r2, r3
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	401a      	ands	r2, r3
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001634:	f04f 31ff 	mov.w	r1, #4294967295
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	fa01 f303 	lsl.w	r3, r1, r3
 800163e:	43d9      	mvns	r1, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001644:	4313      	orrs	r3, r2
         );
}
 8001646:	4618      	mov	r0, r3
 8001648:	3724      	adds	r7, #36	@ 0x24
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
	...

08001654 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001658:	f3bf 8f4f 	dsb	sy
}
 800165c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800165e:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <__NVIC_SystemReset+0x24>)
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001666:	4904      	ldr	r1, [pc, #16]	@ (8001678 <__NVIC_SystemReset+0x24>)
 8001668:	4b04      	ldr	r3, [pc, #16]	@ (800167c <__NVIC_SystemReset+0x28>)
 800166a:	4313      	orrs	r3, r2
 800166c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800166e:	f3bf 8f4f 	dsb	sy
}
 8001672:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <__NVIC_SystemReset+0x20>
 8001678:	e000ed00 	.word	0xe000ed00
 800167c:	05fa0004 	.word	0x05fa0004

08001680 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001690:	d301      	bcc.n	8001696 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001692:	2301      	movs	r3, #1
 8001694:	e00f      	b.n	80016b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001696:	4a0a      	ldr	r2, [pc, #40]	@ (80016c0 <SysTick_Config+0x40>)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3b01      	subs	r3, #1
 800169c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800169e:	210f      	movs	r1, #15
 80016a0:	f04f 30ff 	mov.w	r0, #4294967295
 80016a4:	f7ff ff78 	bl	8001598 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016a8:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <SysTick_Config+0x40>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ae:	4b04      	ldr	r3, [pc, #16]	@ (80016c0 <SysTick_Config+0x40>)
 80016b0:	2207      	movs	r2, #7
 80016b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	e000e010 	.word	0xe000e010

080016c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff ff31 	bl	8001534 <__NVIC_SetPriorityGrouping>
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016da:	b580      	push	{r7, lr}
 80016dc:	b086      	sub	sp, #24
 80016de:	af00      	add	r7, sp, #0
 80016e0:	4603      	mov	r3, r0
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016ec:	f7ff ff46 	bl	800157c <__NVIC_GetPriorityGrouping>
 80016f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	68b9      	ldr	r1, [r7, #8]
 80016f6:	6978      	ldr	r0, [r7, #20]
 80016f8:	f7ff ff78 	bl	80015ec <NVIC_EncodePriority>
 80016fc:	4602      	mov	r2, r0
 80016fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001702:	4611      	mov	r1, r2
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff ff47 	bl	8001598 <__NVIC_SetPriority>
}
 800170a:	bf00      	nop
 800170c:	3718      	adds	r7, #24
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001716:	f7ff ff9d 	bl	8001654 <__NVIC_SystemReset>

0800171a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff ffac 	bl	8001680 <SysTick_Config>
 8001728:	4603      	mov	r3, r0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
	...

08001734 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001738:	f3bf 8f5f 	dmb	sy
}
 800173c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800173e:	4b07      	ldr	r3, [pc, #28]	@ (800175c <HAL_MPU_Disable+0x28>)
 8001740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001742:	4a06      	ldr	r2, [pc, #24]	@ (800175c <HAL_MPU_Disable+0x28>)
 8001744:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001748:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800174a:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <HAL_MPU_Disable+0x2c>)
 800174c:	2200      	movs	r2, #0
 800174e:	605a      	str	r2, [r3, #4]
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	e000ed00 	.word	0xe000ed00
 8001760:	e000ed90 	.word	0xe000ed90

08001764 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800176c:	4a0b      	ldr	r2, [pc, #44]	@ (800179c <HAL_MPU_Enable+0x38>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001776:	4b0a      	ldr	r3, [pc, #40]	@ (80017a0 <HAL_MPU_Enable+0x3c>)
 8001778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177a:	4a09      	ldr	r2, [pc, #36]	@ (80017a0 <HAL_MPU_Enable+0x3c>)
 800177c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001780:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001782:	f3bf 8f4f 	dsb	sy
}
 8001786:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001788:	f3bf 8f6f 	isb	sy
}
 800178c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800178e:	bf00      	nop
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	e000ed90 	.word	0xe000ed90
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	785a      	ldrb	r2, [r3, #1]
 80017b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017b2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80017b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	4a19      	ldr	r2, [pc, #100]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017ba:	f023 0301 	bic.w	r3, r3, #1
 80017be:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80017c0:	4a17      	ldr	r2, [pc, #92]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	7b1b      	ldrb	r3, [r3, #12]
 80017cc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	7adb      	ldrb	r3, [r3, #11]
 80017d2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	7a9b      	ldrb	r3, [r3, #10]
 80017da:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	7b5b      	ldrb	r3, [r3, #13]
 80017e2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	7b9b      	ldrb	r3, [r3, #14]
 80017ea:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	7bdb      	ldrb	r3, [r3, #15]
 80017f2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	7a5b      	ldrb	r3, [r3, #9]
 80017fa:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017fc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	7a1b      	ldrb	r3, [r3, #8]
 8001802:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001804:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	7812      	ldrb	r2, [r2, #0]
 800180a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800180c:	4a04      	ldr	r2, [pc, #16]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800180e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001810:	6113      	str	r3, [r2, #16]
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	e000ed90 	.word	0xe000ed90

08001824 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	60b9      	str	r1, [r7, #8]
 800182e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001832:	4b27      	ldr	r3, [pc, #156]	@ (80018d0 <HAL_FLASH_Program+0xac>)
 8001834:	7d1b      	ldrb	r3, [r3, #20]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d101      	bne.n	800183e <HAL_FLASH_Program+0x1a>
 800183a:	2302      	movs	r3, #2
 800183c:	e043      	b.n	80018c6 <HAL_FLASH_Program+0xa2>
 800183e:	4b24      	ldr	r3, [pc, #144]	@ (80018d0 <HAL_FLASH_Program+0xac>)
 8001840:	2201      	movs	r2, #1
 8001842:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001844:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001848:	f000 f884 	bl	8001954 <FLASH_WaitForLastOperation>
 800184c:	4603      	mov	r3, r0
 800184e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001850:	7dfb      	ldrb	r3, [r7, #23]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d133      	bne.n	80018be <HAL_FLASH_Program+0x9a>
  {
    switch(TypeProgram)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2b03      	cmp	r3, #3
 800185a:	d823      	bhi.n	80018a4 <HAL_FLASH_Program+0x80>
 800185c:	a201      	add	r2, pc, #4	@ (adr r2, 8001864 <HAL_FLASH_Program+0x40>)
 800185e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001862:	bf00      	nop
 8001864:	08001875 	.word	0x08001875
 8001868:	08001881 	.word	0x08001881
 800186c:	0800188d 	.word	0x0800188d
 8001870:	08001899 	.word	0x08001899
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8001874:	783b      	ldrb	r3, [r7, #0]
 8001876:	4619      	mov	r1, r3
 8001878:	68b8      	ldr	r0, [r7, #8]
 800187a:	f000 f92d 	bl	8001ad8 <FLASH_Program_Byte>
        break;
 800187e:	e012      	b.n	80018a6 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001880:	883b      	ldrh	r3, [r7, #0]
 8001882:	4619      	mov	r1, r3
 8001884:	68b8      	ldr	r0, [r7, #8]
 8001886:	f000 f901 	bl	8001a8c <FLASH_Program_HalfWord>
        break;
 800188a:	e00c      	b.n	80018a6 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	4619      	mov	r1, r3
 8001890:	68b8      	ldr	r0, [r7, #8]
 8001892:	f000 f8d5 	bl	8001a40 <FLASH_Program_Word>
        break;
 8001896:	e006      	b.n	80018a6 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 8001898:	e9d7 2300 	ldrd	r2, r3, [r7]
 800189c:	68b8      	ldr	r0, [r7, #8]
 800189e:	f000 f899 	bl	80019d4 <FLASH_Program_DoubleWord>
        break;
 80018a2:	e000      	b.n	80018a6 <HAL_FLASH_Program+0x82>
      }
      default :
        break;
 80018a4:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018a6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80018aa:	f000 f853 	bl	8001954 <FLASH_WaitForLastOperation>
 80018ae:	4603      	mov	r3, r0
 80018b0:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80018b2:	4b08      	ldr	r3, [pc, #32]	@ (80018d4 <HAL_FLASH_Program+0xb0>)
 80018b4:	691b      	ldr	r3, [r3, #16]
 80018b6:	4a07      	ldr	r2, [pc, #28]	@ (80018d4 <HAL_FLASH_Program+0xb0>)
 80018b8:	f023 0301 	bic.w	r3, r3, #1
 80018bc:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80018be:	4b04      	ldr	r3, [pc, #16]	@ (80018d0 <HAL_FLASH_Program+0xac>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	751a      	strb	r2, [r3, #20]

  return status;
 80018c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3718      	adds	r7, #24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	200000e0 	.word	0x200000e0
 80018d4:	40023c00 	.word	0x40023c00

080018d8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80018de:	2300      	movs	r3, #0
 80018e0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80018e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001910 <HAL_FLASH_Unlock+0x38>)
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	da0b      	bge.n	8001902 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80018ea:	4b09      	ldr	r3, [pc, #36]	@ (8001910 <HAL_FLASH_Unlock+0x38>)
 80018ec:	4a09      	ldr	r2, [pc, #36]	@ (8001914 <HAL_FLASH_Unlock+0x3c>)
 80018ee:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80018f0:	4b07      	ldr	r3, [pc, #28]	@ (8001910 <HAL_FLASH_Unlock+0x38>)
 80018f2:	4a09      	ldr	r2, [pc, #36]	@ (8001918 <HAL_FLASH_Unlock+0x40>)
 80018f4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80018f6:	4b06      	ldr	r3, [pc, #24]	@ (8001910 <HAL_FLASH_Unlock+0x38>)
 80018f8:	691b      	ldr	r3, [r3, #16]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	da01      	bge.n	8001902 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001902:	79fb      	ldrb	r3, [r7, #7]
}
 8001904:	4618      	mov	r0, r3
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	40023c00 	.word	0x40023c00
 8001914:	45670123 	.word	0x45670123
 8001918:	cdef89ab 	.word	0xcdef89ab

0800191c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001920:	4b05      	ldr	r3, [pc, #20]	@ (8001938 <HAL_FLASH_Lock+0x1c>)
 8001922:	691b      	ldr	r3, [r3, #16]
 8001924:	4a04      	ldr	r2, [pc, #16]	@ (8001938 <HAL_FLASH_Lock+0x1c>)
 8001926:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800192a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800192c:	2300      	movs	r3, #0
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	40023c00 	.word	0x40023c00

0800193c <HAL_FLASH_GetError>:
  *            @arg FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8001940:	4b03      	ldr	r3, [pc, #12]	@ (8001950 <HAL_FLASH_GetError+0x14>)
 8001942:	699b      	ldr	r3, [r3, #24]
}  
 8001944:	4618      	mov	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	200000e0 	.word	0x200000e0

08001954 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800195c:	2300      	movs	r3, #0
 800195e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001960:	4b1a      	ldr	r3, [pc, #104]	@ (80019cc <FLASH_WaitForLastOperation+0x78>)
 8001962:	2200      	movs	r2, #0
 8001964:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001966:	f7ff fdd9 	bl	800151c <HAL_GetTick>
 800196a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800196c:	e010      	b.n	8001990 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001974:	d00c      	beq.n	8001990 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d007      	beq.n	800198c <FLASH_WaitForLastOperation+0x38>
 800197c:	f7ff fdce 	bl	800151c <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	429a      	cmp	r2, r3
 800198a:	d201      	bcs.n	8001990 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e019      	b.n	80019c4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001990:	4b0f      	ldr	r3, [pc, #60]	@ (80019d0 <FLASH_WaitForLastOperation+0x7c>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d1e8      	bne.n	800196e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 800199c:	4b0c      	ldr	r3, [pc, #48]	@ (80019d0 <FLASH_WaitForLastOperation+0x7c>)
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d003      	beq.n	80019b0 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80019a8:	f000 f8ba 	bl	8001b20 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e009      	b.n	80019c4 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80019b0:	4b07      	ldr	r3, [pc, #28]	@ (80019d0 <FLASH_WaitForLastOperation+0x7c>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	f003 0301 	and.w	r3, r3, #1
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d002      	beq.n	80019c2 <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80019bc:	4b04      	ldr	r3, [pc, #16]	@ (80019d0 <FLASH_WaitForLastOperation+0x7c>)
 80019be:	2201      	movs	r2, #1
 80019c0:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80019c2:	2300      	movs	r3, #0
  
}  
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	200000e0 	.word	0x200000e0
 80019d0:	40023c00 	.word	0x40023c00

080019d4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80019e0:	4b16      	ldr	r3, [pc, #88]	@ (8001a3c <FLASH_Program_DoubleWord+0x68>)
 80019e2:	691b      	ldr	r3, [r3, #16]
 80019e4:	4a15      	ldr	r2, [pc, #84]	@ (8001a3c <FLASH_Program_DoubleWord+0x68>)
 80019e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80019ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80019ec:	4b13      	ldr	r3, [pc, #76]	@ (8001a3c <FLASH_Program_DoubleWord+0x68>)
 80019ee:	691b      	ldr	r3, [r3, #16]
 80019f0:	4a12      	ldr	r2, [pc, #72]	@ (8001a3c <FLASH_Program_DoubleWord+0x68>)
 80019f2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80019f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80019f8:	4b10      	ldr	r3, [pc, #64]	@ (8001a3c <FLASH_Program_DoubleWord+0x68>)
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	4a0f      	ldr	r2, [pc, #60]	@ (8001a3c <FLASH_Program_DoubleWord+0x68>)
 80019fe:	f043 0301 	orr.w	r3, r3, #1
 8001a02:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001a0a:	f3bf 8f6f 	isb	sy
}
 8001a0e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001a10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	f04f 0300 	mov.w	r3, #0
 8001a1c:	000a      	movs	r2, r1
 8001a1e:	2300      	movs	r3, #0
 8001a20:	68f9      	ldr	r1, [r7, #12]
 8001a22:	3104      	adds	r1, #4
 8001a24:	4613      	mov	r3, r2
 8001a26:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a28:	f3bf 8f4f 	dsb	sy
}
 8001a2c:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001a2e:	bf00      	nop
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	40023c00 	.word	0x40023c00

08001a40 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a88 <FLASH_Program_Word+0x48>)
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	4a0e      	ldr	r2, [pc, #56]	@ (8001a88 <FLASH_Program_Word+0x48>)
 8001a50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a54:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001a56:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <FLASH_Program_Word+0x48>)
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a88 <FLASH_Program_Word+0x48>)
 8001a5c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a60:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001a62:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <FLASH_Program_Word+0x48>)
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	4a08      	ldr	r2, [pc, #32]	@ (8001a88 <FLASH_Program_Word+0x48>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a74:	f3bf 8f4f 	dsb	sy
}
 8001a78:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	40023c00 	.word	0x40023c00

08001a8c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001a98:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad4 <FLASH_Program_HalfWord+0x48>)
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad4 <FLASH_Program_HalfWord+0x48>)
 8001a9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001aa2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad4 <FLASH_Program_HalfWord+0x48>)
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad4 <FLASH_Program_HalfWord+0x48>)
 8001aaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001ab0:	4b08      	ldr	r3, [pc, #32]	@ (8001ad4 <FLASH_Program_HalfWord+0x48>)
 8001ab2:	691b      	ldr	r3, [r3, #16]
 8001ab4:	4a07      	ldr	r2, [pc, #28]	@ (8001ad4 <FLASH_Program_HalfWord+0x48>)
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	887a      	ldrh	r2, [r7, #2]
 8001ac0:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ac2:	f3bf 8f4f 	dsb	sy
}
 8001ac6:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	40023c00 	.word	0x40023c00

08001ad8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8001b1c <FLASH_Program_Byte+0x44>)
 8001ae6:	691b      	ldr	r3, [r3, #16]
 8001ae8:	4a0c      	ldr	r2, [pc, #48]	@ (8001b1c <FLASH_Program_Byte+0x44>)
 8001aea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001aee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001af0:	4b0a      	ldr	r3, [pc, #40]	@ (8001b1c <FLASH_Program_Byte+0x44>)
 8001af2:	4a0a      	ldr	r2, [pc, #40]	@ (8001b1c <FLASH_Program_Byte+0x44>)
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001af8:	4b08      	ldr	r3, [pc, #32]	@ (8001b1c <FLASH_Program_Byte+0x44>)
 8001afa:	691b      	ldr	r3, [r3, #16]
 8001afc:	4a07      	ldr	r2, [pc, #28]	@ (8001b1c <FLASH_Program_Byte+0x44>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	78fa      	ldrb	r2, [r7, #3]
 8001b08:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b0a:	f3bf 8f4f 	dsb	sy
}
 8001b0e:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001b10:	bf00      	nop
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr
 8001b1c:	40023c00 	.word	0x40023c00

08001b20 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001b24:	4b21      	ldr	r3, [pc, #132]	@ (8001bac <FLASH_SetErrorCode+0x8c>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	f003 0302 	and.w	r3, r3, #2
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d005      	beq.n	8001b3c <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001b30:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb0 <FLASH_SetErrorCode+0x90>)
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	f043 0320 	orr.w	r3, r3, #32
 8001b38:	4a1d      	ldr	r2, [pc, #116]	@ (8001bb0 <FLASH_SetErrorCode+0x90>)
 8001b3a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001b3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bac <FLASH_SetErrorCode+0x8c>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	f003 0310 	and.w	r3, r3, #16
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d005      	beq.n	8001b54 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001b48:	4b19      	ldr	r3, [pc, #100]	@ (8001bb0 <FLASH_SetErrorCode+0x90>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	f043 0310 	orr.w	r3, r3, #16
 8001b50:	4a17      	ldr	r2, [pc, #92]	@ (8001bb0 <FLASH_SetErrorCode+0x90>)
 8001b52:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001b54:	4b15      	ldr	r3, [pc, #84]	@ (8001bac <FLASH_SetErrorCode+0x8c>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	f003 0320 	and.w	r3, r3, #32
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d005      	beq.n	8001b6c <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001b60:	4b13      	ldr	r3, [pc, #76]	@ (8001bb0 <FLASH_SetErrorCode+0x90>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	f043 0308 	orr.w	r3, r3, #8
 8001b68:	4a11      	ldr	r2, [pc, #68]	@ (8001bb0 <FLASH_SetErrorCode+0x90>)
 8001b6a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001bac <FLASH_SetErrorCode+0x8c>)
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d005      	beq.n	8001b84 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001b78:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb0 <FLASH_SetErrorCode+0x90>)
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	f043 0304 	orr.w	r3, r3, #4
 8001b80:	4a0b      	ldr	r2, [pc, #44]	@ (8001bb0 <FLASH_SetErrorCode+0x90>)
 8001b82:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8001b84:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <FLASH_SetErrorCode+0x8c>)
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d005      	beq.n	8001b9c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8001b90:	4b07      	ldr	r3, [pc, #28]	@ (8001bb0 <FLASH_SetErrorCode+0x90>)
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	f043 0302 	orr.w	r3, r3, #2
 8001b98:	4a05      	ldr	r2, [pc, #20]	@ (8001bb0 <FLASH_SetErrorCode+0x90>)
 8001b9a:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001b9c:	4b03      	ldr	r3, [pc, #12]	@ (8001bac <FLASH_SetErrorCode+0x8c>)
 8001b9e:	22f2      	movs	r2, #242	@ 0xf2
 8001ba0:	60da      	str	r2, [r3, #12]
}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	40023c00 	.word	0x40023c00
 8001bb0:	200000e0 	.word	0x200000e0

08001bb4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001bc2:	4b2f      	ldr	r3, [pc, #188]	@ (8001c80 <HAL_FLASHEx_Erase+0xcc>)
 8001bc4:	7d1b      	ldrb	r3, [r3, #20]
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d101      	bne.n	8001bce <HAL_FLASHEx_Erase+0x1a>
 8001bca:	2302      	movs	r3, #2
 8001bcc:	e053      	b.n	8001c76 <HAL_FLASHEx_Erase+0xc2>
 8001bce:	4b2c      	ldr	r3, [pc, #176]	@ (8001c80 <HAL_FLASHEx_Erase+0xcc>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bd4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001bd8:	f7ff febc 	bl	8001954 <FLASH_WaitForLastOperation>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d143      	bne.n	8001c6e <HAL_FLASHEx_Erase+0xba>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bec:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d112      	bne.n	8001c1c <HAL_FLASHEx_Erase+0x68>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f000 f843 	bl	8001c88 <FLASH_MassErase>
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c02:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001c06:	f7ff fea5 	bl	8001954 <FLASH_WaitForLastOperation>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001c0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001c84 <HAL_FLASHEx_Erase+0xd0>)
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	4a1c      	ldr	r2, [pc, #112]	@ (8001c84 <HAL_FLASHEx_Erase+0xd0>)
 8001c14:	f023 0304 	bic.w	r3, r3, #4
 8001c18:	6113      	str	r3, [r2, #16]
 8001c1a:	e028      	b.n	8001c6e <HAL_FLASHEx_Erase+0xba>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	e01c      	b.n	8001c5e <HAL_FLASHEx_Erase+0xaa>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	68b8      	ldr	r0, [r7, #8]
 8001c2e:	f000 f851 	bl	8001cd4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c32:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001c36:	f7ff fe8d 	bl	8001954 <FLASH_WaitForLastOperation>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8001c3e:	4b11      	ldr	r3, [pc, #68]	@ (8001c84 <HAL_FLASHEx_Erase+0xd0>)
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	4a10      	ldr	r2, [pc, #64]	@ (8001c84 <HAL_FLASHEx_Erase+0xd0>)
 8001c44:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 8001c48:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001c4a:	7bfb      	ldrb	r3, [r7, #15]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d003      	beq.n	8001c58 <HAL_FLASHEx_Erase+0xa4>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	68ba      	ldr	r2, [r7, #8]
 8001c54:	601a      	str	r2, [r3, #0]
          break;
 8001c56:	e00a      	b.n	8001c6e <HAL_FLASHEx_Erase+0xba>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	60bb      	str	r3, [r7, #8]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	689a      	ldr	r2, [r3, #8]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	4413      	add	r3, r2
 8001c68:	68ba      	ldr	r2, [r7, #8]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d3da      	bcc.n	8001c24 <HAL_FLASHEx_Erase+0x70>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001c6e:	4b04      	ldr	r3, [pc, #16]	@ (8001c80 <HAL_FLASHEx_Erase+0xcc>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	751a      	strb	r2, [r3, #20]

  return status;
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	200000e0 	.word	0x200000e0
 8001c84:	40023c00 	.word	0x40023c00

08001c88 <FLASH_MassErase>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8001c92:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd0 <FLASH_MassErase+0x48>)
 8001c94:	691b      	ldr	r3, [r3, #16]
 8001c96:	4a0e      	ldr	r2, [pc, #56]	@ (8001cd0 <FLASH_MassErase+0x48>)
 8001c98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c9c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd0 <FLASH_MassErase+0x48>)
 8001ca0:	691b      	ldr	r3, [r3, #16]
 8001ca2:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd0 <FLASH_MassErase+0x48>)
 8001ca4:	f043 0304 	orr.w	r3, r3, #4
 8001ca8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8001caa:	4b09      	ldr	r3, [pc, #36]	@ (8001cd0 <FLASH_MassErase+0x48>)
 8001cac:	691a      	ldr	r2, [r3, #16]
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	021b      	lsls	r3, r3, #8
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	4a06      	ldr	r2, [pc, #24]	@ (8001cd0 <FLASH_MassErase+0x48>)
 8001cb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cba:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8001cbc:	f3bf 8f4f 	dsb	sy
}
 8001cc0:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001cc2:	bf00      	nop
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	40023c00 	.word	0x40023c00

08001cd4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	460b      	mov	r3, r1
 8001cde:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001ce4:	78fb      	ldrb	r3, [r7, #3]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d102      	bne.n	8001cf0 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	e010      	b.n	8001d12 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001cf0:	78fb      	ldrb	r3, [r7, #3]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d103      	bne.n	8001cfe <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001cf6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	e009      	b.n	8001d12 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001cfe:	78fb      	ldrb	r3, [r7, #3]
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d103      	bne.n	8001d0c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001d04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	e002      	b.n	8001d12 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001d0c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d10:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8001d12:	4b15      	ldr	r3, [pc, #84]	@ (8001d68 <FLASH_Erase_Sector+0x94>)
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	4a14      	ldr	r2, [pc, #80]	@ (8001d68 <FLASH_Erase_Sector+0x94>)
 8001d18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d1c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001d1e:	4b12      	ldr	r3, [pc, #72]	@ (8001d68 <FLASH_Erase_Sector+0x94>)
 8001d20:	691a      	ldr	r2, [r3, #16]
 8001d22:	4911      	ldr	r1, [pc, #68]	@ (8001d68 <FLASH_Erase_Sector+0x94>)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	610b      	str	r3, [r1, #16]
  FLASH->CR &= SECTOR_MASK;
 8001d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d68 <FLASH_Erase_Sector+0x94>)
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d68 <FLASH_Erase_Sector+0x94>)
 8001d30:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001d34:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001d36:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <FLASH_Erase_Sector+0x94>)
 8001d38:	691a      	ldr	r2, [r3, #16]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	4a09      	ldr	r2, [pc, #36]	@ (8001d68 <FLASH_Erase_Sector+0x94>)
 8001d42:	f043 0302 	orr.w	r3, r3, #2
 8001d46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001d48:	4b07      	ldr	r3, [pc, #28]	@ (8001d68 <FLASH_Erase_Sector+0x94>)
 8001d4a:	691b      	ldr	r3, [r3, #16]
 8001d4c:	4a06      	ldr	r2, [pc, #24]	@ (8001d68 <FLASH_Erase_Sector+0x94>)
 8001d4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d52:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d54:	f3bf 8f4f 	dsb	sy
}
 8001d58:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001d5a:	bf00      	nop
 8001d5c:	3714      	adds	r7, #20
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	40023c00 	.word	0x40023c00

08001d6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b089      	sub	sp, #36	@ 0x24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001d76:	2300      	movs	r3, #0
 8001d78:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001d82:	2300      	movs	r3, #0
 8001d84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001d86:	2300      	movs	r3, #0
 8001d88:	61fb      	str	r3, [r7, #28]
 8001d8a:	e175      	b.n	8002078 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	697a      	ldr	r2, [r7, #20]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	f040 8164 	bne.w	8002072 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f003 0303 	and.w	r3, r3, #3
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d005      	beq.n	8001dc2 <HAL_GPIO_Init+0x56>
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f003 0303 	and.w	r3, r3, #3
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d130      	bne.n	8001e24 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	2203      	movs	r2, #3
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	43db      	mvns	r3, r3
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	68da      	ldr	r2, [r3, #12]
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001df8:	2201      	movs	r2, #1
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	43db      	mvns	r3, r3
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4013      	ands	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	091b      	lsrs	r3, r3, #4
 8001e0e:	f003 0201 	and.w	r2, r3, #1
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0303 	and.w	r3, r3, #3
 8001e2c:	2b03      	cmp	r3, #3
 8001e2e:	d017      	beq.n	8001e60 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	2203      	movs	r2, #3
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	43db      	mvns	r3, r3
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4013      	ands	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f003 0303 	and.w	r3, r3, #3
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	d123      	bne.n	8001eb4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	08da      	lsrs	r2, r3, #3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3208      	adds	r2, #8
 8001e74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	f003 0307 	and.w	r3, r3, #7
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	220f      	movs	r2, #15
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	691a      	ldr	r2, [r3, #16]
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	08da      	lsrs	r2, r3, #3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3208      	adds	r2, #8
 8001eae:	69b9      	ldr	r1, [r7, #24]
 8001eb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	2203      	movs	r2, #3
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f003 0203 	and.w	r2, r3, #3
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	f000 80be 	beq.w	8002072 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ef6:	4b66      	ldr	r3, [pc, #408]	@ (8002090 <HAL_GPIO_Init+0x324>)
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efa:	4a65      	ldr	r2, [pc, #404]	@ (8002090 <HAL_GPIO_Init+0x324>)
 8001efc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f02:	4b63      	ldr	r3, [pc, #396]	@ (8002090 <HAL_GPIO_Init+0x324>)
 8001f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001f0e:	4a61      	ldr	r2, [pc, #388]	@ (8002094 <HAL_GPIO_Init+0x328>)
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	089b      	lsrs	r3, r3, #2
 8001f14:	3302      	adds	r3, #2
 8001f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	f003 0303 	and.w	r3, r3, #3
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	220f      	movs	r2, #15
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a58      	ldr	r2, [pc, #352]	@ (8002098 <HAL_GPIO_Init+0x32c>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d037      	beq.n	8001faa <HAL_GPIO_Init+0x23e>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a57      	ldr	r2, [pc, #348]	@ (800209c <HAL_GPIO_Init+0x330>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d031      	beq.n	8001fa6 <HAL_GPIO_Init+0x23a>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a56      	ldr	r2, [pc, #344]	@ (80020a0 <HAL_GPIO_Init+0x334>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d02b      	beq.n	8001fa2 <HAL_GPIO_Init+0x236>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a55      	ldr	r2, [pc, #340]	@ (80020a4 <HAL_GPIO_Init+0x338>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d025      	beq.n	8001f9e <HAL_GPIO_Init+0x232>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a54      	ldr	r2, [pc, #336]	@ (80020a8 <HAL_GPIO_Init+0x33c>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d01f      	beq.n	8001f9a <HAL_GPIO_Init+0x22e>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a53      	ldr	r2, [pc, #332]	@ (80020ac <HAL_GPIO_Init+0x340>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d019      	beq.n	8001f96 <HAL_GPIO_Init+0x22a>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a52      	ldr	r2, [pc, #328]	@ (80020b0 <HAL_GPIO_Init+0x344>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d013      	beq.n	8001f92 <HAL_GPIO_Init+0x226>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a51      	ldr	r2, [pc, #324]	@ (80020b4 <HAL_GPIO_Init+0x348>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d00d      	beq.n	8001f8e <HAL_GPIO_Init+0x222>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a50      	ldr	r2, [pc, #320]	@ (80020b8 <HAL_GPIO_Init+0x34c>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d007      	beq.n	8001f8a <HAL_GPIO_Init+0x21e>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a4f      	ldr	r2, [pc, #316]	@ (80020bc <HAL_GPIO_Init+0x350>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d101      	bne.n	8001f86 <HAL_GPIO_Init+0x21a>
 8001f82:	2309      	movs	r3, #9
 8001f84:	e012      	b.n	8001fac <HAL_GPIO_Init+0x240>
 8001f86:	230a      	movs	r3, #10
 8001f88:	e010      	b.n	8001fac <HAL_GPIO_Init+0x240>
 8001f8a:	2308      	movs	r3, #8
 8001f8c:	e00e      	b.n	8001fac <HAL_GPIO_Init+0x240>
 8001f8e:	2307      	movs	r3, #7
 8001f90:	e00c      	b.n	8001fac <HAL_GPIO_Init+0x240>
 8001f92:	2306      	movs	r3, #6
 8001f94:	e00a      	b.n	8001fac <HAL_GPIO_Init+0x240>
 8001f96:	2305      	movs	r3, #5
 8001f98:	e008      	b.n	8001fac <HAL_GPIO_Init+0x240>
 8001f9a:	2304      	movs	r3, #4
 8001f9c:	e006      	b.n	8001fac <HAL_GPIO_Init+0x240>
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e004      	b.n	8001fac <HAL_GPIO_Init+0x240>
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	e002      	b.n	8001fac <HAL_GPIO_Init+0x240>
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e000      	b.n	8001fac <HAL_GPIO_Init+0x240>
 8001faa:	2300      	movs	r3, #0
 8001fac:	69fa      	ldr	r2, [r7, #28]
 8001fae:	f002 0203 	and.w	r2, r2, #3
 8001fb2:	0092      	lsls	r2, r2, #2
 8001fb4:	4093      	lsls	r3, r2
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001fbc:	4935      	ldr	r1, [pc, #212]	@ (8002094 <HAL_GPIO_Init+0x328>)
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	089b      	lsrs	r3, r3, #2
 8001fc2:	3302      	adds	r3, #2
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fca:	4b3d      	ldr	r3, [pc, #244]	@ (80020c0 <HAL_GPIO_Init+0x354>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	43db      	mvns	r3, r3
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001fe6:	69ba      	ldr	r2, [r7, #24]
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fee:	4a34      	ldr	r2, [pc, #208]	@ (80020c0 <HAL_GPIO_Init+0x354>)
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ff4:	4b32      	ldr	r3, [pc, #200]	@ (80020c0 <HAL_GPIO_Init+0x354>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d003      	beq.n	8002018 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	4313      	orrs	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002018:	4a29      	ldr	r2, [pc, #164]	@ (80020c0 <HAL_GPIO_Init+0x354>)
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800201e:	4b28      	ldr	r3, [pc, #160]	@ (80020c0 <HAL_GPIO_Init+0x354>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	43db      	mvns	r3, r3
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	4013      	ands	r3, r2
 800202c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d003      	beq.n	8002042 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800203a:	69ba      	ldr	r2, [r7, #24]
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	4313      	orrs	r3, r2
 8002040:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002042:	4a1f      	ldr	r2, [pc, #124]	@ (80020c0 <HAL_GPIO_Init+0x354>)
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002048:	4b1d      	ldr	r3, [pc, #116]	@ (80020c0 <HAL_GPIO_Init+0x354>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	43db      	mvns	r3, r3
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	4013      	ands	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d003      	beq.n	800206c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	4313      	orrs	r3, r2
 800206a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800206c:	4a14      	ldr	r2, [pc, #80]	@ (80020c0 <HAL_GPIO_Init+0x354>)
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	3301      	adds	r3, #1
 8002076:	61fb      	str	r3, [r7, #28]
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	2b0f      	cmp	r3, #15
 800207c:	f67f ae86 	bls.w	8001d8c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002080:	bf00      	nop
 8002082:	bf00      	nop
 8002084:	3724      	adds	r7, #36	@ 0x24
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	40023800 	.word	0x40023800
 8002094:	40013800 	.word	0x40013800
 8002098:	40020000 	.word	0x40020000
 800209c:	40020400 	.word	0x40020400
 80020a0:	40020800 	.word	0x40020800
 80020a4:	40020c00 	.word	0x40020c00
 80020a8:	40021000 	.word	0x40021000
 80020ac:	40021400 	.word	0x40021400
 80020b0:	40021800 	.word	0x40021800
 80020b4:	40021c00 	.word	0x40021c00
 80020b8:	40022000 	.word	0x40022000
 80020bc:	40022400 	.word	0x40022400
 80020c0:	40013c00 	.word	0x40013c00

080020c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	691a      	ldr	r2, [r3, #16]
 80020d4:	887b      	ldrh	r3, [r7, #2]
 80020d6:	4013      	ands	r3, r2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d002      	beq.n	80020e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80020dc:	2301      	movs	r3, #1
 80020de:	73fb      	strb	r3, [r7, #15]
 80020e0:	e001      	b.n	80020e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020e2:	2300      	movs	r3, #0
 80020e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	460b      	mov	r3, r1
 80020fe:	807b      	strh	r3, [r7, #2]
 8002100:	4613      	mov	r3, r2
 8002102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002104:	787b      	ldrb	r3, [r7, #1]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800210a:	887a      	ldrh	r2, [r7, #2]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002110:	e003      	b.n	800211a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002112:	887b      	ldrh	r3, [r7, #2]
 8002114:	041a      	lsls	r2, r3, #16
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	619a      	str	r2, [r3, #24]
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
	...

08002128 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002130:	2300      	movs	r3, #0
 8002132:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e291      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	2b00      	cmp	r3, #0
 8002148:	f000 8087 	beq.w	800225a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800214c:	4b96      	ldr	r3, [pc, #600]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f003 030c 	and.w	r3, r3, #12
 8002154:	2b04      	cmp	r3, #4
 8002156:	d00c      	beq.n	8002172 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002158:	4b93      	ldr	r3, [pc, #588]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f003 030c 	and.w	r3, r3, #12
 8002160:	2b08      	cmp	r3, #8
 8002162:	d112      	bne.n	800218a <HAL_RCC_OscConfig+0x62>
 8002164:	4b90      	ldr	r3, [pc, #576]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800216c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002170:	d10b      	bne.n	800218a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002172:	4b8d      	ldr	r3, [pc, #564]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d06c      	beq.n	8002258 <HAL_RCC_OscConfig+0x130>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d168      	bne.n	8002258 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e26b      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002192:	d106      	bne.n	80021a2 <HAL_RCC_OscConfig+0x7a>
 8002194:	4b84      	ldr	r3, [pc, #528]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a83      	ldr	r2, [pc, #524]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 800219a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800219e:	6013      	str	r3, [r2, #0]
 80021a0:	e02e      	b.n	8002200 <HAL_RCC_OscConfig+0xd8>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d10c      	bne.n	80021c4 <HAL_RCC_OscConfig+0x9c>
 80021aa:	4b7f      	ldr	r3, [pc, #508]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a7e      	ldr	r2, [pc, #504]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021b4:	6013      	str	r3, [r2, #0]
 80021b6:	4b7c      	ldr	r3, [pc, #496]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a7b      	ldr	r2, [pc, #492]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021c0:	6013      	str	r3, [r2, #0]
 80021c2:	e01d      	b.n	8002200 <HAL_RCC_OscConfig+0xd8>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021cc:	d10c      	bne.n	80021e8 <HAL_RCC_OscConfig+0xc0>
 80021ce:	4b76      	ldr	r3, [pc, #472]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a75      	ldr	r2, [pc, #468]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021d8:	6013      	str	r3, [r2, #0]
 80021da:	4b73      	ldr	r3, [pc, #460]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a72      	ldr	r2, [pc, #456]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	e00b      	b.n	8002200 <HAL_RCC_OscConfig+0xd8>
 80021e8:	4b6f      	ldr	r3, [pc, #444]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a6e      	ldr	r2, [pc, #440]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021f2:	6013      	str	r3, [r2, #0]
 80021f4:	4b6c      	ldr	r3, [pc, #432]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a6b      	ldr	r2, [pc, #428]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80021fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d013      	beq.n	8002230 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002208:	f7ff f988 	bl	800151c <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002210:	f7ff f984 	bl	800151c <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b64      	cmp	r3, #100	@ 0x64
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e21f      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002222:	4b61      	ldr	r3, [pc, #388]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d0f0      	beq.n	8002210 <HAL_RCC_OscConfig+0xe8>
 800222e:	e014      	b.n	800225a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002230:	f7ff f974 	bl	800151c <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002236:	e008      	b.n	800224a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002238:	f7ff f970 	bl	800151c <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b64      	cmp	r3, #100	@ 0x64
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e20b      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800224a:	4b57      	ldr	r3, [pc, #348]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1f0      	bne.n	8002238 <HAL_RCC_OscConfig+0x110>
 8002256:	e000      	b.n	800225a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002258:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d069      	beq.n	800233a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002266:	4b50      	ldr	r3, [pc, #320]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f003 030c 	and.w	r3, r3, #12
 800226e:	2b00      	cmp	r3, #0
 8002270:	d00b      	beq.n	800228a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002272:	4b4d      	ldr	r3, [pc, #308]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f003 030c 	and.w	r3, r3, #12
 800227a:	2b08      	cmp	r3, #8
 800227c:	d11c      	bne.n	80022b8 <HAL_RCC_OscConfig+0x190>
 800227e:	4b4a      	ldr	r3, [pc, #296]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d116      	bne.n	80022b8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800228a:	4b47      	ldr	r3, [pc, #284]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d005      	beq.n	80022a2 <HAL_RCC_OscConfig+0x17a>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	2b01      	cmp	r3, #1
 800229c:	d001      	beq.n	80022a2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e1df      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022a2:	4b41      	ldr	r3, [pc, #260]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	00db      	lsls	r3, r3, #3
 80022b0:	493d      	ldr	r1, [pc, #244]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022b6:	e040      	b.n	800233a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d023      	beq.n	8002308 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022c0:	4b39      	ldr	r3, [pc, #228]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a38      	ldr	r2, [pc, #224]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80022c6:	f043 0301 	orr.w	r3, r3, #1
 80022ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022cc:	f7ff f926 	bl	800151c <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022d4:	f7ff f922 	bl	800151c <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e1bd      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e6:	4b30      	ldr	r3, [pc, #192]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0f0      	beq.n	80022d4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022f2:	4b2d      	ldr	r3, [pc, #180]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	691b      	ldr	r3, [r3, #16]
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	4929      	ldr	r1, [pc, #164]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002302:	4313      	orrs	r3, r2
 8002304:	600b      	str	r3, [r1, #0]
 8002306:	e018      	b.n	800233a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002308:	4b27      	ldr	r3, [pc, #156]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a26      	ldr	r2, [pc, #152]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 800230e:	f023 0301 	bic.w	r3, r3, #1
 8002312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002314:	f7ff f902 	bl	800151c <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800231c:	f7ff f8fe 	bl	800151c <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e199      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800232e:	4b1e      	ldr	r3, [pc, #120]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1f0      	bne.n	800231c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0308 	and.w	r3, r3, #8
 8002342:	2b00      	cmp	r3, #0
 8002344:	d038      	beq.n	80023b8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d019      	beq.n	8002382 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800234e:	4b16      	ldr	r3, [pc, #88]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002350:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002352:	4a15      	ldr	r2, [pc, #84]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800235a:	f7ff f8df 	bl	800151c <HAL_GetTick>
 800235e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002360:	e008      	b.n	8002374 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002362:	f7ff f8db 	bl	800151c <HAL_GetTick>
 8002366:	4602      	mov	r2, r0
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	2b02      	cmp	r3, #2
 800236e:	d901      	bls.n	8002374 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002370:	2303      	movs	r3, #3
 8002372:	e176      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002374:	4b0c      	ldr	r3, [pc, #48]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002376:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002378:	f003 0302 	and.w	r3, r3, #2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d0f0      	beq.n	8002362 <HAL_RCC_OscConfig+0x23a>
 8002380:	e01a      	b.n	80023b8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002382:	4b09      	ldr	r3, [pc, #36]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002386:	4a08      	ldr	r2, [pc, #32]	@ (80023a8 <HAL_RCC_OscConfig+0x280>)
 8002388:	f023 0301 	bic.w	r3, r3, #1
 800238c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800238e:	f7ff f8c5 	bl	800151c <HAL_GetTick>
 8002392:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002394:	e00a      	b.n	80023ac <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002396:	f7ff f8c1 	bl	800151c <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d903      	bls.n	80023ac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e15c      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
 80023a8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023ac:	4b91      	ldr	r3, [pc, #580]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 80023ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023b0:	f003 0302 	and.w	r3, r3, #2
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d1ee      	bne.n	8002396 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0304 	and.w	r3, r3, #4
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	f000 80a4 	beq.w	800250e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023c6:	4b8b      	ldr	r3, [pc, #556]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d10d      	bne.n	80023ee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80023d2:	4b88      	ldr	r3, [pc, #544]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 80023d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d6:	4a87      	ldr	r2, [pc, #540]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 80023d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80023de:	4b85      	ldr	r3, [pc, #532]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 80023e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023e6:	60bb      	str	r3, [r7, #8]
 80023e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023ea:	2301      	movs	r3, #1
 80023ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023ee:	4b82      	ldr	r3, [pc, #520]	@ (80025f8 <HAL_RCC_OscConfig+0x4d0>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d118      	bne.n	800242c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80023fa:	4b7f      	ldr	r3, [pc, #508]	@ (80025f8 <HAL_RCC_OscConfig+0x4d0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a7e      	ldr	r2, [pc, #504]	@ (80025f8 <HAL_RCC_OscConfig+0x4d0>)
 8002400:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002404:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002406:	f7ff f889 	bl	800151c <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800240c:	e008      	b.n	8002420 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800240e:	f7ff f885 	bl	800151c <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b64      	cmp	r3, #100	@ 0x64
 800241a:	d901      	bls.n	8002420 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e120      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002420:	4b75      	ldr	r3, [pc, #468]	@ (80025f8 <HAL_RCC_OscConfig+0x4d0>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0f0      	beq.n	800240e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d106      	bne.n	8002442 <HAL_RCC_OscConfig+0x31a>
 8002434:	4b6f      	ldr	r3, [pc, #444]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002436:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002438:	4a6e      	ldr	r2, [pc, #440]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 800243a:	f043 0301 	orr.w	r3, r3, #1
 800243e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002440:	e02d      	b.n	800249e <HAL_RCC_OscConfig+0x376>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d10c      	bne.n	8002464 <HAL_RCC_OscConfig+0x33c>
 800244a:	4b6a      	ldr	r3, [pc, #424]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 800244c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800244e:	4a69      	ldr	r2, [pc, #420]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002450:	f023 0301 	bic.w	r3, r3, #1
 8002454:	6713      	str	r3, [r2, #112]	@ 0x70
 8002456:	4b67      	ldr	r3, [pc, #412]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800245a:	4a66      	ldr	r2, [pc, #408]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 800245c:	f023 0304 	bic.w	r3, r3, #4
 8002460:	6713      	str	r3, [r2, #112]	@ 0x70
 8002462:	e01c      	b.n	800249e <HAL_RCC_OscConfig+0x376>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	2b05      	cmp	r3, #5
 800246a:	d10c      	bne.n	8002486 <HAL_RCC_OscConfig+0x35e>
 800246c:	4b61      	ldr	r3, [pc, #388]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 800246e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002470:	4a60      	ldr	r2, [pc, #384]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002472:	f043 0304 	orr.w	r3, r3, #4
 8002476:	6713      	str	r3, [r2, #112]	@ 0x70
 8002478:	4b5e      	ldr	r3, [pc, #376]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 800247a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800247c:	4a5d      	ldr	r2, [pc, #372]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 800247e:	f043 0301 	orr.w	r3, r3, #1
 8002482:	6713      	str	r3, [r2, #112]	@ 0x70
 8002484:	e00b      	b.n	800249e <HAL_RCC_OscConfig+0x376>
 8002486:	4b5b      	ldr	r3, [pc, #364]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002488:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800248a:	4a5a      	ldr	r2, [pc, #360]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 800248c:	f023 0301 	bic.w	r3, r3, #1
 8002490:	6713      	str	r3, [r2, #112]	@ 0x70
 8002492:	4b58      	ldr	r3, [pc, #352]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002494:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002496:	4a57      	ldr	r2, [pc, #348]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002498:	f023 0304 	bic.w	r3, r3, #4
 800249c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d015      	beq.n	80024d2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a6:	f7ff f839 	bl	800151c <HAL_GetTick>
 80024aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ac:	e00a      	b.n	80024c4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ae:	f7ff f835 	bl	800151c <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024bc:	4293      	cmp	r3, r2
 80024be:	d901      	bls.n	80024c4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e0ce      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024c4:	4b4b      	ldr	r3, [pc, #300]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 80024c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d0ee      	beq.n	80024ae <HAL_RCC_OscConfig+0x386>
 80024d0:	e014      	b.n	80024fc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024d2:	f7ff f823 	bl	800151c <HAL_GetTick>
 80024d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024d8:	e00a      	b.n	80024f0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024da:	f7ff f81f 	bl	800151c <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d901      	bls.n	80024f0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e0b8      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024f0:	4b40      	ldr	r3, [pc, #256]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 80024f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f4:	f003 0302 	and.w	r3, r3, #2
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1ee      	bne.n	80024da <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80024fc:	7dfb      	ldrb	r3, [r7, #23]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d105      	bne.n	800250e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002502:	4b3c      	ldr	r3, [pc, #240]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	4a3b      	ldr	r2, [pc, #236]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002508:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800250c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	2b00      	cmp	r3, #0
 8002514:	f000 80a4 	beq.w	8002660 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002518:	4b36      	ldr	r3, [pc, #216]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 030c 	and.w	r3, r3, #12
 8002520:	2b08      	cmp	r3, #8
 8002522:	d06b      	beq.n	80025fc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	2b02      	cmp	r3, #2
 800252a:	d149      	bne.n	80025c0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800252c:	4b31      	ldr	r3, [pc, #196]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a30      	ldr	r2, [pc, #192]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002532:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002536:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002538:	f7fe fff0 	bl	800151c <HAL_GetTick>
 800253c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800253e:	e008      	b.n	8002552 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002540:	f7fe ffec 	bl	800151c <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b02      	cmp	r3, #2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e087      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002552:	4b28      	ldr	r3, [pc, #160]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1f0      	bne.n	8002540 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	69da      	ldr	r2, [r3, #28]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6a1b      	ldr	r3, [r3, #32]
 8002566:	431a      	orrs	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800256c:	019b      	lsls	r3, r3, #6
 800256e:	431a      	orrs	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002574:	085b      	lsrs	r3, r3, #1
 8002576:	3b01      	subs	r3, #1
 8002578:	041b      	lsls	r3, r3, #16
 800257a:	431a      	orrs	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002580:	061b      	lsls	r3, r3, #24
 8002582:	4313      	orrs	r3, r2
 8002584:	4a1b      	ldr	r2, [pc, #108]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002586:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800258a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800258c:	4b19      	ldr	r3, [pc, #100]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a18      	ldr	r2, [pc, #96]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 8002592:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002596:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002598:	f7fe ffc0 	bl	800151c <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800259e:	e008      	b.n	80025b2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025a0:	f7fe ffbc 	bl	800151c <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e057      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025b2:	4b10      	ldr	r3, [pc, #64]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d0f0      	beq.n	80025a0 <HAL_RCC_OscConfig+0x478>
 80025be:	e04f      	b.n	8002660 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025c0:	4b0c      	ldr	r3, [pc, #48]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0b      	ldr	r2, [pc, #44]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 80025c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025cc:	f7fe ffa6 	bl	800151c <HAL_GetTick>
 80025d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d4:	f7fe ffa2 	bl	800151c <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e03d      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025e6:	4b03      	ldr	r3, [pc, #12]	@ (80025f4 <HAL_RCC_OscConfig+0x4cc>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d1f0      	bne.n	80025d4 <HAL_RCC_OscConfig+0x4ac>
 80025f2:	e035      	b.n	8002660 <HAL_RCC_OscConfig+0x538>
 80025f4:	40023800 	.word	0x40023800
 80025f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80025fc:	4b1b      	ldr	r3, [pc, #108]	@ (800266c <HAL_RCC_OscConfig+0x544>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d028      	beq.n	800265c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002614:	429a      	cmp	r2, r3
 8002616:	d121      	bne.n	800265c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002622:	429a      	cmp	r2, r3
 8002624:	d11a      	bne.n	800265c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800262c:	4013      	ands	r3, r2
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002632:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002634:	4293      	cmp	r3, r2
 8002636:	d111      	bne.n	800265c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002642:	085b      	lsrs	r3, r3, #1
 8002644:	3b01      	subs	r3, #1
 8002646:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002648:	429a      	cmp	r2, r3
 800264a:	d107      	bne.n	800265c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002656:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002658:	429a      	cmp	r2, r3
 800265a:	d001      	beq.n	8002660 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e000      	b.n	8002662 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40023800 	.word	0x40023800

08002670 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d101      	bne.n	8002688 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e0d0      	b.n	800282a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002688:	4b6a      	ldr	r3, [pc, #424]	@ (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 030f 	and.w	r3, r3, #15
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	429a      	cmp	r2, r3
 8002694:	d910      	bls.n	80026b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002696:	4b67      	ldr	r3, [pc, #412]	@ (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f023 020f 	bic.w	r2, r3, #15
 800269e:	4965      	ldr	r1, [pc, #404]	@ (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026a6:	4b63      	ldr	r3, [pc, #396]	@ (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 030f 	and.w	r3, r3, #15
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d001      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e0b8      	b.n	800282a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d020      	beq.n	8002706 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0304 	and.w	r3, r3, #4
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d005      	beq.n	80026dc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026d0:	4b59      	ldr	r3, [pc, #356]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	4a58      	ldr	r2, [pc, #352]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 80026d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80026da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0308 	and.w	r3, r3, #8
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d005      	beq.n	80026f4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026e8:	4b53      	ldr	r3, [pc, #332]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	4a52      	ldr	r2, [pc, #328]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 80026ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80026f2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026f4:	4b50      	ldr	r3, [pc, #320]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	494d      	ldr	r1, [pc, #308]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 8002702:	4313      	orrs	r3, r2
 8002704:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b00      	cmp	r3, #0
 8002710:	d040      	beq.n	8002794 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d107      	bne.n	800272a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800271a:	4b47      	ldr	r3, [pc, #284]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d115      	bne.n	8002752 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e07f      	b.n	800282a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	2b02      	cmp	r3, #2
 8002730:	d107      	bne.n	8002742 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002732:	4b41      	ldr	r3, [pc, #260]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d109      	bne.n	8002752 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e073      	b.n	800282a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002742:	4b3d      	ldr	r3, [pc, #244]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e06b      	b.n	800282a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002752:	4b39      	ldr	r3, [pc, #228]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f023 0203 	bic.w	r2, r3, #3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	4936      	ldr	r1, [pc, #216]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 8002760:	4313      	orrs	r3, r2
 8002762:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002764:	f7fe feda 	bl	800151c <HAL_GetTick>
 8002768:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800276a:	e00a      	b.n	8002782 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800276c:	f7fe fed6 	bl	800151c <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	f241 3288 	movw	r2, #5000	@ 0x1388
 800277a:	4293      	cmp	r3, r2
 800277c:	d901      	bls.n	8002782 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e053      	b.n	800282a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002782:	4b2d      	ldr	r3, [pc, #180]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 020c 	and.w	r2, r3, #12
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	429a      	cmp	r2, r3
 8002792:	d1eb      	bne.n	800276c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002794:	4b27      	ldr	r3, [pc, #156]	@ (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 030f 	and.w	r3, r3, #15
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	429a      	cmp	r2, r3
 80027a0:	d210      	bcs.n	80027c4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027a2:	4b24      	ldr	r3, [pc, #144]	@ (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f023 020f 	bic.w	r2, r3, #15
 80027aa:	4922      	ldr	r1, [pc, #136]	@ (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027b2:	4b20      	ldr	r3, [pc, #128]	@ (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 030f 	and.w	r3, r3, #15
 80027ba:	683a      	ldr	r2, [r7, #0]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d001      	beq.n	80027c4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e032      	b.n	800282a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0304 	and.w	r3, r3, #4
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d008      	beq.n	80027e2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027d0:	4b19      	ldr	r3, [pc, #100]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	4916      	ldr	r1, [pc, #88]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0308 	and.w	r3, r3, #8
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d009      	beq.n	8002802 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027ee:	4b12      	ldr	r3, [pc, #72]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	490e      	ldr	r1, [pc, #56]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002802:	f000 f821 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8002806:	4602      	mov	r2, r0
 8002808:	4b0b      	ldr	r3, [pc, #44]	@ (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	091b      	lsrs	r3, r3, #4
 800280e:	f003 030f 	and.w	r3, r3, #15
 8002812:	490a      	ldr	r1, [pc, #40]	@ (800283c <HAL_RCC_ClockConfig+0x1cc>)
 8002814:	5ccb      	ldrb	r3, [r1, r3]
 8002816:	fa22 f303 	lsr.w	r3, r2, r3
 800281a:	4a09      	ldr	r2, [pc, #36]	@ (8002840 <HAL_RCC_ClockConfig+0x1d0>)
 800281c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800281e:	4b09      	ldr	r3, [pc, #36]	@ (8002844 <HAL_RCC_ClockConfig+0x1d4>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4618      	mov	r0, r3
 8002824:	f7fe fe36 	bl	8001494 <HAL_InitTick>

  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40023c00 	.word	0x40023c00
 8002838:	40023800 	.word	0x40023800
 800283c:	08006de0 	.word	0x08006de0
 8002840:	20000000 	.word	0x20000000
 8002844:	20000004 	.word	0x20000004

08002848 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002848:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800284c:	b090      	sub	sp, #64	@ 0x40
 800284e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002850:	2300      	movs	r3, #0
 8002852:	637b      	str	r3, [r7, #52]	@ 0x34
 8002854:	2300      	movs	r3, #0
 8002856:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002858:	2300      	movs	r3, #0
 800285a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800285c:	2300      	movs	r3, #0
 800285e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002860:	4b59      	ldr	r3, [pc, #356]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 030c 	and.w	r3, r3, #12
 8002868:	2b08      	cmp	r3, #8
 800286a:	d00d      	beq.n	8002888 <HAL_RCC_GetSysClockFreq+0x40>
 800286c:	2b08      	cmp	r3, #8
 800286e:	f200 80a1 	bhi.w	80029b4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002872:	2b00      	cmp	r3, #0
 8002874:	d002      	beq.n	800287c <HAL_RCC_GetSysClockFreq+0x34>
 8002876:	2b04      	cmp	r3, #4
 8002878:	d003      	beq.n	8002882 <HAL_RCC_GetSysClockFreq+0x3a>
 800287a:	e09b      	b.n	80029b4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800287c:	4b53      	ldr	r3, [pc, #332]	@ (80029cc <HAL_RCC_GetSysClockFreq+0x184>)
 800287e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002880:	e09b      	b.n	80029ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002882:	4b53      	ldr	r3, [pc, #332]	@ (80029d0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002884:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002886:	e098      	b.n	80029ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002888:	4b4f      	ldr	r3, [pc, #316]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002890:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002892:	4b4d      	ldr	r3, [pc, #308]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d028      	beq.n	80028f0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800289e:	4b4a      	ldr	r3, [pc, #296]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	099b      	lsrs	r3, r3, #6
 80028a4:	2200      	movs	r2, #0
 80028a6:	623b      	str	r3, [r7, #32]
 80028a8:	627a      	str	r2, [r7, #36]	@ 0x24
 80028aa:	6a3b      	ldr	r3, [r7, #32]
 80028ac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80028b0:	2100      	movs	r1, #0
 80028b2:	4b47      	ldr	r3, [pc, #284]	@ (80029d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80028b4:	fb03 f201 	mul.w	r2, r3, r1
 80028b8:	2300      	movs	r3, #0
 80028ba:	fb00 f303 	mul.w	r3, r0, r3
 80028be:	4413      	add	r3, r2
 80028c0:	4a43      	ldr	r2, [pc, #268]	@ (80029d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80028c2:	fba0 1202 	umull	r1, r2, r0, r2
 80028c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028c8:	460a      	mov	r2, r1
 80028ca:	62ba      	str	r2, [r7, #40]	@ 0x28
 80028cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028ce:	4413      	add	r3, r2
 80028d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028d4:	2200      	movs	r2, #0
 80028d6:	61bb      	str	r3, [r7, #24]
 80028d8:	61fa      	str	r2, [r7, #28]
 80028da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028de:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80028e2:	f7fd fc91 	bl	8000208 <__aeabi_uldivmod>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	4613      	mov	r3, r2
 80028ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028ee:	e053      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028f0:	4b35      	ldr	r3, [pc, #212]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	099b      	lsrs	r3, r3, #6
 80028f6:	2200      	movs	r2, #0
 80028f8:	613b      	str	r3, [r7, #16]
 80028fa:	617a      	str	r2, [r7, #20]
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002902:	f04f 0b00 	mov.w	fp, #0
 8002906:	4652      	mov	r2, sl
 8002908:	465b      	mov	r3, fp
 800290a:	f04f 0000 	mov.w	r0, #0
 800290e:	f04f 0100 	mov.w	r1, #0
 8002912:	0159      	lsls	r1, r3, #5
 8002914:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002918:	0150      	lsls	r0, r2, #5
 800291a:	4602      	mov	r2, r0
 800291c:	460b      	mov	r3, r1
 800291e:	ebb2 080a 	subs.w	r8, r2, sl
 8002922:	eb63 090b 	sbc.w	r9, r3, fp
 8002926:	f04f 0200 	mov.w	r2, #0
 800292a:	f04f 0300 	mov.w	r3, #0
 800292e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002932:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002936:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800293a:	ebb2 0408 	subs.w	r4, r2, r8
 800293e:	eb63 0509 	sbc.w	r5, r3, r9
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	f04f 0300 	mov.w	r3, #0
 800294a:	00eb      	lsls	r3, r5, #3
 800294c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002950:	00e2      	lsls	r2, r4, #3
 8002952:	4614      	mov	r4, r2
 8002954:	461d      	mov	r5, r3
 8002956:	eb14 030a 	adds.w	r3, r4, sl
 800295a:	603b      	str	r3, [r7, #0]
 800295c:	eb45 030b 	adc.w	r3, r5, fp
 8002960:	607b      	str	r3, [r7, #4]
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	f04f 0300 	mov.w	r3, #0
 800296a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800296e:	4629      	mov	r1, r5
 8002970:	028b      	lsls	r3, r1, #10
 8002972:	4621      	mov	r1, r4
 8002974:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002978:	4621      	mov	r1, r4
 800297a:	028a      	lsls	r2, r1, #10
 800297c:	4610      	mov	r0, r2
 800297e:	4619      	mov	r1, r3
 8002980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002982:	2200      	movs	r2, #0
 8002984:	60bb      	str	r3, [r7, #8]
 8002986:	60fa      	str	r2, [r7, #12]
 8002988:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800298c:	f7fd fc3c 	bl	8000208 <__aeabi_uldivmod>
 8002990:	4602      	mov	r2, r0
 8002992:	460b      	mov	r3, r1
 8002994:	4613      	mov	r3, r2
 8002996:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002998:	4b0b      	ldr	r3, [pc, #44]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	0c1b      	lsrs	r3, r3, #16
 800299e:	f003 0303 	and.w	r3, r3, #3
 80029a2:	3301      	adds	r3, #1
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80029a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80029b2:	e002      	b.n	80029ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029b4:	4b05      	ldr	r3, [pc, #20]	@ (80029cc <HAL_RCC_GetSysClockFreq+0x184>)
 80029b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80029b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3740      	adds	r7, #64	@ 0x40
 80029c0:	46bd      	mov	sp, r7
 80029c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029c6:	bf00      	nop
 80029c8:	40023800 	.word	0x40023800
 80029cc:	00f42400 	.word	0x00f42400
 80029d0:	017d7840 	.word	0x017d7840

080029d4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029d8:	4b03      	ldr	r3, [pc, #12]	@ (80029e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80029da:	681b      	ldr	r3, [r3, #0]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	20000000 	.word	0x20000000

080029ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029f0:	f7ff fff0 	bl	80029d4 <HAL_RCC_GetHCLKFreq>
 80029f4:	4602      	mov	r2, r0
 80029f6:	4b05      	ldr	r3, [pc, #20]	@ (8002a0c <HAL_RCC_GetPCLK1Freq+0x20>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	0a9b      	lsrs	r3, r3, #10
 80029fc:	f003 0307 	and.w	r3, r3, #7
 8002a00:	4903      	ldr	r1, [pc, #12]	@ (8002a10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a02:	5ccb      	ldrb	r3, [r1, r3]
 8002a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	40023800 	.word	0x40023800
 8002a10:	08006df0 	.word	0x08006df0

08002a14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a18:	f7ff ffdc 	bl	80029d4 <HAL_RCC_GetHCLKFreq>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	4b05      	ldr	r3, [pc, #20]	@ (8002a34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	0b5b      	lsrs	r3, r3, #13
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	4903      	ldr	r1, [pc, #12]	@ (8002a38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a2a:	5ccb      	ldrb	r3, [r1, r3]
 8002a2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	40023800 	.word	0x40023800
 8002a38:	08006df0 	.word	0x08006df0

08002a3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b088      	sub	sp, #32
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002a44:	2300      	movs	r3, #0
 8002a46:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002a54:	2300      	movs	r3, #0
 8002a56:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d012      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a64:	4b69      	ldr	r3, [pc, #420]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	4a68      	ldr	r2, [pc, #416]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a6a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002a6e:	6093      	str	r3, [r2, #8]
 8002a70:	4b66      	ldr	r3, [pc, #408]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a78:	4964      	ldr	r1, [pc, #400]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002a86:	2301      	movs	r3, #1
 8002a88:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d017      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a96:	4b5d      	ldr	r3, [pc, #372]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002a9c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aa4:	4959      	ldr	r1, [pc, #356]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ab0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ab4:	d101      	bne.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d017      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ad2:	4b4e      	ldr	r3, [pc, #312]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ad8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae0:	494a      	ldr	r1, [pc, #296]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002af0:	d101      	bne.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002af2:	2301      	movs	r3, #1
 8002af4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002afe:	2301      	movs	r3, #1
 8002b00:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0320 	and.w	r3, r3, #32
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 808b 	beq.w	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b20:	4b3a      	ldr	r3, [pc, #232]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b24:	4a39      	ldr	r2, [pc, #228]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b2c:	4b37      	ldr	r3, [pc, #220]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b34:	60bb      	str	r3, [r7, #8]
 8002b36:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002b38:	4b35      	ldr	r3, [pc, #212]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a34      	ldr	r2, [pc, #208]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b44:	f7fe fcea 	bl	800151c <HAL_GetTick>
 8002b48:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b4c:	f7fe fce6 	bl	800151c <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b64      	cmp	r3, #100	@ 0x64
 8002b58:	d901      	bls.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e357      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002b5e:	4b2c      	ldr	r3, [pc, #176]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d0f0      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b6a:	4b28      	ldr	r3, [pc, #160]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b72:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d035      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d02e      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b88:	4b20      	ldr	r3, [pc, #128]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b90:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b92:	4b1e      	ldr	r3, [pc, #120]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b96:	4a1d      	ldr	r2, [pc, #116]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b9c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ba2:	4a1a      	ldr	r2, [pc, #104]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ba8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002baa:	4a18      	ldr	r2, [pc, #96]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002bb0:	4b16      	ldr	r3, [pc, #88]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d114      	bne.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bbc:	f7fe fcae 	bl	800151c <HAL_GetTick>
 8002bc0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bc2:	e00a      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bc4:	f7fe fcaa 	bl	800151c <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d901      	bls.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e319      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bda:	4b0c      	ldr	r3, [pc, #48]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d0ee      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002bf2:	d111      	bne.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002bf4:	4b05      	ldr	r3, [pc, #20]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c00:	4b04      	ldr	r3, [pc, #16]	@ (8002c14 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002c02:	400b      	ands	r3, r1
 8002c04:	4901      	ldr	r1, [pc, #4]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	608b      	str	r3, [r1, #8]
 8002c0a:	e00b      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	40007000 	.word	0x40007000
 8002c14:	0ffffcff 	.word	0x0ffffcff
 8002c18:	4baa      	ldr	r3, [pc, #680]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	4aa9      	ldr	r2, [pc, #676]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c1e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002c22:	6093      	str	r3, [r2, #8]
 8002c24:	4ba7      	ldr	r3, [pc, #668]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c26:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c30:	49a4      	ldr	r1, [pc, #656]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0310 	and.w	r3, r3, #16
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d010      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002c42:	4ba0      	ldr	r3, [pc, #640]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c48:	4a9e      	ldr	r2, [pc, #632]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c4e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002c52:	4b9c      	ldr	r3, [pc, #624]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c54:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c5c:	4999      	ldr	r1, [pc, #612]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00a      	beq.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c70:	4b94      	ldr	r3, [pc, #592]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c76:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c7e:	4991      	ldr	r1, [pc, #580]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00a      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c92:	4b8c      	ldr	r3, [pc, #560]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c98:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ca0:	4988      	ldr	r1, [pc, #544]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00a      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002cb4:	4b83      	ldr	r3, [pc, #524]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002cc2:	4980      	ldr	r1, [pc, #512]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00a      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002cd6:	4b7b      	ldr	r3, [pc, #492]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cdc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce4:	4977      	ldr	r1, [pc, #476]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00a      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cf8:	4b72      	ldr	r3, [pc, #456]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cfe:	f023 0203 	bic.w	r2, r3, #3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d06:	496f      	ldr	r1, [pc, #444]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00a      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d1a:	4b6a      	ldr	r3, [pc, #424]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d20:	f023 020c 	bic.w	r2, r3, #12
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d28:	4966      	ldr	r1, [pc, #408]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00a      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d3c:	4b61      	ldr	r3, [pc, #388]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d42:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d4a:	495e      	ldr	r1, [pc, #376]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00a      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d5e:	4b59      	ldr	r3, [pc, #356]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d64:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d6c:	4955      	ldr	r1, [pc, #340]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00a      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d80:	4b50      	ldr	r3, [pc, #320]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d86:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d8e:	494d      	ldr	r1, [pc, #308]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00a      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002da2:	4b48      	ldr	r3, [pc, #288]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002da8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db0:	4944      	ldr	r1, [pc, #272]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00a      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002dc4:	4b3f      	ldr	r3, [pc, #252]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd2:	493c      	ldr	r1, [pc, #240]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00a      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002de6:	4b37      	ldr	r3, [pc, #220]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002df4:	4933      	ldr	r1, [pc, #204]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d00a      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002e08:	4b2e      	ldr	r3, [pc, #184]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e0e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e16:	492b      	ldr	r1, [pc, #172]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d011      	beq.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002e2a:	4b26      	ldr	r3, [pc, #152]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e30:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e38:	4922      	ldr	r1, [pc, #136]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e48:	d101      	bne.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0308 	and.w	r3, r3, #8
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00a      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e6a:	4b16      	ldr	r3, [pc, #88]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e70:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e78:	4912      	ldr	r1, [pc, #72]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00b      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e8c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e92:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e9c:	4909      	ldr	r1, [pc, #36]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d006      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f000 80d9 	beq.w	800306a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002eb8:	4b02      	ldr	r3, [pc, #8]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a01      	ldr	r2, [pc, #4]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ebe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002ec2:	e001      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002ec4:	40023800 	.word	0x40023800
 8002ec8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002eca:	f7fe fb27 	bl	800151c <HAL_GetTick>
 8002ece:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002ed0:	e008      	b.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ed2:	f7fe fb23 	bl	800151c <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	2b64      	cmp	r3, #100	@ 0x64
 8002ede:	d901      	bls.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e194      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002ee4:	4b6c      	ldr	r3, [pc, #432]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d1f0      	bne.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0301 	and.w	r3, r3, #1
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d021      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d11d      	bne.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002f04:	4b64      	ldr	r3, [pc, #400]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f0a:	0c1b      	lsrs	r3, r3, #16
 8002f0c:	f003 0303 	and.w	r3, r3, #3
 8002f10:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002f12:	4b61      	ldr	r3, [pc, #388]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f18:	0e1b      	lsrs	r3, r3, #24
 8002f1a:	f003 030f 	and.w	r3, r3, #15
 8002f1e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	019a      	lsls	r2, r3, #6
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	041b      	lsls	r3, r3, #16
 8002f2a:	431a      	orrs	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	061b      	lsls	r3, r3, #24
 8002f30:	431a      	orrs	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	071b      	lsls	r3, r3, #28
 8002f38:	4957      	ldr	r1, [pc, #348]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d004      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f54:	d00a      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d02e      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f6a:	d129      	bne.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002f6c:	4b4a      	ldr	r3, [pc, #296]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f72:	0c1b      	lsrs	r3, r3, #16
 8002f74:	f003 0303 	and.w	r3, r3, #3
 8002f78:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f7a:	4b47      	ldr	r3, [pc, #284]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f80:	0f1b      	lsrs	r3, r3, #28
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	019a      	lsls	r2, r3, #6
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	041b      	lsls	r3, r3, #16
 8002f92:	431a      	orrs	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	061b      	lsls	r3, r3, #24
 8002f9a:	431a      	orrs	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	071b      	lsls	r3, r3, #28
 8002fa0:	493d      	ldr	r1, [pc, #244]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002fa8:	4b3b      	ldr	r3, [pc, #236]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002faa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fae:	f023 021f 	bic.w	r2, r3, #31
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	4937      	ldr	r1, [pc, #220]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d01d      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002fcc:	4b32      	ldr	r3, [pc, #200]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fd2:	0e1b      	lsrs	r3, r3, #24
 8002fd4:	f003 030f 	and.w	r3, r3, #15
 8002fd8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002fda:	4b2f      	ldr	r3, [pc, #188]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fe0:	0f1b      	lsrs	r3, r3, #28
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	019a      	lsls	r2, r3, #6
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	691b      	ldr	r3, [r3, #16]
 8002ff2:	041b      	lsls	r3, r3, #16
 8002ff4:	431a      	orrs	r2, r3
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	061b      	lsls	r3, r3, #24
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	071b      	lsls	r3, r3, #28
 8003000:	4925      	ldr	r1, [pc, #148]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003002:	4313      	orrs	r3, r2
 8003004:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d011      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	019a      	lsls	r2, r3, #6
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	041b      	lsls	r3, r3, #16
 8003020:	431a      	orrs	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	061b      	lsls	r3, r3, #24
 8003028:	431a      	orrs	r2, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	071b      	lsls	r3, r3, #28
 8003030:	4919      	ldr	r1, [pc, #100]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003032:	4313      	orrs	r3, r2
 8003034:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003038:	4b17      	ldr	r3, [pc, #92]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a16      	ldr	r2, [pc, #88]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800303e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003042:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003044:	f7fe fa6a 	bl	800151c <HAL_GetTick>
 8003048:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800304a:	e008      	b.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800304c:	f7fe fa66 	bl	800151c <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b64      	cmp	r3, #100	@ 0x64
 8003058:	d901      	bls.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e0d7      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800305e:	4b0e      	ldr	r3, [pc, #56]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d0f0      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	2b01      	cmp	r3, #1
 800306e:	f040 80cd 	bne.w	800320c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003072:	4b09      	ldr	r3, [pc, #36]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a08      	ldr	r2, [pc, #32]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003078:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800307c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800307e:	f7fe fa4d 	bl	800151c <HAL_GetTick>
 8003082:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003084:	e00a      	b.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003086:	f7fe fa49 	bl	800151c <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b64      	cmp	r3, #100	@ 0x64
 8003092:	d903      	bls.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e0ba      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003098:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800309c:	4b5e      	ldr	r3, [pc, #376]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80030a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030a8:	d0ed      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d003      	beq.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x682>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d009      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d02e      	beq.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d12a      	bne.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80030d2:	4b51      	ldr	r3, [pc, #324]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80030d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030d8:	0c1b      	lsrs	r3, r3, #16
 80030da:	f003 0303 	and.w	r3, r3, #3
 80030de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80030e0:	4b4d      	ldr	r3, [pc, #308]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80030e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e6:	0f1b      	lsrs	r3, r3, #28
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	019a      	lsls	r2, r3, #6
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	041b      	lsls	r3, r3, #16
 80030f8:	431a      	orrs	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	061b      	lsls	r3, r3, #24
 8003100:	431a      	orrs	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	071b      	lsls	r3, r3, #28
 8003106:	4944      	ldr	r1, [pc, #272]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003108:	4313      	orrs	r3, r2
 800310a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800310e:	4b42      	ldr	r3, [pc, #264]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003110:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003114:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311c:	3b01      	subs	r3, #1
 800311e:	021b      	lsls	r3, r3, #8
 8003120:	493d      	ldr	r1, [pc, #244]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003122:	4313      	orrs	r3, r2
 8003124:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d022      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003138:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800313c:	d11d      	bne.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800313e:	4b36      	ldr	r3, [pc, #216]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003144:	0e1b      	lsrs	r3, r3, #24
 8003146:	f003 030f 	and.w	r3, r3, #15
 800314a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800314c:	4b32      	ldr	r3, [pc, #200]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800314e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003152:	0f1b      	lsrs	r3, r3, #28
 8003154:	f003 0307 	and.w	r3, r3, #7
 8003158:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	695b      	ldr	r3, [r3, #20]
 800315e:	019a      	lsls	r2, r3, #6
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	041b      	lsls	r3, r3, #16
 8003166:	431a      	orrs	r2, r3
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	061b      	lsls	r3, r3, #24
 800316c:	431a      	orrs	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	071b      	lsls	r3, r3, #28
 8003172:	4929      	ldr	r1, [pc, #164]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003174:	4313      	orrs	r3, r2
 8003176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0308 	and.w	r3, r3, #8
 8003182:	2b00      	cmp	r3, #0
 8003184:	d028      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003186:	4b24      	ldr	r3, [pc, #144]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800318c:	0e1b      	lsrs	r3, r3, #24
 800318e:	f003 030f 	and.w	r3, r3, #15
 8003192:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003194:	4b20      	ldr	r3, [pc, #128]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800319a:	0c1b      	lsrs	r3, r3, #16
 800319c:	f003 0303 	and.w	r3, r3, #3
 80031a0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	019a      	lsls	r2, r3, #6
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	041b      	lsls	r3, r3, #16
 80031ac:	431a      	orrs	r2, r3
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	061b      	lsls	r3, r3, #24
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	69db      	ldr	r3, [r3, #28]
 80031b8:	071b      	lsls	r3, r3, #28
 80031ba:	4917      	ldr	r1, [pc, #92]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80031c2:	4b15      	ldr	r3, [pc, #84]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d0:	4911      	ldr	r1, [pc, #68]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80031d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a0e      	ldr	r2, [pc, #56]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031e4:	f7fe f99a 	bl	800151c <HAL_GetTick>
 80031e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80031ea:	e008      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80031ec:	f7fe f996 	bl	800151c <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b64      	cmp	r3, #100	@ 0x64
 80031f8:	d901      	bls.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e007      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80031fe:	4b06      	ldr	r3, [pc, #24]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003206:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800320a:	d1ef      	bne.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3720      	adds	r7, #32
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40023800 	.word	0x40023800

0800321c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e040      	b.n	80032b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003232:	2b00      	cmp	r3, #0
 8003234:	d106      	bne.n	8003244 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f7fd feaa 	bl	8000f98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2224      	movs	r2, #36	@ 0x24
 8003248:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f022 0201 	bic.w	r2, r2, #1
 8003258:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325e:	2b00      	cmp	r3, #0
 8003260:	d002      	beq.n	8003268 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 fb16 	bl	8003894 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 f8af 	bl	80033cc <UART_SetConfig>
 800326e:	4603      	mov	r3, r0
 8003270:	2b01      	cmp	r3, #1
 8003272:	d101      	bne.n	8003278 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e01b      	b.n	80032b0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685a      	ldr	r2, [r3, #4]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003286:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689a      	ldr	r2, [r3, #8]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003296:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 fb95 	bl	80039d8 <UART_CheckIdleState>
 80032ae:	4603      	mov	r3, r0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3708      	adds	r7, #8
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b08a      	sub	sp, #40	@ 0x28
 80032bc:	af02      	add	r7, sp, #8
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	603b      	str	r3, [r7, #0]
 80032c4:	4613      	mov	r3, r2
 80032c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032cc:	2b20      	cmp	r3, #32
 80032ce:	d177      	bne.n	80033c0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d002      	beq.n	80032dc <HAL_UART_Transmit+0x24>
 80032d6:	88fb      	ldrh	r3, [r7, #6]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e070      	b.n	80033c2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2221      	movs	r2, #33	@ 0x21
 80032ec:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032ee:	f7fe f915 	bl	800151c <HAL_GetTick>
 80032f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	88fa      	ldrh	r2, [r7, #6]
 80032f8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	88fa      	ldrh	r2, [r7, #6]
 8003300:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800330c:	d108      	bne.n	8003320 <HAL_UART_Transmit+0x68>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d104      	bne.n	8003320 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003316:	2300      	movs	r3, #0
 8003318:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	61bb      	str	r3, [r7, #24]
 800331e:	e003      	b.n	8003328 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003324:	2300      	movs	r3, #0
 8003326:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003328:	e02f      	b.n	800338a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	2200      	movs	r2, #0
 8003332:	2180      	movs	r1, #128	@ 0x80
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 fba6 	bl	8003a86 <UART_WaitOnFlagUntilTimeout>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d004      	beq.n	800334a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2220      	movs	r2, #32
 8003344:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e03b      	b.n	80033c2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d10b      	bne.n	8003368 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	881b      	ldrh	r3, [r3, #0]
 8003354:	461a      	mov	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800335e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	3302      	adds	r3, #2
 8003364:	61bb      	str	r3, [r7, #24]
 8003366:	e007      	b.n	8003378 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	781a      	ldrb	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	3301      	adds	r3, #1
 8003376:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800337e:	b29b      	uxth	r3, r3
 8003380:	3b01      	subs	r3, #1
 8003382:	b29a      	uxth	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003390:	b29b      	uxth	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1c9      	bne.n	800332a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	2200      	movs	r2, #0
 800339e:	2140      	movs	r1, #64	@ 0x40
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f000 fb70 	bl	8003a86 <UART_WaitOnFlagUntilTimeout>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d004      	beq.n	80033b6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2220      	movs	r2, #32
 80033b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e005      	b.n	80033c2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2220      	movs	r2, #32
 80033ba:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80033bc:	2300      	movs	r3, #0
 80033be:	e000      	b.n	80033c2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80033c0:	2302      	movs	r3, #2
  }
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3720      	adds	r7, #32
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b088      	sub	sp, #32
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80033d4:	2300      	movs	r3, #0
 80033d6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	431a      	orrs	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	431a      	orrs	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	69db      	ldr	r3, [r3, #28]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	4ba6      	ldr	r3, [pc, #664]	@ (8003690 <UART_SetConfig+0x2c4>)
 80033f8:	4013      	ands	r3, r2
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	6812      	ldr	r2, [r2, #0]
 80033fe:	6979      	ldr	r1, [r7, #20]
 8003400:	430b      	orrs	r3, r1
 8003402:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	68da      	ldr	r2, [r3, #12]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	4313      	orrs	r3, r2
 8003428:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	697a      	ldr	r2, [r7, #20]
 800343a:	430a      	orrs	r2, r1
 800343c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a94      	ldr	r2, [pc, #592]	@ (8003694 <UART_SetConfig+0x2c8>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d120      	bne.n	800348a <UART_SetConfig+0xbe>
 8003448:	4b93      	ldr	r3, [pc, #588]	@ (8003698 <UART_SetConfig+0x2cc>)
 800344a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800344e:	f003 0303 	and.w	r3, r3, #3
 8003452:	2b03      	cmp	r3, #3
 8003454:	d816      	bhi.n	8003484 <UART_SetConfig+0xb8>
 8003456:	a201      	add	r2, pc, #4	@ (adr r2, 800345c <UART_SetConfig+0x90>)
 8003458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800345c:	0800346d 	.word	0x0800346d
 8003460:	08003479 	.word	0x08003479
 8003464:	08003473 	.word	0x08003473
 8003468:	0800347f 	.word	0x0800347f
 800346c:	2301      	movs	r3, #1
 800346e:	77fb      	strb	r3, [r7, #31]
 8003470:	e150      	b.n	8003714 <UART_SetConfig+0x348>
 8003472:	2302      	movs	r3, #2
 8003474:	77fb      	strb	r3, [r7, #31]
 8003476:	e14d      	b.n	8003714 <UART_SetConfig+0x348>
 8003478:	2304      	movs	r3, #4
 800347a:	77fb      	strb	r3, [r7, #31]
 800347c:	e14a      	b.n	8003714 <UART_SetConfig+0x348>
 800347e:	2308      	movs	r3, #8
 8003480:	77fb      	strb	r3, [r7, #31]
 8003482:	e147      	b.n	8003714 <UART_SetConfig+0x348>
 8003484:	2310      	movs	r3, #16
 8003486:	77fb      	strb	r3, [r7, #31]
 8003488:	e144      	b.n	8003714 <UART_SetConfig+0x348>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a83      	ldr	r2, [pc, #524]	@ (800369c <UART_SetConfig+0x2d0>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d132      	bne.n	80034fa <UART_SetConfig+0x12e>
 8003494:	4b80      	ldr	r3, [pc, #512]	@ (8003698 <UART_SetConfig+0x2cc>)
 8003496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800349a:	f003 030c 	and.w	r3, r3, #12
 800349e:	2b0c      	cmp	r3, #12
 80034a0:	d828      	bhi.n	80034f4 <UART_SetConfig+0x128>
 80034a2:	a201      	add	r2, pc, #4	@ (adr r2, 80034a8 <UART_SetConfig+0xdc>)
 80034a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a8:	080034dd 	.word	0x080034dd
 80034ac:	080034f5 	.word	0x080034f5
 80034b0:	080034f5 	.word	0x080034f5
 80034b4:	080034f5 	.word	0x080034f5
 80034b8:	080034e9 	.word	0x080034e9
 80034bc:	080034f5 	.word	0x080034f5
 80034c0:	080034f5 	.word	0x080034f5
 80034c4:	080034f5 	.word	0x080034f5
 80034c8:	080034e3 	.word	0x080034e3
 80034cc:	080034f5 	.word	0x080034f5
 80034d0:	080034f5 	.word	0x080034f5
 80034d4:	080034f5 	.word	0x080034f5
 80034d8:	080034ef 	.word	0x080034ef
 80034dc:	2300      	movs	r3, #0
 80034de:	77fb      	strb	r3, [r7, #31]
 80034e0:	e118      	b.n	8003714 <UART_SetConfig+0x348>
 80034e2:	2302      	movs	r3, #2
 80034e4:	77fb      	strb	r3, [r7, #31]
 80034e6:	e115      	b.n	8003714 <UART_SetConfig+0x348>
 80034e8:	2304      	movs	r3, #4
 80034ea:	77fb      	strb	r3, [r7, #31]
 80034ec:	e112      	b.n	8003714 <UART_SetConfig+0x348>
 80034ee:	2308      	movs	r3, #8
 80034f0:	77fb      	strb	r3, [r7, #31]
 80034f2:	e10f      	b.n	8003714 <UART_SetConfig+0x348>
 80034f4:	2310      	movs	r3, #16
 80034f6:	77fb      	strb	r3, [r7, #31]
 80034f8:	e10c      	b.n	8003714 <UART_SetConfig+0x348>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a68      	ldr	r2, [pc, #416]	@ (80036a0 <UART_SetConfig+0x2d4>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d120      	bne.n	8003546 <UART_SetConfig+0x17a>
 8003504:	4b64      	ldr	r3, [pc, #400]	@ (8003698 <UART_SetConfig+0x2cc>)
 8003506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800350a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800350e:	2b30      	cmp	r3, #48	@ 0x30
 8003510:	d013      	beq.n	800353a <UART_SetConfig+0x16e>
 8003512:	2b30      	cmp	r3, #48	@ 0x30
 8003514:	d814      	bhi.n	8003540 <UART_SetConfig+0x174>
 8003516:	2b20      	cmp	r3, #32
 8003518:	d009      	beq.n	800352e <UART_SetConfig+0x162>
 800351a:	2b20      	cmp	r3, #32
 800351c:	d810      	bhi.n	8003540 <UART_SetConfig+0x174>
 800351e:	2b00      	cmp	r3, #0
 8003520:	d002      	beq.n	8003528 <UART_SetConfig+0x15c>
 8003522:	2b10      	cmp	r3, #16
 8003524:	d006      	beq.n	8003534 <UART_SetConfig+0x168>
 8003526:	e00b      	b.n	8003540 <UART_SetConfig+0x174>
 8003528:	2300      	movs	r3, #0
 800352a:	77fb      	strb	r3, [r7, #31]
 800352c:	e0f2      	b.n	8003714 <UART_SetConfig+0x348>
 800352e:	2302      	movs	r3, #2
 8003530:	77fb      	strb	r3, [r7, #31]
 8003532:	e0ef      	b.n	8003714 <UART_SetConfig+0x348>
 8003534:	2304      	movs	r3, #4
 8003536:	77fb      	strb	r3, [r7, #31]
 8003538:	e0ec      	b.n	8003714 <UART_SetConfig+0x348>
 800353a:	2308      	movs	r3, #8
 800353c:	77fb      	strb	r3, [r7, #31]
 800353e:	e0e9      	b.n	8003714 <UART_SetConfig+0x348>
 8003540:	2310      	movs	r3, #16
 8003542:	77fb      	strb	r3, [r7, #31]
 8003544:	e0e6      	b.n	8003714 <UART_SetConfig+0x348>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a56      	ldr	r2, [pc, #344]	@ (80036a4 <UART_SetConfig+0x2d8>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d120      	bne.n	8003592 <UART_SetConfig+0x1c6>
 8003550:	4b51      	ldr	r3, [pc, #324]	@ (8003698 <UART_SetConfig+0x2cc>)
 8003552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003556:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800355a:	2bc0      	cmp	r3, #192	@ 0xc0
 800355c:	d013      	beq.n	8003586 <UART_SetConfig+0x1ba>
 800355e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003560:	d814      	bhi.n	800358c <UART_SetConfig+0x1c0>
 8003562:	2b80      	cmp	r3, #128	@ 0x80
 8003564:	d009      	beq.n	800357a <UART_SetConfig+0x1ae>
 8003566:	2b80      	cmp	r3, #128	@ 0x80
 8003568:	d810      	bhi.n	800358c <UART_SetConfig+0x1c0>
 800356a:	2b00      	cmp	r3, #0
 800356c:	d002      	beq.n	8003574 <UART_SetConfig+0x1a8>
 800356e:	2b40      	cmp	r3, #64	@ 0x40
 8003570:	d006      	beq.n	8003580 <UART_SetConfig+0x1b4>
 8003572:	e00b      	b.n	800358c <UART_SetConfig+0x1c0>
 8003574:	2300      	movs	r3, #0
 8003576:	77fb      	strb	r3, [r7, #31]
 8003578:	e0cc      	b.n	8003714 <UART_SetConfig+0x348>
 800357a:	2302      	movs	r3, #2
 800357c:	77fb      	strb	r3, [r7, #31]
 800357e:	e0c9      	b.n	8003714 <UART_SetConfig+0x348>
 8003580:	2304      	movs	r3, #4
 8003582:	77fb      	strb	r3, [r7, #31]
 8003584:	e0c6      	b.n	8003714 <UART_SetConfig+0x348>
 8003586:	2308      	movs	r3, #8
 8003588:	77fb      	strb	r3, [r7, #31]
 800358a:	e0c3      	b.n	8003714 <UART_SetConfig+0x348>
 800358c:	2310      	movs	r3, #16
 800358e:	77fb      	strb	r3, [r7, #31]
 8003590:	e0c0      	b.n	8003714 <UART_SetConfig+0x348>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a44      	ldr	r2, [pc, #272]	@ (80036a8 <UART_SetConfig+0x2dc>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d125      	bne.n	80035e8 <UART_SetConfig+0x21c>
 800359c:	4b3e      	ldr	r3, [pc, #248]	@ (8003698 <UART_SetConfig+0x2cc>)
 800359e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035aa:	d017      	beq.n	80035dc <UART_SetConfig+0x210>
 80035ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035b0:	d817      	bhi.n	80035e2 <UART_SetConfig+0x216>
 80035b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035b6:	d00b      	beq.n	80035d0 <UART_SetConfig+0x204>
 80035b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035bc:	d811      	bhi.n	80035e2 <UART_SetConfig+0x216>
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <UART_SetConfig+0x1fe>
 80035c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035c6:	d006      	beq.n	80035d6 <UART_SetConfig+0x20a>
 80035c8:	e00b      	b.n	80035e2 <UART_SetConfig+0x216>
 80035ca:	2300      	movs	r3, #0
 80035cc:	77fb      	strb	r3, [r7, #31]
 80035ce:	e0a1      	b.n	8003714 <UART_SetConfig+0x348>
 80035d0:	2302      	movs	r3, #2
 80035d2:	77fb      	strb	r3, [r7, #31]
 80035d4:	e09e      	b.n	8003714 <UART_SetConfig+0x348>
 80035d6:	2304      	movs	r3, #4
 80035d8:	77fb      	strb	r3, [r7, #31]
 80035da:	e09b      	b.n	8003714 <UART_SetConfig+0x348>
 80035dc:	2308      	movs	r3, #8
 80035de:	77fb      	strb	r3, [r7, #31]
 80035e0:	e098      	b.n	8003714 <UART_SetConfig+0x348>
 80035e2:	2310      	movs	r3, #16
 80035e4:	77fb      	strb	r3, [r7, #31]
 80035e6:	e095      	b.n	8003714 <UART_SetConfig+0x348>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a2f      	ldr	r2, [pc, #188]	@ (80036ac <UART_SetConfig+0x2e0>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d125      	bne.n	800363e <UART_SetConfig+0x272>
 80035f2:	4b29      	ldr	r3, [pc, #164]	@ (8003698 <UART_SetConfig+0x2cc>)
 80035f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80035fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003600:	d017      	beq.n	8003632 <UART_SetConfig+0x266>
 8003602:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003606:	d817      	bhi.n	8003638 <UART_SetConfig+0x26c>
 8003608:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800360c:	d00b      	beq.n	8003626 <UART_SetConfig+0x25a>
 800360e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003612:	d811      	bhi.n	8003638 <UART_SetConfig+0x26c>
 8003614:	2b00      	cmp	r3, #0
 8003616:	d003      	beq.n	8003620 <UART_SetConfig+0x254>
 8003618:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800361c:	d006      	beq.n	800362c <UART_SetConfig+0x260>
 800361e:	e00b      	b.n	8003638 <UART_SetConfig+0x26c>
 8003620:	2301      	movs	r3, #1
 8003622:	77fb      	strb	r3, [r7, #31]
 8003624:	e076      	b.n	8003714 <UART_SetConfig+0x348>
 8003626:	2302      	movs	r3, #2
 8003628:	77fb      	strb	r3, [r7, #31]
 800362a:	e073      	b.n	8003714 <UART_SetConfig+0x348>
 800362c:	2304      	movs	r3, #4
 800362e:	77fb      	strb	r3, [r7, #31]
 8003630:	e070      	b.n	8003714 <UART_SetConfig+0x348>
 8003632:	2308      	movs	r3, #8
 8003634:	77fb      	strb	r3, [r7, #31]
 8003636:	e06d      	b.n	8003714 <UART_SetConfig+0x348>
 8003638:	2310      	movs	r3, #16
 800363a:	77fb      	strb	r3, [r7, #31]
 800363c:	e06a      	b.n	8003714 <UART_SetConfig+0x348>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a1b      	ldr	r2, [pc, #108]	@ (80036b0 <UART_SetConfig+0x2e4>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d138      	bne.n	80036ba <UART_SetConfig+0x2ee>
 8003648:	4b13      	ldr	r3, [pc, #76]	@ (8003698 <UART_SetConfig+0x2cc>)
 800364a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800364e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003652:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003656:	d017      	beq.n	8003688 <UART_SetConfig+0x2bc>
 8003658:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800365c:	d82a      	bhi.n	80036b4 <UART_SetConfig+0x2e8>
 800365e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003662:	d00b      	beq.n	800367c <UART_SetConfig+0x2b0>
 8003664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003668:	d824      	bhi.n	80036b4 <UART_SetConfig+0x2e8>
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <UART_SetConfig+0x2aa>
 800366e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003672:	d006      	beq.n	8003682 <UART_SetConfig+0x2b6>
 8003674:	e01e      	b.n	80036b4 <UART_SetConfig+0x2e8>
 8003676:	2300      	movs	r3, #0
 8003678:	77fb      	strb	r3, [r7, #31]
 800367a:	e04b      	b.n	8003714 <UART_SetConfig+0x348>
 800367c:	2302      	movs	r3, #2
 800367e:	77fb      	strb	r3, [r7, #31]
 8003680:	e048      	b.n	8003714 <UART_SetConfig+0x348>
 8003682:	2304      	movs	r3, #4
 8003684:	77fb      	strb	r3, [r7, #31]
 8003686:	e045      	b.n	8003714 <UART_SetConfig+0x348>
 8003688:	2308      	movs	r3, #8
 800368a:	77fb      	strb	r3, [r7, #31]
 800368c:	e042      	b.n	8003714 <UART_SetConfig+0x348>
 800368e:	bf00      	nop
 8003690:	efff69f3 	.word	0xefff69f3
 8003694:	40011000 	.word	0x40011000
 8003698:	40023800 	.word	0x40023800
 800369c:	40004400 	.word	0x40004400
 80036a0:	40004800 	.word	0x40004800
 80036a4:	40004c00 	.word	0x40004c00
 80036a8:	40005000 	.word	0x40005000
 80036ac:	40011400 	.word	0x40011400
 80036b0:	40007800 	.word	0x40007800
 80036b4:	2310      	movs	r3, #16
 80036b6:	77fb      	strb	r3, [r7, #31]
 80036b8:	e02c      	b.n	8003714 <UART_SetConfig+0x348>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a72      	ldr	r2, [pc, #456]	@ (8003888 <UART_SetConfig+0x4bc>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d125      	bne.n	8003710 <UART_SetConfig+0x344>
 80036c4:	4b71      	ldr	r3, [pc, #452]	@ (800388c <UART_SetConfig+0x4c0>)
 80036c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ca:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80036ce:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80036d2:	d017      	beq.n	8003704 <UART_SetConfig+0x338>
 80036d4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80036d8:	d817      	bhi.n	800370a <UART_SetConfig+0x33e>
 80036da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036de:	d00b      	beq.n	80036f8 <UART_SetConfig+0x32c>
 80036e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036e4:	d811      	bhi.n	800370a <UART_SetConfig+0x33e>
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <UART_SetConfig+0x326>
 80036ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036ee:	d006      	beq.n	80036fe <UART_SetConfig+0x332>
 80036f0:	e00b      	b.n	800370a <UART_SetConfig+0x33e>
 80036f2:	2300      	movs	r3, #0
 80036f4:	77fb      	strb	r3, [r7, #31]
 80036f6:	e00d      	b.n	8003714 <UART_SetConfig+0x348>
 80036f8:	2302      	movs	r3, #2
 80036fa:	77fb      	strb	r3, [r7, #31]
 80036fc:	e00a      	b.n	8003714 <UART_SetConfig+0x348>
 80036fe:	2304      	movs	r3, #4
 8003700:	77fb      	strb	r3, [r7, #31]
 8003702:	e007      	b.n	8003714 <UART_SetConfig+0x348>
 8003704:	2308      	movs	r3, #8
 8003706:	77fb      	strb	r3, [r7, #31]
 8003708:	e004      	b.n	8003714 <UART_SetConfig+0x348>
 800370a:	2310      	movs	r3, #16
 800370c:	77fb      	strb	r3, [r7, #31]
 800370e:	e001      	b.n	8003714 <UART_SetConfig+0x348>
 8003710:	2310      	movs	r3, #16
 8003712:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	69db      	ldr	r3, [r3, #28]
 8003718:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800371c:	d15b      	bne.n	80037d6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800371e:	7ffb      	ldrb	r3, [r7, #31]
 8003720:	2b08      	cmp	r3, #8
 8003722:	d828      	bhi.n	8003776 <UART_SetConfig+0x3aa>
 8003724:	a201      	add	r2, pc, #4	@ (adr r2, 800372c <UART_SetConfig+0x360>)
 8003726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800372a:	bf00      	nop
 800372c:	08003751 	.word	0x08003751
 8003730:	08003759 	.word	0x08003759
 8003734:	08003761 	.word	0x08003761
 8003738:	08003777 	.word	0x08003777
 800373c:	08003767 	.word	0x08003767
 8003740:	08003777 	.word	0x08003777
 8003744:	08003777 	.word	0x08003777
 8003748:	08003777 	.word	0x08003777
 800374c:	0800376f 	.word	0x0800376f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003750:	f7ff f94c 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 8003754:	61b8      	str	r0, [r7, #24]
        break;
 8003756:	e013      	b.n	8003780 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003758:	f7ff f95c 	bl	8002a14 <HAL_RCC_GetPCLK2Freq>
 800375c:	61b8      	str	r0, [r7, #24]
        break;
 800375e:	e00f      	b.n	8003780 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003760:	4b4b      	ldr	r3, [pc, #300]	@ (8003890 <UART_SetConfig+0x4c4>)
 8003762:	61bb      	str	r3, [r7, #24]
        break;
 8003764:	e00c      	b.n	8003780 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003766:	f7ff f86f 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 800376a:	61b8      	str	r0, [r7, #24]
        break;
 800376c:	e008      	b.n	8003780 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800376e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003772:	61bb      	str	r3, [r7, #24]
        break;
 8003774:	e004      	b.n	8003780 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003776:	2300      	movs	r3, #0
 8003778:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	77bb      	strb	r3, [r7, #30]
        break;
 800377e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d074      	beq.n	8003870 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	005a      	lsls	r2, r3, #1
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	085b      	lsrs	r3, r3, #1
 8003790:	441a      	add	r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	fbb2 f3f3 	udiv	r3, r2, r3
 800379a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	2b0f      	cmp	r3, #15
 80037a0:	d916      	bls.n	80037d0 <UART_SetConfig+0x404>
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037a8:	d212      	bcs.n	80037d0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	f023 030f 	bic.w	r3, r3, #15
 80037b2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	085b      	lsrs	r3, r3, #1
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	f003 0307 	and.w	r3, r3, #7
 80037be:	b29a      	uxth	r2, r3
 80037c0:	89fb      	ldrh	r3, [r7, #14]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	89fa      	ldrh	r2, [r7, #14]
 80037cc:	60da      	str	r2, [r3, #12]
 80037ce:	e04f      	b.n	8003870 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	77bb      	strb	r3, [r7, #30]
 80037d4:	e04c      	b.n	8003870 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80037d6:	7ffb      	ldrb	r3, [r7, #31]
 80037d8:	2b08      	cmp	r3, #8
 80037da:	d828      	bhi.n	800382e <UART_SetConfig+0x462>
 80037dc:	a201      	add	r2, pc, #4	@ (adr r2, 80037e4 <UART_SetConfig+0x418>)
 80037de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037e2:	bf00      	nop
 80037e4:	08003809 	.word	0x08003809
 80037e8:	08003811 	.word	0x08003811
 80037ec:	08003819 	.word	0x08003819
 80037f0:	0800382f 	.word	0x0800382f
 80037f4:	0800381f 	.word	0x0800381f
 80037f8:	0800382f 	.word	0x0800382f
 80037fc:	0800382f 	.word	0x0800382f
 8003800:	0800382f 	.word	0x0800382f
 8003804:	08003827 	.word	0x08003827
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003808:	f7ff f8f0 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 800380c:	61b8      	str	r0, [r7, #24]
        break;
 800380e:	e013      	b.n	8003838 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003810:	f7ff f900 	bl	8002a14 <HAL_RCC_GetPCLK2Freq>
 8003814:	61b8      	str	r0, [r7, #24]
        break;
 8003816:	e00f      	b.n	8003838 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003818:	4b1d      	ldr	r3, [pc, #116]	@ (8003890 <UART_SetConfig+0x4c4>)
 800381a:	61bb      	str	r3, [r7, #24]
        break;
 800381c:	e00c      	b.n	8003838 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800381e:	f7ff f813 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8003822:	61b8      	str	r0, [r7, #24]
        break;
 8003824:	e008      	b.n	8003838 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003826:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800382a:	61bb      	str	r3, [r7, #24]
        break;
 800382c:	e004      	b.n	8003838 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800382e:	2300      	movs	r3, #0
 8003830:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	77bb      	strb	r3, [r7, #30]
        break;
 8003836:	bf00      	nop
    }

    if (pclk != 0U)
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d018      	beq.n	8003870 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	085a      	lsrs	r2, r3, #1
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	441a      	add	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003850:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	2b0f      	cmp	r3, #15
 8003856:	d909      	bls.n	800386c <UART_SetConfig+0x4a0>
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800385e:	d205      	bcs.n	800386c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	b29a      	uxth	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	60da      	str	r2, [r3, #12]
 800386a:	e001      	b.n	8003870 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800387c:	7fbb      	ldrb	r3, [r7, #30]
}
 800387e:	4618      	mov	r0, r3
 8003880:	3720      	adds	r7, #32
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	40007c00 	.word	0x40007c00
 800388c:	40023800 	.word	0x40023800
 8003890:	00f42400 	.word	0x00f42400

08003894 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a0:	f003 0308 	and.w	r3, r3, #8
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00a      	beq.n	80038be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c2:	f003 0301 	and.w	r3, r3, #1
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00a      	beq.n	80038e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	430a      	orrs	r2, r1
 80038de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00a      	beq.n	8003902 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003906:	f003 0304 	and.w	r3, r3, #4
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00a      	beq.n	8003924 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	430a      	orrs	r2, r1
 8003922:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003928:	f003 0310 	and.w	r3, r3, #16
 800392c:	2b00      	cmp	r3, #0
 800392e:	d00a      	beq.n	8003946 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	430a      	orrs	r2, r1
 8003944:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394a:	f003 0320 	and.w	r3, r3, #32
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00a      	beq.n	8003968 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	430a      	orrs	r2, r1
 8003966:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003970:	2b00      	cmp	r3, #0
 8003972:	d01a      	beq.n	80039aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	430a      	orrs	r2, r1
 8003988:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003992:	d10a      	bne.n	80039aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00a      	beq.n	80039cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	605a      	str	r2, [r3, #4]
  }
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b08c      	sub	sp, #48	@ 0x30
 80039dc:	af02      	add	r7, sp, #8
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80039e8:	f7fd fd98 	bl	800151c <HAL_GetTick>
 80039ec:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0308 	and.w	r3, r3, #8
 80039f8:	2b08      	cmp	r3, #8
 80039fa:	d12e      	bne.n	8003a5a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003a00:	9300      	str	r3, [sp, #0]
 8003a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a04:	2200      	movs	r2, #0
 8003a06:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 f83b 	bl	8003a86 <UART_WaitOnFlagUntilTimeout>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d021      	beq.n	8003a5a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	e853 3f00 	ldrex	r3, [r3]
 8003a22:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a2a:	623b      	str	r3, [r7, #32]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	461a      	mov	r2, r3
 8003a32:	6a3b      	ldr	r3, [r7, #32]
 8003a34:	61fb      	str	r3, [r7, #28]
 8003a36:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a38:	69b9      	ldr	r1, [r7, #24]
 8003a3a:	69fa      	ldr	r2, [r7, #28]
 8003a3c:	e841 2300 	strex	r3, r2, [r1]
 8003a40:	617b      	str	r3, [r7, #20]
   return(result);
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1e6      	bne.n	8003a16 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e011      	b.n	8003a7e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2220      	movs	r2, #32
 8003a5e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2220      	movs	r2, #32
 8003a64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3728      	adds	r7, #40	@ 0x28
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b084      	sub	sp, #16
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	60f8      	str	r0, [r7, #12]
 8003a8e:	60b9      	str	r1, [r7, #8]
 8003a90:	603b      	str	r3, [r7, #0]
 8003a92:	4613      	mov	r3, r2
 8003a94:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a96:	e04f      	b.n	8003b38 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a9e:	d04b      	beq.n	8003b38 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aa0:	f7fd fd3c 	bl	800151c <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d302      	bcc.n	8003ab6 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d101      	bne.n	8003aba <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e04e      	b.n	8003b58 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0304 	and.w	r3, r3, #4
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d037      	beq.n	8003b38 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	2b80      	cmp	r3, #128	@ 0x80
 8003acc:	d034      	beq.n	8003b38 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	2b40      	cmp	r3, #64	@ 0x40
 8003ad2:	d031      	beq.n	8003b38 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	69db      	ldr	r3, [r3, #28]
 8003ada:	f003 0308 	and.w	r3, r3, #8
 8003ade:	2b08      	cmp	r3, #8
 8003ae0:	d110      	bne.n	8003b04 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2208      	movs	r2, #8
 8003ae8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f000 f838 	bl	8003b60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2208      	movs	r2, #8
 8003af4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e029      	b.n	8003b58 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b12:	d111      	bne.n	8003b38 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b1c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	f000 f81e 	bl	8003b60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2220      	movs	r2, #32
 8003b28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e00f      	b.n	8003b58 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	69da      	ldr	r2, [r3, #28]
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	4013      	ands	r3, r2
 8003b42:	68ba      	ldr	r2, [r7, #8]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	bf0c      	ite	eq
 8003b48:	2301      	moveq	r3, #1
 8003b4a:	2300      	movne	r3, #0
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	461a      	mov	r2, r3
 8003b50:	79fb      	ldrb	r3, [r7, #7]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d0a0      	beq.n	8003a98 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b095      	sub	sp, #84	@ 0x54
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b70:	e853 3f00 	ldrex	r3, [r3]
 8003b74:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	461a      	mov	r2, r3
 8003b84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b86:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b88:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b8e:	e841 2300 	strex	r3, r2, [r1]
 8003b92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1e6      	bne.n	8003b68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	3308      	adds	r3, #8
 8003ba0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ba2:	6a3b      	ldr	r3, [r7, #32]
 8003ba4:	e853 3f00 	ldrex	r3, [r3]
 8003ba8:	61fb      	str	r3, [r7, #28]
   return(result);
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	f023 0301 	bic.w	r3, r3, #1
 8003bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	3308      	adds	r3, #8
 8003bb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bc2:	e841 2300 	strex	r3, r2, [r1]
 8003bc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1e5      	bne.n	8003b9a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d118      	bne.n	8003c08 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	e853 3f00 	ldrex	r3, [r3]
 8003be2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	f023 0310 	bic.w	r3, r3, #16
 8003bea:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bf4:	61bb      	str	r3, [r7, #24]
 8003bf6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf8:	6979      	ldr	r1, [r7, #20]
 8003bfa:	69ba      	ldr	r2, [r7, #24]
 8003bfc:	e841 2300 	strex	r3, r2, [r1]
 8003c00:	613b      	str	r3, [r7, #16]
   return(result);
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1e6      	bne.n	8003bd6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2220      	movs	r2, #32
 8003c0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003c1c:	bf00      	nop
 8003c1e:	3754      	adds	r7, #84	@ 0x54
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <tc_aes128_set_decrypt_key>:
	0x17, 0x2b, 0x04, 0x7e, 0xba, 0x77, 0xd6, 0x26, 0xe1, 0x69, 0x14, 0x63,
	0x55, 0x21, 0x0c, 0x7d
};

int tc_aes128_set_decrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	6039      	str	r1, [r7, #0]
	return tc_aes128_set_encrypt_key(s, k);
 8003c32:	6839      	ldr	r1, [r7, #0]
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fbef 	bl	8004418 <tc_aes128_set_encrypt_key>
 8003c3a:	4603      	mov	r3, r0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3708      	adds	r7, #8
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <mult_row_column>:
#define multb(a)(mult8(a)^_double_byte(a)^(a))
#define multd(a)(mult8(a)^_double_byte(_double_byte(a))^(a))
#define multe(a)(mult8(a)^_double_byte(_double_byte(a))^_double_byte(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 8003c44:	b5b0      	push	{r4, r5, r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f002 fd0e 	bl	8006674 <_double_byte>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f002 fd0a 	bl	8006674 <_double_byte>
 8003c60:	4603      	mov	r3, r0
 8003c62:	4618      	mov	r0, r3
 8003c64:	f002 fd06 	bl	8006674 <_double_byte>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	461c      	mov	r4, r3
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	4618      	mov	r0, r3
 8003c72:	f002 fcff 	bl	8006674 <_double_byte>
 8003c76:	4603      	mov	r3, r0
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f002 fcfb 	bl	8006674 <_double_byte>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	4063      	eors	r3, r4
 8003c82:	b2dc      	uxtb	r4, r3
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f002 fcf3 	bl	8006674 <_double_byte>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	4063      	eors	r3, r4
 8003c92:	b2dc      	uxtb	r4, r3
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	3301      	adds	r3, #1
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f002 fcea 	bl	8006674 <_double_byte>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f002 fce6 	bl	8006674 <_double_byte>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	4618      	mov	r0, r3
 8003cac:	f002 fce2 	bl	8006674 <_double_byte>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	461d      	mov	r5, r3
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f002 fcda 	bl	8006674 <_double_byte>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	406b      	eors	r3, r5
 8003cc4:	b2da      	uxtb	r2, r3
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	4053      	eors	r3, r2
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	4063      	eors	r3, r4
 8003cd2:	b2dc      	uxtb	r4, r3
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	3302      	adds	r3, #2
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f002 fcca 	bl	8006674 <_double_byte>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f002 fcc6 	bl	8006674 <_double_byte>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	4618      	mov	r0, r3
 8003cec:	f002 fcc2 	bl	8006674 <_double_byte>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	461d      	mov	r5, r3
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	3302      	adds	r3, #2
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f002 fcba 	bl	8006674 <_double_byte>
 8003d00:	4603      	mov	r3, r0
 8003d02:	4618      	mov	r0, r3
 8003d04:	f002 fcb6 	bl	8006674 <_double_byte>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	406b      	eors	r3, r5
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	3302      	adds	r3, #2
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	4053      	eors	r3, r2
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	4063      	eors	r3, r4
 8003d1a:	b2dc      	uxtb	r4, r3
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	3303      	adds	r3, #3
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f002 fca6 	bl	8006674 <_double_byte>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f002 fca2 	bl	8006674 <_double_byte>
 8003d30:	4603      	mov	r3, r0
 8003d32:	4618      	mov	r0, r3
 8003d34:	f002 fc9e 	bl	8006674 <_double_byte>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	3303      	adds	r3, #3
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	4053      	eors	r3, r2
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	4063      	eors	r3, r4
 8003d48:	b2da      	uxtb	r2, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	701a      	strb	r2, [r3, #0]
	out[1] = mult9(in[0]) ^ multe(in[1]) ^ multb(in[2]) ^ multd(in[3]);
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f002 fc8e 	bl	8006674 <_double_byte>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f002 fc8a 	bl	8006674 <_double_byte>
 8003d60:	4603      	mov	r3, r0
 8003d62:	4618      	mov	r0, r3
 8003d64:	f002 fc86 	bl	8006674 <_double_byte>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	4053      	eors	r3, r2
 8003d72:	b2dc      	uxtb	r4, r3
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	3301      	adds	r3, #1
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f002 fc7a 	bl	8006674 <_double_byte>
 8003d80:	4603      	mov	r3, r0
 8003d82:	4618      	mov	r0, r3
 8003d84:	f002 fc76 	bl	8006674 <_double_byte>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f002 fc72 	bl	8006674 <_double_byte>
 8003d90:	4603      	mov	r3, r0
 8003d92:	461d      	mov	r5, r3
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	3301      	adds	r3, #1
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f002 fc6a 	bl	8006674 <_double_byte>
 8003da0:	4603      	mov	r3, r0
 8003da2:	4618      	mov	r0, r3
 8003da4:	f002 fc66 	bl	8006674 <_double_byte>
 8003da8:	4603      	mov	r3, r0
 8003daa:	406b      	eors	r3, r5
 8003dac:	b2dd      	uxtb	r5, r3
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	3301      	adds	r3, #1
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	4618      	mov	r0, r3
 8003db6:	f002 fc5d 	bl	8006674 <_double_byte>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	406b      	eors	r3, r5
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	4063      	eors	r3, r4
 8003dc2:	b2dc      	uxtb	r4, r3
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	3302      	adds	r3, #2
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f002 fc52 	bl	8006674 <_double_byte>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f002 fc4e 	bl	8006674 <_double_byte>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f002 fc4a 	bl	8006674 <_double_byte>
 8003de0:	4603      	mov	r3, r0
 8003de2:	461d      	mov	r5, r3
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	3302      	adds	r3, #2
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f002 fc42 	bl	8006674 <_double_byte>
 8003df0:	4603      	mov	r3, r0
 8003df2:	406b      	eors	r3, r5
 8003df4:	b2da      	uxtb	r2, r3
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	3302      	adds	r3, #2
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	4053      	eors	r3, r2
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	4063      	eors	r3, r4
 8003e02:	b2dc      	uxtb	r4, r3
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	3303      	adds	r3, #3
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f002 fc32 	bl	8006674 <_double_byte>
 8003e10:	4603      	mov	r3, r0
 8003e12:	4618      	mov	r0, r3
 8003e14:	f002 fc2e 	bl	8006674 <_double_byte>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f002 fc2a 	bl	8006674 <_double_byte>
 8003e20:	4603      	mov	r3, r0
 8003e22:	461d      	mov	r5, r3
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	3303      	adds	r3, #3
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f002 fc22 	bl	8006674 <_double_byte>
 8003e30:	4603      	mov	r3, r0
 8003e32:	4618      	mov	r0, r3
 8003e34:	f002 fc1e 	bl	8006674 <_double_byte>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	406b      	eors	r3, r5
 8003e3c:	b2da      	uxtb	r2, r3
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	3303      	adds	r3, #3
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	4053      	eors	r3, r2
 8003e46:	b2da      	uxtb	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	4062      	eors	r2, r4
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	701a      	strb	r2, [r3, #0]
	out[2] = multd(in[0]) ^ mult9(in[1]) ^ multe(in[2]) ^ multb(in[3]);
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	4618      	mov	r0, r3
 8003e58:	f002 fc0c 	bl	8006674 <_double_byte>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f002 fc08 	bl	8006674 <_double_byte>
 8003e64:	4603      	mov	r3, r0
 8003e66:	4618      	mov	r0, r3
 8003e68:	f002 fc04 	bl	8006674 <_double_byte>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	461c      	mov	r4, r3
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f002 fbfd 	bl	8006674 <_double_byte>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f002 fbf9 	bl	8006674 <_double_byte>
 8003e82:	4603      	mov	r3, r0
 8003e84:	4063      	eors	r3, r4
 8003e86:	b2da      	uxtb	r2, r3
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	4053      	eors	r3, r2
 8003e8e:	b2dc      	uxtb	r4, r3
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	3301      	adds	r3, #1
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	4618      	mov	r0, r3
 8003e98:	f002 fbec 	bl	8006674 <_double_byte>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f002 fbe8 	bl	8006674 <_double_byte>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f002 fbe4 	bl	8006674 <_double_byte>
 8003eac:	4603      	mov	r3, r0
 8003eae:	461a      	mov	r2, r3
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	4053      	eors	r3, r2
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	4063      	eors	r3, r4
 8003ebc:	b2dc      	uxtb	r4, r3
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	3302      	adds	r3, #2
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f002 fbd5 	bl	8006674 <_double_byte>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f002 fbd1 	bl	8006674 <_double_byte>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f002 fbcd 	bl	8006674 <_double_byte>
 8003eda:	4603      	mov	r3, r0
 8003edc:	461d      	mov	r5, r3
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	3302      	adds	r3, #2
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f002 fbc5 	bl	8006674 <_double_byte>
 8003eea:	4603      	mov	r3, r0
 8003eec:	4618      	mov	r0, r3
 8003eee:	f002 fbc1 	bl	8006674 <_double_byte>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	406b      	eors	r3, r5
 8003ef6:	b2dd      	uxtb	r5, r3
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	3302      	adds	r3, #2
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	4618      	mov	r0, r3
 8003f00:	f002 fbb8 	bl	8006674 <_double_byte>
 8003f04:	4603      	mov	r3, r0
 8003f06:	406b      	eors	r3, r5
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	4063      	eors	r3, r4
 8003f0c:	b2dc      	uxtb	r4, r3
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	3303      	adds	r3, #3
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	4618      	mov	r0, r3
 8003f16:	f002 fbad 	bl	8006674 <_double_byte>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f002 fba9 	bl	8006674 <_double_byte>
 8003f22:	4603      	mov	r3, r0
 8003f24:	4618      	mov	r0, r3
 8003f26:	f002 fba5 	bl	8006674 <_double_byte>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	461d      	mov	r5, r3
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	3303      	adds	r3, #3
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	4618      	mov	r0, r3
 8003f36:	f002 fb9d 	bl	8006674 <_double_byte>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	406b      	eors	r3, r5
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	3303      	adds	r3, #3
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	4053      	eors	r3, r2
 8003f48:	b2da      	uxtb	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	3302      	adds	r3, #2
 8003f4e:	4062      	eors	r2, r4
 8003f50:	b2d2      	uxtb	r2, r2
 8003f52:	701a      	strb	r2, [r3, #0]
	out[3] = multb(in[0]) ^ multd(in[1]) ^ mult9(in[2]) ^ multe(in[3]);
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f002 fb8b 	bl	8006674 <_double_byte>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	4618      	mov	r0, r3
 8003f62:	f002 fb87 	bl	8006674 <_double_byte>
 8003f66:	4603      	mov	r3, r0
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f002 fb83 	bl	8006674 <_double_byte>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	461c      	mov	r4, r3
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f002 fb7c 	bl	8006674 <_double_byte>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	4063      	eors	r3, r4
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	4053      	eors	r3, r2
 8003f88:	b2dc      	uxtb	r4, r3
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f002 fb6f 	bl	8006674 <_double_byte>
 8003f96:	4603      	mov	r3, r0
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f002 fb6b 	bl	8006674 <_double_byte>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f002 fb67 	bl	8006674 <_double_byte>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	461d      	mov	r5, r3
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	3301      	adds	r3, #1
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f002 fb5f 	bl	8006674 <_double_byte>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f002 fb5b 	bl	8006674 <_double_byte>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	406b      	eors	r3, r5
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	4053      	eors	r3, r2
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	4063      	eors	r3, r4
 8003fd0:	b2dc      	uxtb	r4, r3
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	3302      	adds	r3, #2
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f002 fb4b 	bl	8006674 <_double_byte>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f002 fb47 	bl	8006674 <_double_byte>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f002 fb43 	bl	8006674 <_double_byte>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	3302      	adds	r3, #2
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	4053      	eors	r3, r2
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	4063      	eors	r3, r4
 8003ffe:	b2dc      	uxtb	r4, r3
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	3303      	adds	r3, #3
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	4618      	mov	r0, r3
 8004008:	f002 fb34 	bl	8006674 <_double_byte>
 800400c:	4603      	mov	r3, r0
 800400e:	4618      	mov	r0, r3
 8004010:	f002 fb30 	bl	8006674 <_double_byte>
 8004014:	4603      	mov	r3, r0
 8004016:	4618      	mov	r0, r3
 8004018:	f002 fb2c 	bl	8006674 <_double_byte>
 800401c:	4603      	mov	r3, r0
 800401e:	461d      	mov	r5, r3
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	3303      	adds	r3, #3
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	4618      	mov	r0, r3
 8004028:	f002 fb24 	bl	8006674 <_double_byte>
 800402c:	4603      	mov	r3, r0
 800402e:	4618      	mov	r0, r3
 8004030:	f002 fb20 	bl	8006674 <_double_byte>
 8004034:	4603      	mov	r3, r0
 8004036:	406b      	eors	r3, r5
 8004038:	b2dd      	uxtb	r5, r3
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	3303      	adds	r3, #3
 800403e:	781b      	ldrb	r3, [r3, #0]
 8004040:	4618      	mov	r0, r3
 8004042:	f002 fb17 	bl	8006674 <_double_byte>
 8004046:	4603      	mov	r3, r0
 8004048:	406b      	eors	r3, r5
 800404a:	b2da      	uxtb	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	3303      	adds	r3, #3
 8004050:	4062      	eors	r2, r4
 8004052:	b2d2      	uxtb	r2, r2
 8004054:	701a      	strb	r2, [r3, #0]
}
 8004056:	bf00      	nop
 8004058:	3708      	adds	r7, #8
 800405a:	46bd      	mov	sp, r7
 800405c:	bdb0      	pop	{r4, r5, r7, pc}

0800405e <inv_mix_columns>:

static inline void inv_mix_columns(uint8_t *s)
{
 800405e:	b580      	push	{r7, lr}
 8004060:	b086      	sub	sp, #24
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 8004066:	f107 0308 	add.w	r3, r7, #8
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	4618      	mov	r0, r3
 800406e:	f7ff fde9 	bl	8003c44 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	1d1a      	adds	r2, r3, #4
 8004076:	f107 0308 	add.w	r3, r7, #8
 800407a:	3304      	adds	r3, #4
 800407c:	4611      	mov	r1, r2
 800407e:	4618      	mov	r0, r3
 8004080:	f7ff fde0 	bl	8003c44 <mult_row_column>
	mult_row_column(&t[2*Nb], s+(2*Nb));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f103 0208 	add.w	r2, r3, #8
 800408a:	f107 0308 	add.w	r3, r7, #8
 800408e:	3308      	adds	r3, #8
 8004090:	4611      	mov	r1, r2
 8004092:	4618      	mov	r0, r3
 8004094:	f7ff fdd6 	bl	8003c44 <mult_row_column>
	mult_row_column(&t[3*Nb], s+(3*Nb));
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f103 020c 	add.w	r2, r3, #12
 800409e:	f107 0308 	add.w	r3, r7, #8
 80040a2:	330c      	adds	r3, #12
 80040a4:	4611      	mov	r1, r2
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7ff fdcc 	bl	8003c44 <mult_row_column>
	(void)_copy(s, sizeof(t), t, sizeof(t));
 80040ac:	f107 0208 	add.w	r2, r7, #8
 80040b0:	2310      	movs	r3, #16
 80040b2:	2110      	movs	r1, #16
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f002 fab5 	bl	8006624 <_copy>
}
 80040ba:	bf00      	nop
 80040bc:	3718      	adds	r7, #24
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 80040c2:	b480      	push	{r7}
 80040c4:	b083      	sub	sp, #12
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
 80040ca:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	781a      	ldrb	r2, [r3, #0]
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	0e1b      	lsrs	r3, r3, #24
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	4053      	eors	r3, r2
 80040da:	b2da      	uxtb	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	701a      	strb	r2, [r3, #0]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	3301      	adds	r3, #1
 80040e4:	7819      	ldrb	r1, [r3, #0]
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	0c1b      	lsrs	r3, r3, #16
 80040ec:	b2da      	uxtb	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	3301      	adds	r3, #1
 80040f2:	404a      	eors	r2, r1
 80040f4:	b2d2      	uxtb	r2, r2
 80040f6:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	3302      	adds	r3, #2
 80040fc:	7819      	ldrb	r1, [r3, #0]
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	0a1b      	lsrs	r3, r3, #8
 8004104:	b2da      	uxtb	r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	3302      	adds	r3, #2
 800410a:	404a      	eors	r2, r1
 800410c:	b2d2      	uxtb	r2, r2
 800410e:	701a      	strb	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	3303      	adds	r3, #3
 8004114:	7819      	ldrb	r1, [r3, #0]
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	b2da      	uxtb	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	3303      	adds	r3, #3
 8004120:	404a      	eors	r2, r1
 8004122:	b2d2      	uxtb	r2, r2
 8004124:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	3304      	adds	r3, #4
 800412a:	7819      	ldrb	r1, [r3, #0]
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	3304      	adds	r3, #4
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	0e1b      	lsrs	r3, r3, #24
 8004134:	b2da      	uxtb	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	3304      	adds	r3, #4
 800413a:	404a      	eors	r2, r1
 800413c:	b2d2      	uxtb	r2, r2
 800413e:	701a      	strb	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	3305      	adds	r3, #5
 8004144:	7819      	ldrb	r1, [r3, #0]
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	3304      	adds	r3, #4
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	0c1b      	lsrs	r3, r3, #16
 800414e:	b2da      	uxtb	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	3305      	adds	r3, #5
 8004154:	404a      	eors	r2, r1
 8004156:	b2d2      	uxtb	r2, r2
 8004158:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	3306      	adds	r3, #6
 800415e:	7819      	ldrb	r1, [r3, #0]
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	3304      	adds	r3, #4
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	0a1b      	lsrs	r3, r3, #8
 8004168:	b2da      	uxtb	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	3306      	adds	r3, #6
 800416e:	404a      	eors	r2, r1
 8004170:	b2d2      	uxtb	r2, r2
 8004172:	701a      	strb	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	3307      	adds	r3, #7
 8004178:	7819      	ldrb	r1, [r3, #0]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	3304      	adds	r3, #4
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	b2da      	uxtb	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	3307      	adds	r3, #7
 8004186:	404a      	eors	r2, r1
 8004188:	b2d2      	uxtb	r2, r2
 800418a:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	3308      	adds	r3, #8
 8004190:	7819      	ldrb	r1, [r3, #0]
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	3308      	adds	r3, #8
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	0e1b      	lsrs	r3, r3, #24
 800419a:	b2da      	uxtb	r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	3308      	adds	r3, #8
 80041a0:	404a      	eors	r2, r1
 80041a2:	b2d2      	uxtb	r2, r2
 80041a4:	701a      	strb	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	3309      	adds	r3, #9
 80041aa:	7819      	ldrb	r1, [r3, #0]
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	3308      	adds	r3, #8
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	0c1b      	lsrs	r3, r3, #16
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	3309      	adds	r3, #9
 80041ba:	404a      	eors	r2, r1
 80041bc:	b2d2      	uxtb	r2, r2
 80041be:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	330a      	adds	r3, #10
 80041c4:	7819      	ldrb	r1, [r3, #0]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	3308      	adds	r3, #8
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	0a1b      	lsrs	r3, r3, #8
 80041ce:	b2da      	uxtb	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	330a      	adds	r3, #10
 80041d4:	404a      	eors	r2, r1
 80041d6:	b2d2      	uxtb	r2, r2
 80041d8:	701a      	strb	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	330b      	adds	r3, #11
 80041de:	7819      	ldrb	r1, [r3, #0]
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	3308      	adds	r3, #8
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	b2da      	uxtb	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	330b      	adds	r3, #11
 80041ec:	404a      	eors	r2, r1
 80041ee:	b2d2      	uxtb	r2, r2
 80041f0:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	330c      	adds	r3, #12
 80041f6:	7819      	ldrb	r1, [r3, #0]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	330c      	adds	r3, #12
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	0e1b      	lsrs	r3, r3, #24
 8004200:	b2da      	uxtb	r2, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	330c      	adds	r3, #12
 8004206:	404a      	eors	r2, r1
 8004208:	b2d2      	uxtb	r2, r2
 800420a:	701a      	strb	r2, [r3, #0]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	330d      	adds	r3, #13
 8004210:	7819      	ldrb	r1, [r3, #0]
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	330c      	adds	r3, #12
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	0c1b      	lsrs	r3, r3, #16
 800421a:	b2da      	uxtb	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	330d      	adds	r3, #13
 8004220:	404a      	eors	r2, r1
 8004222:	b2d2      	uxtb	r2, r2
 8004224:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	330e      	adds	r3, #14
 800422a:	7819      	ldrb	r1, [r3, #0]
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	330c      	adds	r3, #12
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	0a1b      	lsrs	r3, r3, #8
 8004234:	b2da      	uxtb	r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	330e      	adds	r3, #14
 800423a:	404a      	eors	r2, r1
 800423c:	b2d2      	uxtb	r2, r2
 800423e:	701a      	strb	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	330f      	adds	r3, #15
 8004244:	7819      	ldrb	r1, [r3, #0]
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	330c      	adds	r3, #12
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	b2da      	uxtb	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	330f      	adds	r3, #15
 8004252:	404a      	eors	r2, r1
 8004254:	b2d2      	uxtb	r2, r2
 8004256:	701a      	strb	r2, [r3, #0]
}
 8004258:	bf00      	nop
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <inv_sub_bytes>:

static inline void inv_sub_bytes(uint8_t *s)
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb*Nk); ++i) {
 800426c:	2300      	movs	r3, #0
 800426e:	60fb      	str	r3, [r7, #12]
 8004270:	e00d      	b.n	800428e <inv_sub_bytes+0x2a>
		s[i] = inv_sbox[s[i]];
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	4413      	add	r3, r2
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	4619      	mov	r1, r3
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4413      	add	r3, r2
 8004282:	4a08      	ldr	r2, [pc, #32]	@ (80042a4 <inv_sub_bytes+0x40>)
 8004284:	5c52      	ldrb	r2, [r2, r1]
 8004286:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb*Nk); ++i) {
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	3301      	adds	r3, #1
 800428c:	60fb      	str	r3, [r7, #12]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2b0f      	cmp	r3, #15
 8004292:	d9ee      	bls.n	8004272 <inv_sub_bytes+0xe>
	}
}
 8004294:	bf00      	nop
 8004296:	bf00      	nop
 8004298:	3714      	adds	r7, #20
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	08006df8 	.word	0x08006df8

080042a8 <inv_shift_rows>:
 * This inv_shift_rows also implements the matrix flip required for
 * inv_mix_columns, but performs it here to reduce the number of memory
 * operations.
 */
static inline void inv_shift_rows(uint8_t *s)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	t[0]  = s[0]; t[1] = s[13]; t[2] = s[10]; t[3] = s[7];
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	723b      	strb	r3, [r7, #8]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	7b5b      	ldrb	r3, [r3, #13]
 80042ba:	727b      	strb	r3, [r7, #9]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	7a9b      	ldrb	r3, [r3, #10]
 80042c0:	72bb      	strb	r3, [r7, #10]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	79db      	ldrb	r3, [r3, #7]
 80042c6:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[1]; t[6] = s[14]; t[7] = s[11];
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	791b      	ldrb	r3, [r3, #4]
 80042cc:	733b      	strb	r3, [r7, #12]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	785b      	ldrb	r3, [r3, #1]
 80042d2:	737b      	strb	r3, [r7, #13]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	7b9b      	ldrb	r3, [r3, #14]
 80042d8:	73bb      	strb	r3, [r7, #14]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	7adb      	ldrb	r3, [r3, #11]
 80042de:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[5]; t[10] = s[2]; t[11] = s[15];
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	7a1b      	ldrb	r3, [r3, #8]
 80042e4:	743b      	strb	r3, [r7, #16]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	795b      	ldrb	r3, [r3, #5]
 80042ea:	747b      	strb	r3, [r7, #17]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	789b      	ldrb	r3, [r3, #2]
 80042f0:	74bb      	strb	r3, [r7, #18]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	7bdb      	ldrb	r3, [r3, #15]
 80042f6:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	7b1b      	ldrb	r3, [r3, #12]
 80042fc:	753b      	strb	r3, [r7, #20]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	7a5b      	ldrb	r3, [r3, #9]
 8004302:	757b      	strb	r3, [r7, #21]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	799b      	ldrb	r3, [r3, #6]
 8004308:	75bb      	strb	r3, [r7, #22]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	78db      	ldrb	r3, [r3, #3]
 800430e:	75fb      	strb	r3, [r7, #23]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8004310:	f107 0208 	add.w	r2, r7, #8
 8004314:	2310      	movs	r3, #16
 8004316:	2110      	movs	r1, #16
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f002 f983 	bl	8006624 <_copy>
}
 800431e:	bf00      	nop
 8004320:	3718      	adds	r7, #24
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}

08004326 <tc_aes_decrypt>:

int tc_aes_decrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 8004326:	b580      	push	{r7, lr}
 8004328:	b08a      	sub	sp, #40	@ 0x28
 800432a:	af00      	add	r7, sp, #0
 800432c:	60f8      	str	r0, [r7, #12]
 800432e:	60b9      	str	r1, [r7, #8]
 8004330:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d101      	bne.n	800433c <tc_aes_decrypt+0x16>
		return TC_CRYPTO_FAIL;
 8004338:	2300      	movs	r3, #0
 800433a:	e05b      	b.n	80043f4 <tc_aes_decrypt+0xce>
	} else if (in == (const uint8_t *) 0) {
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d101      	bne.n	8004346 <tc_aes_decrypt+0x20>
		return TC_CRYPTO_FAIL;
 8004342:	2300      	movs	r3, #0
 8004344:	e056      	b.n	80043f4 <tc_aes_decrypt+0xce>
	} else if (s == (TCAesKeySched_t) 0) {
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d101      	bne.n	8004350 <tc_aes_decrypt+0x2a>
		return TC_CRYPTO_FAIL;
 800434c:	2300      	movs	r3, #0
 800434e:	e051      	b.n	80043f4 <tc_aes_decrypt+0xce>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8004350:	f107 0014 	add.w	r0, r7, #20
 8004354:	2310      	movs	r3, #16
 8004356:	68ba      	ldr	r2, [r7, #8]
 8004358:	2110      	movs	r1, #16
 800435a:	f002 f963 	bl	8006624 <_copy>

	add_round_key(state, s->words + Nb*Nr);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 8004364:	f107 0314 	add.w	r3, r7, #20
 8004368:	4611      	mov	r1, r2
 800436a:	4618      	mov	r0, r3
 800436c:	f7ff fea9 	bl	80040c2 <add_round_key>

	for (i = Nr - 1; i > 0; --i) {
 8004370:	2309      	movs	r3, #9
 8004372:	627b      	str	r3, [r7, #36]	@ 0x24
 8004374:	e01b      	b.n	80043ae <tc_aes_decrypt+0x88>
		inv_shift_rows(state);
 8004376:	f107 0314 	add.w	r3, r7, #20
 800437a:	4618      	mov	r0, r3
 800437c:	f7ff ff94 	bl	80042a8 <inv_shift_rows>
		inv_sub_bytes(state);
 8004380:	f107 0314 	add.w	r3, r7, #20
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff ff6d 	bl	8004264 <inv_sub_bytes>
		add_round_key(state, s->words + Nb*i);
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438e:	011b      	lsls	r3, r3, #4
 8004390:	441a      	add	r2, r3
 8004392:	f107 0314 	add.w	r3, r7, #20
 8004396:	4611      	mov	r1, r2
 8004398:	4618      	mov	r0, r3
 800439a:	f7ff fe92 	bl	80040c2 <add_round_key>
		inv_mix_columns(state);
 800439e:	f107 0314 	add.w	r3, r7, #20
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7ff fe5b 	bl	800405e <inv_mix_columns>
	for (i = Nr - 1; i > 0; --i) {
 80043a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043aa:	3b01      	subs	r3, #1
 80043ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80043ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d1e0      	bne.n	8004376 <tc_aes_decrypt+0x50>
	}

	inv_shift_rows(state);
 80043b4:	f107 0314 	add.w	r3, r7, #20
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff ff75 	bl	80042a8 <inv_shift_rows>
	inv_sub_bytes(state);
 80043be:	f107 0314 	add.w	r3, r7, #20
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7ff ff4e 	bl	8004264 <inv_sub_bytes>
	add_round_key(state, s->words);
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	f107 0314 	add.w	r3, r7, #20
 80043ce:	4611      	mov	r1, r2
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7ff fe76 	bl	80040c2 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 80043d6:	f107 0214 	add.w	r2, r7, #20
 80043da:	2310      	movs	r3, #16
 80043dc:	2110      	movs	r1, #16
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f002 f920 	bl	8006624 <_copy>

	/*zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 80043e4:	f107 0314 	add.w	r3, r7, #20
 80043e8:	2210      	movs	r2, #16
 80043ea:	2100      	movs	r1, #0
 80043ec:	4618      	mov	r0, r3
 80043ee:	f002 f930 	bl	8006652 <_set>


	return TC_CRYPTO_SUCCESS;
 80043f2:	2301      	movs	r3, #1
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3728      	adds	r7, #40	@ 0x28
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <rotword>:
	0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, 0x41, 0x99, 0x2d, 0x0f,
	0xb0, 0x54, 0xbb, 0x16
};

static inline unsigned int rotword(unsigned int a)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
	return (((a) >> 24)|((a) << 8));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	ea4f 6333 	mov.w	r3, r3, ror #24
}
 800440a:	4618      	mov	r0, r3
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
	...

08004418 <tc_aes128_set_encrypt_key>:

#define subbyte(a, o)(sbox[((a) >> (o))&0xff] << (o))
#define subword(a)(subbyte(a, 24)|subbyte(a, 16)|subbyte(a, 8)|subbyte(a, 0))

int tc_aes128_set_encrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8004418:	b5b0      	push	{r4, r5, r7, lr}
 800441a:	b090      	sub	sp, #64	@ 0x40
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
	const unsigned int rconst[11] = {
 8004422:	4b49      	ldr	r3, [pc, #292]	@ (8004548 <tc_aes128_set_encrypt_key+0x130>)
 8004424:	f107 040c 	add.w	r4, r7, #12
 8004428:	461d      	mov	r5, r3
 800442a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800442c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800442e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004430:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004432:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004436:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		0x20000000, 0x40000000, 0x80000000, 0x1b000000, 0x36000000
	};
	unsigned int i;
	unsigned int t;

	if (s == (TCAesKeySched_t) 0) {
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <tc_aes128_set_encrypt_key+0x2c>
		return TC_CRYPTO_FAIL;
 8004440:	2300      	movs	r3, #0
 8004442:	e07d      	b.n	8004540 <tc_aes128_set_encrypt_key+0x128>
	} else if (k == (const uint8_t *) 0) {
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d101      	bne.n	800444e <tc_aes128_set_encrypt_key+0x36>
		return TC_CRYPTO_FAIL;
 800444a:	2300      	movs	r3, #0
 800444c:	e078      	b.n	8004540 <tc_aes128_set_encrypt_key+0x128>
	}

	for (i = 0; i < Nk; ++i) {
 800444e:	2300      	movs	r3, #0
 8004450:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004452:	e024      	b.n	800449e <tc_aes128_set_encrypt_key+0x86>
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004454:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	683a      	ldr	r2, [r7, #0]
 800445a:	4413      	add	r3, r2
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	061a      	lsls	r2, r3, #24
 8004460:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	3301      	adds	r3, #1
 8004466:	6839      	ldr	r1, [r7, #0]
 8004468:	440b      	add	r3, r1
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	041b      	lsls	r3, r3, #16
 800446e:	431a      	orrs	r2, r3
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	3302      	adds	r3, #2
 8004476:	6839      	ldr	r1, [r7, #0]
 8004478:	440b      	add	r3, r1
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	021b      	lsls	r3, r3, #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 800447e:	4313      	orrs	r3, r2
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004480:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004482:	0092      	lsls	r2, r2, #2
 8004484:	3203      	adds	r2, #3
 8004486:	6839      	ldr	r1, [r7, #0]
 8004488:	440a      	add	r2, r1
 800448a:	7812      	ldrb	r2, [r2, #0]
 800448c:	4313      	orrs	r3, r2
 800448e:	4619      	mov	r1, r3
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004494:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < Nk; ++i) {
 8004498:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800449a:	3301      	adds	r3, #1
 800449c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800449e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044a0:	2b03      	cmp	r3, #3
 80044a2:	d9d7      	bls.n	8004454 <tc_aes128_set_encrypt_key+0x3c>
	}

	for (; i < (Nb * (Nr + 1)); ++i) {
 80044a4:	e048      	b.n	8004538 <tc_aes128_set_encrypt_key+0x120>
		t = s->words[i-1];
 80044a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044a8:	1e5a      	subs	r2, r3, #1
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044b0:	63bb      	str	r3, [r7, #56]	@ 0x38
		if ((i % Nk) == 0) {
 80044b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044b4:	f003 0303 	and.w	r3, r3, #3
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d12e      	bne.n	800451a <tc_aes128_set_encrypt_key+0x102>
			t = subword(rotword(t)) ^ rconst[i/Nk];
 80044bc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80044be:	f7ff ff9d 	bl	80043fc <rotword>
 80044c2:	4603      	mov	r3, r0
 80044c4:	0e1b      	lsrs	r3, r3, #24
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	4a20      	ldr	r2, [pc, #128]	@ (800454c <tc_aes128_set_encrypt_key+0x134>)
 80044ca:	5cd3      	ldrb	r3, [r2, r3]
 80044cc:	061c      	lsls	r4, r3, #24
 80044ce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80044d0:	f7ff ff94 	bl	80043fc <rotword>
 80044d4:	4603      	mov	r3, r0
 80044d6:	0c1b      	lsrs	r3, r3, #16
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	4a1c      	ldr	r2, [pc, #112]	@ (800454c <tc_aes128_set_encrypt_key+0x134>)
 80044dc:	5cd3      	ldrb	r3, [r2, r3]
 80044de:	041b      	lsls	r3, r3, #16
 80044e0:	431c      	orrs	r4, r3
 80044e2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80044e4:	f7ff ff8a 	bl	80043fc <rotword>
 80044e8:	4603      	mov	r3, r0
 80044ea:	0a1b      	lsrs	r3, r3, #8
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	4a17      	ldr	r2, [pc, #92]	@ (800454c <tc_aes128_set_encrypt_key+0x134>)
 80044f0:	5cd3      	ldrb	r3, [r2, r3]
 80044f2:	021b      	lsls	r3, r3, #8
 80044f4:	431c      	orrs	r4, r3
 80044f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80044f8:	f7ff ff80 	bl	80043fc <rotword>
 80044fc:	4603      	mov	r3, r0
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	4a12      	ldr	r2, [pc, #72]	@ (800454c <tc_aes128_set_encrypt_key+0x134>)
 8004502:	5cd3      	ldrb	r3, [r2, r3]
 8004504:	4323      	orrs	r3, r4
 8004506:	461a      	mov	r2, r3
 8004508:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800450a:	089b      	lsrs	r3, r3, #2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	3340      	adds	r3, #64	@ 0x40
 8004510:	443b      	add	r3, r7
 8004512:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8004516:	4053      	eors	r3, r2
 8004518:	63bb      	str	r3, [r7, #56]	@ 0x38
		}
		s->words[i] = s->words[i-Nk] ^ t;
 800451a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800451c:	1f1a      	subs	r2, r3, #4
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004526:	ea82 0103 	eor.w	r1, r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800452e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (; i < (Nb * (Nr + 1)); ++i) {
 8004532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004534:	3301      	adds	r3, #1
 8004536:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800453a:	2b2b      	cmp	r3, #43	@ 0x2b
 800453c:	d9b3      	bls.n	80044a6 <tc_aes128_set_encrypt_key+0x8e>
	}

	return TC_CRYPTO_SUCCESS;
 800453e:	2301      	movs	r3, #1
}
 8004540:	4618      	mov	r0, r3
 8004542:	3740      	adds	r7, #64	@ 0x40
 8004544:	46bd      	mov	sp, r7
 8004546:	bdb0      	pop	{r4, r5, r7, pc}
 8004548:	08006d64 	.word	0x08006d64
 800454c:	08006ef8 	.word	0x08006ef8

08004550 <uECC_vli_clear>:
{
	return 2 * curve->num_bytes;
}

void uECC_vli_clear(uECC_word_t *vli, wordcount_t num_words)
{
 8004550:	b480      	push	{r7}
 8004552:	b085      	sub	sp, #20
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	460b      	mov	r3, r1
 800455a:	70fb      	strb	r3, [r7, #3]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 800455c:	2300      	movs	r3, #0
 800455e:	73fb      	strb	r3, [r7, #15]
 8004560:	e00a      	b.n	8004578 <uECC_vli_clear+0x28>
		 vli[i] = 0;
 8004562:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	4413      	add	r3, r2
 800456c:	2200      	movs	r2, #0
 800456e:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004570:	7bfb      	ldrb	r3, [r7, #15]
 8004572:	3301      	adds	r3, #1
 8004574:	b2db      	uxtb	r3, r3
 8004576:	73fb      	strb	r3, [r7, #15]
 8004578:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800457c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004580:	429a      	cmp	r2, r3
 8004582:	dbee      	blt.n	8004562 <uECC_vli_clear+0x12>
	}
}
 8004584:	bf00      	nop
 8004586:	bf00      	nop
 8004588:	3714      	adds	r7, #20
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr

08004592 <uECC_vli_isZero>:

uECC_word_t uECC_vli_isZero(const uECC_word_t *vli, wordcount_t num_words)
{
 8004592:	b480      	push	{r7}
 8004594:	b085      	sub	sp, #20
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
 800459a:	460b      	mov	r3, r1
 800459c:	70fb      	strb	r3, [r7, #3]
	uECC_word_t bits = 0;
 800459e:	2300      	movs	r3, #0
 80045a0:	60fb      	str	r3, [r7, #12]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 80045a2:	2300      	movs	r3, #0
 80045a4:	72fb      	strb	r3, [r7, #11]
 80045a6:	e00c      	b.n	80045c2 <uECC_vli_isZero+0x30>
		bits |= vli[i];
 80045a8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	4413      	add	r3, r2
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < num_words; ++i) {
 80045ba:	7afb      	ldrb	r3, [r7, #11]
 80045bc:	3301      	adds	r3, #1
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	72fb      	strb	r3, [r7, #11]
 80045c2:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80045c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	dbec      	blt.n	80045a8 <uECC_vli_isZero+0x16>
	}
	return (bits == 0);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	bf0c      	ite	eq
 80045d4:	2301      	moveq	r3, #1
 80045d6:	2300      	movne	r3, #0
 80045d8:	b2db      	uxtb	r3, r3
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3714      	adds	r7, #20
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr

080045e6 <uECC_vli_testBit>:

uECC_word_t uECC_vli_testBit(const uECC_word_t *vli, bitcount_t bit)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b083      	sub	sp, #12
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
 80045ee:	460b      	mov	r3, r1
 80045f0:	807b      	strh	r3, [r7, #2]
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 80045f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80045f6:	115b      	asrs	r3, r3, #5
 80045f8:	b21b      	sxth	r3, r3
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	4413      	add	r3, r2
 8004600:	681a      	ldr	r2, [r3, #0]
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 8004602:	887b      	ldrh	r3, [r7, #2]
 8004604:	f003 031f 	and.w	r3, r3, #31
 8004608:	2101      	movs	r1, #1
 800460a:	fa01 f303 	lsl.w	r3, r1, r3
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 800460e:	4013      	ands	r3, r2
}
 8004610:	4618      	mov	r0, r3
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <vli_numDigits>:

/* Counts the number of words in vli. */
static wordcount_t vli_numDigits(const uECC_word_t *vli,
				 const wordcount_t max_words)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	460b      	mov	r3, r1
 8004626:	70fb      	strb	r3, [r7, #3]

	wordcount_t i;
	/* Search from the end until we find a non-zero digit. We do it in reverse
	 * because we expect that most digits will be nonzero. */
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 8004628:	78fb      	ldrb	r3, [r7, #3]
 800462a:	3b01      	subs	r3, #1
 800462c:	b2db      	uxtb	r3, r3
 800462e:	73fb      	strb	r3, [r7, #15]
 8004630:	e003      	b.n	800463a <vli_numDigits+0x1e>
 8004632:	7bfb      	ldrb	r3, [r7, #15]
 8004634:	3b01      	subs	r3, #1
 8004636:	b2db      	uxtb	r3, r3
 8004638:	73fb      	strb	r3, [r7, #15]
 800463a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800463e:	2b00      	cmp	r3, #0
 8004640:	db07      	blt.n	8004652 <vli_numDigits+0x36>
 8004642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	4413      	add	r3, r2
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d0ef      	beq.n	8004632 <vli_numDigits+0x16>
	}

	return (i + 1);
 8004652:	7bfb      	ldrb	r3, [r7, #15]
 8004654:	3301      	adds	r3, #1
 8004656:	b2db      	uxtb	r3, r3
 8004658:	b25b      	sxtb	r3, r3
}
 800465a:	4618      	mov	r0, r3
 800465c:	3714      	adds	r7, #20
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <uECC_vli_numBits>:

bitcount_t uECC_vli_numBits(const uECC_word_t *vli,
			    const wordcount_t max_words)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b086      	sub	sp, #24
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
 800466e:	460b      	mov	r3, r1
 8004670:	70fb      	strb	r3, [r7, #3]

	uECC_word_t i;
	uECC_word_t digit;

	wordcount_t num_digits = vli_numDigits(vli, max_words);
 8004672:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004676:	4619      	mov	r1, r3
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f7ff ffcf 	bl	800461c <vli_numDigits>
 800467e:	4603      	mov	r3, r0
 8004680:	73fb      	strb	r3, [r7, #15]
	if (num_digits == 0) {
 8004682:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <uECC_vli_numBits+0x28>
		return 0;
 800468a:	2300      	movs	r3, #0
 800468c:	e021      	b.n	80046d2 <uECC_vli_numBits+0x6c>
	}

	digit = vli[num_digits - 1];
 800468e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8004692:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8004696:	4413      	add	r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	4413      	add	r3, r2
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]
 80046a6:	e005      	b.n	80046b4 <uECC_vli_numBits+0x4e>
		digit >>= 1;
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	085b      	lsrs	r3, r3, #1
 80046ac:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	3301      	adds	r3, #1
 80046b2:	617b      	str	r3, [r7, #20]
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1f6      	bne.n	80046a8 <uECC_vli_numBits+0x42>
	}

	return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 80046ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046be:	b29b      	uxth	r3, r3
 80046c0:	3b01      	subs	r3, #1
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	015b      	lsls	r3, r3, #5
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	4413      	add	r3, r2
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	b21b      	sxth	r3, r3
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3718      	adds	r7, #24
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <uECC_vli_set>:

void uECC_vli_set(uECC_word_t *dest, const uECC_word_t *src,
		  wordcount_t num_words)
{
 80046da:	b480      	push	{r7}
 80046dc:	b087      	sub	sp, #28
 80046de:	af00      	add	r7, sp, #0
 80046e0:	60f8      	str	r0, [r7, #12]
 80046e2:	60b9      	str	r1, [r7, #8]
 80046e4:	4613      	mov	r3, r2
 80046e6:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = 0; i < num_words; ++i) {
 80046e8:	2300      	movs	r3, #0
 80046ea:	75fb      	strb	r3, [r7, #23]
 80046ec:	e00f      	b.n	800470e <uECC_vli_set+0x34>
		dest[i] = src[i];
 80046ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	441a      	add	r2, r3
 80046f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	68f9      	ldr	r1, [r7, #12]
 8004700:	440b      	add	r3, r1
 8004702:	6812      	ldr	r2, [r2, #0]
 8004704:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004706:	7dfb      	ldrb	r3, [r7, #23]
 8004708:	3301      	adds	r3, #1
 800470a:	b2db      	uxtb	r3, r3
 800470c:	75fb      	strb	r3, [r7, #23]
 800470e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8004712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004716:	429a      	cmp	r2, r3
 8004718:	dbe9      	blt.n	80046ee <uECC_vli_set+0x14>
  	}
}
 800471a:	bf00      	nop
 800471c:	bf00      	nop
 800471e:	371c      	adds	r7, #28
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <uECC_vli_cmp_unsafe>:

cmpresult_t uECC_vli_cmp_unsafe(const uECC_word_t *left,
				const uECC_word_t *right,
				wordcount_t num_words)
{
 8004728:	b480      	push	{r7}
 800472a:	b087      	sub	sp, #28
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	4613      	mov	r3, r2
 8004734:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 8004736:	79fb      	ldrb	r3, [r7, #7]
 8004738:	3b01      	subs	r3, #1
 800473a:	b2db      	uxtb	r3, r3
 800473c:	75fb      	strb	r3, [r7, #23]
 800473e:	e024      	b.n	800478a <uECC_vli_cmp_unsafe+0x62>
		if (left[i] > right[i]) {
 8004740:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	4413      	add	r3, r2
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	68b9      	ldr	r1, [r7, #8]
 8004754:	440b      	add	r3, r1
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	429a      	cmp	r2, r3
 800475a:	d901      	bls.n	8004760 <uECC_vli_cmp_unsafe+0x38>
			return 1;
 800475c:	2301      	movs	r3, #1
 800475e:	e019      	b.n	8004794 <uECC_vli_cmp_unsafe+0x6c>
		} else if (left[i] < right[i]) {
 8004760:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	4413      	add	r3, r2
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	68b9      	ldr	r1, [r7, #8]
 8004774:	440b      	add	r3, r1
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	429a      	cmp	r2, r3
 800477a:	d202      	bcs.n	8004782 <uECC_vli_cmp_unsafe+0x5a>
			return -1;
 800477c:	f04f 33ff 	mov.w	r3, #4294967295
 8004780:	e008      	b.n	8004794 <uECC_vli_cmp_unsafe+0x6c>
	for (i = num_words - 1; i >= 0; --i) {
 8004782:	7dfb      	ldrb	r3, [r7, #23]
 8004784:	3b01      	subs	r3, #1
 8004786:	b2db      	uxtb	r3, r3
 8004788:	75fb      	strb	r3, [r7, #23]
 800478a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800478e:	2b00      	cmp	r3, #0
 8004790:	dad6      	bge.n	8004740 <uECC_vli_cmp_unsafe+0x18>
		}
	}
	return 0;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	371c      	adds	r7, #28
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <uECC_vli_equal>:

uECC_word_t uECC_vli_equal(const uECC_word_t *left, const uECC_word_t *right,
			   wordcount_t num_words)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b087      	sub	sp, #28
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	4613      	mov	r3, r2
 80047ac:	71fb      	strb	r3, [r7, #7]

	uECC_word_t diff = 0;
 80047ae:	2300      	movs	r3, #0
 80047b0:	617b      	str	r3, [r7, #20]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 80047b2:	79fb      	ldrb	r3, [r7, #7]
 80047b4:	3b01      	subs	r3, #1
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	74fb      	strb	r3, [r7, #19]
 80047ba:	e013      	b.n	80047e4 <uECC_vli_equal+0x44>
		diff |= (left[i] ^ right[i]);
 80047bc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	4413      	add	r3, r2
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	68b9      	ldr	r1, [r7, #8]
 80047d0:	440b      	add	r3, r1
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4053      	eors	r3, r2
 80047d6:	697a      	ldr	r2, [r7, #20]
 80047d8:	4313      	orrs	r3, r2
 80047da:	617b      	str	r3, [r7, #20]
	for (i = num_words - 1; i >= 0; --i) {
 80047dc:	7cfb      	ldrb	r3, [r7, #19]
 80047de:	3b01      	subs	r3, #1
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	74fb      	strb	r3, [r7, #19]
 80047e4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	dae7      	bge.n	80047bc <uECC_vli_equal+0x1c>
	}
	return !(diff == 0);
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	bf14      	ite	ne
 80047f2:	2301      	movne	r3, #1
 80047f4:	2300      	moveq	r3, #0
 80047f6:	b2db      	uxtb	r3, r3
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	371c      	adds	r7, #28
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <cond_set>:

uECC_word_t cond_set(uECC_word_t p_true, uECC_word_t p_false, unsigned int cond)
{
 8004804:	b480      	push	{r7}
 8004806:	b085      	sub	sp, #20
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	607a      	str	r2, [r7, #4]
	return (p_true*(cond)) | (p_false*(!cond));
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	fb03 f202 	mul.w	r2, r3, r2
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2b00      	cmp	r3, #0
 800481c:	bf0c      	ite	eq
 800481e:	2301      	moveq	r3, #1
 8004820:	2300      	movne	r3, #0
 8004822:	b2db      	uxtb	r3, r3
 8004824:	4619      	mov	r1, r3
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	fb01 f303 	mul.w	r3, r1, r3
 800482c:	4313      	orrs	r3, r2
}
 800482e:	4618      	mov	r0, r3
 8004830:	3714      	adds	r7, #20
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr

0800483a <uECC_vli_sub>:

/* Computes result = left - right, returning borrow, in constant time.
 * Can modify in place. */
uECC_word_t uECC_vli_sub(uECC_word_t *result, const uECC_word_t *left,
			 const uECC_word_t *right, wordcount_t num_words)
{
 800483a:	b580      	push	{r7, lr}
 800483c:	b088      	sub	sp, #32
 800483e:	af00      	add	r7, sp, #0
 8004840:	60f8      	str	r0, [r7, #12]
 8004842:	60b9      	str	r1, [r7, #8]
 8004844:	607a      	str	r2, [r7, #4]
 8004846:	70fb      	strb	r3, [r7, #3]
	uECC_word_t borrow = 0;
 8004848:	2300      	movs	r3, #0
 800484a:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 800484c:	2300      	movs	r3, #0
 800484e:	76fb      	strb	r3, [r7, #27]
 8004850:	e039      	b.n	80048c6 <uECC_vli_sub+0x8c>
		uECC_word_t diff = left[i] - right[i] - borrow;
 8004852:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	68ba      	ldr	r2, [r7, #8]
 800485a:	4413      	add	r3, r2
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	6879      	ldr	r1, [r7, #4]
 8004866:	440b      	add	r3, r1
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	1ad2      	subs	r2, r2, r3
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (diff > left[i]);
 8004872:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	68ba      	ldr	r2, [r7, #8]
 800487a:	4413      	add	r3, r2
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	429a      	cmp	r2, r3
 8004882:	bf8c      	ite	hi
 8004884:	2301      	movhi	r3, #1
 8004886:	2300      	movls	r3, #0
 8004888:	b2db      	uxtb	r3, r3
 800488a:	613b      	str	r3, [r7, #16]
		borrow = cond_set(val, borrow, (diff != left[i]));
 800488c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	68ba      	ldr	r2, [r7, #8]
 8004894:	4413      	add	r3, r2
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	429a      	cmp	r2, r3
 800489c:	bf14      	ite	ne
 800489e:	2301      	movne	r3, #1
 80048a0:	2300      	moveq	r3, #0
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	461a      	mov	r2, r3
 80048a6:	69f9      	ldr	r1, [r7, #28]
 80048a8:	6938      	ldr	r0, [r7, #16]
 80048aa:	f7ff ffab 	bl	8004804 <cond_set>
 80048ae:	61f8      	str	r0, [r7, #28]

		result[i] = diff;
 80048b0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	4413      	add	r3, r2
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 80048be:	7efb      	ldrb	r3, [r7, #27]
 80048c0:	3301      	adds	r3, #1
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	76fb      	strb	r3, [r7, #27]
 80048c6:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80048ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	dbbf      	blt.n	8004852 <uECC_vli_sub+0x18>
	}
	return borrow;
 80048d2:	69fb      	ldr	r3, [r7, #28]
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3720      	adds	r7, #32
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <uECC_vli_add>:

/* Computes result = left + right, returning carry, in constant time.
 * Can modify in place. */
static uECC_word_t uECC_vli_add(uECC_word_t *result, const uECC_word_t *left,
				const uECC_word_t *right, wordcount_t num_words)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b088      	sub	sp, #32
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
 80048e8:	70fb      	strb	r3, [r7, #3]
	uECC_word_t carry = 0;
 80048ea:	2300      	movs	r3, #0
 80048ec:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 80048ee:	2300      	movs	r3, #0
 80048f0:	76fb      	strb	r3, [r7, #27]
 80048f2:	e039      	b.n	8004968 <uECC_vli_add+0x8c>
		uECC_word_t sum = left[i] + right[i] + carry;
 80048f4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	68ba      	ldr	r2, [r7, #8]
 80048fc:	4413      	add	r3, r2
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	6879      	ldr	r1, [r7, #4]
 8004908:	440b      	add	r3, r1
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4413      	add	r3, r2
 800490e:	69fa      	ldr	r2, [r7, #28]
 8004910:	4413      	add	r3, r2
 8004912:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (sum < left[i]);
 8004914:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	68ba      	ldr	r2, [r7, #8]
 800491c:	4413      	add	r3, r2
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	429a      	cmp	r2, r3
 8004924:	bf34      	ite	cc
 8004926:	2301      	movcc	r3, #1
 8004928:	2300      	movcs	r3, #0
 800492a:	b2db      	uxtb	r3, r3
 800492c:	613b      	str	r3, [r7, #16]
		carry = cond_set(val, carry, (sum != left[i]));
 800492e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	4413      	add	r3, r2
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	697a      	ldr	r2, [r7, #20]
 800493c:	429a      	cmp	r2, r3
 800493e:	bf14      	ite	ne
 8004940:	2301      	movne	r3, #1
 8004942:	2300      	moveq	r3, #0
 8004944:	b2db      	uxtb	r3, r3
 8004946:	461a      	mov	r2, r3
 8004948:	69f9      	ldr	r1, [r7, #28]
 800494a:	6938      	ldr	r0, [r7, #16]
 800494c:	f7ff ff5a 	bl	8004804 <cond_set>
 8004950:	61f8      	str	r0, [r7, #28]
		result[i] = sum;
 8004952:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	4413      	add	r3, r2
 800495c:	697a      	ldr	r2, [r7, #20]
 800495e:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004960:	7efb      	ldrb	r3, [r7, #27]
 8004962:	3301      	adds	r3, #1
 8004964:	b2db      	uxtb	r3, r3
 8004966:	76fb      	strb	r3, [r7, #27]
 8004968:	f997 201b 	ldrsb.w	r2, [r7, #27]
 800496c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004970:	429a      	cmp	r2, r3
 8004972:	dbbf      	blt.n	80048f4 <uECC_vli_add+0x18>
	}
	return carry;
 8004974:	69fb      	ldr	r3, [r7, #28]
}
 8004976:	4618      	mov	r0, r3
 8004978:	3720      	adds	r7, #32
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}

0800497e <uECC_vli_rshift1>:
	return (!equal - 2 * neg);
}

/* Computes vli = vli >> 1. */
static void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words)
{
 800497e:	b480      	push	{r7}
 8004980:	b087      	sub	sp, #28
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
 8004986:	460b      	mov	r3, r1
 8004988:	70fb      	strb	r3, [r7, #3]
	uECC_word_t *end = vli;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	613b      	str	r3, [r7, #16]
	uECC_word_t carry = 0;
 800498e:	2300      	movs	r3, #0
 8004990:	617b      	str	r3, [r7, #20]

	vli += num_words;
 8004992:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	4413      	add	r3, r2
 800499c:	607b      	str	r3, [r7, #4]
	while (vli-- > end) {
 800499e:	e00b      	b.n	80049b8 <uECC_vli_rshift1+0x3a>
		uECC_word_t temp = *vli;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	60fb      	str	r3, [r7, #12]
		*vli = (temp >> 1) | carry;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	085a      	lsrs	r2, r3, #1
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	431a      	orrs	r2, r3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - 1);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	07db      	lsls	r3, r3, #31
 80049b6:	617b      	str	r3, [r7, #20]
	while (vli-- > end) {
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	1f1a      	subs	r2, r3, #4
 80049bc:	607a      	str	r2, [r7, #4]
 80049be:	693a      	ldr	r2, [r7, #16]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d3ed      	bcc.n	80049a0 <uECC_vli_rshift1+0x22>
	}
}
 80049c4:	bf00      	nop
 80049c6:	bf00      	nop
 80049c8:	371c      	adds	r7, #28
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <muladd>:

static void muladd(uECC_word_t a, uECC_word_t b, uECC_word_t *r0,
		   uECC_word_t *r1, uECC_word_t *r2)
{
 80049d2:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80049d6:	b091      	sub	sp, #68	@ 0x44
 80049d8:	af00      	add	r7, sp, #0
 80049da:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80049dc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80049de:	627a      	str	r2, [r7, #36]	@ 0x24
 80049e0:	623b      	str	r3, [r7, #32]

	uECC_dword_t p = (uECC_dword_t)a * b;
 80049e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e4:	2200      	movs	r2, #0
 80049e6:	4698      	mov	r8, r3
 80049e8:	4691      	mov	r9, r2
 80049ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ec:	2200      	movs	r2, #0
 80049ee:	469a      	mov	sl, r3
 80049f0:	4693      	mov	fp, r2
 80049f2:	fb0a f209 	mul.w	r2, sl, r9
 80049f6:	fb08 f30b 	mul.w	r3, r8, fp
 80049fa:	4413      	add	r3, r2
 80049fc:	fba8 450a 	umull	r4, r5, r8, sl
 8004a00:	442b      	add	r3, r5
 8004a02:	461d      	mov	r5, r3
 8004a04:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
 8004a08:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
	uECC_dword_t r01 = ((uECC_dword_t)(*r1) << uECC_WORD_BITS) | *r0;
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2200      	movs	r2, #0
 8004a12:	61bb      	str	r3, [r7, #24]
 8004a14:	61fa      	str	r2, [r7, #28]
 8004a16:	f04f 0200 	mov.w	r2, #0
 8004a1a:	f04f 0300 	mov.w	r3, #0
 8004a1e:	69b9      	ldr	r1, [r7, #24]
 8004a20:	000b      	movs	r3, r1
 8004a22:	2200      	movs	r2, #0
 8004a24:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a26:	6809      	ldr	r1, [r1, #0]
 8004a28:	2000      	movs	r0, #0
 8004a2a:	6139      	str	r1, [r7, #16]
 8004a2c:	6178      	str	r0, [r7, #20]
 8004a2e:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004a32:	4621      	mov	r1, r4
 8004a34:	4311      	orrs	r1, r2
 8004a36:	60b9      	str	r1, [r7, #8]
 8004a38:	4629      	mov	r1, r5
 8004a3a:	4319      	orrs	r1, r3
 8004a3c:	60f9      	str	r1, [r7, #12]
 8004a3e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004a42:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	r01 += p;
 8004a46:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8004a4a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a4e:	1884      	adds	r4, r0, r2
 8004a50:	603c      	str	r4, [r7, #0]
 8004a52:	eb41 0303 	adc.w	r3, r1, r3
 8004a56:	607b      	str	r3, [r7, #4]
 8004a58:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004a5c:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	*r2 += (r01 < p);
 8004a60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a62:	681c      	ldr	r4, [r3, #0]
 8004a64:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8004a68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a6c:	4290      	cmp	r0, r2
 8004a6e:	eb71 0303 	sbcs.w	r3, r1, r3
 8004a72:	bf34      	ite	cc
 8004a74:	2301      	movcc	r3, #1
 8004a76:	2300      	movcs	r3, #0
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	18e2      	adds	r2, r4, r3
 8004a7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a7e:	601a      	str	r2, [r3, #0]
	*r1 = r01 >> uECC_WORD_BITS;
 8004a80:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8004a84:	f04f 0200 	mov.w	r2, #0
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	000a      	movs	r2, r1
 8004a8e:	2300      	movs	r3, #0
 8004a90:	6a3b      	ldr	r3, [r7, #32]
 8004a92:	601a      	str	r2, [r3, #0]
	*r0 = (uECC_word_t)r01;
 8004a94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a98:	601a      	str	r2, [r3, #0]

}
 8004a9a:	bf00      	nop
 8004a9c:	3744      	adds	r7, #68	@ 0x44
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004aa4:	4770      	bx	lr

08004aa6 <uECC_vli_mult>:

/* Computes result = left * right. Result must be 2 * num_words long. */
static void uECC_vli_mult(uECC_word_t *result, const uECC_word_t *left,
			  const uECC_word_t *right, wordcount_t num_words)
{
 8004aa6:	b590      	push	{r4, r7, lr}
 8004aa8:	b08b      	sub	sp, #44	@ 0x2c
 8004aaa:	af02      	add	r7, sp, #8
 8004aac:	60f8      	str	r0, [r7, #12]
 8004aae:	60b9      	str	r1, [r7, #8]
 8004ab0:	607a      	str	r2, [r7, #4]
 8004ab2:	70fb      	strb	r3, [r7, #3]

	uECC_word_t r0 = 0;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	61bb      	str	r3, [r7, #24]
	uECC_word_t r1 = 0;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	617b      	str	r3, [r7, #20]
	uECC_word_t r2 = 0;
 8004abc:	2300      	movs	r3, #0
 8004abe:	613b      	str	r3, [r7, #16]
	wordcount_t i, k;

	/* Compute each digit of result in sequence, maintaining the carries. */
	for (k = 0; k < num_words; ++k) {
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	77bb      	strb	r3, [r7, #30]
 8004ac4:	e036      	b.n	8004b34 <uECC_vli_mult+0x8e>

		for (i = 0; i <= k; ++i) {
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	77fb      	strb	r3, [r7, #31]
 8004aca:	e01c      	b.n	8004b06 <uECC_vli_mult+0x60>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8004acc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	4413      	add	r3, r2
 8004ad6:	6818      	ldr	r0, [r3, #0]
 8004ad8:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8004adc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	687a      	ldr	r2, [r7, #4]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	6819      	ldr	r1, [r3, #0]
 8004aea:	f107 0414 	add.w	r4, r7, #20
 8004aee:	f107 0218 	add.w	r2, r7, #24
 8004af2:	f107 0310 	add.w	r3, r7, #16
 8004af6:	9300      	str	r3, [sp, #0]
 8004af8:	4623      	mov	r3, r4
 8004afa:	f7ff ff6a 	bl	80049d2 <muladd>
		for (i = 0; i <= k; ++i) {
 8004afe:	7ffb      	ldrb	r3, [r7, #31]
 8004b00:	3301      	adds	r3, #1
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	77fb      	strb	r3, [r7, #31]
 8004b06:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8004b0a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	dddc      	ble.n	8004acc <uECC_vli_mult+0x26>
		}

		result[k] = r0;
 8004b12:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	601a      	str	r2, [r3, #0]
		r0 = r1;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	617b      	str	r3, [r7, #20]
		r2 = 0;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	613b      	str	r3, [r7, #16]
	for (k = 0; k < num_words; ++k) {
 8004b2c:	7fbb      	ldrb	r3, [r7, #30]
 8004b2e:	3301      	adds	r3, #1
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	77bb      	strb	r3, [r7, #30]
 8004b34:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8004b38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	dbc2      	blt.n	8004ac6 <uECC_vli_mult+0x20>
	}

	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8004b40:	78fb      	ldrb	r3, [r7, #3]
 8004b42:	77bb      	strb	r3, [r7, #30]
 8004b44:	e03b      	b.n	8004bbe <uECC_vli_mult+0x118>

		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8004b46:	7fba      	ldrb	r2, [r7, #30]
 8004b48:	78fb      	ldrb	r3, [r7, #3]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	3301      	adds	r3, #1
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	77fb      	strb	r3, [r7, #31]
 8004b54:	e01c      	b.n	8004b90 <uECC_vli_mult+0xea>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8004b56:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	68ba      	ldr	r2, [r7, #8]
 8004b5e:	4413      	add	r3, r2
 8004b60:	6818      	ldr	r0, [r3, #0]
 8004b62:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8004b66:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	4413      	add	r3, r2
 8004b72:	6819      	ldr	r1, [r3, #0]
 8004b74:	f107 0414 	add.w	r4, r7, #20
 8004b78:	f107 0218 	add.w	r2, r7, #24
 8004b7c:	f107 0310 	add.w	r3, r7, #16
 8004b80:	9300      	str	r3, [sp, #0]
 8004b82:	4623      	mov	r3, r4
 8004b84:	f7ff ff25 	bl	80049d2 <muladd>
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8004b88:	7ffb      	ldrb	r3, [r7, #31]
 8004b8a:	3301      	adds	r3, #1
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	77fb      	strb	r3, [r7, #31]
 8004b90:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8004b94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	dbdc      	blt.n	8004b56 <uECC_vli_mult+0xb0>
		}
		result[k] = r0;
 8004b9c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	69ba      	ldr	r2, [r7, #24]
 8004ba8:	601a      	str	r2, [r3, #0]
		r0 = r1;
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	617b      	str	r3, [r7, #20]
		r2 = 0;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	613b      	str	r3, [r7, #16]
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8004bb6:	7fbb      	ldrb	r3, [r7, #30]
 8004bb8:	3301      	adds	r3, #1
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	77bb      	strb	r3, [r7, #30]
 8004bbe:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8004bc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bc6:	005b      	lsls	r3, r3, #1
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	dbbb      	blt.n	8004b46 <uECC_vli_mult+0xa0>
	}
	result[num_words * 2 - 1] = r0;
 8004bce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bd2:	00db      	lsls	r3, r3, #3
 8004bd4:	3b04      	subs	r3, #4
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	4413      	add	r3, r2
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	601a      	str	r2, [r3, #0]
}
 8004bde:	bf00      	nop
 8004be0:	3724      	adds	r7, #36	@ 0x24
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd90      	pop	{r4, r7, pc}

08004be6 <uECC_vli_modAdd>:

void uECC_vli_modAdd(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b086      	sub	sp, #24
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	60f8      	str	r0, [r7, #12]
 8004bee:	60b9      	str	r1, [r7, #8]
 8004bf0:	607a      	str	r2, [r7, #4]
 8004bf2:	603b      	str	r3, [r7, #0]
	uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 8004bf4:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	68b9      	ldr	r1, [r7, #8]
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f7ff fe6d 	bl	80048dc <uECC_vli_add>
 8004c02:	6178      	str	r0, [r7, #20]
	if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d109      	bne.n	8004c1e <uECC_vli_modAdd+0x38>
 8004c0a:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004c0e:	461a      	mov	r2, r3
 8004c10:	68f9      	ldr	r1, [r7, #12]
 8004c12:	6838      	ldr	r0, [r7, #0]
 8004c14:	f7ff fd88 	bl	8004728 <uECC_vli_cmp_unsafe>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d006      	beq.n	8004c2c <uECC_vli_modAdd+0x46>
	/* result > mod (result = mod + remainder), so subtract mod to get
	 * remainder. */
		uECC_vli_sub(result, result, mod, num_words);
 8004c1e:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004c22:	683a      	ldr	r2, [r7, #0]
 8004c24:	68f9      	ldr	r1, [r7, #12]
 8004c26:	68f8      	ldr	r0, [r7, #12]
 8004c28:	f7ff fe07 	bl	800483a <uECC_vli_sub>
	}
}
 8004c2c:	bf00      	nop
 8004c2e:	3718      	adds	r7, #24
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <uECC_vli_modSub>:

void uECC_vli_modSub(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
 8004c40:	603b      	str	r3, [r7, #0]
	uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 8004c42:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	68b9      	ldr	r1, [r7, #8]
 8004c4a:	68f8      	ldr	r0, [r7, #12]
 8004c4c:	f7ff fdf5 	bl	800483a <uECC_vli_sub>
 8004c50:	6178      	str	r0, [r7, #20]
	if (l_borrow) {
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d006      	beq.n	8004c66 <uECC_vli_modSub+0x32>
		/* In this case, result == -diff == (max int) - diff. Since -x % d == d - x,
		 * we can get the correct result from result + mod (with overflow). */
		uECC_vli_add(result, result, mod, num_words);
 8004c58:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004c5c:	683a      	ldr	r2, [r7, #0]
 8004c5e:	68f9      	ldr	r1, [r7, #12]
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f7ff fe3b 	bl	80048dc <uECC_vli_add>
	}
}
 8004c66:	bf00      	nop
 8004c68:	3718      	adds	r7, #24
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}

08004c6e <uECC_vli_mmod>:

/* Computes result = product % mod, where product is 2N words long. */
/* Currently only designed to work for curve_p or curve_n. */
void uECC_vli_mmod(uECC_word_t *result, uECC_word_t *product,
    		   const uECC_word_t *mod, wordcount_t num_words)
{
 8004c6e:	b590      	push	{r4, r7, lr}
 8004c70:	b0ad      	sub	sp, #180	@ 0xb4
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	60f8      	str	r0, [r7, #12]
 8004c76:	60b9      	str	r1, [r7, #8]
 8004c78:	607a      	str	r2, [r7, #4]
 8004c7a:	70fb      	strb	r3, [r7, #3]
	uECC_word_t mod_multiple[2 * NUM_ECC_WORDS];
	uECC_word_t tmp[2 * NUM_ECC_WORDS];
	uECC_word_t *v[2] = {tmp, product};
 8004c7c:	f107 0318 	add.w	r3, r7, #24
 8004c80:	613b      	str	r3, [r7, #16]
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	617b      	str	r3, [r7, #20]
	uECC_word_t index;

	/* Shift mod so its highest set bit is at the maximum position. */
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8004c86:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	019b      	lsls	r3, r3, #6
 8004c8e:	b29c      	uxth	r4, r3
			   uECC_vli_numBits(mod, num_words);
 8004c90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c94:	4619      	mov	r1, r3
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f7ff fce5 	bl	8004666 <uECC_vli_numBits>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	b29b      	uxth	r3, r3
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8004ca0:	1ae3      	subs	r3, r4, r3
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 8004ca8:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	da00      	bge.n	8004cb2 <uECC_vli_mmod+0x44>
 8004cb0:	331f      	adds	r3, #31
 8004cb2:	115b      	asrs	r3, r3, #5
 8004cb4:	b21b      	sxth	r3, r3
 8004cb6:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 8004cba:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8004cbe:	425a      	negs	r2, r3
 8004cc0:	f003 031f 	and.w	r3, r3, #31
 8004cc4:	f002 021f 	and.w	r2, r2, #31
 8004cc8:	bf58      	it	pl
 8004cca:	4253      	negpl	r3, r2
 8004ccc:	b21b      	sxth	r3, r3
 8004cce:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
	uECC_word_t carry = 0;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	uECC_vli_clear(mod_multiple, word_shift);
 8004cd8:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 8004cdc:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004ce0:	4611      	mov	r1, r2
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7ff fc34 	bl	8004550 <uECC_vli_clear>
	if (bit_shift > 0) {
 8004ce8:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	dd34      	ble.n	8004d5a <uECC_vli_mmod+0xec>
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004cf6:	e029      	b.n	8004d4c <uECC_vli_mmod+0xde>
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 8004cf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	4413      	add	r3, r2
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8004d08:	fa02 f103 	lsl.w	r1, r2, r3
 8004d0c:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 8004d10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d14:	4413      	add	r3, r2
 8004d16:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	33b0      	adds	r3, #176	@ 0xb0
 8004d20:	443b      	add	r3, r7
 8004d22:	f843 2c58 	str.w	r2, [r3, #-88]
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 8004d26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	4413      	add	r3, r2
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8004d36:	f1c3 0320 	rsb	r3, r3, #32
 8004d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8004d42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d46:	3301      	adds	r3, #1
 8004d48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004d4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d50:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d3cf      	bcc.n	8004cf8 <uECC_vli_mmod+0x8a>
 8004d58:	e00b      	b.n	8004d72 <uECC_vli_mmod+0x104>
		}
	} else {
		uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 8004d5a:	f997 309e 	ldrsb.w	r3, [r7, #158]	@ 0x9e
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8004d64:	4413      	add	r3, r2
 8004d66:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004d6a:	6879      	ldr	r1, [r7, #4]
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f7ff fcb4 	bl	80046da <uECC_vli_set>
	}

	for (index = 1; shift >= 0; --shift) {
 8004d72:	2301      	movs	r3, #1
 8004d74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004d78:	e09f      	b.n	8004eba <uECC_vli_mmod+0x24c>
		uECC_word_t borrow = 0;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		wordcount_t i;
		for (i = 0; i < num_words * 2; ++i) {
 8004d80:	2300      	movs	r3, #0
 8004d82:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8004d86:	e053      	b.n	8004e30 <uECC_vli_mmod+0x1c2>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8004d88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	33b0      	adds	r3, #176	@ 0xb0
 8004d90:	443b      	add	r3, r7
 8004d92:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004d96:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	4413      	add	r3, r2
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	33b0      	adds	r3, #176	@ 0xb0
 8004da8:	443b      	add	r3, r7
 8004daa:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8004dae:	1ad2      	subs	r2, r2, r3
 8004db0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			if (diff != v[index][i]) {
 8004dba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	33b0      	adds	r3, #176	@ 0xb0
 8004dc2:	443b      	add	r3, r7
 8004dc4:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004dc8:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	4413      	add	r3, r2
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d014      	beq.n	8004e04 <uECC_vli_mmod+0x196>
				borrow = (diff > v[index][i]);
 8004dda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	33b0      	adds	r3, #176	@ 0xb0
 8004de2:	443b      	add	r3, r7
 8004de4:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004de8:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	4413      	add	r3, r2
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004df6:	429a      	cmp	r2, r3
 8004df8:	bf8c      	ite	hi
 8004dfa:	2301      	movhi	r3, #1
 8004dfc:	2300      	movls	r3, #0
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			}
			v[1 - index][i] = diff;
 8004e04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e08:	f1c3 0301 	rsb	r3, r3, #1
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	33b0      	adds	r3, #176	@ 0xb0
 8004e10:	443b      	add	r3, r7
 8004e12:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004e16:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	4413      	add	r3, r2
 8004e1e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004e22:	601a      	str	r2, [r3, #0]
		for (i = 0; i < num_words * 2; ++i) {
 8004e24:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8004e28:	3301      	adds	r3, #1
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8004e30:	f997 209f 	ldrsb.w	r2, [r7, #159]	@ 0x9f
 8004e34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e38:	005b      	lsls	r3, r3, #1
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	dba4      	blt.n	8004d88 <uECC_vli_mmod+0x11a>
		}
		/* Swap the index if there was no borrow */
		index = !(index ^ borrow);
 8004e3e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004e42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004e46:	429a      	cmp	r2, r3
 8004e48:	bf0c      	ite	eq
 8004e4a:	2301      	moveq	r3, #1
 8004e4c:	2300      	movne	r3, #0
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		uECC_vli_rshift1(mod_multiple, num_words);
 8004e54:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004e58:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004e5c:	4611      	mov	r1, r2
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f7ff fd8d 	bl	800497e <uECC_vli_rshift1>
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 8004e64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	33b0      	adds	r3, #176	@ 0xb0
 8004e6e:	443b      	add	r3, r7
 8004e70:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8004e74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	33b0      	adds	r3, #176	@ 0xb0
 8004e7c:	443b      	add	r3, r7
 8004e7e:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8004e82:	07da      	lsls	r2, r3, #31
 8004e84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	33b0      	adds	r3, #176	@ 0xb0
 8004e90:	443b      	add	r3, r7
 8004e92:	f843 2c58 	str.w	r2, [r3, #-88]
					       (uECC_WORD_BITS - 1);
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 8004e96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8004ea0:	4413      	add	r3, r2
 8004ea2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004ea6:	4611      	mov	r1, r2
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f7ff fd68 	bl	800497e <uECC_vli_rshift1>
	for (index = 1; shift >= 0; --shift) {
 8004eae:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 8004eba:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	f6bf af5b 	bge.w	8004d7a <uECC_vli_mmod+0x10c>
	}
	uECC_vli_set(result, v[index], num_words);
 8004ec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	33b0      	adds	r3, #176	@ 0xb0
 8004ecc:	443b      	add	r3, r7
 8004ece:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8004ed2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004ed6:	4619      	mov	r1, r3
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f7ff fbfe 	bl	80046da <uECC_vli_set>
}
 8004ede:	bf00      	nop
 8004ee0:	37b4      	adds	r7, #180	@ 0xb4
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd90      	pop	{r4, r7, pc}

08004ee6 <uECC_vli_modMult>:

void uECC_vli_modMult(uECC_word_t *result, const uECC_word_t *left,
		      const uECC_word_t *right, const uECC_word_t *mod,
		      wordcount_t num_words)
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b094      	sub	sp, #80	@ 0x50
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	60f8      	str	r0, [r7, #12]
 8004eee:	60b9      	str	r1, [r7, #8]
 8004ef0:	607a      	str	r2, [r7, #4]
 8004ef2:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, num_words);
 8004ef4:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8004ef8:	f107 0010 	add.w	r0, r7, #16
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	68b9      	ldr	r1, [r7, #8]
 8004f00:	f7ff fdd1 	bl	8004aa6 <uECC_vli_mult>
	uECC_vli_mmod(result, product, mod, num_words);
 8004f04:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8004f08:	f107 0110 	add.w	r1, r7, #16
 8004f0c:	683a      	ldr	r2, [r7, #0]
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f7ff fead 	bl	8004c6e <uECC_vli_mmod>
}
 8004f14:	bf00      	nop
 8004f16:	3750      	adds	r7, #80	@ 0x50
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <uECC_vli_modMult_fast>:

void uECC_vli_modMult_fast(uECC_word_t *result, const uECC_word_t *left,
			   const uECC_word_t *right, uECC_Curve curve)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b094      	sub	sp, #80	@ 0x50
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]
 8004f28:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, curve->num_words);
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	f993 3000 	ldrsb.w	r3, [r3]
 8004f30:	f107 0010 	add.w	r0, r7, #16
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	68b9      	ldr	r1, [r7, #8]
 8004f38:	f7ff fdb5 	bl	8004aa6 <uECC_vli_mult>

	curve->mmod_fast(result, product);
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004f42:	f107 0210 	add.w	r2, r7, #16
 8004f46:	4611      	mov	r1, r2
 8004f48:	68f8      	ldr	r0, [r7, #12]
 8004f4a:	4798      	blx	r3
}
 8004f4c:	bf00      	nop
 8004f4e:	3750      	adds	r7, #80	@ 0x50
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <uECC_vli_modSquare_fast>:

static void uECC_vli_modSquare_fast(uECC_word_t *result,
				    const uECC_word_t *left,
				    uECC_Curve curve)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	607a      	str	r2, [r7, #4]
	uECC_vli_modMult_fast(result, left, left, curve);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	68ba      	ldr	r2, [r7, #8]
 8004f64:	68b9      	ldr	r1, [r7, #8]
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	f7ff ffd8 	bl	8004f1c <uECC_vli_modMult_fast>
}
 8004f6c:	bf00      	nop
 8004f6e:	3710      	adds	r7, #16
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <vli_modInv_update>:
#define EVEN(vli) (!(vli[0] & 1))

static void vli_modInv_update(uECC_word_t *uv,
			      const uECC_word_t *mod,
			      wordcount_t num_words)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b086      	sub	sp, #24
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	71fb      	strb	r3, [r7, #7]

	uECC_word_t carry = 0;
 8004f82:	2300      	movs	r3, #0
 8004f84:	617b      	str	r3, [r7, #20]

	if (!EVEN(uv)) {
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d007      	beq.n	8004fa2 <vli_modInv_update+0x2e>
		carry = uECC_vli_add(uv, uv, mod, num_words);
 8004f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f96:	68ba      	ldr	r2, [r7, #8]
 8004f98:	68f9      	ldr	r1, [r7, #12]
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f7ff fc9e 	bl	80048dc <uECC_vli_add>
 8004fa0:	6178      	str	r0, [r7, #20]
	}
	uECC_vli_rshift1(uv, num_words);
 8004fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f7ff fce8 	bl	800497e <uECC_vli_rshift1>
	if (carry) {
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d013      	beq.n	8004fdc <vli_modInv_update+0x68>
		uv[num_words - 1] |= HIGH_BIT_SET;
 8004fb4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8004fb8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8004fbc:	4413      	add	r3, r2
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8004fca:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8004fce:	440b      	add	r3, r1
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	68f9      	ldr	r1, [r7, #12]
 8004fd4:	440b      	add	r3, r1
 8004fd6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004fda:	601a      	str	r2, [r3, #0]
	}
}
 8004fdc:	bf00      	nop
 8004fde:	3718      	adds	r7, #24
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <uECC_vli_modInv>:

void uECC_vli_modInv(uECC_word_t *result, const uECC_word_t *input,
		     const uECC_word_t *mod, wordcount_t num_words)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b0a6      	sub	sp, #152	@ 0x98
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
 8004ff0:	70fb      	strb	r3, [r7, #3]
	uECC_word_t a[NUM_ECC_WORDS], b[NUM_ECC_WORDS];
	uECC_word_t u[NUM_ECC_WORDS], v[NUM_ECC_WORDS];
	cmpresult_t cmpResult;

	if (uECC_vli_isZero(input, num_words)) {
 8004ff2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	68b8      	ldr	r0, [r7, #8]
 8004ffa:	f7ff faca 	bl	8004592 <uECC_vli_isZero>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d006      	beq.n	8005012 <uECC_vli_modInv+0x2e>
		uECC_vli_clear(result, num_words);
 8005004:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005008:	4619      	mov	r1, r3
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f7ff faa0 	bl	8004550 <uECC_vli_clear>
 8005010:	e0de      	b.n	80051d0 <uECC_vli_modInv+0x1ec>
		return;
	}

	uECC_vli_set(a, input, num_words);
 8005012:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005016:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800501a:	68b9      	ldr	r1, [r7, #8]
 800501c:	4618      	mov	r0, r3
 800501e:	f7ff fb5c 	bl	80046da <uECC_vli_set>
	uECC_vli_set(b, mod, num_words);
 8005022:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005026:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800502a:	6879      	ldr	r1, [r7, #4]
 800502c:	4618      	mov	r0, r3
 800502e:	f7ff fb54 	bl	80046da <uECC_vli_set>
	uECC_vli_clear(u, num_words);
 8005032:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005036:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800503a:	4611      	mov	r1, r2
 800503c:	4618      	mov	r0, r3
 800503e:	f7ff fa87 	bl	8004550 <uECC_vli_clear>
	u[0] = 1;
 8005042:	2301      	movs	r3, #1
 8005044:	637b      	str	r3, [r7, #52]	@ 0x34
	uECC_vli_clear(v, num_words);
 8005046:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800504a:	f107 0314 	add.w	r3, r7, #20
 800504e:	4611      	mov	r1, r2
 8005050:	4618      	mov	r0, r3
 8005052:	f7ff fa7d 	bl	8004550 <uECC_vli_clear>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8005056:	e0a2      	b.n	800519e <uECC_vli_modInv+0x1ba>
		if (EVEN(a)) {
 8005058:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b00      	cmp	r3, #0
 8005060:	d110      	bne.n	8005084 <uECC_vli_modInv+0xa0>
			uECC_vli_rshift1(a, num_words);
 8005062:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005066:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800506a:	4611      	mov	r1, r2
 800506c:	4618      	mov	r0, r3
 800506e:	f7ff fc86 	bl	800497e <uECC_vli_rshift1>
      			vli_modInv_update(u, mod, num_words);
 8005072:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005076:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800507a:	6879      	ldr	r1, [r7, #4]
 800507c:	4618      	mov	r0, r3
 800507e:	f7ff ff79 	bl	8004f74 <vli_modInv_update>
 8005082:	e08c      	b.n	800519e <uECC_vli_modInv+0x1ba>
    		} else if (EVEN(b)) {
 8005084:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d110      	bne.n	80050b0 <uECC_vli_modInv+0xcc>
			uECC_vli_rshift1(b, num_words);
 800508e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005092:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005096:	4611      	mov	r1, r2
 8005098:	4618      	mov	r0, r3
 800509a:	f7ff fc70 	bl	800497e <uECC_vli_rshift1>
			vli_modInv_update(v, mod, num_words);
 800509e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80050a2:	f107 0314 	add.w	r3, r7, #20
 80050a6:	6879      	ldr	r1, [r7, #4]
 80050a8:	4618      	mov	r0, r3
 80050aa:	f7ff ff63 	bl	8004f74 <vli_modInv_update>
 80050ae:	e076      	b.n	800519e <uECC_vli_modInv+0x1ba>
		} else if (cmpResult > 0) {
 80050b0:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	dd39      	ble.n	800512c <uECC_vli_modInv+0x148>
			uECC_vli_sub(a, a, b, num_words);
 80050b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050bc:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 80050c0:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 80050c4:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 80050c8:	f7ff fbb7 	bl	800483a <uECC_vli_sub>
			uECC_vli_rshift1(a, num_words);
 80050cc:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80050d0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80050d4:	4611      	mov	r1, r2
 80050d6:	4618      	mov	r0, r3
 80050d8:	f7ff fc51 	bl	800497e <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 80050dc:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80050e0:	f107 0114 	add.w	r1, r7, #20
 80050e4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7ff fb1d 	bl	8004728 <uECC_vli_cmp_unsafe>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	da08      	bge.n	8005106 <uECC_vli_modInv+0x122>
        			uECC_vli_add(u, u, mod, num_words);
 80050f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050f8:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80050fc:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	f7ff fbeb 	bl	80048dc <uECC_vli_add>
      			}
      			uECC_vli_sub(u, u, v, num_words);
 8005106:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800510a:	f107 0214 	add.w	r2, r7, #20
 800510e:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005112:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8005116:	f7ff fb90 	bl	800483a <uECC_vli_sub>
      			vli_modInv_update(u, mod, num_words);
 800511a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800511e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005122:	6879      	ldr	r1, [r7, #4]
 8005124:	4618      	mov	r0, r3
 8005126:	f7ff ff25 	bl	8004f74 <vli_modInv_update>
 800512a:	e038      	b.n	800519e <uECC_vli_modInv+0x1ba>
    		} else {
      			uECC_vli_sub(b, b, a, num_words);
 800512c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005130:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8005134:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8005138:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800513c:	f7ff fb7d 	bl	800483a <uECC_vli_sub>
      			uECC_vli_rshift1(b, num_words);
 8005140:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005144:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005148:	4611      	mov	r1, r2
 800514a:	4618      	mov	r0, r3
 800514c:	f7ff fc17 	bl	800497e <uECC_vli_rshift1>
      			if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 8005150:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005154:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005158:	f107 0314 	add.w	r3, r7, #20
 800515c:	4618      	mov	r0, r3
 800515e:	f7ff fae3 	bl	8004728 <uECC_vli_cmp_unsafe>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	da08      	bge.n	800517a <uECC_vli_modInv+0x196>
        			uECC_vli_add(v, v, mod, num_words);
 8005168:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800516c:	f107 0114 	add.w	r1, r7, #20
 8005170:	f107 0014 	add.w	r0, r7, #20
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	f7ff fbb1 	bl	80048dc <uECC_vli_add>
      			}
      			uECC_vli_sub(v, v, u, num_words);
 800517a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800517e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8005182:	f107 0114 	add.w	r1, r7, #20
 8005186:	f107 0014 	add.w	r0, r7, #20
 800518a:	f7ff fb56 	bl	800483a <uECC_vli_sub>
      			vli_modInv_update(v, mod, num_words);
 800518e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005192:	f107 0314 	add.w	r3, r7, #20
 8005196:	6879      	ldr	r1, [r7, #4]
 8005198:	4618      	mov	r0, r3
 800519a:	f7ff feeb 	bl	8004f74 <vli_modInv_update>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 800519e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80051a2:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 80051a6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7ff fabc 	bl	8004728 <uECC_vli_cmp_unsafe>
 80051b0:	4603      	mov	r3, r0
 80051b2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 80051b6:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	f47f af4c 	bne.w	8005058 <uECC_vli_modInv+0x74>
    		}
  	}
  	uECC_vli_set(result, u, num_words);
 80051c0:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80051c4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80051c8:	4619      	mov	r1, r3
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f7ff fa85 	bl	80046da <uECC_vli_set>
}
 80051d0:	3798      	adds	r7, #152	@ 0x98
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <double_jacobian_default>:

/* ------ Point operations ------ */

void double_jacobian_default(uECC_word_t * X1, uECC_word_t * Y1,
			     uECC_word_t * Z1, uECC_Curve curve)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b098      	sub	sp, #96	@ 0x60
 80051da:	af02      	add	r7, sp, #8
 80051dc:	60f8      	str	r0, [r7, #12]
 80051de:	60b9      	str	r1, [r7, #8]
 80051e0:	607a      	str	r2, [r7, #4]
 80051e2:	603b      	str	r3, [r7, #0]
	/* t1 = X, t2 = Y, t3 = Z */
	uECC_word_t t4[NUM_ECC_WORDS];
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (uECC_vli_isZero(Z1, num_words)) {
 80051ec:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80051f0:	4619      	mov	r1, r3
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f7ff f9cd 	bl	8004592 <uECC_vli_isZero>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	f040 80e6 	bne.w	80053cc <double_jacobian_default+0x1f6>
		return;
	}

	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 8005200:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005204:	683a      	ldr	r2, [r7, #0]
 8005206:	68b9      	ldr	r1, [r7, #8]
 8005208:	4618      	mov	r0, r3
 800520a:	f7ff fea3 	bl	8004f54 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(t5, X1, t4, curve); /* t5 = x1*y1^2 = A */
 800520e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8005212:	f107 0010 	add.w	r0, r7, #16
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	68f9      	ldr	r1, [r7, #12]
 800521a:	f7ff fe7f 	bl	8004f1c <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(t4, t4, curve);   /* t4 = y1^4 */
 800521e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005222:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005226:	683a      	ldr	r2, [r7, #0]
 8005228:	4618      	mov	r0, r3
 800522a:	f7ff fe93 	bl	8004f54 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(Y1, Y1, Z1, curve); /* t2 = y1*z1 = z3 */
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	68b9      	ldr	r1, [r7, #8]
 8005234:	68b8      	ldr	r0, [r7, #8]
 8005236:	f7ff fe71 	bl	8004f1c <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(Z1, Z1, curve);   /* t3 = z1^2 */
 800523a:	683a      	ldr	r2, [r7, #0]
 800523c:	6879      	ldr	r1, [r7, #4]
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f7ff fe88 	bl	8004f54 <uECC_vli_modSquare_fast>

	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	1d1a      	adds	r2, r3, #4
 8005248:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800524c:	9300      	str	r3, [sp, #0]
 800524e:	4613      	mov	r3, r2
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	68f9      	ldr	r1, [r7, #12]
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f7ff fcc6 	bl	8004be6 <uECC_vli_modAdd>
	uECC_vli_modAdd(Z1, Z1, Z1, curve->p, num_words); /* t3 = 2*z1^2 */
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	1d1a      	adds	r2, r3, #4
 800525e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005262:	9300      	str	r3, [sp, #0]
 8005264:	4613      	mov	r3, r2
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	6879      	ldr	r1, [r7, #4]
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7ff fcbb 	bl	8004be6 <uECC_vli_modAdd>
	uECC_vli_modSub(Z1, X1, Z1, curve->p, num_words); /* t3 = x1 - z1^2 */
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	1d1a      	adds	r2, r3, #4
 8005274:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005278:	9300      	str	r3, [sp, #0]
 800527a:	4613      	mov	r3, r2
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	68f9      	ldr	r1, [r7, #12]
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f7ff fcd7 	bl	8004c34 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, Z1, curve); /* t1 = x1^2 - z1^4 */
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	68f9      	ldr	r1, [r7, #12]
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	f7ff fe45 	bl	8004f1c <uECC_vli_modMult_fast>

	uECC_vli_modAdd(Z1, X1, X1, curve->p, num_words); /* t3 = 2*(x1^2 - z1^4) */
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	1d1a      	adds	r2, r3, #4
 8005296:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800529a:	9300      	str	r3, [sp, #0]
 800529c:	4613      	mov	r3, r2
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	68f9      	ldr	r1, [r7, #12]
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7ff fc9f 	bl	8004be6 <uECC_vli_modAdd>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = 3*(x1^2 - z1^4) */
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	1d1a      	adds	r2, r3, #4
 80052ac:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80052b0:	9300      	str	r3, [sp, #0]
 80052b2:	4613      	mov	r3, r2
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	68f9      	ldr	r1, [r7, #12]
 80052b8:	68f8      	ldr	r0, [r7, #12]
 80052ba:	f7ff fc94 	bl	8004be6 <uECC_vli_modAdd>
	if (uECC_vli_testBit(X1, 0)) {
 80052be:	2100      	movs	r1, #0
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	f7ff f990 	bl	80045e6 <uECC_vli_testBit>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d024      	beq.n	8005316 <double_jacobian_default+0x140>
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	1d1a      	adds	r2, r3, #4
 80052d0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80052d4:	68f9      	ldr	r1, [r7, #12]
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f7ff fb00 	bl	80048dc <uECC_vli_add>
 80052dc:	6538      	str	r0, [r7, #80]	@ 0x50
		uECC_vli_rshift1(X1, num_words);
 80052de:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80052e2:	4619      	mov	r1, r3
 80052e4:	68f8      	ldr	r0, [r7, #12]
 80052e6:	f7ff fb4a 	bl	800497e <uECC_vli_rshift1>
		X1[num_words - 1] |= l_carry << (uECC_WORD_BITS - 1);
 80052ea:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 80052ee:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80052f2:	4413      	add	r3, r2
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	4413      	add	r3, r2
 80052fa:	6819      	ldr	r1, [r3, #0]
 80052fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052fe:	07da      	lsls	r2, r3, #31
 8005300:	f997 0057 	ldrsb.w	r0, [r7, #87]	@ 0x57
 8005304:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005308:	4403      	add	r3, r0
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	68f8      	ldr	r0, [r7, #12]
 800530e:	4403      	add	r3, r0
 8005310:	430a      	orrs	r2, r1
 8005312:	601a      	str	r2, [r3, #0]
 8005314:	e005      	b.n	8005322 <double_jacobian_default+0x14c>
	} else {
		uECC_vli_rshift1(X1, num_words);
 8005316:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800531a:	4619      	mov	r1, r3
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f7ff fb2e 	bl	800497e <uECC_vli_rshift1>
	}

	/* t1 = 3/2*(x1^2 - z1^4) = B */
	uECC_vli_modSquare_fast(Z1, X1, curve); /* t3 = B^2 */
 8005322:	683a      	ldr	r2, [r7, #0]
 8005324:	68f9      	ldr	r1, [r7, #12]
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f7ff fe14 	bl	8004f54 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - A */
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	1d19      	adds	r1, r3, #4
 8005330:	f107 0210 	add.w	r2, r7, #16
 8005334:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005338:	9300      	str	r3, [sp, #0]
 800533a:	460b      	mov	r3, r1
 800533c:	6879      	ldr	r1, [r7, #4]
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f7ff fc78 	bl	8004c34 <uECC_vli_modSub>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - 2A = x3 */
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	1d19      	adds	r1, r3, #4
 8005348:	f107 0210 	add.w	r2, r7, #16
 800534c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005350:	9300      	str	r3, [sp, #0]
 8005352:	460b      	mov	r3, r1
 8005354:	6879      	ldr	r1, [r7, #4]
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f7ff fc6c 	bl	8004c34 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, Z1, curve->p, num_words); /* t5 = A - x3 */
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	1d1a      	adds	r2, r3, #4
 8005360:	f107 0110 	add.w	r1, r7, #16
 8005364:	f107 0010 	add.w	r0, r7, #16
 8005368:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800536c:	9300      	str	r3, [sp, #0]
 800536e:	4613      	mov	r3, r2
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	f7ff fc5f 	bl	8004c34 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = B * (A - x3) */
 8005376:	f107 0210 	add.w	r2, r7, #16
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	68f9      	ldr	r1, [r7, #12]
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f7ff fdcc 	bl	8004f1c <uECC_vli_modMult_fast>
	/* t4 = B * (A - x3) - y1^4 = y3: */
	uECC_vli_modSub(t4, X1, t4, curve->p, num_words);
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	1d19      	adds	r1, r3, #4
 8005388:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800538c:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8005390:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005394:	9300      	str	r3, [sp, #0]
 8005396:	460b      	mov	r3, r1
 8005398:	68f9      	ldr	r1, [r7, #12]
 800539a:	f7ff fc4b 	bl	8004c34 <uECC_vli_modSub>

	uECC_vli_set(X1, Z1, num_words);
 800539e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80053a2:	461a      	mov	r2, r3
 80053a4:	6879      	ldr	r1, [r7, #4]
 80053a6:	68f8      	ldr	r0, [r7, #12]
 80053a8:	f7ff f997 	bl	80046da <uECC_vli_set>
	uECC_vli_set(Z1, Y1, num_words);
 80053ac:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80053b0:	461a      	mov	r2, r3
 80053b2:	68b9      	ldr	r1, [r7, #8]
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f7ff f990 	bl	80046da <uECC_vli_set>
	uECC_vli_set(Y1, t4, num_words);
 80053ba:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 80053be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80053c2:	4619      	mov	r1, r3
 80053c4:	68b8      	ldr	r0, [r7, #8]
 80053c6:	f7ff f988 	bl	80046da <uECC_vli_set>
 80053ca:	e000      	b.n	80053ce <double_jacobian_default+0x1f8>
		return;
 80053cc:	bf00      	nop
}
 80053ce:	3758      	adds	r7, #88	@ 0x58
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <x_side_default>:

void x_side_default(uECC_word_t *result,
		    const uECC_word_t *x,
		    uECC_Curve curve)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b090      	sub	sp, #64	@ 0x40
 80053d8:	af02      	add	r7, sp, #8
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	607a      	str	r2, [r7, #4]
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 80053e0:	f107 0314 	add.w	r3, r7, #20
 80053e4:	2220      	movs	r2, #32
 80053e6:	2100      	movs	r1, #0
 80053e8:	4618      	mov	r0, r3
 80053ea:	f001 f962 	bl	80066b2 <memset>
 80053ee:	2303      	movs	r3, #3
 80053f0:	617b      	str	r3, [r7, #20]
	wordcount_t num_words = curve->num_words;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	68b9      	ldr	r1, [r7, #8]
 80053fe:	68f8      	ldr	r0, [r7, #12]
 8005400:	f7ff fda8 	bl	8004f54 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	1d19      	adds	r1, r3, #4
 8005408:	f107 0214 	add.w	r2, r7, #20
 800540c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	460b      	mov	r3, r1
 8005414:	68f9      	ldr	r1, [r7, #12]
 8005416:	68f8      	ldr	r0, [r7, #12]
 8005418:	f7ff fc0c 	bl	8004c34 <uECC_vli_modSub>
	uECC_vli_modMult_fast(result, result, x, curve); /* r = x^3 - 3x */
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	68ba      	ldr	r2, [r7, #8]
 8005420:	68f9      	ldr	r1, [r7, #12]
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f7ff fd7a 	bl	8004f1c <uECC_vli_modMult_fast>
	/* r = x^3 - 3x + b: */
	uECC_vli_modAdd(result, result, curve->b, curve->p, num_words);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f103 0284 	add.w	r2, r3, #132	@ 0x84
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	1d19      	adds	r1, r3, #4
 8005432:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005436:	9300      	str	r3, [sp, #0]
 8005438:	460b      	mov	r3, r1
 800543a:	68f9      	ldr	r1, [r7, #12]
 800543c:	68f8      	ldr	r0, [r7, #12]
 800543e:	f7ff fbd2 	bl	8004be6 <uECC_vli_modAdd>
}
 8005442:	bf00      	nop
 8005444:	3738      	adds	r7, #56	@ 0x38
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
	...

0800544c <uECC_secp256r1>:

uECC_Curve uECC_secp256r1(void)
{
 800544c:	b480      	push	{r7}
 800544e:	af00      	add	r7, sp, #0
	return &curve_secp256r1;
 8005450:	4b02      	ldr	r3, [pc, #8]	@ (800545c <uECC_secp256r1+0x10>)
}
 8005452:	4618      	mov	r0, r3
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr
 800545c:	08006ff8 	.word	0x08006ff8

08005460 <vli_mmod_fast_secp256r1>:

void vli_mmod_fast_secp256r1(unsigned int *result, unsigned int*product)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b08c      	sub	sp, #48	@ 0x30
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
	unsigned int tmp[NUM_ECC_WORDS];
	int carry;

	/* t */
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 800546a:	2208      	movs	r2, #8
 800546c:	6839      	ldr	r1, [r7, #0]
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7ff f933 	bl	80046da <uECC_vli_set>

	/* s1 */
	tmp[0] = tmp[1] = tmp[2] = 0;
 8005474:	2300      	movs	r3, #0
 8005476:	617b      	str	r3, [r7, #20]
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	613b      	str	r3, [r7, #16]
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	60fb      	str	r3, [r7, #12]
	tmp[3] = product[11];
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005484:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[12];
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800548a:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[13];
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005490:	623b      	str	r3, [r7, #32]
	tmp[6] = product[14];
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005496:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800549c:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 800549e:	f107 020c 	add.w	r2, r7, #12
 80054a2:	f107 010c 	add.w	r1, r7, #12
 80054a6:	f107 000c 	add.w	r0, r7, #12
 80054aa:	2308      	movs	r3, #8
 80054ac:	f7ff fa16 	bl	80048dc <uECC_vli_add>
 80054b0:	4603      	mov	r3, r0
 80054b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 80054b4:	f107 020c 	add.w	r2, r7, #12
 80054b8:	2308      	movs	r3, #8
 80054ba:	6879      	ldr	r1, [r7, #4]
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f7ff fa0d 	bl	80048dc <uECC_vli_add>
 80054c2:	4602      	mov	r2, r0
 80054c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c6:	4413      	add	r3, r2
 80054c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s2 */
	tmp[3] = product[12];
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ce:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[13];
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054d4:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[14];
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054da:	623b      	str	r3, [r7, #32]
	tmp[6] = product[15];
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e0:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = 0;
 80054e2:	2300      	movs	r3, #0
 80054e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 80054e6:	f107 020c 	add.w	r2, r7, #12
 80054ea:	f107 010c 	add.w	r1, r7, #12
 80054ee:	f107 000c 	add.w	r0, r7, #12
 80054f2:	2308      	movs	r3, #8
 80054f4:	f7ff f9f2 	bl	80048dc <uECC_vli_add>
 80054f8:	4602      	mov	r2, r0
 80054fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054fc:	4413      	add	r3, r2
 80054fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005500:	f107 020c 	add.w	r2, r7, #12
 8005504:	2308      	movs	r3, #8
 8005506:	6879      	ldr	r1, [r7, #4]
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f7ff f9e7 	bl	80048dc <uECC_vli_add>
 800550e:	4602      	mov	r2, r0
 8005510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005512:	4413      	add	r3, r2
 8005514:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s3 */
	tmp[0] = product[8];
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	6a1b      	ldr	r3, [r3, #32]
 800551a:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[9];
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005520:	613b      	str	r3, [r7, #16]
	tmp[2] = product[10];
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005526:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 8005528:	2300      	movs	r3, #0
 800552a:	623b      	str	r3, [r7, #32]
 800552c:	6a3b      	ldr	r3, [r7, #32]
 800552e:	61fb      	str	r3, [r7, #28]
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[14];
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005538:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800553e:	62bb      	str	r3, [r7, #40]	@ 0x28
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005540:	f107 020c 	add.w	r2, r7, #12
 8005544:	2308      	movs	r3, #8
 8005546:	6879      	ldr	r1, [r7, #4]
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f7ff f9c7 	bl	80048dc <uECC_vli_add>
 800554e:	4602      	mov	r2, r0
 8005550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005552:	4413      	add	r3, r2
 8005554:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s4 */
	tmp[0] = product[9];
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555a:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[10];
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005560:	613b      	str	r3, [r7, #16]
	tmp[2] = product[11];
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005566:	617b      	str	r3, [r7, #20]
	tmp[3] = product[13];
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800556c:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[14];
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005572:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[15];
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005578:	623b      	str	r3, [r7, #32]
	tmp[6] = product[13];
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800557e:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[8];
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005586:	f107 020c 	add.w	r2, r7, #12
 800558a:	2308      	movs	r3, #8
 800558c:	6879      	ldr	r1, [r7, #4]
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f7ff f9a4 	bl	80048dc <uECC_vli_add>
 8005594:	4602      	mov	r2, r0
 8005596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005598:	4413      	add	r3, r2
 800559a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d1 */
	tmp[0] = product[11];
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055a0:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[12];
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a6:	613b      	str	r3, [r7, #16]
	tmp[2] = product[13];
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055ac:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 80055ae:	2300      	movs	r3, #0
 80055b0:	623b      	str	r3, [r7, #32]
 80055b2:	6a3b      	ldr	r3, [r7, #32]
 80055b4:	61fb      	str	r3, [r7, #28]
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[8];
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	6a1b      	ldr	r3, [r3, #32]
 80055be:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[10];
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80055c6:	f107 020c 	add.w	r2, r7, #12
 80055ca:	2308      	movs	r3, #8
 80055cc:	6879      	ldr	r1, [r7, #4]
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7ff f933 	bl	800483a <uECC_vli_sub>
 80055d4:	4602      	mov	r2, r0
 80055d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055d8:	1a9b      	subs	r3, r3, r2
 80055da:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d2 */
	tmp[0] = product[12];
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055e0:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[13];
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055e6:	613b      	str	r3, [r7, #16]
	tmp[2] = product[14];
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ec:	617b      	str	r3, [r7, #20]
	tmp[3] = product[15];
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f2:	61bb      	str	r3, [r7, #24]
	tmp[4] = tmp[5] = 0;
 80055f4:	2300      	movs	r3, #0
 80055f6:	623b      	str	r3, [r7, #32]
 80055f8:	6a3b      	ldr	r3, [r7, #32]
 80055fa:	61fb      	str	r3, [r7, #28]
	tmp[6] = product[9];
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005600:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[11];
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005606:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005608:	f107 020c 	add.w	r2, r7, #12
 800560c:	2308      	movs	r3, #8
 800560e:	6879      	ldr	r1, [r7, #4]
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f7ff f912 	bl	800483a <uECC_vli_sub>
 8005616:	4602      	mov	r2, r0
 8005618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800561a:	1a9b      	subs	r3, r3, r2
 800561c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d3 */
	tmp[0] = product[13];
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005622:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[14];
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005628:	613b      	str	r3, [r7, #16]
	tmp[2] = product[15];
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800562e:	617b      	str	r3, [r7, #20]
	tmp[3] = product[8];
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	6a1b      	ldr	r3, [r3, #32]
 8005634:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[9];
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563a:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[10];
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005640:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 8005642:	2300      	movs	r3, #0
 8005644:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[12];
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800564a:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 800564c:	f107 020c 	add.w	r2, r7, #12
 8005650:	2308      	movs	r3, #8
 8005652:	6879      	ldr	r1, [r7, #4]
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f7ff f8f0 	bl	800483a <uECC_vli_sub>
 800565a:	4602      	mov	r2, r0
 800565c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800565e:	1a9b      	subs	r3, r3, r2
 8005660:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d4 */
	tmp[0] = product[14];
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005666:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[15];
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800566c:	613b      	str	r3, [r7, #16]
	tmp[2] = 0;
 800566e:	2300      	movs	r3, #0
 8005670:	617b      	str	r3, [r7, #20]
	tmp[3] = product[9];
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005676:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[10];
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800567c:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[11];
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005682:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 8005684:	2300      	movs	r3, #0
 8005686:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[13];
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800568c:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 800568e:	f107 020c 	add.w	r2, r7, #12
 8005692:	2308      	movs	r3, #8
 8005694:	6879      	ldr	r1, [r7, #4]
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f7ff f8cf 	bl	800483a <uECC_vli_sub>
 800569c:	4602      	mov	r2, r0
 800569e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a0:	1a9b      	subs	r3, r3, r2
 80056a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (carry < 0) {
 80056a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	da17      	bge.n	80056da <vli_mmod_fast_secp256r1+0x27a>
		do {
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 80056aa:	2308      	movs	r3, #8
 80056ac:	4a12      	ldr	r2, [pc, #72]	@ (80056f8 <vli_mmod_fast_secp256r1+0x298>)
 80056ae:	6879      	ldr	r1, [r7, #4]
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f7ff f913 	bl	80048dc <uECC_vli_add>
 80056b6:	4602      	mov	r2, r0
 80056b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056ba:	4413      	add	r3, r2
 80056bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
		while (carry < 0);
 80056be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	dbf2      	blt.n	80056aa <vli_mmod_fast_secp256r1+0x24a>
		while (carry || 
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
		}
	}
}
 80056c4:	e014      	b.n	80056f0 <vli_mmod_fast_secp256r1+0x290>
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 80056c6:	2308      	movs	r3, #8
 80056c8:	4a0b      	ldr	r2, [pc, #44]	@ (80056f8 <vli_mmod_fast_secp256r1+0x298>)
 80056ca:	6879      	ldr	r1, [r7, #4]
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f7ff f8b4 	bl	800483a <uECC_vli_sub>
 80056d2:	4602      	mov	r2, r0
 80056d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d6:	1a9b      	subs	r3, r3, r2
 80056d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		while (carry || 
 80056da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d1f2      	bne.n	80056c6 <vli_mmod_fast_secp256r1+0x266>
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 80056e0:	2208      	movs	r2, #8
 80056e2:	6879      	ldr	r1, [r7, #4]
 80056e4:	4804      	ldr	r0, [pc, #16]	@ (80056f8 <vli_mmod_fast_secp256r1+0x298>)
 80056e6:	f7ff f81f 	bl	8004728 <uECC_vli_cmp_unsafe>
 80056ea:	4603      	mov	r3, r0
		while (carry || 
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d1ea      	bne.n	80056c6 <vli_mmod_fast_secp256r1+0x266>
}
 80056f0:	bf00      	nop
 80056f2:	3730      	adds	r7, #48	@ 0x30
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	08006ffc 	.word	0x08006ffc

080056fc <apply_z>:
	return uECC_vli_isZero(point, curve->num_words * 2);
}

void apply_z(uECC_word_t * X1, uECC_word_t * Y1, const uECC_word_t * const Z,
	     uECC_Curve curve)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b08c      	sub	sp, #48	@ 0x30
 8005700:	af00      	add	r7, sp, #0
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	607a      	str	r2, [r7, #4]
 8005708:	603b      	str	r3, [r7, #0]
	uECC_word_t t1[NUM_ECC_WORDS];

	uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 800570a:	f107 0310 	add.w	r3, r7, #16
 800570e:	683a      	ldr	r2, [r7, #0]
 8005710:	6879      	ldr	r1, [r7, #4]
 8005712:	4618      	mov	r0, r3
 8005714:	f7ff fc1e 	bl	8004f54 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 8005718:	f107 0210 	add.w	r2, r7, #16
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	68f9      	ldr	r1, [r7, #12]
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f7ff fbfb 	bl	8004f1c <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 8005726:	f107 0110 	add.w	r1, r7, #16
 800572a:	f107 0010 	add.w	r0, r7, #16
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	f7ff fbf3 	bl	8004f1c <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 8005736:	f107 0210 	add.w	r2, r7, #16
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	68b9      	ldr	r1, [r7, #8]
 800573e:	68b8      	ldr	r0, [r7, #8]
 8005740:	f7ff fbec 	bl	8004f1c <uECC_vli_modMult_fast>
}
 8005744:	bf00      	nop
 8005746:	3730      	adds	r7, #48	@ 0x30
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}

0800574c <XYcZ_add>:
}

void XYcZ_add(uECC_word_t * X1, uECC_word_t * Y1,
	      uECC_word_t * X2, uECC_word_t * Y2,
	      uECC_Curve curve)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b090      	sub	sp, #64	@ 0x40
 8005750:	af02      	add	r7, sp, #8
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
 8005758:	603b      	str	r3, [r7, #0]
	/* t1 = X1, t2 = Y1, t3 = X2, t4 = Y2 */
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 800575a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 8005762:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005764:	1d1a      	adds	r2, r3, #4
 8005766:	f107 0014 	add.w	r0, r7, #20
 800576a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800576e:	9300      	str	r3, [sp, #0]
 8005770:	4613      	mov	r3, r2
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	6879      	ldr	r1, [r7, #4]
 8005776:	f7ff fa5d 	bl	8004c34 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 800577a:	f107 0114 	add.w	r1, r7, #20
 800577e:	f107 0314 	add.w	r3, r7, #20
 8005782:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005784:	4618      	mov	r0, r3
 8005786:	f7ff fbe5 	bl	8004f54 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 800578a:	f107 0214 	add.w	r2, r7, #20
 800578e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005790:	68f9      	ldr	r1, [r7, #12]
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f7ff fbc2 	bl	8004f1c <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 8005798:	f107 0214 	add.w	r2, r7, #20
 800579c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800579e:	6879      	ldr	r1, [r7, #4]
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f7ff fbbb 	bl	8004f1c <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 80057a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057a8:	1d1a      	adds	r2, r3, #4
 80057aa:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80057ae:	9300      	str	r3, [sp, #0]
 80057b0:	4613      	mov	r3, r2
 80057b2:	68ba      	ldr	r2, [r7, #8]
 80057b4:	6839      	ldr	r1, [r7, #0]
 80057b6:	6838      	ldr	r0, [r7, #0]
 80057b8:	f7ff fa3c 	bl	8004c34 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, Y2, curve); /* t5 = (y2 - y1)^2 = D */
 80057bc:	f107 0314 	add.w	r3, r7, #20
 80057c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80057c2:	6839      	ldr	r1, [r7, #0]
 80057c4:	4618      	mov	r0, r3
 80057c6:	f7ff fbc5 	bl	8004f54 <uECC_vli_modSquare_fast>

	uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 80057ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057cc:	1d1a      	adds	r2, r3, #4
 80057ce:	f107 0114 	add.w	r1, r7, #20
 80057d2:	f107 0014 	add.w	r0, r7, #20
 80057d6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80057da:	9300      	str	r3, [sp, #0]
 80057dc:	4613      	mov	r3, r2
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	f7ff fa28 	bl	8004c34 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 80057e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057e6:	1d1a      	adds	r2, r3, #4
 80057e8:	f107 0114 	add.w	r1, r7, #20
 80057ec:	f107 0014 	add.w	r0, r7, #20
 80057f0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	4613      	mov	r3, r2
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	f7ff fa1b 	bl	8004c34 <uECC_vli_modSub>
	uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 80057fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005800:	1d1a      	adds	r2, r3, #4
 8005802:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005806:	9300      	str	r3, [sp, #0]
 8005808:	4613      	mov	r3, r2
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	6879      	ldr	r1, [r7, #4]
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f7ff fa10 	bl	8004c34 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, X2, curve); /* t2 = y1*(C - B) */
 8005814:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	68b9      	ldr	r1, [r7, #8]
 800581a:	68b8      	ldr	r0, [r7, #8]
 800581c:	f7ff fb7e 	bl	8004f1c <uECC_vli_modMult_fast>
	uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 8005820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005822:	1d19      	adds	r1, r3, #4
 8005824:	f107 0214 	add.w	r2, r7, #20
 8005828:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	460b      	mov	r3, r1
 8005830:	68f9      	ldr	r1, [r7, #12]
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f7ff f9fe 	bl	8004c34 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, X2, curve); /* t4 = (y2 - y1)*(B - x3) */
 8005838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	6839      	ldr	r1, [r7, #0]
 800583e:	6838      	ldr	r0, [r7, #0]
 8005840:	f7ff fb6c 	bl	8004f1c <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 8005844:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005846:	1d1a      	adds	r2, r3, #4
 8005848:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800584c:	9300      	str	r3, [sp, #0]
 800584e:	4613      	mov	r3, r2
 8005850:	68ba      	ldr	r2, [r7, #8]
 8005852:	6839      	ldr	r1, [r7, #0]
 8005854:	6838      	ldr	r0, [r7, #0]
 8005856:	f7ff f9ed 	bl	8004c34 <uECC_vli_modSub>

	uECC_vli_set(X2, t5, num_words);
 800585a:	f997 2037 	ldrsb.w	r2, [r7, #55]	@ 0x37
 800585e:	f107 0314 	add.w	r3, r7, #20
 8005862:	4619      	mov	r1, r3
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f7fe ff38 	bl	80046da <uECC_vli_set>
}
 800586a:	bf00      	nop
 800586c:	3738      	adds	r7, #56	@ 0x38
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}

08005872 <uECC_vli_bytesToNative>:
}

/* Converts big-endian bytes to an integer in uECC native format. */
void uECC_vli_bytesToNative(unsigned int *native, const uint8_t *bytes,
			    int num_bytes)
{
 8005872:	b580      	push	{r7, lr}
 8005874:	b086      	sub	sp, #24
 8005876:	af00      	add	r7, sp, #0
 8005878:	60f8      	str	r0, [r7, #12]
 800587a:	60b9      	str	r1, [r7, #8]
 800587c:	607a      	str	r2, [r7, #4]
	wordcount_t i;
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	3303      	adds	r3, #3
 8005882:	2b00      	cmp	r3, #0
 8005884:	da00      	bge.n	8005888 <uECC_vli_bytesToNative+0x16>
 8005886:	3303      	adds	r3, #3
 8005888:	109b      	asrs	r3, r3, #2
 800588a:	b25b      	sxtb	r3, r3
 800588c:	4619      	mov	r1, r3
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	f7fe fe5e 	bl	8004550 <uECC_vli_clear>
	for (i = 0; i < num_bytes; ++i) {
 8005894:	2300      	movs	r3, #0
 8005896:	75fb      	strb	r3, [r7, #23]
 8005898:	e021      	b.n	80058de <uECC_vli_bytesToNative+0x6c>
		unsigned b = num_bytes - 1 - i;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	1e5a      	subs	r2, r3, #1
 800589e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	613b      	str	r3, [r7, #16]
		native[b / uECC_WORD_SIZE] |=
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	f023 0303 	bic.w	r3, r3, #3
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	4413      	add	r3, r2
 80058b0:	6819      	ldr	r1, [r3, #0]
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 80058b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80058b6:	68ba      	ldr	r2, [r7, #8]
 80058b8:	4413      	add	r3, r2
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	461a      	mov	r2, r3
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	f003 0303 	and.w	r3, r3, #3
 80058c4:	00db      	lsls	r3, r3, #3
 80058c6:	409a      	lsls	r2, r3
		native[b / uECC_WORD_SIZE] |=
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f023 0303 	bic.w	r3, r3, #3
 80058ce:	68f8      	ldr	r0, [r7, #12]
 80058d0:	4403      	add	r3, r0
 80058d2:	430a      	orrs	r2, r1
 80058d4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_bytes; ++i) {
 80058d6:	7dfb      	ldrb	r3, [r7, #23]
 80058d8:	3301      	adds	r3, #1
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	75fb      	strb	r3, [r7, #23]
 80058de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	dcd8      	bgt.n	800589a <uECC_vli_bytesToNative+0x28>
  	}
}
 80058e8:	bf00      	nop
 80058ea:	bf00      	nop
 80058ec:	3718      	adds	r7, #24
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}

080058f2 <bits2int>:
#include "ecc_dsa.h"


static void bits2int(uECC_word_t *native, const uint8_t *bits,
		     unsigned bits_size, uECC_Curve curve)
{
 80058f2:	b580      	push	{r7, lr}
 80058f4:	b08a      	sub	sp, #40	@ 0x28
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	60f8      	str	r0, [r7, #12]
 80058fa:	60b9      	str	r1, [r7, #8]
 80058fc:	607a      	str	r2, [r7, #4]
 80058fe:	603b      	str	r3, [r7, #0]
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005906:	3307      	adds	r3, #7
 8005908:	2b00      	cmp	r3, #0
 800590a:	da00      	bge.n	800590e <bits2int+0x1c>
 800590c:	3307      	adds	r3, #7
 800590e:	10db      	asrs	r3, r3, #3
 8005910:	61fb      	str	r3, [r7, #28]
	unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005918:	331f      	adds	r3, #31
 800591a:	2b00      	cmp	r3, #0
 800591c:	da00      	bge.n	8005920 <bits2int+0x2e>
 800591e:	331f      	adds	r3, #31
 8005920:	115b      	asrs	r3, r3, #5
 8005922:	61bb      	str	r3, [r7, #24]
	int shift;
	uECC_word_t carry;
	uECC_word_t *ptr;

	if (bits_size > num_n_bytes) {
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	429a      	cmp	r2, r3
 800592a:	d901      	bls.n	8005930 <bits2int+0x3e>
		bits_size = num_n_bytes;
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	607b      	str	r3, [r7, #4]
	}

	uECC_vli_clear(native, num_n_words);
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	b25b      	sxtb	r3, r3
 8005934:	4619      	mov	r1, r3
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f7fe fe0a 	bl	8004550 <uECC_vli_clear>
	uECC_vli_bytesToNative(native, bits, bits_size);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	461a      	mov	r2, r3
 8005940:	68b9      	ldr	r1, [r7, #8]
 8005942:	68f8      	ldr	r0, [r7, #12]
 8005944:	f7ff ff95 	bl	8005872 <uECC_vli_bytesToNative>
	if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	00db      	lsls	r3, r3, #3
 800594c:	683a      	ldr	r2, [r7, #0]
 800594e:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8005952:	4293      	cmp	r3, r2
 8005954:	d93a      	bls.n	80059cc <bits2int+0xda>
		return;
	}
	shift = bits_size * 8 - curve->num_n_bits;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	00db      	lsls	r3, r3, #3
 800595a:	683a      	ldr	r2, [r7, #0]
 800595c:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8005960:	1a9b      	subs	r3, r3, r2
 8005962:	617b      	str	r3, [r7, #20]
	carry = 0;
 8005964:	2300      	movs	r3, #0
 8005966:	627b      	str	r3, [r7, #36]	@ 0x24
	ptr = native + num_n_words;
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	4413      	add	r3, r2
 8005970:	623b      	str	r3, [r7, #32]
	while (ptr-- > native) {
 8005972:	e010      	b.n	8005996 <bits2int+0xa4>
		uECC_word_t temp = *ptr;
 8005974:	6a3b      	ldr	r3, [r7, #32]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	613b      	str	r3, [r7, #16]
		*ptr = (temp >> shift) | carry;
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	40da      	lsrs	r2, r3
 8005980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005982:	431a      	orrs	r2, r3
 8005984:	6a3b      	ldr	r3, [r7, #32]
 8005986:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - shift);
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	f1c3 0320 	rsb	r3, r3, #32
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	fa02 f303 	lsl.w	r3, r2, r3
 8005994:	627b      	str	r3, [r7, #36]	@ 0x24
	while (ptr-- > native) {
 8005996:	6a3b      	ldr	r3, [r7, #32]
 8005998:	1f1a      	subs	r2, r3, #4
 800599a:	623a      	str	r2, [r7, #32]
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	429a      	cmp	r2, r3
 80059a0:	d3e8      	bcc.n	8005974 <bits2int+0x82>
	}

	/* Reduce mod curve_n */
	if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	3324      	adds	r3, #36	@ 0x24
 80059a6:	69ba      	ldr	r2, [r7, #24]
 80059a8:	b252      	sxtb	r2, r2
 80059aa:	68f9      	ldr	r1, [r7, #12]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7fe febb 	bl	8004728 <uECC_vli_cmp_unsafe>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d00a      	beq.n	80059ce <bits2int+0xdc>
		uECC_vli_sub(native, native, curve->n, num_n_words);
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	b25b      	sxtb	r3, r3
 80059c2:	68f9      	ldr	r1, [r7, #12]
 80059c4:	68f8      	ldr	r0, [r7, #12]
 80059c6:	f7fe ff38 	bl	800483a <uECC_vli_sub>
 80059ca:	e000      	b.n	80059ce <bits2int+0xdc>
		return;
 80059cc:	bf00      	nop
	}
}
 80059ce:	3728      	adds	r7, #40	@ 0x28
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <smax>:
	}
	return 0;
}

static bitcount_t smax(bitcount_t a, bitcount_t b)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	4603      	mov	r3, r0
 80059dc:	460a      	mov	r2, r1
 80059de:	80fb      	strh	r3, [r7, #6]
 80059e0:	4613      	mov	r3, r2
 80059e2:	80bb      	strh	r3, [r7, #4]
	return (a > b ? a : b);
 80059e4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80059e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80059ec:	4293      	cmp	r3, r2
 80059ee:	bfb8      	it	lt
 80059f0:	4613      	movlt	r3, r2
 80059f2:	b21b      	sxth	r3, r3
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <uECC_verify>:

int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
		unsigned hash_size, const uint8_t *signature,
	        uECC_Curve curve)
{
 8005a00:	b590      	push	{r4, r7, lr}
 8005a02:	b0ff      	sub	sp, #508	@ 0x1fc
 8005a04:	af02      	add	r7, sp, #8
 8005a06:	f507 74f8 	add.w	r4, r7, #496	@ 0x1f0
 8005a0a:	f5a4 74f2 	sub.w	r4, r4, #484	@ 0x1e4
 8005a0e:	6020      	str	r0, [r4, #0]
 8005a10:	f507 70f8 	add.w	r0, r7, #496	@ 0x1f0
 8005a14:	f5a0 70f4 	sub.w	r0, r0, #488	@ 0x1e8
 8005a18:	6001      	str	r1, [r0, #0]
 8005a1a:	f507 71f8 	add.w	r1, r7, #496	@ 0x1f0
 8005a1e:	f5a1 71f6 	sub.w	r1, r1, #492	@ 0x1ec
 8005a22:	600a      	str	r2, [r1, #0]
 8005a24:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 8005a28:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8005a2c:	6013      	str	r3, [r2, #0]
	bitcount_t num_bits;
	bitcount_t i;

	uECC_word_t _public[NUM_ECC_WORDS * 2];
	uECC_word_t r[NUM_ECC_WORDS], s[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 8005a2e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	f887 31ed 	strb.w	r3, [r7, #493]	@ 0x1ed
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8005a38:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005a3c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005a40:	331f      	adds	r3, #31
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	da00      	bge.n	8005a48 <uECC_verify+0x48>
 8005a46:	331f      	adds	r3, #31
 8005a48:	115b      	asrs	r3, r3, #5
 8005a4a:	f887 31ec 	strb.w	r3, [r7, #492]	@ 0x1ec

	rx[num_n_words - 1] = 0;
 8005a4e:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005a52:	3b01      	subs	r3, #1
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8005a5a:	443b      	add	r3, r7
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f843 2cd0 	str.w	r2, [r3, #-208]
	r[num_n_words - 1] = 0;
 8005a62:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005a66:	1e5a      	subs	r2, r3, #1
 8005a68:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005a6c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005a70:	2100      	movs	r1, #0
 8005a72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	s[num_n_words - 1] = 0;
 8005a76:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005a7a:	1e5a      	subs	r2, r3, #1
 8005a7c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005a80:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005a84:	2100      	movs	r1, #0
 8005a86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 8005a8a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005a8e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005a92:	461a      	mov	r2, r3
 8005a94:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005a98:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8005a9c:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8005aa0:	6819      	ldr	r1, [r3, #0]
 8005aa2:	f7ff fee6 	bl	8005872 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8005aa6:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8005ab0:	18d0      	adds	r0, r2, r3
 8005ab2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005ab6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005aba:	461a      	mov	r2, r3
 8005abc:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005ac0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	1899      	adds	r1, r3, r2
			       curve->num_bytes);
 8005ac8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005acc:	f993 3001 	ldrsb.w	r3, [r3, #1]
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	f7ff fece 	bl	8005872 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(r, signature, curve->num_bytes);
 8005ad6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005ada:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005ade:	461a      	mov	r2, r3
 8005ae0:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005ae4:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8005ae8:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8005aec:	6819      	ldr	r1, [r3, #0]
 8005aee:	f7ff fec0 	bl	8005872 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(s, signature + curve->num_bytes, curve->num_bytes);
 8005af2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005af6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005afa:	461a      	mov	r2, r3
 8005afc:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005b00:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	1899      	adds	r1, r3, r2
 8005b08:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005b0c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005b10:	461a      	mov	r2, r3
 8005b12:	f107 0310 	add.w	r3, r7, #16
 8005b16:	4618      	mov	r0, r3
 8005b18:	f7ff feab 	bl	8005872 <uECC_vli_bytesToNative>

	/* r, s must not be 0. */
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 8005b1c:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005b20:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005b24:	4611      	mov	r1, r2
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fe fd33 	bl	8004592 <uECC_vli_isZero>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d10a      	bne.n	8005b48 <uECC_verify+0x148>
 8005b32:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005b36:	f107 0310 	add.w	r3, r7, #16
 8005b3a:	4611      	mov	r1, r2
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f7fe fd28 	bl	8004592 <uECC_vli_isZero>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d001      	beq.n	8005b4c <uECC_verify+0x14c>
		return 0;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	e225      	b.n	8005f98 <uECC_verify+0x598>
	}

	/* r, s must be < n. */
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8005b4c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005b50:	3324      	adds	r3, #36	@ 0x24
 8005b52:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005b56:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f7fe fde4 	bl	8004728 <uECC_vli_cmp_unsafe>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d10c      	bne.n	8005b80 <uECC_verify+0x180>
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 8005b66:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005b6a:	3324      	adds	r3, #36	@ 0x24
 8005b6c:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005b70:	f107 0110 	add.w	r1, r7, #16
 8005b74:	4618      	mov	r0, r3
 8005b76:	f7fe fdd7 	bl	8004728 <uECC_vli_cmp_unsafe>
 8005b7a:	4603      	mov	r3, r0
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d001      	beq.n	8005b84 <uECC_verify+0x184>
		return 0;
 8005b80:	2300      	movs	r3, #0
 8005b82:	e209      	b.n	8005f98 <uECC_verify+0x598>
	}

	/* Calculate u1 and u2. */
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 8005b84:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005b88:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8005b8c:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005b90:	f107 0110 	add.w	r1, r7, #16
 8005b94:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005b98:	f7ff fa24 	bl	8004fe4 <uECC_vli_modInv>
	u1[num_n_words - 1] = 0;
 8005b9c:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	009b      	lsls	r3, r3, #2
 8005ba4:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8005ba8:	443b      	add	r3, r7
 8005baa:	2200      	movs	r2, #0
 8005bac:	f843 2c30 	str.w	r2, [r3, #-48]
	bits2int(u1, message_hash, hash_size, curve);
 8005bb0:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005bb4:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 8005bb8:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005bbc:	f5a3 71f4 	sub.w	r1, r3, #488	@ 0x1e8
 8005bc0:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 8005bc4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005bc8:	6812      	ldr	r2, [r2, #0]
 8005bca:	6809      	ldr	r1, [r1, #0]
 8005bcc:	f7ff fe91 	bl	80058f2 <bits2int>
	uECC_vli_modMult(u1, u1, z, curve->n, num_n_words); /* u1 = e/s */
 8005bd0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005bd4:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8005bd8:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005bdc:	f507 71e0 	add.w	r1, r7, #448	@ 0x1c0
 8005be0:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 8005be4:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005be8:	9300      	str	r3, [sp, #0]
 8005bea:	4623      	mov	r3, r4
 8005bec:	f7ff f97b 	bl	8004ee6 <uECC_vli_modMult>
	uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
 8005bf0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005bf4:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8005bf8:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005bfc:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005c00:	f507 70d0 	add.w	r0, r7, #416	@ 0x1a0
 8005c04:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005c08:	9300      	str	r3, [sp, #0]
 8005c0a:	4623      	mov	r3, r4
 8005c0c:	f7ff f96b 	bl	8004ee6 <uECC_vli_modMult>

	/* Calculate sum = G + Q. */
	uECC_vli_set(sum, _public, num_words);
 8005c10:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005c14:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8005c18:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f7fe fd5c 	bl	80046da <uECC_vli_set>
	uECC_vli_set(sum + num_words, _public + num_words, num_words);
 8005c22:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005c2c:	18d0      	adds	r0, r2, r3
 8005c2e:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8005c38:	4413      	add	r3, r2
 8005c3a:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005c3e:	4619      	mov	r1, r3
 8005c40:	f7fe fd4b 	bl	80046da <uECC_vli_set>
	uECC_vli_set(tx, curve->G, num_words);
 8005c44:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005c48:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 8005c4c:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005c50:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8005c54:	4618      	mov	r0, r3
 8005c56:	f7fe fd40 	bl	80046da <uECC_vli_set>
	uECC_vli_set(ty, curve->G + num_words, num_words);
 8005c5a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005c5e:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8005c62:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	18d1      	adds	r1, r2, r3
 8005c6a:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005c6e:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7fe fd31 	bl	80046da <uECC_vli_set>
	uECC_vli_modSub(z, sum, tx, curve->p, num_words); /* z = x2 - x1 */
 8005c78:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005c7c:	1d1c      	adds	r4, r3, #4
 8005c7e:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 8005c82:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8005c86:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005c8a:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005c8e:	9300      	str	r3, [sp, #0]
 8005c90:	4623      	mov	r3, r4
 8005c92:	f7fe ffcf 	bl	8004c34 <uECC_vli_modSub>
	XYcZ_add(tx, ty, sum, sum + num_words, curve);
 8005c96:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005ca0:	18d4      	adds	r4, r2, r3
 8005ca2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005ca6:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8005caa:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8005cae:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	4623      	mov	r3, r4
 8005cb6:	f7ff fd49 	bl	800574c <XYcZ_add>
	uECC_vli_modInv(z, z, curve->p, num_words); /* z = 1/z */
 8005cba:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005cbe:	1d1a      	adds	r2, r3, #4
 8005cc0:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005cc4:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005cc8:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005ccc:	f7ff f98a 	bl	8004fe4 <uECC_vli_modInv>
	apply_z(sum, sum + num_words, z, curve);
 8005cd0:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005cda:	18d1      	adds	r1, r2, r3
 8005cdc:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005ce0:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8005ce4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005ce8:	f7ff fd08 	bl	80056fc <apply_z>

	/* Use Shamir's trick to calculate u1*G + u2*Q */
	points[0] = 0;
 8005cec:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005cf0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	601a      	str	r2, [r3, #0]
	points[1] = curve->G;
 8005cf8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005cfc:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8005d00:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005d04:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005d08:	605a      	str	r2, [r3, #4]
	points[2] = _public;
 8005d0a:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005d0e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005d12:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8005d16:	609a      	str	r2, [r3, #8]
	points[3] = sum;
 8005d18:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005d1c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005d20:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005d24:	60da      	str	r2, [r3, #12]
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 8005d26:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005d2a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005d2e:	4611      	mov	r1, r2
 8005d30:	4618      	mov	r0, r3
 8005d32:	f7fe fc98 	bl	8004666 <uECC_vli_numBits>
 8005d36:	4603      	mov	r3, r0
 8005d38:	461c      	mov	r4, r3
 8005d3a:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005d3e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005d42:	4611      	mov	r1, r2
 8005d44:	4618      	mov	r0, r3
 8005d46:	f7fe fc8e 	bl	8004666 <uECC_vli_numBits>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f7ff fe40 	bl	80059d4 <smax>
 8005d54:	4603      	mov	r3, r0
 8005d56:	f8a7 31ea 	strh.w	r3, [r7, #490]	@ 0x1ea
	uECC_vli_numBits(u2, num_n_words));

	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8005d5a:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	b21a      	sxth	r2, r3
 8005d64:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005d68:	4611      	mov	r1, r2
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f7fe fc3b 	bl	80045e6 <uECC_vli_testBit>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	bf14      	ite	ne
 8005d76:	2301      	movne	r3, #1
 8005d78:	2300      	moveq	r3, #0
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	461c      	mov	r4, r3
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8005d7e:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8005d82:	3b01      	subs	r3, #1
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	b21a      	sxth	r2, r3
 8005d88:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005d8c:	4611      	mov	r1, r2
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f7fe fc29 	bl	80045e6 <uECC_vli_testBit>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d001      	beq.n	8005d9e <uECC_verify+0x39e>
 8005d9a:	2302      	movs	r3, #2
 8005d9c:	e000      	b.n	8005da0 <uECC_verify+0x3a0>
 8005d9e:	2300      	movs	r3, #0
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8005da0:	ea43 0204 	orr.w	r2, r3, r4
 8005da4:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005da8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005dac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005db0:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
	uECC_vli_set(rx, point, num_words);
 8005db4:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005db8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005dbc:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f7fe fc8a 	bl	80046da <uECC_vli_set>
	uECC_vli_set(ry, point + num_words, num_words);
 8005dc6:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8005dd0:	18d1      	adds	r1, r2, r3
 8005dd2:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005dd6:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7fe fc7d 	bl	80046da <uECC_vli_set>
	uECC_vli_clear(z, num_words);
 8005de0:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005de4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005de8:	4611      	mov	r1, r2
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7fe fbb0 	bl	8004550 <uECC_vli_clear>
	z[0] = 1;
 8005df0:	2301      	movs	r3, #1
 8005df2:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180

	for (i = num_bits - 2; i >= 0; --i) {
 8005df6:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8005dfa:	3b02      	subs	r3, #2
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 8005e02:	e087      	b.n	8005f14 <uECC_verify+0x514>
		uECC_word_t index;
		curve->double_jacobian(rx, ry, z, curve);
 8005e04:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005e08:	f8d3 40a4 	ldr.w	r4, [r3, #164]	@ 0xa4
 8005e0c:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005e10:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8005e14:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8005e18:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005e1c:	47a0      	blx	r4

		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 8005e1e:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 8005e22:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005e26:	4611      	mov	r1, r2
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fe fbdc 	bl	80045e6 <uECC_vli_testBit>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	bf14      	ite	ne
 8005e34:	2301      	movne	r3, #1
 8005e36:	2300      	moveq	r3, #0
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	461c      	mov	r4, r3
 8005e3c:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 8005e40:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005e44:	4611      	mov	r1, r2
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7fe fbcd 	bl	80045e6 <uECC_vli_testBit>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <uECC_verify+0x456>
 8005e52:	2302      	movs	r3, #2
 8005e54:	e000      	b.n	8005e58 <uECC_verify+0x458>
 8005e56:	2300      	movs	r3, #0
 8005e58:	4323      	orrs	r3, r4
 8005e5a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
		point = points[index];
 8005e5e:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005e62:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005e66:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 8005e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e6e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
		if (point) {
 8005e72:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d046      	beq.n	8005f08 <uECC_verify+0x508>
			uECC_vli_set(tx, point, num_words);
 8005e7a:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005e7e:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8005e82:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7fe fc27 	bl	80046da <uECC_vli_set>
			uECC_vli_set(ty, point + num_words, num_words);
 8005e8c:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8005e96:	18d1      	adds	r1, r2, r3
 8005e98:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005e9c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	f7fe fc1a 	bl	80046da <uECC_vli_set>
			apply_z(tx, ty, z, curve);
 8005ea6:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005eaa:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8005eae:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8005eb2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005eb6:	f7ff fc21 	bl	80056fc <apply_z>
			uECC_vli_modSub(tz, rx, tx, curve->p, num_words); /* Z = x2 - x1 */
 8005eba:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005ebe:	1d1c      	adds	r4, r3, #4
 8005ec0:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 8005ec4:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8005ec8:	f107 00a0 	add.w	r0, r7, #160	@ 0xa0
 8005ecc:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	4623      	mov	r3, r4
 8005ed4:	f7fe feae 	bl	8004c34 <uECC_vli_modSub>
			XYcZ_add(tx, ty, rx, ry, curve);
 8005ed8:	f507 7480 	add.w	r4, r7, #256	@ 0x100
 8005edc:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8005ee0:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8005ee4:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8005ee8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005eec:	9300      	str	r3, [sp, #0]
 8005eee:	4623      	mov	r3, r4
 8005ef0:	f7ff fc2c 	bl	800574c <XYcZ_add>
			uECC_vli_modMult_fast(z, z, tz, curve);
 8005ef4:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 8005ef8:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005efc:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005f00:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005f04:	f7ff f80a 	bl	8004f1c <uECC_vli_modMult_fast>
	for (i = num_bits - 2; i >= 0; --i) {
 8005f08:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	@ 0x1ee
 8005f0c:	3b01      	subs	r3, #1
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 8005f14:	f9b7 31ee 	ldrsh.w	r3, [r7, #494]	@ 0x1ee
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	f6bf af73 	bge.w	8005e04 <uECC_verify+0x404>
		}
  	}

	uECC_vli_modInv(z, z, curve->p, num_words); /* Z = 1/Z */
 8005f1e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005f22:	1d1a      	adds	r2, r3, #4
 8005f24:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005f28:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005f2c:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005f30:	f7ff f858 	bl	8004fe4 <uECC_vli_modInv>
	apply_z(rx, ry, z, curve);
 8005f34:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005f38:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8005f3c:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8005f40:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005f44:	f7ff fbda 	bl	80056fc <apply_z>

	/* v = x1 (mod n) */
	if (uECC_vli_cmp_unsafe(curve->n, rx, num_n_words) != 1) {
 8005f48:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005f4c:	3324      	adds	r3, #36	@ 0x24
 8005f4e:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005f52:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7fe fbe6 	bl	8004728 <uECC_vli_cmp_unsafe>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d00b      	beq.n	8005f7a <uECC_verify+0x57a>
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
 8005f62:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005f66:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8005f6a:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005f6e:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8005f72:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8005f76:	f7fe fc60 	bl	800483a <uECC_vli_sub>
	}

	/* Accept only if v == r. */
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
 8005f7a:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005f7e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005f82:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7fe fc0a 	bl	80047a0 <uECC_vli_equal>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	bf0c      	ite	eq
 8005f92:	2301      	moveq	r3, #1
 8005f94:	2300      	movne	r3, #0
 8005f96:	b2db      	uxtb	r3, r3
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f507 77fa 	add.w	r7, r7, #500	@ 0x1f4
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd90      	pop	{r4, r7, pc}
	...

08005fa4 <tc_sha256_init>:
#include "utils.h"

static void compress(unsigned int *iv, const uint8_t *data);

int tc_sha256_init(TCSha256State_t s)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0) {
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <tc_sha256_init+0x12>
		return TC_CRYPTO_FAIL;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	e01d      	b.n	8005ff2 <tc_sha256_init+0x4e>
	 * Setting the initial state values.
	 * These values correspond to the first 32 bits of the fractional parts
	 * of the square roots of the first 8 primes: 2, 3, 5, 7, 11, 13, 17
	 * and 19.
	 */
	_set((uint8_t *) s, 0x00, sizeof(*s));
 8005fb6:	2270      	movs	r2, #112	@ 0x70
 8005fb8:	2100      	movs	r1, #0
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 fb49 	bl	8006652 <_set>
	s->iv[0] = 0x6a09e667;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a0e      	ldr	r2, [pc, #56]	@ (8005ffc <tc_sha256_init+0x58>)
 8005fc4:	601a      	str	r2, [r3, #0]
	s->iv[1] = 0xbb67ae85;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a0d      	ldr	r2, [pc, #52]	@ (8006000 <tc_sha256_init+0x5c>)
 8005fca:	605a      	str	r2, [r3, #4]
	s->iv[2] = 0x3c6ef372;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a0d      	ldr	r2, [pc, #52]	@ (8006004 <tc_sha256_init+0x60>)
 8005fd0:	609a      	str	r2, [r3, #8]
	s->iv[3] = 0xa54ff53a;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8006008 <tc_sha256_init+0x64>)
 8005fd6:	60da      	str	r2, [r3, #12]
	s->iv[4] = 0x510e527f;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a0c      	ldr	r2, [pc, #48]	@ (800600c <tc_sha256_init+0x68>)
 8005fdc:	611a      	str	r2, [r3, #16]
	s->iv[5] = 0x9b05688c;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a0b      	ldr	r2, [pc, #44]	@ (8006010 <tc_sha256_init+0x6c>)
 8005fe2:	615a      	str	r2, [r3, #20]
	s->iv[6] = 0x1f83d9ab;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a0b      	ldr	r2, [pc, #44]	@ (8006014 <tc_sha256_init+0x70>)
 8005fe8:	619a      	str	r2, [r3, #24]
	s->iv[7] = 0x5be0cd19;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a0a      	ldr	r2, [pc, #40]	@ (8006018 <tc_sha256_init+0x74>)
 8005fee:	61da      	str	r2, [r3, #28]

	return TC_CRYPTO_SUCCESS;
 8005ff0:	2301      	movs	r3, #1
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3708      	adds	r7, #8
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	6a09e667 	.word	0x6a09e667
 8006000:	bb67ae85 	.word	0xbb67ae85
 8006004:	3c6ef372 	.word	0x3c6ef372
 8006008:	a54ff53a 	.word	0xa54ff53a
 800600c:	510e527f 	.word	0x510e527f
 8006010:	9b05688c 	.word	0x9b05688c
 8006014:	1f83d9ab 	.word	0x1f83d9ab
 8006018:	5be0cd19 	.word	0x5be0cd19

0800601c <tc_sha256_update>:

int tc_sha256_update(TCSha256State_t s, const uint8_t *data, size_t datalen)
{
 800601c:	b5b0      	push	{r4, r5, r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	60f8      	str	r0, [r7, #12]
 8006024:	60b9      	str	r1, [r7, #8]
 8006026:	607a      	str	r2, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0 ||
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d002      	beq.n	8006034 <tc_sha256_update+0x18>
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d101      	bne.n	8006038 <tc_sha256_update+0x1c>
	    data == (void *) 0) {
		return TC_CRYPTO_FAIL;
 8006034:	2300      	movs	r3, #0
 8006036:	e030      	b.n	800609a <tc_sha256_update+0x7e>
	} else if (datalen == 0) {
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d127      	bne.n	800608e <tc_sha256_update+0x72>
		return TC_CRYPTO_SUCCESS;
 800603e:	2301      	movs	r3, #1
 8006040:	e02b      	b.n	800609a <tc_sha256_update+0x7e>
	}

	while (datalen-- > 0) {
		s->leftover[s->leftover_offset++] = *(data++);
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	1c53      	adds	r3, r2, #1
 8006046:	60bb      	str	r3, [r7, #8]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800604c:	1c58      	adds	r0, r3, #1
 800604e:	68f9      	ldr	r1, [r7, #12]
 8006050:	6688      	str	r0, [r1, #104]	@ 0x68
 8006052:	7811      	ldrb	r1, [r2, #0]
 8006054:	68fa      	ldr	r2, [r7, #12]
 8006056:	4413      	add	r3, r2
 8006058:	460a      	mov	r2, r1
 800605a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006062:	2b3f      	cmp	r3, #63	@ 0x3f
 8006064:	d913      	bls.n	800608e <tc_sha256_update+0x72>
			compress(s->iv, s->leftover);
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	3328      	adds	r3, #40	@ 0x28
 800606c:	4619      	mov	r1, r3
 800606e:	4610      	mov	r0, r2
 8006070:	f000 f94e 	bl	8006310 <compress>
			s->leftover_offset = 0;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	669a      	str	r2, [r3, #104]	@ 0x68
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006080:	f512 7400 	adds.w	r4, r2, #512	@ 0x200
 8006084:	f143 0500 	adc.w	r5, r3, #0
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	e9c3 4508 	strd	r4, r5, [r3, #32]
	while (datalen-- > 0) {
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	1e5a      	subs	r2, r3, #1
 8006092:	607a      	str	r2, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1d4      	bne.n	8006042 <tc_sha256_update+0x26>
		}
	}

	return TC_CRYPTO_SUCCESS;
 8006098:	2301      	movs	r3, #1
}
 800609a:	4618      	mov	r0, r3
 800609c:	3710      	adds	r7, #16
 800609e:	46bd      	mov	sp, r7
 80060a0:	bdb0      	pop	{r4, r5, r7, pc}

080060a2 <tc_sha256_final>:

int tc_sha256_final(uint8_t *digest, TCSha256State_t s)
{
 80060a2:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
	unsigned int i;

	/* input sanity check: */
	if (digest == (uint8_t *) 0 ||
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d002      	beq.n	80060ba <tc_sha256_final+0x18>
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d101      	bne.n	80060be <tc_sha256_final+0x1c>
	    s == (TCSha256State_t) 0) {
		return TC_CRYPTO_FAIL;
 80060ba:	2300      	movs	r3, #0
 80060bc:	e0e1      	b.n	8006282 <tc_sha256_final+0x1e0>
	}

	s->bits_hashed += (s->leftover_offset << 3);
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060c4:	6839      	ldr	r1, [r7, #0]
 80060c6:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80060c8:	00c9      	lsls	r1, r1, #3
 80060ca:	2000      	movs	r0, #0
 80060cc:	460c      	mov	r4, r1
 80060ce:	4605      	mov	r5, r0
 80060d0:	eb12 0804 	adds.w	r8, r2, r4
 80060d4:	eb43 0905 	adc.w	r9, r3, r5
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	e9c3 8908 	strd	r8, r9, [r3, #32]

	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060e2:	1c59      	adds	r1, r3, #1
 80060e4:	683a      	ldr	r2, [r7, #0]
 80060e6:	6691      	str	r1, [r2, #104]	@ 0x68
 80060e8:	683a      	ldr	r2, [r7, #0]
 80060ea:	4413      	add	r3, r2
 80060ec:	2280      	movs	r2, #128	@ 0x80
 80060ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060f6:	2b38      	cmp	r3, #56	@ 0x38
 80060f8:	d917      	bls.n	800612a <tc_sha256_final+0x88>
		/* there is not room for all the padding in this block */
		_set(s->leftover + s->leftover_offset, 0x00,
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006104:	18d0      	adds	r0, r2, r3
		     sizeof(s->leftover) - s->leftover_offset);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
		_set(s->leftover + s->leftover_offset, 0x00,
 800610a:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 800610e:	461a      	mov	r2, r3
 8006110:	2100      	movs	r1, #0
 8006112:	f000 fa9e 	bl	8006652 <_set>
		compress(s->iv, s->leftover);
 8006116:	683a      	ldr	r2, [r7, #0]
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	3328      	adds	r3, #40	@ 0x28
 800611c:	4619      	mov	r1, r3
 800611e:	4610      	mov	r0, r2
 8006120:	f000 f8f6 	bl	8006310 <compress>
		s->leftover_offset = 0;
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	2200      	movs	r2, #0
 8006128:	669a      	str	r2, [r3, #104]	@ 0x68
	}

	/* add the padding and the length in big-Endian format */
	_set(s->leftover + s->leftover_offset, 0x00,
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006134:	18d0      	adds	r0, r2, r3
	     sizeof(s->leftover) - 8 - s->leftover_offset);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
 800613a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800613e:	461a      	mov	r2, r3
 8006140:	2100      	movs	r1, #0
 8006142:	f000 fa86 	bl	8006652 <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800614c:	b2d2      	uxtb	r2, r2
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
	s->leftover[sizeof(s->leftover) - 2] = (uint8_t)(s->bits_hashed >> 8);
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800615a:	f04f 0200 	mov.w	r2, #0
 800615e:	f04f 0300 	mov.w	r3, #0
 8006162:	0a02      	lsrs	r2, r0, #8
 8006164:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8006168:	0a0b      	lsrs	r3, r1, #8
 800616a:	b2d2      	uxtb	r2, r2
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	s->leftover[sizeof(s->leftover) - 3] = (uint8_t)(s->bits_hashed >> 16);
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006178:	f04f 0200 	mov.w	r2, #0
 800617c:	f04f 0300 	mov.w	r3, #0
 8006180:	0c02      	lsrs	r2, r0, #16
 8006182:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006186:	0c0b      	lsrs	r3, r1, #16
 8006188:	b2d2      	uxtb	r2, r2
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006196:	f04f 0200 	mov.w	r2, #0
 800619a:	f04f 0300 	mov.w	r3, #0
 800619e:	0e02      	lsrs	r2, r0, #24
 80061a0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80061a4:	0e0b      	lsrs	r3, r1, #24
 80061a6:	b2d2      	uxtb	r2, r2
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80061b4:	f04f 0200 	mov.w	r2, #0
 80061b8:	f04f 0300 	mov.w	r3, #0
 80061bc:	000a      	movs	r2, r1
 80061be:	2300      	movs	r3, #0
 80061c0:	b2d2      	uxtb	r2, r2
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80061ce:	f04f 0200 	mov.w	r2, #0
 80061d2:	f04f 0300 	mov.w	r3, #0
 80061d6:	0a0a      	lsrs	r2, r1, #8
 80061d8:	2300      	movs	r3, #0
 80061da:	b2d2      	uxtb	r2, r2
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80061e8:	f04f 0200 	mov.w	r2, #0
 80061ec:	f04f 0300 	mov.w	r3, #0
 80061f0:	0c0a      	lsrs	r2, r1, #16
 80061f2:	2300      	movs	r3, #0
 80061f4:	b2d2      	uxtb	r2, r2
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006202:	f04f 0200 	mov.w	r2, #0
 8006206:	f04f 0300 	mov.w	r3, #0
 800620a:	0e0a      	lsrs	r2, r1, #24
 800620c:	2300      	movs	r3, #0
 800620e:	b2d2      	uxtb	r2, r2
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

	/* hash the padding and length */
	compress(s->iv, s->leftover);
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	3328      	adds	r3, #40	@ 0x28
 800621c:	4619      	mov	r1, r3
 800621e:	4610      	mov	r0, r2
 8006220:	f000 f876 	bl	8006310 <compress>

	/* copy the iv out to digest */
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 8006224:	2300      	movs	r3, #0
 8006226:	60fb      	str	r3, [r7, #12]
 8006228:	e022      	b.n	8006270 <tc_sha256_final+0x1ce>
		unsigned int t = *((unsigned int *) &s->iv[i]);
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006232:	60bb      	str	r3, [r7, #8]
		*digest++ = (uint8_t)(t >> 24);
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	0e19      	lsrs	r1, r3, #24
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	1c5a      	adds	r2, r3, #1
 800623c:	607a      	str	r2, [r7, #4]
 800623e:	b2ca      	uxtb	r2, r1
 8006240:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 16);
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	0c19      	lsrs	r1, r3, #16
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	1c5a      	adds	r2, r3, #1
 800624a:	607a      	str	r2, [r7, #4]
 800624c:	b2ca      	uxtb	r2, r1
 800624e:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 8);
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	0a19      	lsrs	r1, r3, #8
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	1c5a      	adds	r2, r3, #1
 8006258:	607a      	str	r2, [r7, #4]
 800625a:	b2ca      	uxtb	r2, r1
 800625c:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	1c5a      	adds	r2, r3, #1
 8006262:	607a      	str	r2, [r7, #4]
 8006264:	68ba      	ldr	r2, [r7, #8]
 8006266:	b2d2      	uxtb	r2, r2
 8006268:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	3301      	adds	r3, #1
 800626e:	60fb      	str	r3, [r7, #12]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2b07      	cmp	r3, #7
 8006274:	d9d9      	bls.n	800622a <tc_sha256_final+0x188>
	}

	/* destroy the current state */
	_set(s, 0, sizeof(*s));
 8006276:	2270      	movs	r2, #112	@ 0x70
 8006278:	2100      	movs	r1, #0
 800627a:	6838      	ldr	r0, [r7, #0]
 800627c:	f000 f9e9 	bl	8006652 <_set>

	return TC_CRYPTO_SUCCESS;
 8006280:	2301      	movs	r3, #1
}
 8006282:	4618      	mov	r0, r3
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800628c <ROTR>:
	0x5b9cca4f, 0x682e6ff3, 0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
	0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

static inline unsigned int ROTR(unsigned int a, unsigned int n)
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
	return (((a) >> n) | ((a) << (32 - n)));
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	fa62 f303 	ror.w	r3, r2, r3
}
 800629e:	4618      	mov	r0, r3
 80062a0:	370c      	adds	r7, #12
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr

080062aa <BigEndian>:

#define Ch(a, b, c)(((a) & (b)) ^ ((~(a)) & (c)))
#define Maj(a, b, c)(((a) & (b)) ^ ((a) & (c)) ^ ((b) & (c)))

static inline unsigned int BigEndian(const uint8_t **c)
{
 80062aa:	b480      	push	{r7}
 80062ac:	b085      	sub	sp, #20
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]
	unsigned int n = 0;
 80062b2:	2300      	movs	r3, #0
 80062b4:	60fb      	str	r3, [r7, #12]

	n = (((unsigned int)(*((*c)++))) << 24);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	1c59      	adds	r1, r3, #1
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	6011      	str	r1, [r2, #0]
 80062c0:	781b      	ldrb	r3, [r3, #0]
 80062c2:	061b      	lsls	r3, r3, #24
 80062c4:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 16);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	1c59      	adds	r1, r3, #1
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	6011      	str	r1, [r2, #0]
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	041b      	lsls	r3, r3, #16
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 8);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	1c59      	adds	r1, r3, #1
 80062e0:	687a      	ldr	r2, [r7, #4]
 80062e2:	6011      	str	r1, [r2, #0]
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	021b      	lsls	r3, r3, #8
 80062e8:	68fa      	ldr	r2, [r7, #12]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)));
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	1c59      	adds	r1, r3, #1
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	6011      	str	r1, [r2, #0]
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	461a      	mov	r2, r3
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	4313      	orrs	r3, r2
 8006300:	60fb      	str	r3, [r7, #12]
	return n;
 8006302:	68fb      	ldr	r3, [r7, #12]
}
 8006304:	4618      	mov	r0, r3
 8006306:	3714      	adds	r7, #20
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <compress>:

static void compress(unsigned int *iv, const uint8_t *data)
{
 8006310:	b590      	push	{r4, r7, lr}
 8006312:	b0a1      	sub	sp, #132	@ 0x84
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
	unsigned int t1, t2;
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	677b      	str	r3, [r7, #116]	@ 0x74
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	673b      	str	r3, [r7, #112]	@ 0x70
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	695b      	ldr	r3, [r3, #20]
 800633c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	699b      	ldr	r3, [r3, #24]
 8006342:	667b      	str	r3, [r7, #100]	@ 0x64
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	69db      	ldr	r3, [r3, #28]
 8006348:	663b      	str	r3, [r7, #96]	@ 0x60

	for (i = 0; i < 16; ++i) {
 800634a:	2300      	movs	r3, #0
 800634c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800634e:	e06b      	b.n	8006428 <compress+0x118>
		n = BigEndian(&data);
 8006350:	463b      	mov	r3, r7
 8006352:	4618      	mov	r0, r3
 8006354:	f7ff ffa9 	bl	80062aa <BigEndian>
 8006358:	64b8      	str	r0, [r7, #72]	@ 0x48
		t1 = work_space[i] = n;
 800635a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	3380      	adds	r3, #128	@ 0x80
 8006360:	443b      	add	r3, r7
 8006362:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006364:	f843 2c78 	str.w	r2, [r3, #-120]
 8006368:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	3380      	adds	r3, #128	@ 0x80
 800636e:	443b      	add	r3, r7
 8006370:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006374:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8006376:	2106      	movs	r1, #6
 8006378:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800637a:	f7ff ff87 	bl	800628c <ROTR>
 800637e:	4604      	mov	r4, r0
 8006380:	210b      	movs	r1, #11
 8006382:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006384:	f7ff ff82 	bl	800628c <ROTR>
 8006388:	4603      	mov	r3, r0
 800638a:	405c      	eors	r4, r3
 800638c:	2119      	movs	r1, #25
 800638e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006390:	f7ff ff7c 	bl	800628c <ROTR>
 8006394:	4603      	mov	r3, r0
 8006396:	ea84 0203 	eor.w	r2, r4, r3
 800639a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800639c:	441a      	add	r2, r3
 800639e:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80063a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80063a2:	4019      	ands	r1, r3
 80063a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063a6:	43d8      	mvns	r0, r3
 80063a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063aa:	4003      	ands	r3, r0
 80063ac:	404b      	eors	r3, r1
 80063ae:	441a      	add	r2, r3
 80063b0:	499b      	ldr	r1, [pc, #620]	@ (8006620 <compress+0x310>)
 80063b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80063b8:	4413      	add	r3, r2
 80063ba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80063bc:	4413      	add	r3, r2
 80063be:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 80063c0:	2102      	movs	r1, #2
 80063c2:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80063c4:	f7ff ff62 	bl	800628c <ROTR>
 80063c8:	4604      	mov	r4, r0
 80063ca:	210d      	movs	r1, #13
 80063cc:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80063ce:	f7ff ff5d 	bl	800628c <ROTR>
 80063d2:	4603      	mov	r3, r0
 80063d4:	405c      	eors	r4, r3
 80063d6:	2116      	movs	r1, #22
 80063d8:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80063da:	f7ff ff57 	bl	800628c <ROTR>
 80063de:	4603      	mov	r3, r0
 80063e0:	ea84 0203 	eor.w	r2, r4, r3
 80063e4:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80063e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80063e8:	4059      	eors	r1, r3
 80063ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80063ec:	4019      	ands	r1, r3
 80063ee:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80063f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80063f2:	4003      	ands	r3, r0
 80063f4:	404b      	eors	r3, r1
 80063f6:	4413      	add	r3, r2
 80063f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 80063fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80063fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006400:	667b      	str	r3, [r7, #100]	@ 0x64
 8006402:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006404:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006406:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006408:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800640a:	4413      	add	r3, r2
 800640c:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 800640e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006410:	673b      	str	r3, [r7, #112]	@ 0x70
 8006412:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006414:	677b      	str	r3, [r7, #116]	@ 0x74
 8006416:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006418:	67bb      	str	r3, [r7, #120]	@ 0x78
 800641a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800641c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800641e:	4413      	add	r3, r2
 8006420:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for (i = 0; i < 16; ++i) {
 8006422:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006424:	3301      	adds	r3, #1
 8006426:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006428:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800642a:	2b0f      	cmp	r3, #15
 800642c:	d990      	bls.n	8006350 <compress+0x40>
	}

	for ( ; i < 64; ++i) {
 800642e:	e0b0      	b.n	8006592 <compress+0x282>
		s0 = work_space[(i+1)&0x0f];
 8006430:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006432:	3301      	adds	r3, #1
 8006434:	f003 030f 	and.w	r3, r3, #15
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	3380      	adds	r3, #128	@ 0x80
 800643c:	443b      	add	r3, r7
 800643e:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006442:	65bb      	str	r3, [r7, #88]	@ 0x58
		s0 = sigma0(s0);
 8006444:	2107      	movs	r1, #7
 8006446:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006448:	f7ff ff20 	bl	800628c <ROTR>
 800644c:	4604      	mov	r4, r0
 800644e:	2112      	movs	r1, #18
 8006450:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006452:	f7ff ff1b 	bl	800628c <ROTR>
 8006456:	4603      	mov	r3, r0
 8006458:	ea84 0203 	eor.w	r2, r4, r3
 800645c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800645e:	08db      	lsrs	r3, r3, #3
 8006460:	4053      	eors	r3, r2
 8006462:	65bb      	str	r3, [r7, #88]	@ 0x58
		s1 = work_space[(i+14)&0x0f];
 8006464:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006466:	330e      	adds	r3, #14
 8006468:	f003 030f 	and.w	r3, r3, #15
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	3380      	adds	r3, #128	@ 0x80
 8006470:	443b      	add	r3, r7
 8006472:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006476:	657b      	str	r3, [r7, #84]	@ 0x54
		s1 = sigma1(s1);
 8006478:	2111      	movs	r1, #17
 800647a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800647c:	f7ff ff06 	bl	800628c <ROTR>
 8006480:	4604      	mov	r4, r0
 8006482:	2113      	movs	r1, #19
 8006484:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8006486:	f7ff ff01 	bl	800628c <ROTR>
 800648a:	4603      	mov	r3, r0
 800648c:	ea84 0203 	eor.w	r2, r4, r3
 8006490:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006492:	0a9b      	lsrs	r3, r3, #10
 8006494:	4053      	eors	r3, r2
 8006496:	657b      	str	r3, [r7, #84]	@ 0x54

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8006498:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800649a:	f003 030f 	and.w	r3, r3, #15
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	3380      	adds	r3, #128	@ 0x80
 80064a2:	443b      	add	r3, r7
 80064a4:	f853 1c78 	ldr.w	r1, [r3, #-120]
 80064a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80064aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064ac:	441a      	add	r2, r3
 80064ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80064b0:	3309      	adds	r3, #9
 80064b2:	f003 030f 	and.w	r3, r3, #15
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	3380      	adds	r3, #128	@ 0x80
 80064ba:	443b      	add	r3, r7
 80064bc:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80064c0:	4413      	add	r3, r2
 80064c2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80064c4:	f002 020f 	and.w	r2, r2, #15
 80064c8:	4419      	add	r1, r3
 80064ca:	0093      	lsls	r3, r2, #2
 80064cc:	3380      	adds	r3, #128	@ 0x80
 80064ce:	443b      	add	r3, r7
 80064d0:	f843 1c78 	str.w	r1, [r3, #-120]
 80064d4:	0093      	lsls	r3, r2, #2
 80064d6:	3380      	adds	r3, #128	@ 0x80
 80064d8:	443b      	add	r3, r7
 80064da:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80064de:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 80064e0:	2106      	movs	r1, #6
 80064e2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80064e4:	f7ff fed2 	bl	800628c <ROTR>
 80064e8:	4604      	mov	r4, r0
 80064ea:	210b      	movs	r1, #11
 80064ec:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80064ee:	f7ff fecd 	bl	800628c <ROTR>
 80064f2:	4603      	mov	r3, r0
 80064f4:	405c      	eors	r4, r3
 80064f6:	2119      	movs	r1, #25
 80064f8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80064fa:	f7ff fec7 	bl	800628c <ROTR>
 80064fe:	4603      	mov	r3, r0
 8006500:	ea84 0203 	eor.w	r2, r4, r3
 8006504:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006506:	441a      	add	r2, r3
 8006508:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800650a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800650c:	4019      	ands	r1, r3
 800650e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006510:	43d8      	mvns	r0, r3
 8006512:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006514:	4003      	ands	r3, r0
 8006516:	404b      	eors	r3, r1
 8006518:	441a      	add	r2, r3
 800651a:	4941      	ldr	r1, [pc, #260]	@ (8006620 <compress+0x310>)
 800651c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800651e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006522:	4413      	add	r3, r2
 8006524:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006526:	4413      	add	r3, r2
 8006528:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 800652a:	2102      	movs	r1, #2
 800652c:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800652e:	f7ff fead 	bl	800628c <ROTR>
 8006532:	4604      	mov	r4, r0
 8006534:	210d      	movs	r1, #13
 8006536:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006538:	f7ff fea8 	bl	800628c <ROTR>
 800653c:	4603      	mov	r3, r0
 800653e:	405c      	eors	r4, r3
 8006540:	2116      	movs	r1, #22
 8006542:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006544:	f7ff fea2 	bl	800628c <ROTR>
 8006548:	4603      	mov	r3, r0
 800654a:	ea84 0203 	eor.w	r2, r4, r3
 800654e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006550:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006552:	4059      	eors	r1, r3
 8006554:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006556:	4019      	ands	r1, r3
 8006558:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800655a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800655c:	4003      	ands	r3, r0
 800655e:	404b      	eors	r3, r1
 8006560:	4413      	add	r3, r2
 8006562:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 8006564:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006566:	663b      	str	r3, [r7, #96]	@ 0x60
 8006568:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800656a:	667b      	str	r3, [r7, #100]	@ 0x64
 800656c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800656e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006570:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006572:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006574:	4413      	add	r3, r2
 8006576:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 8006578:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800657a:	673b      	str	r3, [r7, #112]	@ 0x70
 800657c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800657e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006580:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006582:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006584:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006586:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006588:	4413      	add	r3, r2
 800658a:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for ( ; i < 64; ++i) {
 800658c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800658e:	3301      	adds	r3, #1
 8006590:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006594:	2b3f      	cmp	r3, #63	@ 0x3f
 8006596:	f67f af4b 	bls.w	8006430 <compress+0x120>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80065a0:	441a      	add	r2, r3
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	601a      	str	r2, [r3, #0]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	3304      	adds	r3, #4
 80065aa:	6819      	ldr	r1, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	3304      	adds	r3, #4
 80065b0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80065b2:	440a      	add	r2, r1
 80065b4:	601a      	str	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	3308      	adds	r3, #8
 80065ba:	6819      	ldr	r1, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	3308      	adds	r3, #8
 80065c0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80065c2:	440a      	add	r2, r1
 80065c4:	601a      	str	r2, [r3, #0]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	330c      	adds	r3, #12
 80065ca:	6819      	ldr	r1, [r3, #0]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	330c      	adds	r3, #12
 80065d0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80065d2:	440a      	add	r2, r1
 80065d4:	601a      	str	r2, [r3, #0]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	3310      	adds	r3, #16
 80065da:	6819      	ldr	r1, [r3, #0]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	3310      	adds	r3, #16
 80065e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80065e2:	440a      	add	r2, r1
 80065e4:	601a      	str	r2, [r3, #0]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	3314      	adds	r3, #20
 80065ea:	6819      	ldr	r1, [r3, #0]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	3314      	adds	r3, #20
 80065f0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80065f2:	440a      	add	r2, r1
 80065f4:	601a      	str	r2, [r3, #0]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	3318      	adds	r3, #24
 80065fa:	6819      	ldr	r1, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	3318      	adds	r3, #24
 8006600:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006602:	440a      	add	r2, r1
 8006604:	601a      	str	r2, [r3, #0]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	331c      	adds	r3, #28
 800660a:	6819      	ldr	r1, [r3, #0]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	331c      	adds	r3, #28
 8006610:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006612:	440a      	add	r2, r1
 8006614:	601a      	str	r2, [r3, #0]
}
 8006616:	bf00      	nop
 8006618:	3784      	adds	r7, #132	@ 0x84
 800661a:	46bd      	mov	sp, r7
 800661c:	bd90      	pop	{r4, r7, pc}
 800661e:	bf00      	nop
 8006620:	080070a8 	.word	0x080070a8

08006624 <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	607a      	str	r2, [r7, #4]
 8006630:	603b      	str	r3, [r7, #0]
	if (from_len <= to_len) {
 8006632:	683a      	ldr	r2, [r7, #0]
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	429a      	cmp	r2, r3
 8006638:	d806      	bhi.n	8006648 <_copy+0x24>
		(void)memcpy(to, from, from_len);
 800663a:	683a      	ldr	r2, [r7, #0]
 800663c:	6879      	ldr	r1, [r7, #4]
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f000 f864 	bl	800670c <memcpy>
		return from_len;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	e000      	b.n	800664a <_copy+0x26>
	} else {
		return TC_CRYPTO_FAIL;
 8006648:	2300      	movs	r3, #0
	}
}
 800664a:	4618      	mov	r0, r3
 800664c:	3710      	adds	r7, #16
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}

08006652 <_set>:

void _set(void *to, uint8_t val, unsigned int len)
{
 8006652:	b580      	push	{r7, lr}
 8006654:	b084      	sub	sp, #16
 8006656:	af00      	add	r7, sp, #0
 8006658:	60f8      	str	r0, [r7, #12]
 800665a:	460b      	mov	r3, r1
 800665c:	607a      	str	r2, [r7, #4]
 800665e:	72fb      	strb	r3, [r7, #11]
	(void)memset(to, val, len);
 8006660:	7afb      	ldrb	r3, [r7, #11]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	4619      	mov	r1, r3
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f000 f823 	bl	80066b2 <memset>
}
 800666c:	bf00      	nop
 800666e:	3710      	adds	r7, #16
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}

08006674 <_double_byte>:

/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	4603      	mov	r3, r0
 800667c:	71fb      	strb	r3, [r7, #7]
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
 800667e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006682:	005b      	lsls	r3, r3, #1
 8006684:	b25a      	sxtb	r2, r3
 8006686:	79fb      	ldrb	r3, [r7, #7]
 8006688:	09db      	lsrs	r3, r3, #7
 800668a:	b2db      	uxtb	r3, r3
 800668c:	b25b      	sxtb	r3, r3
 800668e:	4619      	mov	r1, r3
 8006690:	0049      	lsls	r1, r1, #1
 8006692:	440b      	add	r3, r1
 8006694:	4619      	mov	r1, r3
 8006696:	00c8      	lsls	r0, r1, #3
 8006698:	4619      	mov	r1, r3
 800669a:	4603      	mov	r3, r0
 800669c:	440b      	add	r3, r1
 800669e:	b25b      	sxtb	r3, r3
 80066a0:	4053      	eors	r3, r2
 80066a2:	b25b      	sxtb	r3, r3
 80066a4:	b2db      	uxtb	r3, r3
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	370c      	adds	r7, #12
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr

080066b2 <memset>:
 80066b2:	4402      	add	r2, r0
 80066b4:	4603      	mov	r3, r0
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d100      	bne.n	80066bc <memset+0xa>
 80066ba:	4770      	bx	lr
 80066bc:	f803 1b01 	strb.w	r1, [r3], #1
 80066c0:	e7f9      	b.n	80066b6 <memset+0x4>
	...

080066c4 <__libc_init_array>:
 80066c4:	b570      	push	{r4, r5, r6, lr}
 80066c6:	4d0d      	ldr	r5, [pc, #52]	@ (80066fc <__libc_init_array+0x38>)
 80066c8:	4c0d      	ldr	r4, [pc, #52]	@ (8006700 <__libc_init_array+0x3c>)
 80066ca:	1b64      	subs	r4, r4, r5
 80066cc:	10a4      	asrs	r4, r4, #2
 80066ce:	2600      	movs	r6, #0
 80066d0:	42a6      	cmp	r6, r4
 80066d2:	d109      	bne.n	80066e8 <__libc_init_array+0x24>
 80066d4:	4d0b      	ldr	r5, [pc, #44]	@ (8006704 <__libc_init_array+0x40>)
 80066d6:	4c0c      	ldr	r4, [pc, #48]	@ (8006708 <__libc_init_array+0x44>)
 80066d8:	f000 f826 	bl	8006728 <_init>
 80066dc:	1b64      	subs	r4, r4, r5
 80066de:	10a4      	asrs	r4, r4, #2
 80066e0:	2600      	movs	r6, #0
 80066e2:	42a6      	cmp	r6, r4
 80066e4:	d105      	bne.n	80066f2 <__libc_init_array+0x2e>
 80066e6:	bd70      	pop	{r4, r5, r6, pc}
 80066e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80066ec:	4798      	blx	r3
 80066ee:	3601      	adds	r6, #1
 80066f0:	e7ee      	b.n	80066d0 <__libc_init_array+0xc>
 80066f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80066f6:	4798      	blx	r3
 80066f8:	3601      	adds	r6, #1
 80066fa:	e7f2      	b.n	80066e2 <__libc_init_array+0x1e>
 80066fc:	080071b0 	.word	0x080071b0
 8006700:	080071b0 	.word	0x080071b0
 8006704:	080071b0 	.word	0x080071b0
 8006708:	080071b4 	.word	0x080071b4

0800670c <memcpy>:
 800670c:	440a      	add	r2, r1
 800670e:	4291      	cmp	r1, r2
 8006710:	f100 33ff 	add.w	r3, r0, #4294967295
 8006714:	d100      	bne.n	8006718 <memcpy+0xc>
 8006716:	4770      	bx	lr
 8006718:	b510      	push	{r4, lr}
 800671a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800671e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006722:	4291      	cmp	r1, r2
 8006724:	d1f9      	bne.n	800671a <memcpy+0xe>
 8006726:	bd10      	pop	{r4, pc}

08006728 <_init>:
 8006728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800672a:	bf00      	nop
 800672c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800672e:	bc08      	pop	{r3}
 8006730:	469e      	mov	lr, r3
 8006732:	4770      	bx	lr

08006734 <_fini>:
 8006734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006736:	bf00      	nop
 8006738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800673a:	bc08      	pop	{r3}
 800673c:	469e      	mov	lr, r3
 800673e:	4770      	bx	lr
