############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline -II 1 "cordic/L1"
set_directive_interface -mode s_axilite "cordic"
set_directive_interface -mode s_axilite "cordic" theta
set_directive_interface -mode s_axilite "cordic" s
set_directive_interface -mode s_axilite "cordic" c
