<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">ethernut-4.3.3</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000001.html">nut</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000033.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000034.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000035.html">arm</a></div>
<h1>at91_sdramc.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 SDRAM controller. 
<p>
<div class="fragment"><pre class="fragment"> *
 * $Log: at91_sdramc.h,v $
 * Revision 1.1  2006/08/31 19:10:38  haraldkipp
 * New peripheral register definitions for the AT91SAM9260.
 *
 *
 * </pre></div>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Mode Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MR_OFF" ref="a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a0">SDRAMC_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a1"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MR" ref="a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a1">SDRAMC_MR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MODE" ref="a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a2">SDRAMC_MODE</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command mode mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MODE_NORMAL" ref="a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a3">SDRAMC_MODE_NORMAL</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Normal mode. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MODE_NOP" ref="a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a4">SDRAMC_MODE_NOP</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues a NOP command when accessed. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MODE_PRCGALL" ref="a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a5">SDRAMC_MODE_PRCGALL</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues an "All Banks Precharge" command when accessed. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MODE_LMR" ref="a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a6">SDRAMC_MODE_LMR</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues a "Load Mode Register" command when accessed. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MODE_RFSH" ref="a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a7">SDRAMC_MODE_RFSH</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues a "Auto Refresh" command when accessed. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MODE_EXT_LMR" ref="a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a8">SDRAMC_MODE_EXT_LMR</a>&nbsp;&nbsp;&nbsp;0x00000005</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues a "Extended Load Mode Register" command when accessed. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MODE_DEEP" ref="a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a9">SDRAMC_MODE_DEEP</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enters deep power down mode. <br></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Refresh Timer Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TR_OFF" ref="a10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a10">SDRAMC_TR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Refresh timer register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TR" ref="a11" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a11">SDRAMC_TR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_TR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Refresh timer register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_COUNT" ref="a12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a12">SDRAMC_COUNT</a>&nbsp;&nbsp;&nbsp;0x00000FFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Refresh timer count mask. <br></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Configuration Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_CR_OFF" ref="a13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a13">SDRAMC_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_CR" ref="a14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a14">SDRAMC_CR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_NC" ref="a15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a15">SDRAMC_NC</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of column bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_NC_8" ref="a16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a16">SDRAMC_NC_8</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8 column bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_NC_9" ref="a17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a17">SDRAMC_NC_9</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">9 column bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_NC_10" ref="a18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a18">SDRAMC_NC_10</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">10 column bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_NC_11" ref="a19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a19">SDRAMC_NC_11</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">11 column bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_NR" ref="a20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a20">SDRAMC_NR</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of row bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_NR_11" ref="a21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a21">SDRAMC_NR_11</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">11 row bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_NR_12" ref="a22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a22">SDRAMC_NR_12</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">12 row bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_NR_13" ref="a23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a23">SDRAMC_NR_13</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">13 row bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_NB" ref="a24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a24">SDRAMC_NB</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">4 banks. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_CAS" ref="a25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a25">SDRAMC_CAS</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CAS latency. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_CAS_1" ref="a26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a26">SDRAMC_CAS_1</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CAS latency of 1 cycle. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_CAS_2" ref="a27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a27">SDRAMC_CAS_2</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CAS latency of 2 cycles. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_CAS_3" ref="a28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a28">SDRAMC_CAS_3</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CAS latency of 3 cycles. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_DBW" ref="a29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a29">SDRAMC_DBW</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">16-bit data bus. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TWR" ref="a30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a30">SDRAMC_TWR</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write recovery delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TWR_LSB" ref="a31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a31">SDRAMC_TWR_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write recovery delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TRC" ref="a32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a32">SDRAMC_TRC</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row cycle delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TRC_LSB" ref="a33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a33">SDRAMC_TRC_LSB</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row cycle delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TRP" ref="a34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a34">SDRAMC_TRP</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row precharge delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TRP_LSB" ref="a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a35">SDRAMC_TRP_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row precharge delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TRCD" ref="a36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a36">SDRAMC_TRCD</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row to column delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TRCD_LSB" ref="a37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a37">SDRAMC_TRCD_LSB</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row to column delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TRAS" ref="a38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a38">SDRAMC_TRAS</a>&nbsp;&nbsp;&nbsp;0x0F000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active to precharge delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TRAS_LSB" ref="a39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a39">SDRAMC_TRAS_LSB</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active to precharge delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TXSR" ref="a40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a40">SDRAMC_TXSR</a>&nbsp;&nbsp;&nbsp;0xF0000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Exit self refresh to active delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TXSR_LSB" ref="a41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a41">SDRAMC_TXSR_LSB</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Exit self refresh to active delay. <br></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Low Power Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_LPR_OFF" ref="a42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a42">SDRAMC_LPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low power register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_LPR" ref="a43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a43">SDRAMC_LPR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_LPR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low power register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_LPCB" ref="a44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a44">SDRAMC_LPCB</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low power configuration mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a45"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_LPCB_DISABLE" ref="a45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a45">SDRAMC_LPCB_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low power feature disabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a46"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_LPCB_SELF_REFRESH" ref="a46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a46">SDRAMC_LPCB_SELF_REFRESH</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable self refresh. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a47"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_LPCB_POWER_DOWN" ref="a47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a47">SDRAMC_LPCB_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues a "Power Down" command when accessed.. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a48"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_LPCB_DEEP_POWER_DOWN" ref="a48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a48">SDRAMC_LPCB_DEEP_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enters deep power down mode. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a49"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_PASR" ref="a49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a49">SDRAMC_PASR</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Partial array self-refresh mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a50"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_PASR_LSB" ref="a50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a50">SDRAMC_PASR_LSB</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Partial array self-refresh LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a51"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TCSR" ref="a51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a51">SDRAMC_TCSR</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Temperature compensated self-refresh mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a52"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TCSR_LSB" ref="a52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a52">SDRAMC_TCSR_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Temperature compensated self-refresh LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a53"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_DS" ref="a53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a53">SDRAMC_DS</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Drive strength mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a54"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_DS_LSB" ref="a54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a54">SDRAMC_DS_LSB</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Drive strength LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a55"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TIMEOUT" ref="a55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a55">SDRAMC_TIMEOUT</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask of time to define when low-power mode is enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a56"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TIMEOUT_0" ref="a56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a56">SDRAMC_TIMEOUT_0</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Activate immediately. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a57"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TIMEOUT_64" ref="a57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a57">SDRAMC_TIMEOUT_64</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Activate after 64 clock cycles after the end of the last transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a58"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_TIMEOUT_128" ref="a58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a58">SDRAMC_TIMEOUT_128</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Activate after 64 clock cycles after the end of the last transfer. <br></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Interrupt Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a59"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_IER_OFF" ref="a59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a59">SDRAMC_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a60"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_IER" ref="a60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a60">SDRAMC_IER</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a61"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_IDR_OFF" ref="a61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a61">SDRAMC_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a62"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_IDR" ref="a62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a62">SDRAMC_IDR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a63"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_IMR_OFF" ref="a63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a63">SDRAMC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a64"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_IMR" ref="a64" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a64">SDRAMC_IMR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a65"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_ISR_OFF" ref="a65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a65">SDRAMC_ISR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a66"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_ISR" ref="a66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a66">SDRAMC_ISR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_ISR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a67"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_RES" ref="a67" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a67">SDRAMC_RES</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Refresh error status. <br></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Memory Device Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a68"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MDR_OFF" ref="a68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a68">SDRAMC_MDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory device register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a69"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MDR" ref="a69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a69">SDRAMC_MDR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_MDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory device register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a70"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MD" ref="a70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a70">SDRAMC_MD</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory device type mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a71"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MD" ref="a71" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a71">SDRAMC_MD</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory device type mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a72"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MD_SDRAM" ref="a72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a72">SDRAMC_MD_SDRAM</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a73"></a><!-- doxytag: member="at91_sdramc.h::SDRAMC_MD_LPSDRAM" ref="a73" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__sdramc_8h.html#a73">SDRAMC_MD_LPSDRAM</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low power SDRAM. <br></td></tr>
</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
