<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p487" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_487{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_487{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_487{left:275px;bottom:1141px;letter-spacing:-0.14px;}
#t4_487{left:70px;bottom:1088px;letter-spacing:-0.15px;}
#t5_487{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t6_487{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_487{left:96px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t8_487{left:441px;bottom:1014px;letter-spacing:-0.13px;}
#t9_487{left:124px;bottom:993px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ta_487{left:124px;bottom:976px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_487{left:124px;bottom:959px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_487{left:70px;bottom:935px;letter-spacing:-0.14px;}
#td_487{left:96px;bottom:935px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#te_487{left:96px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_487{left:70px;bottom:894px;letter-spacing:-0.15px;}
#tg_487{left:96px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#th_487{left:96px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ti_487{left:70px;bottom:852px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tj_487{left:70px;bottom:836px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tk_487{left:70px;bottom:809px;}
#tl_487{left:96px;bottom:813px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tm_487{left:70px;bottom:786px;}
#tn_487{left:96px;bottom:790px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#to_487{left:70px;bottom:763px;}
#tp_487{left:96px;bottom:767px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tq_487{left:101px;bottom:733px;letter-spacing:0.12px;word-spacing:0.02px;}
#tr_487{left:187px;bottom:733px;letter-spacing:0.13px;word-spacing:-0.02px;}
#ts_487{left:810px;bottom:741px;}
#tt_487{left:71px;bottom:420px;letter-spacing:-0.14px;}
#tu_487{left:70px;bottom:401px;letter-spacing:-0.12px;}
#tv_487{left:473px;bottom:401px;}
#tw_487{left:481px;bottom:401px;letter-spacing:-0.12px;}
#tx_487{left:174px;bottom:710px;letter-spacing:-0.17px;}
#ty_487{left:331px;bottom:710px;letter-spacing:-0.15px;}
#tz_487{left:442px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t10_487{left:91px;bottom:686px;letter-spacing:-0.15px;}
#t11_487{left:188px;bottom:686px;letter-spacing:-0.17px;}
#t12_487{left:318px;bottom:686px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t13_487{left:329px;bottom:669px;letter-spacing:-0.16px;}
#t14_487{left:361px;bottom:676px;}
#t15_487{left:367px;bottom:669px;}
#t16_487{left:323px;bottom:652px;letter-spacing:-0.15px;}
#t17_487{left:370px;bottom:659px;}
#t18_487{left:70px;bottom:381px;letter-spacing:-0.12px;}
#t19_487{left:70px;bottom:361px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_487{left:411px;bottom:686px;letter-spacing:-0.21px;}
#t1b_487{left:461px;bottom:686px;letter-spacing:-0.21px;}
#t1c_487{left:480px;bottom:693px;}
#t1d_487{left:70px;bottom:342px;letter-spacing:-0.11px;}
#t1e_487{left:518px;bottom:686px;letter-spacing:-0.15px;}
#t1f_487{left:679px;bottom:686px;letter-spacing:-0.13px;}
#t1g_487{left:112px;bottom:628px;}
#t1h_487{left:224px;bottom:628px;}
#t1i_487{left:233px;bottom:635px;}
#t1j_487{left:70px;bottom:322px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_487{left:346px;bottom:628px;}
#t1l_487{left:416px;bottom:628px;}
#t1m_487{left:470px;bottom:628px;}
#t1n_487{left:521px;bottom:628px;}
#t1o_487{left:552px;bottom:628px;letter-spacing:-0.12px;}
#t1p_487{left:112px;bottom:603px;}
#t1q_487{left:227px;bottom:603px;}
#t1r_487{left:346px;bottom:603px;}
#t1s_487{left:416px;bottom:603px;}
#t1t_487{left:470px;bottom:603px;}
#t1u_487{left:521px;bottom:603px;}
#t1v_487{left:552px;bottom:603px;letter-spacing:-0.12px;}
#t1w_487{left:112px;bottom:579px;}
#t1x_487{left:227px;bottom:579px;}
#t1y_487{left:346px;bottom:579px;}
#t1z_487{left:416px;bottom:579px;}
#t20_487{left:470px;bottom:579px;}
#t21_487{left:521px;bottom:579px;}
#t22_487{left:552px;bottom:579px;letter-spacing:-0.12px;}
#t23_487{left:112px;bottom:554px;}
#t24_487{left:228px;bottom:554px;}
#t25_487{left:346px;bottom:554px;}
#t26_487{left:416px;bottom:554px;}
#t27_487{left:470px;bottom:554px;}
#t28_487{left:522px;bottom:554px;}
#t29_487{left:552px;bottom:554px;letter-spacing:-0.11px;}
#t2a_487{left:552px;bottom:538px;letter-spacing:-0.11px;}
#t2b_487{left:112px;bottom:513px;}
#t2c_487{left:228px;bottom:513px;}
#t2d_487{left:346px;bottom:513px;}
#t2e_487{left:416px;bottom:513px;}
#t2f_487{left:470px;bottom:513px;}
#t2g_487{left:522px;bottom:513px;}
#t2h_487{left:552px;bottom:513px;letter-spacing:-0.11px;}
#t2i_487{left:552px;bottom:496px;letter-spacing:-0.11px;}
#t2j_487{left:112px;bottom:472px;}
#t2k_487{left:227px;bottom:472px;}
#t2l_487{left:346px;bottom:472px;}
#t2m_487{left:416px;bottom:472px;}
#t2n_487{left:470px;bottom:472px;}
#t2o_487{left:522px;bottom:472px;}
#t2p_487{left:552px;bottom:472px;letter-spacing:-0.13px;}

.s1_487{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_487{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_487{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_487{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_487{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_487{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_487{font-size:12px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_487{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_487{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_487{font-size:14px;font-family:NeoSansIntel-Italic_1uk3;color:#000;}
.sb_487{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sc_487{font-size:11px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sd_487{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts487" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1uk3;
	src: url("fonts/NeoSansIntel-Italic_1uk3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg487Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg487" style="-webkit-user-select: none;"><object width="935" height="1210" data="487/487.svg" type="image/svg+xml" id="pdf487" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_487" class="t s1_487">Vol. 3A </span><span id="t2_487" class="t s1_487">14-3 </span>
<span id="t3_487" class="t s2_487">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_487" class="t s3_487">2. </span><span id="t5_487" class="t s3_487">Set CR4.OSXMMEXCPT[bit 10] = 1. Setting this flag implies that the operating system provides a SIMD </span>
<span id="t6_487" class="t s3_487">floating-point exception (#XM) handler (see Section 14.1.5, “Providing a Handler for the SIMD Floating-Point </span>
<span id="t7_487" class="t s3_487">Exception (#XM)”). </span>
<span id="t8_487" class="t s4_487">NOTE </span>
<span id="t9_487" class="t s3_487">The OSFXSR and OSXMMEXCPT bits in control register CR4 must be set by the operating system. </span>
<span id="ta_487" class="t s3_487">The processor has no other way of detecting operating-system support for the FXSAVE and </span>
<span id="tb_487" class="t s3_487">FXRSTOR instructions or for handling SIMD floating-point exceptions. </span>
<span id="tc_487" class="t s3_487">3. </span><span id="td_487" class="t s3_487">Clear CR0.EM[bit 2] = 0. This action disables emulation of the x87 FPU, which is required when executing SSE </span>
<span id="te_487" class="t s3_487">instructions (see Section 2.5, “Control Registers”). </span>
<span id="tf_487" class="t s3_487">4. </span><span id="tg_487" class="t s3_487">Set CR0.MP[bit 1] = 1. This setting is required for Intel 64 and IA-32 processors that support the SSE </span>
<span id="th_487" class="t s3_487">extensions (see Section 10.2.1, “Configuring the x87 FPU Environment”). </span>
<span id="ti_487" class="t s3_487">Table 14-1 and Table 14-2 show the actions of the processor when an SSE instruction is executed, depending on </span>
<span id="tj_487" class="t s3_487">the following: </span>
<span id="tk_487" class="t s5_487">• </span><span id="tl_487" class="t s3_487">OSFXSR and OSXMMEXCPT flags in control register CR4 </span>
<span id="tm_487" class="t s5_487">• </span><span id="tn_487" class="t s3_487">SSE/SSE2/SSE3/SSSE3/SSE4 feature flags returned by CPUID </span>
<span id="to_487" class="t s5_487">• </span><span id="tp_487" class="t s3_487">EM, MP, and TS flags in control register CR0 </span>
<span id="tq_487" class="t s6_487">Table 14-1. </span><span id="tr_487" class="t s6_487">Action Taken for Combinations of OSFXSR, OSXMMEXCPT, SSE, SSE2, SSE3, EM, MP, and TS </span>
<span id="ts_487" class="t s7_487">1 </span>
<span id="tt_487" class="t s8_487">NOTES: </span>
<span id="tu_487" class="t s9_487">1. For execution of any SSE instruction except the PAUSE, PREFETCH</span><span id="tv_487" class="t sa_487">h</span><span id="tw_487" class="t s9_487">, SFENCE, LFENCE, MFENCE, MOVNTI, and CLFLUSH instructions. </span>
<span id="tx_487" class="t sb_487">CR4 </span><span id="ty_487" class="t sb_487">CPUID </span><span id="tz_487" class="t sb_487">CR0 Flags </span>
<span id="t10_487" class="t sb_487">OSFXSR </span><span id="t11_487" class="t sb_487">OSXMMEXCPT </span><span id="t12_487" class="t sb_487">SSE, SSE2, </span>
<span id="t13_487" class="t sb_487">SSE3 </span>
<span id="t14_487" class="t sc_487">2 </span>
<span id="t15_487" class="t sb_487">, </span>
<span id="t16_487" class="t sb_487">SSE4_1 </span>
<span id="t17_487" class="t sc_487">3 </span>
<span id="t18_487" class="t s9_487">2. Exception conditions due to CR4.OSFXSR or CR4.OSXMMEXCPT do not apply to FISTTP. </span>
<span id="t19_487" class="t s9_487">3. Only applies to DPPS, DPPD, ROUNDPS, ROUNDPD, ROUNDSS, ROUNDSD. </span>
<span id="t1a_487" class="t sb_487">EM </span><span id="t1b_487" class="t sb_487">MP </span>
<span id="t1c_487" class="t sc_487">4 </span>
<span id="t1d_487" class="t s9_487">4. For processors that support the MMX instructions, the MP flag should be set. </span>
<span id="t1e_487" class="t sb_487">TS </span><span id="t1f_487" class="t sb_487">Action </span>
<span id="t1g_487" class="t s9_487">0 </span><span id="t1h_487" class="t s9_487">X </span>
<span id="t1i_487" class="t sd_487">5 </span>
<span id="t1j_487" class="t s9_487">5. X = Don’t care. </span>
<span id="t1k_487" class="t s9_487">X </span><span id="t1l_487" class="t s9_487">X </span><span id="t1m_487" class="t s9_487">1 </span><span id="t1n_487" class="t s9_487">X </span><span id="t1o_487" class="t s9_487">#UD exception. </span>
<span id="t1p_487" class="t s9_487">1 </span><span id="t1q_487" class="t s9_487">X </span><span id="t1r_487" class="t s9_487">0 </span><span id="t1s_487" class="t s9_487">X </span><span id="t1t_487" class="t s9_487">1 </span><span id="t1u_487" class="t s9_487">X </span><span id="t1v_487" class="t s9_487">#UD exception. </span>
<span id="t1w_487" class="t s9_487">1 </span><span id="t1x_487" class="t s9_487">X </span><span id="t1y_487" class="t s9_487">1 </span><span id="t1z_487" class="t s9_487">1 </span><span id="t20_487" class="t s9_487">1 </span><span id="t21_487" class="t s9_487">X </span><span id="t22_487" class="t s9_487">#UD exception. </span>
<span id="t23_487" class="t s9_487">1 </span><span id="t24_487" class="t s9_487">0 </span><span id="t25_487" class="t s9_487">1 </span><span id="t26_487" class="t s9_487">0 </span><span id="t27_487" class="t s9_487">1 </span><span id="t28_487" class="t s9_487">0 </span><span id="t29_487" class="t s9_487">Execute instruction; #UD exception if unmasked </span>
<span id="t2a_487" class="t s9_487">SIMD floating-point exception is detected. </span>
<span id="t2b_487" class="t s9_487">1 </span><span id="t2c_487" class="t s9_487">1 </span><span id="t2d_487" class="t s9_487">1 </span><span id="t2e_487" class="t s9_487">0 </span><span id="t2f_487" class="t s9_487">1 </span><span id="t2g_487" class="t s9_487">0 </span><span id="t2h_487" class="t s9_487">Execute instruction; #XM exception if unmasked </span>
<span id="t2i_487" class="t s9_487">SIMD floating-point exception is detected. </span>
<span id="t2j_487" class="t s9_487">1 </span><span id="t2k_487" class="t s9_487">X </span><span id="t2l_487" class="t s9_487">1 </span><span id="t2m_487" class="t s9_487">0 </span><span id="t2n_487" class="t s9_487">1 </span><span id="t2o_487" class="t s9_487">1 </span><span id="t2p_487" class="t s9_487">#NM exception. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
