<stg><name>dense_resource_rf_leq_nin<ap_fixed,ap_fixed<8,4,5,3,0>,config13_mult>.0.0</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_35_begin:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
hls_label_35_begin:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:1  %in_index7 = phi i6 [ 0, %hls_label_35_begin ], [ %in_index, %ReuseLoop ], [ 0, %"dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config13_mult>.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="in_index7"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="6">
<![CDATA[
ReuseLoop:3  %zext_ln59 = zext i6 %in_index7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:4  %kernel_data_V_1_0_load = load i8* @kernel_data_V_1_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:5  %kernel_data_V_1_1_load = load i8* @kernel_data_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:6  %kernel_data_V_1_2_load = load i8* @kernel_data_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:7  %kernel_data_V_1_3_load = load i8* @kernel_data_V_1_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:8  %kernel_data_V_1_4_load = load i8* @kernel_data_V_1_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:9  %kernel_data_V_1_5_load = load i8* @kernel_data_V_1_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:10  %kernel_data_V_1_6_load = load i8* @kernel_data_V_1_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:11  %kernel_data_V_1_7_load = load i8* @kernel_data_V_1_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:12  %kernel_data_V_1_8_load = load i8* @kernel_data_V_1_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:13  %kernel_data_V_1_9_load = load i8* @kernel_data_V_1_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:14  %kernel_data_V_1_10_load = load i8* @kernel_data_V_1_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:15  %kernel_data_V_1_11_load = load i8* @kernel_data_V_1_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:16  %kernel_data_V_1_12_load = load i8* @kernel_data_V_1_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:17  %kernel_data_V_1_13_load = load i8* @kernel_data_V_1_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:18  %kernel_data_V_1_14_load = load i8* @kernel_data_V_1_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:19  %kernel_data_V_1_15_load = load i8* @kernel_data_V_1_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:20  %kernel_data_V_1_16_load = load i8* @kernel_data_V_1_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:21  %kernel_data_V_1_17_load = load i8* @kernel_data_V_1_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:22  %kernel_data_V_1_18_load = load i8* @kernel_data_V_1_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:23  %kernel_data_V_1_19_load = load i8* @kernel_data_V_1_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:24  %kernel_data_V_1_20_load = load i8* @kernel_data_V_1_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:25  %kernel_data_V_1_21_load = load i8* @kernel_data_V_1_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:26  %kernel_data_V_1_22_load = load i8* @kernel_data_V_1_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:27  %kernel_data_V_1_23_load = load i8* @kernel_data_V_1_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:28  %kernel_data_V_1_24_load = load i8* @kernel_data_V_1_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:29  %kernel_data_V_1_25_load = load i8* @kernel_data_V_1_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:30  %kernel_data_V_1_26_load = load i8* @kernel_data_V_1_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:31  %kernel_data_V_1_27_load = load i8* @kernel_data_V_1_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:32  %kernel_data_V_1_28_load = load i8* @kernel_data_V_1_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:33  %kernel_data_V_1_29_load = load i8* @kernel_data_V_1_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:34  %kernel_data_V_1_30_load = load i8* @kernel_data_V_1_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:35  %kernel_data_V_1_31_load = load i8* @kernel_data_V_1_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:36  %kernel_data_V_1_32_load = load i8* @kernel_data_V_1_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:37  %kernel_data_V_1_33_load = load i8* @kernel_data_V_1_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:38  %kernel_data_V_1_34_load = load i8* @kernel_data_V_1_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:39  %kernel_data_V_1_35_load = load i8* @kernel_data_V_1_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="6">
<![CDATA[
ReuseLoop:40  %tmp = call i8 @_ssdm_op_Mux.ap_auto.36i8.i6(i8 %kernel_data_V_1_0_load, i8 %kernel_data_V_1_1_load, i8 %kernel_data_V_1_2_load, i8 %kernel_data_V_1_3_load, i8 %kernel_data_V_1_4_load, i8 %kernel_data_V_1_5_load, i8 %kernel_data_V_1_6_load, i8 %kernel_data_V_1_7_load, i8 %kernel_data_V_1_8_load, i8 %kernel_data_V_1_9_load, i8 %kernel_data_V_1_10_load, i8 %kernel_data_V_1_11_load, i8 %kernel_data_V_1_12_load, i8 %kernel_data_V_1_13_load, i8 %kernel_data_V_1_14_load, i8 %kernel_data_V_1_15_load, i8 %kernel_data_V_1_16_load, i8 %kernel_data_V_1_17_load, i8 %kernel_data_V_1_18_load, i8 %kernel_data_V_1_19_load, i8 %kernel_data_V_1_20_load, i8 %kernel_data_V_1_21_load, i8 %kernel_data_V_1_22_load, i8 %kernel_data_V_1_23_load, i8 %kernel_data_V_1_24_load, i8 %kernel_data_V_1_25_load, i8 %kernel_data_V_1_26_load, i8 %kernel_data_V_1_27_load, i8 %kernel_data_V_1_28_load, i8 %kernel_data_V_1_29_load, i8 %kernel_data_V_1_30_load, i8 %kernel_data_V_1_31_load, i8 %kernel_data_V_1_32_load, i8 %kernel_data_V_1_33_load, i8 %kernel_data_V_1_34_load, i8 %kernel_data_V_1_35_load, i6 %in_index7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:41  %w13_V_addr = getelementptr [36 x i3]* @w13_V, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="w13_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="6">
<![CDATA[
ReuseLoop:42  %w13_V_load = load i3* %w13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="w13_V_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReuseLoop:49  %in_index = add i6 %in_index7, 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReuseLoop:50  %icmp_ln46 = icmp eq i6 %in_index7, -29

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config13_mult>.0.0.exit:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="6">
<![CDATA[
ReuseLoop:42  %w13_V_load = load i3* %w13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="w13_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="8">
<![CDATA[
ReuseLoop:43  %sext_ln1116 = sext i8 %tmp to i11

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="3">
<![CDATA[
ReuseLoop:44  %sext_ln1118 = sext i3 %w13_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:45  %r_V = mul i11 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:46  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %r_V, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %hls_label_35_begin ], [ false, %ReuseLoop ], [ true, %"dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config13_mult>.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:2  %res_V_write_assign5 = phi i8 [ 0, %hls_label_35_begin ], [ %acc_0_V, %ReuseLoop ], [ 0, %"dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config13_mult>.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_V_write_assign5"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:3  br i1 %do_init, label %hls_label_35_end, label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_35_end:0  call void (...)* @_ssdm_op_SpecMemCore([36 x i3]* @w13_V, [1 x i8]* @p_str17, [12 x i8]* @p_str45, [1 x i8]* @p_str17, i32 -1, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="specmemcore_ln33"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_35_end:1  %empty_198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str44, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
hls_label_35_end:2  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str47) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:1  %tmp_77_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str47)

]]></Node>
<StgValue><ssdm name="tmp_77_i"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:47  %acc_0_V = add i8 %trunc_ln, %res_V_write_assign5

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:48  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str47, i32 %tmp_77_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:51  %empty_197 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:52  br i1 %icmp_ln46, label %"dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config13_mult>.0.0.exit", label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config13_mult>.0.0.exit:0  call void (...)* @_ssdm_op_Return(i8 %acc_0_V)

]]></Node>
<StgValue><ssdm name="return_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="88" name="kernel_data_V_1_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_0"/></StgValue>
</port>
<port id="89" name="kernel_data_V_1_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_1"/></StgValue>
</port>
<port id="90" name="kernel_data_V_1_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_2"/></StgValue>
</port>
<port id="91" name="kernel_data_V_1_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_3"/></StgValue>
</port>
<port id="92" name="kernel_data_V_1_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</port>
<port id="93" name="kernel_data_V_1_5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</port>
<port id="94" name="kernel_data_V_1_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_6"/></StgValue>
</port>
<port id="95" name="kernel_data_V_1_7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</port>
<port id="96" name="kernel_data_V_1_8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</port>
<port id="97" name="kernel_data_V_1_9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_9"/></StgValue>
</port>
<port id="98" name="kernel_data_V_1_10" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_10"/></StgValue>
</port>
<port id="99" name="kernel_data_V_1_11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_11"/></StgValue>
</port>
<port id="100" name="kernel_data_V_1_12" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_12"/></StgValue>
</port>
<port id="101" name="kernel_data_V_1_13" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_13"/></StgValue>
</port>
<port id="102" name="kernel_data_V_1_14" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_14"/></StgValue>
</port>
<port id="103" name="kernel_data_V_1_15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_15"/></StgValue>
</port>
<port id="104" name="kernel_data_V_1_16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_16"/></StgValue>
</port>
<port id="105" name="kernel_data_V_1_17" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_17"/></StgValue>
</port>
<port id="106" name="kernel_data_V_1_18" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_18"/></StgValue>
</port>
<port id="107" name="kernel_data_V_1_19" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_19"/></StgValue>
</port>
<port id="108" name="kernel_data_V_1_20" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_20"/></StgValue>
</port>
<port id="109" name="kernel_data_V_1_21" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_21"/></StgValue>
</port>
<port id="110" name="kernel_data_V_1_22" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_22"/></StgValue>
</port>
<port id="111" name="kernel_data_V_1_23" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_23"/></StgValue>
</port>
<port id="112" name="kernel_data_V_1_24" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_24"/></StgValue>
</port>
<port id="113" name="kernel_data_V_1_25" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_25"/></StgValue>
</port>
<port id="114" name="kernel_data_V_1_26" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_26"/></StgValue>
</port>
<port id="115" name="kernel_data_V_1_27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_27"/></StgValue>
</port>
<port id="116" name="kernel_data_V_1_28" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_28"/></StgValue>
</port>
<port id="117" name="kernel_data_V_1_29" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_29"/></StgValue>
</port>
<port id="118" name="kernel_data_V_1_30" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_30"/></StgValue>
</port>
<port id="119" name="kernel_data_V_1_31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_31"/></StgValue>
</port>
<port id="120" name="kernel_data_V_1_32" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_32"/></StgValue>
</port>
<port id="121" name="kernel_data_V_1_33" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_33"/></StgValue>
</port>
<port id="122" name="kernel_data_V_1_34" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_34"/></StgValue>
</port>
<port id="123" name="kernel_data_V_1_35" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_data_V_1_35"/></StgValue>
</port>
<port id="124" name="w13_V" dir="0" iftype="1">
<core>ROM_nP_BRAM</core><StgValue><ssdm name="w13_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="126" from="_ssdm_op_SpecRegionBegin" to="tmp_i" fromId="125" toId="6">
</dataflow>
<dataflow id="128" from="p_str44" to="tmp_i" fromId="127" toId="6">
</dataflow>
<dataflow id="130" from="StgValue_129" to="in_index7" fromId="129" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln46" to="in_index7" fromId="7" toId="8">
</dataflow>
<dataflow id="132" from="in_index" to="in_index7" fromId="49" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="br_ln46" to="in_index7" fromId="69" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="134" from="StgValue_129" to="in_index7" fromId="129" toId="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="br_ln32" to="in_index7" fromId="51" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="136" from="in_index7" to="zext_ln59" fromId="8" toId="9">
</dataflow>
<dataflow id="137" from="kernel_data_V_1_0" to="kernel_data_V_1_0_load" fromId="88" toId="10">
</dataflow>
<dataflow id="138" from="kernel_data_V_1_1" to="kernel_data_V_1_1_load" fromId="89" toId="11">
</dataflow>
<dataflow id="139" from="kernel_data_V_1_2" to="kernel_data_V_1_2_load" fromId="90" toId="12">
</dataflow>
<dataflow id="140" from="kernel_data_V_1_3" to="kernel_data_V_1_3_load" fromId="91" toId="13">
</dataflow>
<dataflow id="141" from="kernel_data_V_1_4" to="kernel_data_V_1_4_load" fromId="92" toId="14">
</dataflow>
<dataflow id="142" from="kernel_data_V_1_5" to="kernel_data_V_1_5_load" fromId="93" toId="15">
</dataflow>
<dataflow id="143" from="kernel_data_V_1_6" to="kernel_data_V_1_6_load" fromId="94" toId="16">
</dataflow>
<dataflow id="144" from="kernel_data_V_1_7" to="kernel_data_V_1_7_load" fromId="95" toId="17">
</dataflow>
<dataflow id="145" from="kernel_data_V_1_8" to="kernel_data_V_1_8_load" fromId="96" toId="18">
</dataflow>
<dataflow id="146" from="kernel_data_V_1_9" to="kernel_data_V_1_9_load" fromId="97" toId="19">
</dataflow>
<dataflow id="147" from="kernel_data_V_1_10" to="kernel_data_V_1_10_load" fromId="98" toId="20">
</dataflow>
<dataflow id="148" from="kernel_data_V_1_11" to="kernel_data_V_1_11_load" fromId="99" toId="21">
</dataflow>
<dataflow id="149" from="kernel_data_V_1_12" to="kernel_data_V_1_12_load" fromId="100" toId="22">
</dataflow>
<dataflow id="150" from="kernel_data_V_1_13" to="kernel_data_V_1_13_load" fromId="101" toId="23">
</dataflow>
<dataflow id="151" from="kernel_data_V_1_14" to="kernel_data_V_1_14_load" fromId="102" toId="24">
</dataflow>
<dataflow id="152" from="kernel_data_V_1_15" to="kernel_data_V_1_15_load" fromId="103" toId="25">
</dataflow>
<dataflow id="153" from="kernel_data_V_1_16" to="kernel_data_V_1_16_load" fromId="104" toId="26">
</dataflow>
<dataflow id="154" from="kernel_data_V_1_17" to="kernel_data_V_1_17_load" fromId="105" toId="27">
</dataflow>
<dataflow id="155" from="kernel_data_V_1_18" to="kernel_data_V_1_18_load" fromId="106" toId="28">
</dataflow>
<dataflow id="156" from="kernel_data_V_1_19" to="kernel_data_V_1_19_load" fromId="107" toId="29">
</dataflow>
<dataflow id="157" from="kernel_data_V_1_20" to="kernel_data_V_1_20_load" fromId="108" toId="30">
</dataflow>
<dataflow id="158" from="kernel_data_V_1_21" to="kernel_data_V_1_21_load" fromId="109" toId="31">
</dataflow>
<dataflow id="159" from="kernel_data_V_1_22" to="kernel_data_V_1_22_load" fromId="110" toId="32">
</dataflow>
<dataflow id="160" from="kernel_data_V_1_23" to="kernel_data_V_1_23_load" fromId="111" toId="33">
</dataflow>
<dataflow id="161" from="kernel_data_V_1_24" to="kernel_data_V_1_24_load" fromId="112" toId="34">
</dataflow>
<dataflow id="162" from="kernel_data_V_1_25" to="kernel_data_V_1_25_load" fromId="113" toId="35">
</dataflow>
<dataflow id="163" from="kernel_data_V_1_26" to="kernel_data_V_1_26_load" fromId="114" toId="36">
</dataflow>
<dataflow id="164" from="kernel_data_V_1_27" to="kernel_data_V_1_27_load" fromId="115" toId="37">
</dataflow>
<dataflow id="165" from="kernel_data_V_1_28" to="kernel_data_V_1_28_load" fromId="116" toId="38">
</dataflow>
<dataflow id="166" from="kernel_data_V_1_29" to="kernel_data_V_1_29_load" fromId="117" toId="39">
</dataflow>
<dataflow id="167" from="kernel_data_V_1_30" to="kernel_data_V_1_30_load" fromId="118" toId="40">
</dataflow>
<dataflow id="168" from="kernel_data_V_1_31" to="kernel_data_V_1_31_load" fromId="119" toId="41">
</dataflow>
<dataflow id="169" from="kernel_data_V_1_32" to="kernel_data_V_1_32_load" fromId="120" toId="42">
</dataflow>
<dataflow id="170" from="kernel_data_V_1_33" to="kernel_data_V_1_33_load" fromId="121" toId="43">
</dataflow>
<dataflow id="171" from="kernel_data_V_1_34" to="kernel_data_V_1_34_load" fromId="122" toId="44">
</dataflow>
<dataflow id="172" from="kernel_data_V_1_35" to="kernel_data_V_1_35_load" fromId="123" toId="45">
</dataflow>
<dataflow id="174" from="_ssdm_op_Mux.ap_auto.36i8.i6" to="tmp" fromId="173" toId="46">
</dataflow>
<dataflow id="175" from="kernel_data_V_1_0_load" to="tmp" fromId="10" toId="46">
</dataflow>
<dataflow id="176" from="kernel_data_V_1_1_load" to="tmp" fromId="11" toId="46">
</dataflow>
<dataflow id="177" from="kernel_data_V_1_2_load" to="tmp" fromId="12" toId="46">
</dataflow>
<dataflow id="178" from="kernel_data_V_1_3_load" to="tmp" fromId="13" toId="46">
</dataflow>
<dataflow id="179" from="kernel_data_V_1_4_load" to="tmp" fromId="14" toId="46">
</dataflow>
<dataflow id="180" from="kernel_data_V_1_5_load" to="tmp" fromId="15" toId="46">
</dataflow>
<dataflow id="181" from="kernel_data_V_1_6_load" to="tmp" fromId="16" toId="46">
</dataflow>
<dataflow id="182" from="kernel_data_V_1_7_load" to="tmp" fromId="17" toId="46">
</dataflow>
<dataflow id="183" from="kernel_data_V_1_8_load" to="tmp" fromId="18" toId="46">
</dataflow>
<dataflow id="184" from="kernel_data_V_1_9_load" to="tmp" fromId="19" toId="46">
</dataflow>
<dataflow id="185" from="kernel_data_V_1_10_load" to="tmp" fromId="20" toId="46">
</dataflow>
<dataflow id="186" from="kernel_data_V_1_11_load" to="tmp" fromId="21" toId="46">
</dataflow>
<dataflow id="187" from="kernel_data_V_1_12_load" to="tmp" fromId="22" toId="46">
</dataflow>
<dataflow id="188" from="kernel_data_V_1_13_load" to="tmp" fromId="23" toId="46">
</dataflow>
<dataflow id="189" from="kernel_data_V_1_14_load" to="tmp" fromId="24" toId="46">
</dataflow>
<dataflow id="190" from="kernel_data_V_1_15_load" to="tmp" fromId="25" toId="46">
</dataflow>
<dataflow id="191" from="kernel_data_V_1_16_load" to="tmp" fromId="26" toId="46">
</dataflow>
<dataflow id="192" from="kernel_data_V_1_17_load" to="tmp" fromId="27" toId="46">
</dataflow>
<dataflow id="193" from="kernel_data_V_1_18_load" to="tmp" fromId="28" toId="46">
</dataflow>
<dataflow id="194" from="kernel_data_V_1_19_load" to="tmp" fromId="29" toId="46">
</dataflow>
<dataflow id="195" from="kernel_data_V_1_20_load" to="tmp" fromId="30" toId="46">
</dataflow>
<dataflow id="196" from="kernel_data_V_1_21_load" to="tmp" fromId="31" toId="46">
</dataflow>
<dataflow id="197" from="kernel_data_V_1_22_load" to="tmp" fromId="32" toId="46">
</dataflow>
<dataflow id="198" from="kernel_data_V_1_23_load" to="tmp" fromId="33" toId="46">
</dataflow>
<dataflow id="199" from="kernel_data_V_1_24_load" to="tmp" fromId="34" toId="46">
</dataflow>
<dataflow id="200" from="kernel_data_V_1_25_load" to="tmp" fromId="35" toId="46">
</dataflow>
<dataflow id="201" from="kernel_data_V_1_26_load" to="tmp" fromId="36" toId="46">
</dataflow>
<dataflow id="202" from="kernel_data_V_1_27_load" to="tmp" fromId="37" toId="46">
</dataflow>
<dataflow id="203" from="kernel_data_V_1_28_load" to="tmp" fromId="38" toId="46">
</dataflow>
<dataflow id="204" from="kernel_data_V_1_29_load" to="tmp" fromId="39" toId="46">
</dataflow>
<dataflow id="205" from="kernel_data_V_1_30_load" to="tmp" fromId="40" toId="46">
</dataflow>
<dataflow id="206" from="kernel_data_V_1_31_load" to="tmp" fromId="41" toId="46">
</dataflow>
<dataflow id="207" from="kernel_data_V_1_32_load" to="tmp" fromId="42" toId="46">
</dataflow>
<dataflow id="208" from="kernel_data_V_1_33_load" to="tmp" fromId="43" toId="46">
</dataflow>
<dataflow id="209" from="kernel_data_V_1_34_load" to="tmp" fromId="44" toId="46">
</dataflow>
<dataflow id="210" from="kernel_data_V_1_35_load" to="tmp" fromId="45" toId="46">
</dataflow>
<dataflow id="211" from="in_index7" to="tmp" fromId="8" toId="46">
</dataflow>
<dataflow id="212" from="w13_V" to="w13_V_addr" fromId="124" toId="47">
</dataflow>
<dataflow id="214" from="StgValue_213" to="w13_V_addr" fromId="213" toId="47">
</dataflow>
<dataflow id="215" from="zext_ln59" to="w13_V_addr" fromId="9" toId="47">
</dataflow>
<dataflow id="216" from="w13_V_addr" to="w13_V_load" fromId="47" toId="48">
</dataflow>
<dataflow id="217" from="in_index7" to="in_index" fromId="8" toId="49">
</dataflow>
<dataflow id="219" from="StgValue_218" to="in_index" fromId="218" toId="49">
</dataflow>
<dataflow id="220" from="in_index7" to="icmp_ln46" fromId="8" toId="50">
</dataflow>
<dataflow id="222" from="StgValue_221" to="icmp_ln46" fromId="221" toId="50">
</dataflow>
<dataflow id="223" from="w13_V_addr" to="w13_V_load" fromId="47" toId="52">
</dataflow>
<dataflow id="224" from="tmp" to="sext_ln1116" fromId="46" toId="53">
</dataflow>
<dataflow id="225" from="w13_V_load" to="sext_ln1118" fromId="52" toId="54">
</dataflow>
<dataflow id="226" from="sext_ln1116" to="r_V" fromId="53" toId="55">
</dataflow>
<dataflow id="227" from="sext_ln1118" to="r_V" fromId="54" toId="55">
</dataflow>
<dataflow id="229" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln" fromId="228" toId="56">
</dataflow>
<dataflow id="230" from="r_V" to="trunc_ln" fromId="55" toId="56">
</dataflow>
<dataflow id="232" from="StgValue_231" to="trunc_ln" fromId="231" toId="56">
</dataflow>
<dataflow id="234" from="StgValue_233" to="trunc_ln" fromId="233" toId="56">
</dataflow>
<dataflow id="236" from="StgValue_235" to="do_init" fromId="235" toId="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="br_ln46" to="do_init" fromId="7" toId="57">
</dataflow>
<dataflow id="239" from="StgValue_238" to="do_init" fromId="238" toId="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="br_ln46" to="do_init" fromId="69" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="241" from="StgValue_235" to="do_init" fromId="235" toId="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="br_ln32" to="do_init" fromId="51" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="244" from="StgValue_243" to="res_V_write_assign5" fromId="243" toId="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="br_ln46" to="res_V_write_assign5" fromId="7" toId="58">
</dataflow>
<dataflow id="246" from="acc_0_V" to="res_V_write_assign5" fromId="66" toId="58">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="247" from="br_ln46" to="res_V_write_assign5" fromId="69" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="248" from="StgValue_243" to="res_V_write_assign5" fromId="243" toId="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="br_ln32" to="res_V_write_assign5" fromId="51" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="250" from="do_init" to="br_ln0" fromId="57" toId="59">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecMemCore" to="specmemcore_ln33" fromId="251" toId="60">
</dataflow>
<dataflow id="253" from="w13_V" to="specmemcore_ln33" fromId="124" toId="60">
</dataflow>
<dataflow id="255" from="p_str17" to="specmemcore_ln33" fromId="254" toId="60">
</dataflow>
<dataflow id="257" from="p_str45" to="specmemcore_ln33" fromId="256" toId="60">
</dataflow>
<dataflow id="258" from="p_str17" to="specmemcore_ln33" fromId="254" toId="60">
</dataflow>
<dataflow id="260" from="StgValue_259" to="specmemcore_ln33" fromId="259" toId="60">
</dataflow>
<dataflow id="261" from="p_str17" to="specmemcore_ln33" fromId="254" toId="60">
</dataflow>
<dataflow id="262" from="p_str17" to="specmemcore_ln33" fromId="254" toId="60">
</dataflow>
<dataflow id="263" from="p_str17" to="specmemcore_ln33" fromId="254" toId="60">
</dataflow>
<dataflow id="264" from="p_str17" to="specmemcore_ln33" fromId="254" toId="60">
</dataflow>
<dataflow id="265" from="p_str17" to="specmemcore_ln33" fromId="254" toId="60">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecRegionEnd" to="empty_198" fromId="266" toId="61">
</dataflow>
<dataflow id="268" from="p_str44" to="empty_198" fromId="127" toId="61">
</dataflow>
<dataflow id="269" from="tmp_i" to="empty_198" fromId="6" toId="61">
</dataflow>
<dataflow id="271" from="_ssdm_op_SpecLoopName" to="specloopname_ln46" fromId="270" toId="63">
</dataflow>
<dataflow id="273" from="p_str47" to="specloopname_ln46" fromId="272" toId="63">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecRegionBegin" to="tmp_77_i" fromId="125" toId="64">
</dataflow>
<dataflow id="275" from="p_str47" to="tmp_77_i" fromId="272" toId="64">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecPipeline" to="specpipeline_ln47" fromId="276" toId="65">
</dataflow>
<dataflow id="279" from="StgValue_278" to="specpipeline_ln47" fromId="278" toId="65">
</dataflow>
<dataflow id="280" from="StgValue_278" to="specpipeline_ln47" fromId="278" toId="65">
</dataflow>
<dataflow id="281" from="StgValue_278" to="specpipeline_ln47" fromId="278" toId="65">
</dataflow>
<dataflow id="283" from="StgValue_282" to="specpipeline_ln47" fromId="282" toId="65">
</dataflow>
<dataflow id="284" from="p_str17" to="specpipeline_ln47" fromId="254" toId="65">
</dataflow>
<dataflow id="285" from="trunc_ln" to="acc_0_V" fromId="56" toId="66">
</dataflow>
<dataflow id="286" from="res_V_write_assign5" to="acc_0_V" fromId="58" toId="66">
</dataflow>
<dataflow id="287" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="266" toId="67">
</dataflow>
<dataflow id="288" from="p_str47" to="empty" fromId="272" toId="67">
</dataflow>
<dataflow id="289" from="tmp_77_i" to="empty" fromId="64" toId="67">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecLoopTripCount" to="empty_197" fromId="290" toId="68">
</dataflow>
<dataflow id="293" from="StgValue_292" to="empty_197" fromId="292" toId="68">
</dataflow>
<dataflow id="294" from="StgValue_292" to="empty_197" fromId="292" toId="68">
</dataflow>
<dataflow id="295" from="StgValue_292" to="empty_197" fromId="292" toId="68">
</dataflow>
<dataflow id="296" from="icmp_ln46" to="br_ln46" fromId="50" toId="69">
</dataflow>
<dataflow id="297" from="acc_0_V" to="return_ln32" fromId="66" toId="70">
</dataflow>
<dataflow id="298" from="icmp_ln46" to="StgValue_2" fromId="50" toId="2">
</dataflow>
<dataflow id="299" from="do_init" to="StgValue_5" fromId="57" toId="5">
</dataflow>
<dataflow id="300" from="icmp_ln46" to="StgValue_5" fromId="50" toId="5">
</dataflow>
<dataflow id="301" from="icmp_ln46" to="StgValue_3" fromId="50" toId="3">
</dataflow>
<dataflow id="302" from="icmp_ln46" to="StgValue_4" fromId="50" toId="4">
</dataflow>
</dataflows>


</stg>
