
RidiciJednotka.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000050  00800100  00001e72  00001f06  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e72  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000495  00800150  00800150  00001f56  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001f56  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001fb4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000360  00000000  00000000  00001ff4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003405  00000000  00000000  00002354  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000fd1  00000000  00000000  00005759  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011ae  00000000  00000000  0000672a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000880  00000000  00000000  000078d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d18  00000000  00000000  00008158  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001c67  00000000  00000000  00008e70  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000378  00000000  00000000  0000aad7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 49 00 	jmp	0x92	; 0x92 <__ctors_end>
       4:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
       8:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
       c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      10:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      14:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      18:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      1c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      20:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      24:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      28:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      2c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      30:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      34:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      38:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      3c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      40:	0c 94 f9 09 	jmp	0x13f2	; 0x13f2 <__vector_16>
      44:	0c 94 08 0a 	jmp	0x1410	; 0x1410 <__vector_17>
      48:	0c 94 17 0a 	jmp	0x142e	; 0x142e <__vector_18>
      4c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      50:	0c 94 0a 06 	jmp	0xc14	; 0xc14 <__vector_20>
      54:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      58:	0c 94 3a 06 	jmp	0xc74	; 0xc74 <__vector_22>
      5c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      60:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      64:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      68:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      6c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      70:	0c 94 ff 07 	jmp	0xffe	; 0xffe <__vector_28>
      74:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      78:	0c 94 2f 08 	jmp	0x105e	; 0x105e <__vector_30>
      7c:	ca 09       	sbc	r28, r10
      7e:	ce 09       	sbc	r28, r14
      80:	d2 09       	sbc	r29, r2
      82:	d6 09       	sbc	r29, r6
      84:	da 09       	sbc	r29, r10
      86:	de 09       	sbc	r29, r14
      88:	e2 09       	sbc	r30, r2
      8a:	e6 09       	sbc	r30, r6
      8c:	ea 09       	sbc	r30, r10
      8e:	ee 09       	sbc	r30, r14
      90:	f2 09       	sbc	r31, r2

00000092 <__ctors_end>:
      92:	11 24       	eor	r1, r1
      94:	1f be       	out	0x3f, r1	; 63
      96:	cf ef       	ldi	r28, 0xFF	; 255
      98:	d0 e1       	ldi	r29, 0x10	; 16
      9a:	de bf       	out	0x3e, r29	; 62
      9c:	cd bf       	out	0x3d, r28	; 61

0000009e <__do_copy_data>:
      9e:	11 e0       	ldi	r17, 0x01	; 1
      a0:	a0 e0       	ldi	r26, 0x00	; 0
      a2:	b1 e0       	ldi	r27, 0x01	; 1
      a4:	e2 e7       	ldi	r30, 0x72	; 114
      a6:	fe e1       	ldi	r31, 0x1E	; 30
      a8:	02 c0       	rjmp	.+4      	; 0xae <__do_copy_data+0x10>
      aa:	05 90       	lpm	r0, Z+
      ac:	0d 92       	st	X+, r0
      ae:	a0 35       	cpi	r26, 0x50	; 80
      b0:	b1 07       	cpc	r27, r17
      b2:	d9 f7       	brne	.-10     	; 0xaa <__do_copy_data+0xc>

000000b4 <__do_clear_bss>:
      b4:	25 e0       	ldi	r18, 0x05	; 5
      b6:	a0 e5       	ldi	r26, 0x50	; 80
      b8:	b1 e0       	ldi	r27, 0x01	; 1
      ba:	01 c0       	rjmp	.+2      	; 0xbe <.do_clear_bss_start>

000000bc <.do_clear_bss_loop>:
      bc:	1d 92       	st	X+, r1

000000be <.do_clear_bss_start>:
      be:	a5 3e       	cpi	r26, 0xE5	; 229
      c0:	b2 07       	cpc	r27, r18
      c2:	e1 f7       	brne	.-8      	; 0xbc <.do_clear_bss_loop>
      c4:	0e 94 49 0a 	call	0x1492	; 0x1492 <main>
      c8:	0c 94 37 0f 	jmp	0x1e6e	; 0x1e6e <_exit>

000000cc <__bad_interrupt>:
      cc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d0 <adc_init>:

word adc_data;

void adc_init(void)
{
  ADCSRA = BV(ADEN) | 7; // clk / 128
      d0:	87 e8       	ldi	r24, 0x87	; 135
      d2:	80 93 7a 00 	sts	0x007A, r24
  ADCSRB = 0;
      d6:	10 92 7b 00 	sts	0x007B, r1
  DIDR0 = 0xFF; // all pin C is analog
      da:	8f ef       	ldi	r24, 0xFF	; 255
      dc:	80 93 7e 00 	sts	0x007E, r24
  ADMUX  = 0;
      e0:	10 92 7c 00 	sts	0x007C, r1
  adc_data = 0;
      e4:	10 92 6d 01 	sts	0x016D, r1
      e8:	10 92 6c 01 	sts	0x016C, r1
      ec:	08 95       	ret

000000ee <adc_read>:
}

uint16_t adc_read (uint8_t channel)
{

  ADMUX = (channel & 7);
      ee:	87 70       	andi	r24, 0x07	; 7
      f0:	80 93 7c 00 	sts	0x007C, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      f4:	86 ef       	ldi	r24, 0xF6	; 246
      f6:	8a 95       	dec	r24
      f8:	f1 f7       	brne	.-4      	; 0xf6 <adc_read+0x8>
  _delay_us(50);
  ADCSRA |= BV(ADSC);
      fa:	ea e7       	ldi	r30, 0x7A	; 122
      fc:	f0 e0       	ldi	r31, 0x00	; 0
      fe:	80 81       	ld	r24, Z
     100:	80 64       	ori	r24, 0x40	; 64
     102:	80 83       	st	Z, r24

  while ((ADCSRA & BV(ADSC)) > 0 );
     104:	80 81       	ld	r24, Z
     106:	86 fd       	sbrc	r24, 6
     108:	fd cf       	rjmp	.-6      	; 0x104 <adc_read+0x16>

  return (ADC);
     10a:	80 91 78 00 	lds	r24, 0x0078
     10e:	90 91 79 00 	lds	r25, 0x0079
}
     112:	08 95       	ret

00000114 <Ddebug>:

Ttripac debug_buf;

void Ddebug(void)
{
  debug_buf.n.addr = 20;
     114:	ee e6       	ldi	r30, 0x6E	; 110
     116:	f1 e0       	ldi	r31, 0x01	; 1
     118:	84 e1       	ldi	r24, 0x14	; 20
     11a:	80 83       	st	Z, r24
  debug_buf.n.cmd = 5;
     11c:	85 e0       	ldi	r24, 0x05	; 5
     11e:	81 83       	std	Z+1, r24	; 0x01
  debug_buf.n.val.b.b0 = uart1_buf_pac_rx.b[0];
     120:	a5 e3       	ldi	r26, 0x35	; 53
     122:	b5 e0       	ldi	r27, 0x05	; 5
     124:	8c 91       	ld	r24, X
     126:	84 83       	std	Z+4, r24	; 0x04
  debug_buf.n.val.b.b1 = uart1_buf_pac_rx.b[1];
     128:	11 96       	adiw	r26, 0x01	; 1
     12a:	8c 91       	ld	r24, X
     12c:	11 97       	sbiw	r26, 0x01	; 1
     12e:	85 83       	std	Z+5, r24	; 0x05
  debug_buf.n.val.b.b2 = uart1_buf_pac_rx.b[2];
     130:	12 96       	adiw	r26, 0x02	; 2
     132:	8c 91       	ld	r24, X
     134:	86 83       	std	Z+6, r24	; 0x06
  debug_buf.n.val.b.b3 = Dcount;
     136:	80 91 50 01 	lds	r24, 0x0150
     13a:	87 83       	std	Z+7, r24	; 0x07
  uart0_put_data((byte*) &debug_buf);
     13c:	cf 01       	movw	r24, r30
     13e:	0e 94 50 07 	call	0xea0	; 0xea0 <uart0_put_data>
     142:	08 95       	ret

00000144 <modzm_parse>:

void modzm_parse(void)
{
    // data is in TB_BufIn

	switch (TB_Decode()) {
     144:	0e 94 c9 02 	call	0x592	; 0x592 <TB_Decode>
     148:	8f 30       	cpi	r24, 0x0F	; 15
     14a:	19 f0       	breq	.+6      	; 0x152 <modzm_parse+0xe>
     14c:	8e 3f       	cpi	r24, 0xFE	; 254
     14e:	a9 f0       	breq	.+42     	; 0x17a <modzm_parse+0x36>
     150:	08 95       	ret
		case TB_CMD_GIO:
			// analog inputs
			if (TB_bufIn[TB_BUF_TYPE] < 8)
     152:	80 91 c9 01 	lds	r24, 0x01C9
     156:	88 30       	cpi	r24, 0x08	; 8
     158:	48 f4       	brcc	.+18     	; 0x16c <modzm_parse+0x28>
			{
				TB_SendAck(TB_ERR_OK, adc_read(TB_bufIn[TB_BUF_TYPE]));
     15a:	0e 94 77 00 	call	0xee	; 0xee <adc_read>
     15e:	ac 01       	movw	r20, r24
     160:	60 e0       	ldi	r22, 0x00	; 0
     162:	70 e0       	ldi	r23, 0x00	; 0
     164:	84 e6       	ldi	r24, 0x64	; 100
     166:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
     16a:	08 95       	ret
			}
			else
			{
				TB_SendAck(TB_ERR_TYPE, 0);
     16c:	40 e0       	ldi	r20, 0x00	; 0
     16e:	50 e0       	ldi	r21, 0x00	; 0
     170:	ba 01       	movw	r22, r20
     172:	83 e0       	ldi	r24, 0x03	; 3
     174:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
     178:	08 95       	ret
			}
		break;
		case TB_CMD_DEBUG:
			//TB_SendAck(TB_ERR_OK, 12345);
			switch (TB_bufIn[TB_BUF_TYPE])
     17a:	80 91 c9 01 	lds	r24, 0x01C9
     17e:	81 30       	cpi	r24, 0x01	; 1
     180:	69 f0       	breq	.+26     	; 0x19c <modzm_parse+0x58>
     182:	28 f0       	brcs	.+10     	; 0x18e <modzm_parse+0x4a>
     184:	82 30       	cpi	r24, 0x02	; 2
     186:	b1 f0       	breq	.+44     	; 0x1b4 <modzm_parse+0x70>
     188:	83 30       	cpi	r24, 0x03	; 3
     18a:	d9 f0       	breq	.+54     	; 0x1c2 <modzm_parse+0x7e>
     18c:	08 95       	ret
			{
				case 0:
					TB_SendAck(TB_ERR_OK, ((dword) 0 << 24) | ((dword) 0 << 16) | ((dword) 0 << 8));
     18e:	40 e0       	ldi	r20, 0x00	; 0
     190:	50 e0       	ldi	r21, 0x00	; 0
     192:	ba 01       	movw	r22, r20
     194:	84 e6       	ldi	r24, 0x64	; 100
     196:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
					//TB_SendAckOK();
				break;
     19a:	08 95       	ret
				case 1: // get uart status
					TB_SendAck(TB_ERR_OK, ((dword) 0 << 16) | ((dword) uart1_status << 8) | ((dword) uart0_status));
     19c:	80 91 61 01 	lds	r24, 0x0161
     1a0:	40 91 56 01 	lds	r20, 0x0156
     1a4:	50 e0       	ldi	r21, 0x00	; 0
     1a6:	60 e0       	ldi	r22, 0x00	; 0
     1a8:	70 e0       	ldi	r23, 0x00	; 0
     1aa:	58 2b       	or	r21, r24
     1ac:	84 e6       	ldi	r24, 0x64	; 100
     1ae:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
				break;
     1b2:	08 95       	ret
        case 2: // clear statuses
          uart1_status = 0;
     1b4:	10 92 61 01 	sts	0x0161, r1
          uart0_status = 0;
     1b8:	10 92 56 01 	sts	0x0156, r1
          TB_SendAckOK();
     1bc:	0e 94 b4 05 	call	0xb68	; 0xb68 <TB_SendAckOK>
          break;
     1c0:	08 95       	ret
        case 3: // test uart1
          Ddebug();
     1c2:	0e 94 8a 00 	call	0x114	; 0x114 <Ddebug>
     1c6:	08 95       	ret

000001c8 <pp_processRequests>:
{
	//  byte dataindex;
	byte i;
	byte addr;

	if (pp_f_frompc)
     1c8:	80 91 93 01 	lds	r24, 0x0193
     1cc:	88 23       	and	r24, r24
     1ce:	c1 f0       	breq	.+48     	; 0x200 <pp_processRequests+0x38>
	{ 
		// some data in main packet buffer
		addr = pp_buf_pc.n.addr;
		if (addr == 0)
     1d0:	80 91 8a 01 	lds	r24, 0x018A
     1d4:	81 11       	cpse	r24, r1
     1d6:	0e c0       	rjmp	.+28     	; 0x1f4 <pp_processRequests+0x2c>
     1d8:	ea e8       	ldi	r30, 0x8A	; 138
     1da:	f1 e0       	ldi	r31, 0x01	; 1
     1dc:	a7 ec       	ldi	r26, 0xC7	; 199
     1de:	b1 e0       	ldi	r27, 0x01	; 1
     1e0:	23 e9       	ldi	r18, 0x93	; 147
     1e2:	31 e0       	ldi	r19, 0x01	; 1
		{
			// data for us
			for (i=0; i<9; i++)
			{
				TB_bufIn[i] = pp_buf_pc.b[i];
     1e4:	81 91       	ld	r24, Z+
     1e6:	8d 93       	st	X+, r24
		// some data in main packet buffer
		addr = pp_buf_pc.n.addr;
		if (addr == 0)
		{
			// data for us
			for (i=0; i<9; i++)
     1e8:	e2 17       	cp	r30, r18
     1ea:	f3 07       	cpc	r31, r19
     1ec:	d9 f7       	brne	.-10     	; 0x1e4 <pp_processRequests+0x1c>
			{
				TB_bufIn[i] = pp_buf_pc.b[i];
			}
			modzm_parse();
     1ee:	0e 94 a2 00 	call	0x144	; 0x144 <modzm_parse>
     1f2:	04 c0       	rjmp	.+8      	; 0x1fc <pp_processRequests+0x34>
	    }
		else
		{
			// data to internal
			uart1_put_data((byte *) &pp_buf_pc);
     1f4:	8a e8       	ldi	r24, 0x8A	; 138
     1f6:	91 e0       	ldi	r25, 0x01	; 1
     1f8:	0e 94 7d 09 	call	0x12fa	; 0x12fa <uart1_put_data>
		}
		pp_f_frompc = FALSE;
     1fc:	10 92 93 01 	sts	0x0193, r1
     200:	08 95       	ret

00000202 <pp_SendResponses>:
void pp_SendResponses(void)
{
//  byte i;

  // local to PC
  if (pp_f_fromdev) {
     202:	80 91 80 01 	lds	r24, 0x0180
     206:	88 23       	and	r24, r24
     208:	31 f0       	breq	.+12     	; 0x216 <pp_SendResponses+0x14>
    uart0_put_data((byte *) &pp_buf_dev);
     20a:	87 e7       	ldi	r24, 0x77	; 119
     20c:	91 e0       	ldi	r25, 0x01	; 1
     20e:	0e 94 50 07 	call	0xea0	; 0xea0 <uart0_put_data>
    pp_f_fromdev = false;
     212:	10 92 80 01 	sts	0x0180, r1
     216:	08 95       	ret

00000218 <pp_receive_PC>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart0_flags.data_receive_error) {
     218:	80 91 55 01 	lds	r24, 0x0155
     21c:	84 ff       	sbrs	r24, 4
     21e:	05 c0       	rjmp	.+10     	; 0x22a <pp_receive_PC+0x12>
    uart0_flags.data_receive_error = FALSE;
     220:	80 91 55 01 	lds	r24, 0x0155
     224:	8f 7e       	andi	r24, 0xEF	; 239
     226:	80 93 55 01 	sts	0x0155, r24
    //pp_f_frompc = TRUE;
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
     22a:	80 91 55 01 	lds	r24, 0x0155
     22e:	83 ff       	sbrs	r24, 3
     230:	11 c0       	rjmp	.+34     	; 0x254 <pp_receive_PC+0x3c>
    data_ptr = uart0_get_data_begin();
     232:	0e 94 2e 07 	call	0xe5c	; 0xe5c <uart0_get_data_begin>
     236:	dc 01       	movw	r26, r24
     238:	ea e8       	ldi	r30, 0x8A	; 138
     23a:	f1 e0       	ldi	r31, 0x01	; 1
     23c:	23 e9       	ldi	r18, 0x93	; 147
     23e:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<TRI_LEN; i++) {
      pp_buf_pc.b[i] = (*data_ptr);
     240:	8d 91       	ld	r24, X+
     242:	81 93       	st	Z+, r24
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
    data_ptr = uart0_get_data_begin();
    for(i=0; i<TRI_LEN; i++) {
     244:	e2 17       	cp	r30, r18
     246:	f3 07       	cpc	r31, r19
     248:	d9 f7       	brne	.-10     	; 0x240 <pp_receive_PC+0x28>
      pp_buf_pc.b[i] = (*data_ptr);
      data_ptr++;      
    }
    uart0_get_data_end();
     24a:	0e 94 3f 07 	call	0xe7e	; 0xe7e <uart0_get_data_end>
    pp_f_frompc = TRUE;
     24e:	81 e0       	ldi	r24, 0x01	; 1
     250:	80 93 93 01 	sts	0x0193, r24
     254:	08 95       	ret

00000256 <pp_receive_own>:
void pp_receive_own(void)
{
	byte * data_ptr;
	byte i;
  
	if(!pp_f_fromdev)
     256:	80 91 80 01 	lds	r24, 0x0180
     25a:	81 11       	cpse	r24, r1
     25c:	14 c0       	rjmp	.+40     	; 0x286 <pp_receive_own+0x30>
	{
		if (TB_send_flag)
     25e:	80 91 53 01 	lds	r24, 0x0153
     262:	88 23       	and	r24, r24
     264:	81 f0       	breq	.+32     	; 0x286 <pp_receive_own+0x30>
		{
			
			TB_send_flag = FALSE;
     266:	10 92 53 01 	sts	0x0153, r1
     26a:	a7 eb       	ldi	r26, 0xB7	; 183
     26c:	b1 e0       	ldi	r27, 0x01	; 1
     26e:	e7 e7       	ldi	r30, 0x77	; 119
     270:	f1 e0       	ldi	r31, 0x01	; 1
     272:	20 e8       	ldi	r18, 0x80	; 128
     274:	31 e0       	ldi	r19, 0x01	; 1
			data_ptr = TB_bufOut;
			for(i=0; i<TRI_LEN; i++)
			{
				pp_buf_dev.b[i] = (*data_ptr);
     276:	8d 91       	ld	r24, X+
     278:	81 93       	st	Z+, r24
		if (TB_send_flag)
		{
			
			TB_send_flag = FALSE;
			data_ptr = TB_bufOut;
			for(i=0; i<TRI_LEN; i++)
     27a:	e2 17       	cp	r30, r18
     27c:	f3 07       	cpc	r31, r19
     27e:	d9 f7       	brne	.-10     	; 0x276 <pp_receive_own+0x20>
			{
				pp_buf_dev.b[i] = (*data_ptr);
				data_ptr++;      
			}	  
			pp_f_fromdev = TRUE;
     280:	81 e0       	ldi	r24, 0x01	; 1
     282:	80 93 80 01 	sts	0x0180, r24
     286:	08 95       	ret

00000288 <pp_receive_int>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart1_flags.data_receive_error) {
     288:	80 91 60 01 	lds	r24, 0x0160
     28c:	84 ff       	sbrs	r24, 4
     28e:	0a c0       	rjmp	.+20     	; 0x2a4 <pp_receive_int+0x1c>
    uart1_flags.data_receive_error = FALSE;
     290:	80 91 60 01 	lds	r24, 0x0160
     294:	8f 7e       	andi	r24, 0xEF	; 239
     296:	80 93 60 01 	sts	0x0160, r24
    Dcount += 16;
     29a:	80 91 50 01 	lds	r24, 0x0150
     29e:	80 5f       	subi	r24, 0xF0	; 240
     2a0:	80 93 50 01 	sts	0x0150, r24
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
     2a4:	80 91 80 01 	lds	r24, 0x0180
     2a8:	81 11       	cpse	r24, r1
     2aa:	1a c0       	rjmp	.+52     	; 0x2e0 <pp_receive_int+0x58>
    if (uart1_flags.data_received) {
     2ac:	80 91 60 01 	lds	r24, 0x0160
     2b0:	83 ff       	sbrs	r24, 3
     2b2:	16 c0       	rjmp	.+44     	; 0x2e0 <pp_receive_int+0x58>
      Dcount++;
     2b4:	80 91 50 01 	lds	r24, 0x0150
     2b8:	8f 5f       	subi	r24, 0xFF	; 255
     2ba:	80 93 50 01 	sts	0x0150, r24
      data_ptr = uart1_get_data_begin();
     2be:	0e 94 4f 09 	call	0x129e	; 0x129e <uart1_get_data_begin>
     2c2:	dc 01       	movw	r26, r24
     2c4:	e7 e7       	ldi	r30, 0x77	; 119
     2c6:	f1 e0       	ldi	r31, 0x01	; 1
     2c8:	20 e8       	ldi	r18, 0x80	; 128
     2ca:	31 e0       	ldi	r19, 0x01	; 1
      for(i=0; i<TRI_LEN; i++) {
        pp_buf_dev.b[i] = (*data_ptr);
     2cc:	8d 91       	ld	r24, X+
     2ce:	81 93       	st	Z+, r24
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
    if (uart1_flags.data_received) {
      Dcount++;
      data_ptr = uart1_get_data_begin();
      for(i=0; i<TRI_LEN; i++) {
     2d0:	e2 17       	cp	r30, r18
     2d2:	f3 07       	cpc	r31, r19
     2d4:	d9 f7       	brne	.-10     	; 0x2cc <pp_receive_int+0x44>
        pp_buf_dev.b[i] = (*data_ptr);
        data_ptr++;      
      }
      uart1_get_data_end();
     2d6:	0e 94 6c 09 	call	0x12d8	; 0x12d8 <uart1_get_data_end>
      pp_f_fromdev = TRUE;
     2da:	81 e0       	ldi	r24, 0x01	; 1
     2dc:	80 93 80 01 	sts	0x0180, r24
     2e0:	08 95       	ret

000002e2 <pp_init>:
/**********************************************************/

//----------------------------------------------------------
void pp_init(void)
{
  pp_f_fromdev = FALSE;
     2e2:	10 92 80 01 	sts	0x0180, r1
  pp_f_frompc = FALSE;
     2e6:	10 92 93 01 	sts	0x0193, r1
     2ea:	08 95       	ret

000002ec <pp_loop>:

//----------------------------------------------------------
void pp_loop(void)
{
  // from PC to devs
  pp_receive_PC();
     2ec:	0e 94 0c 01 	call	0x218	; 0x218 <pp_receive_PC>
  pp_processRequests();
     2f0:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <pp_processRequests>
  
  // from devs to PC
  pp_receive_own();  // ZM
     2f4:	0e 94 2b 01 	call	0x256	; 0x256 <pp_receive_own>
  pp_receive_int();  // rack
     2f8:	0e 94 44 01 	call	0x288	; 0x288 <pp_receive_int>
  pp_SendResponses();
     2fc:	0e 94 01 01 	call	0x202	; 0x202 <pp_SendResponses>
     300:	08 95       	ret

00000302 <delay>:
//
// Delay function
//	
//-------------------------------------------------------------------------------------------------
void delay(void)
{
     302:	cf 93       	push	r28
     304:	df 93       	push	r29
     306:	1f 92       	push	r1
     308:	cd b7       	in	r28, 0x3d	; 61
     30a:	de b7       	in	r29, 0x3e	; 62
volatile unsigned char i;
for(i = 0; i < (F_CPU/1000000); i++)
     30c:	19 82       	std	Y+1, r1	; 0x01
     30e:	89 81       	ldd	r24, Y+1	; 0x01
     310:	81 11       	cpse	r24, r1
     312:	07 c0       	rjmp	.+14     	; 0x322 <delay+0x20>
  {
  asm("nop");
     314:	00 00       	nop
//	
//-------------------------------------------------------------------------------------------------
void delay(void)
{
volatile unsigned char i;
for(i = 0; i < (F_CPU/1000000); i++)
     316:	89 81       	ldd	r24, Y+1	; 0x01
     318:	8f 5f       	subi	r24, 0xFF	; 255
     31a:	89 83       	std	Y+1, r24	; 0x01
     31c:	89 81       	ldd	r24, Y+1	; 0x01
     31e:	88 23       	and	r24, r24
     320:	c9 f3       	breq	.-14     	; 0x314 <delay+0x12>
  {
  asm("nop");
  }
}
     322:	0f 90       	pop	r0
     324:	df 91       	pop	r29
     326:	cf 91       	pop	r28
     328:	08 95       	ret

0000032a <GLCD_InitalizeInterface>:
// Ports intalization
//
//-------------------------------------------------------------------------------------------------
void GLCD_InitalizeInterface(void)
{
GLCD_DATA_DDR = 0xFF;
     32a:	8f ef       	ldi	r24, 0xFF	; 255
     32c:	84 b9       	out	0x04, r24	; 4
GLCD_CTRL_DDR = ((1 << GLCD_WR) | (1 << GLCD_RD) | (1 << GLCD_CD) | (1 << GLCD_RESET) | (1 << GLCD_FS));
     32e:	88 ef       	ldi	r24, 0xF8	; 248
     330:	87 b9       	out	0x07, r24	; 7
GLCD_CTRL_PORT |= ((1 << GLCD_WR) | (1 << GLCD_RD) | (1 << GLCD_CD) | (1 << GLCD_RESET) | (1 << GLCD_FS));
     332:	88 b1       	in	r24, 0x08	; 8
     334:	88 6f       	ori	r24, 0xF8	; 248
     336:	88 b9       	out	0x08, r24	; 8
     338:	08 95       	ret

0000033a <GLCD_ChceckStatus>:
//
//-------------------------------------------------------------------------------------------------
unsigned char GLCD_ChceckStatus(void)
{
uint8_t tmp;
GLCD_DATA_DDR = 0x00;
     33a:	14 b8       	out	0x04, r1	; 4

GLCD_CTRL_PORT &= ~(1 << GLCD_RD);
     33c:	46 98       	cbi	0x08, 6	; 8
delay();
     33e:	0e 94 81 01 	call	0x302	; 0x302 <delay>
tmp = GLCD_DATA_PIN;
     342:	83 b1       	in	r24, 0x03	; 3
GLCD_DATA_DDR = 0xFF;
     344:	9f ef       	ldi	r25, 0xFF	; 255
     346:	94 b9       	out	0x04, r25	; 4
GLCD_CTRL_PORT |= (1 << GLCD_RD);
     348:	46 9a       	sbi	0x08, 6	; 8
return tmp;
}
     34a:	08 95       	ret

0000034c <GLCD_WriteCommand>:
//
// Writes instruction 
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteCommand(unsigned char command)
{
     34c:	cf 93       	push	r28
     34e:	c8 2f       	mov	r28, r24
while(!(GLCD_ChceckStatus()&0x03));
     350:	0e 94 9d 01 	call	0x33a	; 0x33a <GLCD_ChceckStatus>
     354:	83 70       	andi	r24, 0x03	; 3
     356:	e1 f3       	breq	.-8      	; 0x350 <GLCD_WriteCommand+0x4>
GLCD_DATA_PORT = command;
     358:	c5 b9       	out	0x05, r28	; 5

GLCD_CTRL_PORT &= ~(1 << GLCD_WR);
     35a:	47 98       	cbi	0x08, 7	; 8
delay();
     35c:	0e 94 81 01 	call	0x302	; 0x302 <delay>
GLCD_CTRL_PORT |= (1 << GLCD_WR);
     360:	47 9a       	sbi	0x08, 7	; 8
}
     362:	cf 91       	pop	r28
     364:	08 95       	ret

00000366 <GLCD_WriteData>:
//
// Writes data
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteData(unsigned char data)
{
     366:	cf 93       	push	r28
     368:	c8 2f       	mov	r28, r24
while(!(GLCD_ChceckStatus()&0x03));
     36a:	0e 94 9d 01 	call	0x33a	; 0x33a <GLCD_ChceckStatus>
     36e:	83 70       	andi	r24, 0x03	; 3
     370:	e1 f3       	breq	.-8      	; 0x36a <GLCD_WriteData+0x4>
GLCD_DATA_PORT = data;
     372:	c5 b9       	out	0x05, r28	; 5

GLCD_CTRL_PORT &= ~((1 << GLCD_WR) | (1 << GLCD_CD));
     374:	88 b1       	in	r24, 0x08	; 8
     376:	8f 75       	andi	r24, 0x5F	; 95
     378:	88 b9       	out	0x08, r24	; 8
delay();
     37a:	0e 94 81 01 	call	0x302	; 0x302 <delay>
GLCD_CTRL_PORT |= ((1 << GLCD_WR) | (1 << GLCD_CD));
     37e:	88 b1       	in	r24, 0x08	; 8
     380:	80 6a       	ori	r24, 0xA0	; 160
     382:	88 b9       	out	0x08, r24	; 8
}
     384:	cf 91       	pop	r28
     386:	08 95       	ret

00000388 <GLCD_SetAddressPointer>:
//
// Sets address pointer for display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_SetAddressPointer(unsigned int address)
{
     388:	cf 93       	push	r28
     38a:	c9 2f       	mov	r28, r25
GLCD_WriteData(address & 0xFF);
     38c:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
GLCD_WriteData(address >> 8);
     390:	8c 2f       	mov	r24, r28
     392:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
GLCD_WriteCommand(T6963_SET_ADDRESS_POINTER);
     396:	84 e2       	ldi	r24, 0x24	; 36
     398:	0e 94 a6 01 	call	0x34c	; 0x34c <GLCD_WriteCommand>
}
     39c:	cf 91       	pop	r28
     39e:	08 95       	ret

000003a0 <GLCD_TextGoTo>:
//-------------------------------------------------------------------------------------------------
void GLCD_TextGoTo(unsigned char x, unsigned char y)
{
	unsigned int address;

	address = GLCD_TEXT_HOME +  x + (GLCD_TEXT_AREA * y);
     3a0:	2e e1       	ldi	r18, 0x1E	; 30
     3a2:	62 9f       	mul	r22, r18
     3a4:	b0 01       	movw	r22, r0
     3a6:	11 24       	eor	r1, r1

	GLCD_SetAddressPointer(address);
     3a8:	9b 01       	movw	r18, r22
     3aa:	28 0f       	add	r18, r24
     3ac:	31 1d       	adc	r19, r1
     3ae:	c9 01       	movw	r24, r18
     3b0:	0e 94 c4 01 	call	0x388	; 0x388 <GLCD_SetAddressPointer>
     3b4:	08 95       	ret

000003b6 <GLCD_WriteDisplayData>:
// Writes display data and increment address pointer
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteDisplayData(unsigned char x)
{
GLCD_WriteData(x);
     3b6:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
GLCD_WriteCommand(T6963_DATA_WRITE_AND_INCREMENT);
     3ba:	80 ec       	ldi	r24, 0xC0	; 192
     3bc:	0e 94 a6 01 	call	0x34c	; 0x34c <GLCD_WriteCommand>
     3c0:	08 95       	ret

000003c2 <GLCD_ClearText>:
//
// Clears text area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearText(void)
{
     3c2:	cf 93       	push	r28
     3c4:	df 93       	push	r29
	int i;
	GLCD_SetAddressPointer(GLCD_TEXT_HOME);
     3c6:	80 e0       	ldi	r24, 0x00	; 0
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	0e 94 c4 01 	call	0x388	; 0x388 <GLCD_SetAddressPointer>
     3ce:	c0 ee       	ldi	r28, 0xE0	; 224
     3d0:	d1 e0       	ldi	r29, 0x01	; 1

	for(i = 0; i < GLCD_TEXT_SIZE; i++)
	{
		GLCD_WriteDisplayData(0);
     3d2:	80 e0       	ldi	r24, 0x00	; 0
     3d4:	0e 94 db 01 	call	0x3b6	; 0x3b6 <GLCD_WriteDisplayData>
     3d8:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearText(void)
{
	int i;
	GLCD_SetAddressPointer(GLCD_TEXT_HOME);

	for(i = 0; i < GLCD_TEXT_SIZE; i++)
     3da:	d9 f7       	brne	.-10     	; 0x3d2 <GLCD_ClearText+0x10>
	{
		GLCD_WriteDisplayData(0);
	}
}
     3dc:	df 91       	pop	r29
     3de:	cf 91       	pop	r28
     3e0:	08 95       	ret

000003e2 <GLCD_ClearCG>:
//
// Clears characters generator area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearCG(void)
{
     3e2:	cf 93       	push	r28
     3e4:	df 93       	push	r29
	unsigned int i;
	GLCD_SetAddressPointer(GLCD_EXTERNAL_CG_HOME);
     3e6:	80 e0       	ldi	r24, 0x00	; 0
     3e8:	90 e1       	ldi	r25, 0x10	; 16
     3ea:	0e 94 c4 01 	call	0x388	; 0x388 <GLCD_SetAddressPointer>
     3ee:	c0 e0       	ldi	r28, 0x00	; 0
     3f0:	d8 e0       	ldi	r29, 0x08	; 8
	
	for(i = 0; i < 256 * 8; i++)
	{
		GLCD_WriteDisplayData(0);
     3f2:	80 e0       	ldi	r24, 0x00	; 0
     3f4:	0e 94 db 01 	call	0x3b6	; 0x3b6 <GLCD_WriteDisplayData>
     3f8:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearCG(void)
{
	unsigned int i;
	GLCD_SetAddressPointer(GLCD_EXTERNAL_CG_HOME);
	
	for(i = 0; i < 256 * 8; i++)
     3fa:	d9 f7       	brne	.-10     	; 0x3f2 <GLCD_ClearCG+0x10>
	{
		GLCD_WriteDisplayData(0);
	}
}
     3fc:	df 91       	pop	r29
     3fe:	cf 91       	pop	r28
     400:	08 95       	ret

00000402 <GLCD_ClearGraphic>:
//
// Clears graphics area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearGraphic(void)
{
     402:	cf 93       	push	r28
     404:	df 93       	push	r29
	int i;
	GLCD_SetAddressPointer(GLCD_GRAPHIC_HOME);
     406:	80 ee       	ldi	r24, 0xE0	; 224
     408:	91 e0       	ldi	r25, 0x01	; 1
     40a:	0e 94 c4 01 	call	0x388	; 0x388 <GLCD_SetAddressPointer>
     40e:	c0 e0       	ldi	r28, 0x00	; 0
     410:	df e0       	ldi	r29, 0x0F	; 15

	for(i = 0; i < GLCD_GRAPHIC_SIZE; i++)
	{
		GLCD_WriteDisplayData(0x00);
     412:	80 e0       	ldi	r24, 0x00	; 0
     414:	0e 94 db 01 	call	0x3b6	; 0x3b6 <GLCD_WriteDisplayData>
     418:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearGraphic(void)
{
	int i;
	GLCD_SetAddressPointer(GLCD_GRAPHIC_HOME);

	for(i = 0; i < GLCD_GRAPHIC_SIZE; i++)
     41a:	d9 f7       	brne	.-10     	; 0x412 <GLCD_ClearGraphic+0x10>
	{
		GLCD_WriteDisplayData(0x00);
	}
}
     41c:	df 91       	pop	r29
     41e:	cf 91       	pop	r28
     420:	08 95       	ret

00000422 <GLCD_WriteChar>:
// Writes a single character (ASCII code) to display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteChar(char charCode)
{
	GLCD_WriteDisplayData(charCode - 32);
     422:	80 52       	subi	r24, 0x20	; 32
     424:	0e 94 db 01 	call	0x3b6	; 0x3b6 <GLCD_WriteDisplayData>
     428:	08 95       	ret

0000042a <GLCD_WriteString>:
//
// Writes null-terminated string to display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteString(char * string)
{
     42a:	cf 93       	push	r28
     42c:	df 93       	push	r29
     42e:	ec 01       	movw	r28, r24
	while(*string)
     430:	88 81       	ld	r24, Y
     432:	88 23       	and	r24, r24
     434:	31 f0       	breq	.+12     	; 0x442 <GLCD_WriteString+0x18>
     436:	21 96       	adiw	r28, 0x01	; 1
	{
		GLCD_WriteChar(*string++);
     438:	0e 94 11 02 	call	0x422	; 0x422 <GLCD_WriteChar>
// Writes null-terminated string to display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteString(char * string)
{
	while(*string)
     43c:	89 91       	ld	r24, Y+
     43e:	81 11       	cpse	r24, r1
     440:	fb cf       	rjmp	.-10     	; 0x438 <GLCD_WriteString+0xe>
	{
		GLCD_WriteChar(*string++);
	}
}
     442:	df 91       	pop	r29
     444:	cf 91       	pop	r28
     446:	08 95       	ret

00000448 <GLCD_Initalize>:
// Display initalization
//
//-------------------------------------------------------------------------------------------------
void GLCD_Initalize(void)
{
	GLCD_InitalizeInterface();
     448:	0e 94 95 01 	call	0x32a	; 0x32a <GLCD_InitalizeInterface>

	GLCD_CTRL_PORT &= ~(1 << GLCD_RESET);
     44c:	44 98       	cbi	0x08, 4	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     44e:	89 ef       	ldi	r24, 0xF9	; 249
     450:	90 e0       	ldi	r25, 0x00	; 0
     452:	01 97       	sbiw	r24, 0x01	; 1
     454:	f1 f7       	brne	.-4      	; 0x452 <GLCD_Initalize+0xa>
     456:	00 c0       	rjmp	.+0      	; 0x458 <GLCD_Initalize+0x10>
     458:	00 00       	nop
	_delay_ms(1);
	GLCD_CTRL_PORT |= (1 << GLCD_RESET);
     45a:	44 9a       	sbi	0x08, 4	; 8

	if(GLCD_FONT_WIDTH == 8)
	{
		GLCD_CTRL_PORT &= ~(1 << GLCD_FS);
     45c:	43 98       	cbi	0x08, 3	; 8
	}

	GLCD_WriteData(GLCD_GRAPHIC_HOME & 0xFF);
     45e:	80 ee       	ldi	r24, 0xE0	; 224
     460:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
	GLCD_WriteData(GLCD_GRAPHIC_HOME >> 8);
     464:	81 e0       	ldi	r24, 0x01	; 1
     466:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_GRAPHIC_HOME_ADDRESS);
     46a:	82 e4       	ldi	r24, 0x42	; 66
     46c:	0e 94 a6 01 	call	0x34c	; 0x34c <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_GRAPHIC_AREA);
     470:	8e e1       	ldi	r24, 0x1E	; 30
     472:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     476:	80 e0       	ldi	r24, 0x00	; 0
     478:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_GRAPHIC_AREA);
     47c:	83 e4       	ldi	r24, 0x43	; 67
     47e:	0e 94 a6 01 	call	0x34c	; 0x34c <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_TEXT_HOME);
     482:	80 e0       	ldi	r24, 0x00	; 0
     484:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
	GLCD_WriteData(GLCD_TEXT_HOME >> 8);
     488:	80 e0       	ldi	r24, 0x00	; 0
     48a:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_TEXT_HOME_ADDRESS);
     48e:	80 e4       	ldi	r24, 0x40	; 64
     490:	0e 94 a6 01 	call	0x34c	; 0x34c <GLCD_WriteCommand>
	
	GLCD_WriteData(GLCD_TEXT_AREA);
     494:	8e e1       	ldi	r24, 0x1E	; 30
     496:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     49a:	80 e0       	ldi	r24, 0x00	; 0
     49c:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_TEXT_AREA);
     4a0:	81 e4       	ldi	r24, 0x41	; 65
     4a2:	0e 94 a6 01 	call	0x34c	; 0x34c <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_OFFSET_REGISTER);
     4a6:	82 e0       	ldi	r24, 0x02	; 2
     4a8:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     4ac:	80 e0       	ldi	r24, 0x00	; 0
     4ae:	0e 94 b3 01 	call	0x366	; 0x366 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_OFFSET_REGISTER);
     4b2:	82 e2       	ldi	r24, 0x22	; 34
     4b4:	0e 94 a6 01 	call	0x34c	; 0x34c <GLCD_WriteCommand>
	
	GLCD_WriteCommand(T6963_DISPLAY_MODE  | T6963_GRAPHIC_DISPLAY_ON   | T6963_TEXT_DISPLAY_ON /*| T6963_CURSOR_DISPLAY_ON*/);
     4b8:	8c e9       	ldi	r24, 0x9C	; 156
     4ba:	0e 94 a6 01 	call	0x34c	; 0x34c <GLCD_WriteCommand>

	GLCD_WriteCommand(T6963_MODE_SET | 0);
     4be:	80 e8       	ldi	r24, 0x80	; 128
     4c0:	0e 94 a6 01 	call	0x34c	; 0x34c <GLCD_WriteCommand>
     4c4:	08 95       	ret

000004c6 <timer_init>:
  // Xtal = 14 745 600 Hz

  // * Timer 0 - system timer ....
  // 14745600 / 1024 / 144 = 100 Hz
  //   Xtal  /must/presca/ TOP
  OCR0A = 144; // = TOP
     4c6:	80 e9       	ldi	r24, 0x90	; 144
     4c8:	87 bd       	out	0x27, r24	; 39
  OCR0B = 100; // dummy
     4ca:	84 e6       	ldi	r24, 0x64	; 100
     4cc:	88 bd       	out	0x28, r24	; 40
  TCCR0A = 2; // CTC mode, hardware outputs off
     4ce:	82 e0       	ldi	r24, 0x02	; 2
     4d0:	84 bd       	out	0x24, r24	; 36
  TCCR0B = 5; // CTC mode, presc = 1024
     4d2:	85 e0       	ldi	r24, 0x05	; 5
     4d4:	85 bd       	out	0x25, r24	; 37
  TIMSK0 |= BV(OCIE0A); // compare A int enabled
     4d6:	ee e6       	ldi	r30, 0x6E	; 110
     4d8:	f0 e0       	ldi	r31, 0x00	; 0
     4da:	80 81       	ld	r24, Z
     4dc:	82 60       	ori	r24, 0x02	; 2
     4de:	80 83       	st	Z, r24
     4e0:	08 95       	ret

000004e2 <TB_calcSum>:
}


/******************************************************/
void TB_calcSum(void)
{
     4e2:	e7 eb       	ldi	r30, 0xB7	; 183
     4e4:	f1 e0       	ldi	r31, 0x01	; 1
     4e6:	2f eb       	ldi	r18, 0xBF	; 191
     4e8:	31 e0       	ldi	r19, 0x01	; 1
  byte i, sum;
  sum = 0;
     4ea:	80 e0       	ldi	r24, 0x00	; 0
  for(i=0; i<8; i++) {
    sum += TB_bufOut[i];
     4ec:	91 91       	ld	r25, Z+
     4ee:	89 0f       	add	r24, r25
/******************************************************/
void TB_calcSum(void)
{
  byte i, sum;
  sum = 0;
  for(i=0; i<8; i++) {
     4f0:	e2 17       	cp	r30, r18
     4f2:	f3 07       	cpc	r31, r19
     4f4:	d9 f7       	brne	.-10     	; 0x4ec <TB_calcSum+0xa>
    sum += TB_bufOut[i];
  }
  TB_bufOut[TB_BUF_SUM] = sum;
     4f6:	80 93 bf 01 	sts	0x01BF, r24
     4fa:	08 95       	ret

000004fc <TB_Init>:
/******************************************************/
// public functions
/******************************************************/
// initialize
void TB_Init(void * setting_in_eeprom)
{
     4fc:	cf 93       	push	r28
     4fe:	df 93       	push	r29
     500:	ec 01       	movw	r28, r24
  addr_setting_in_eeprom = setting_in_eeprom;
     502:	90 93 d1 01 	sts	0x01D1, r25
     506:	80 93 d0 01 	sts	0x01D0, r24
  //                 DST,   SRC, size
  eeprom_read_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     50a:	45 e0       	ldi	r20, 0x05	; 5
     50c:	50 e0       	ldi	r21, 0x00	; 0
     50e:	bc 01       	movw	r22, r24
     510:	80 ec       	ldi	r24, 0xC0	; 192
     512:	91 e0       	ldi	r25, 0x01	; 1
     514:	0e 94 c6 0e 	call	0x1d8c	; 0x1d8c <eeprom_read_block>
  if (TB_gbparam.eemagic != 66) {
     518:	80 91 c0 01 	lds	r24, 0x01C0
     51c:	82 34       	cpi	r24, 0x42	; 66
     51e:	89 f0       	breq	.+34     	; 0x542 <TB_Init+0x46>
    // not valid data in eeprom
    TB_gbparam.eemagic = 66;
     520:	e0 ec       	ldi	r30, 0xC0	; 192
     522:	f1 e0       	ldi	r31, 0x01	; 1
     524:	82 e4       	ldi	r24, 0x42	; 66
     526:	80 83       	st	Z, r24
    TB_gbparam.baud = 4;
     528:	84 e0       	ldi	r24, 0x04	; 4
     52a:	81 83       	std	Z+1, r24	; 0x01
    TB_gbparam.address = 1;
     52c:	81 e0       	ldi	r24, 0x01	; 1
     52e:	82 83       	std	Z+2, r24	; 0x02
    TB_gbparam.telegram_pause_time = 0;
     530:	13 82       	std	Z+3, r1	; 0x03
    TB_gbparam.host_address = 2;
     532:	82 e0       	ldi	r24, 0x02	; 2
     534:	84 83       	std	Z+4, r24	; 0x04
    // save default setting to eeprom
    eeprom_write_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     536:	45 e0       	ldi	r20, 0x05	; 5
     538:	50 e0       	ldi	r21, 0x00	; 0
     53a:	be 01       	movw	r22, r28
     53c:	cf 01       	movw	r24, r30
     53e:	0e 94 e8 0e 	call	0x1dd0	; 0x1dd0 <eeprom_write_block>
  }
  // ted mame funkèni konfiguraci naètenou

  // zvolíme správnou komunikaèní rychlost:
  if (TB_Callback_setBaud != NULL) TB_Callback_setBaud(TB_gbparam.baud);
     542:	e0 91 51 01 	lds	r30, 0x0151
     546:	f0 91 52 01 	lds	r31, 0x0152
     54a:	30 97       	sbiw	r30, 0x00	; 0
     54c:	19 f0       	breq	.+6      	; 0x554 <TB_Init+0x58>
     54e:	80 91 c1 01 	lds	r24, 0x01C1
     552:	09 95       	icall

  TB_AddrReply = TB_gbparam.host_address;
     554:	80 91 c4 01 	lds	r24, 0x01C4
     558:	80 93 d2 01 	sts	0x01D2, r24
  //TB_AddrModule= TB_gbparam.address;
  TB_AddrModule = 0;
     55c:	10 92 c6 01 	sts	0x01C6, r1
}
     560:	df 91       	pop	r29
     562:	cf 91       	pop	r28
     564:	08 95       	ret

00000566 <TB_SendAck>:

/******************************************************/
// send response from module
void TB_SendAck(byte status, long int value)
{
  TB_bufOut[0] = TB_AddrReply;
     566:	e7 eb       	ldi	r30, 0xB7	; 183
     568:	f1 e0       	ldi	r31, 0x01	; 1
     56a:	90 91 d2 01 	lds	r25, 0x01D2
     56e:	90 83       	st	Z, r25
  TB_bufOut[1] = TB_AddrModule;
     570:	90 91 c6 01 	lds	r25, 0x01C6
     574:	91 83       	std	Z+1, r25	; 0x01
  TB_bufOut[2] = status;
     576:	82 83       	std	Z+2, r24	; 0x02
  TB_bufOut[3] = TB_bufIn[TB_BUF_COMMAND]; //command;
     578:	80 91 c8 01 	lds	r24, 0x01C8
     57c:	83 83       	std	Z+3, r24	; 0x03
  TB_bufOut[4] = value >> 24;
     57e:	74 83       	std	Z+4, r23	; 0x04
  TB_bufOut[5] = value >> 16;
     580:	65 83       	std	Z+5, r22	; 0x05
  TB_bufOut[6] = value >> 8;
     582:	56 83       	std	Z+6, r21	; 0x06
  TB_bufOut[7] = value >> 0;
     584:	47 83       	std	Z+7, r20	; 0x07
  TB_calcSum();
     586:	0e 94 71 02 	call	0x4e2	; 0x4e2 <TB_calcSum>
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     58a:	81 e0       	ldi	r24, 0x01	; 1
     58c:	80 93 53 01 	sts	0x0153, r24
     590:	08 95       	ret

00000592 <TB_Decode>:

/******************************************************/
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
     592:	0f 93       	push	r16
     594:	1f 93       	push	r17
     596:	cf 93       	push	r28
     598:	df 93       	push	r29
     59a:	1f 92       	push	r1
     59c:	cd b7       	in	r28, 0x3d	; 61
     59e:	de b7       	in	r29, 0x3e	; 62
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     5a0:	e7 ec       	ldi	r30, 0xC7	; 199
     5a2:	f1 e0       	ldi	r31, 0x01	; 1
     5a4:	84 81       	ldd	r24, Z+4	; 0x04
             (((int32_t) TB_bufIn[5]) << 16) |
     5a6:	45 81       	ldd	r20, Z+5	; 0x05
     5a8:	50 e0       	ldi	r21, 0x00	; 0
     5aa:	60 e0       	ldi	r22, 0x00	; 0
     5ac:	70 e0       	ldi	r23, 0x00	; 0
     5ae:	ba 01       	movw	r22, r20
     5b0:	55 27       	eor	r21, r21
     5b2:	44 27       	eor	r20, r20
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     5b4:	78 2b       	or	r23, r24
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;
     5b6:	87 81       	ldd	r24, Z+7	; 0x07
     5b8:	48 2b       	or	r20, r24
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
     5ba:	86 81       	ldd	r24, Z+6	; 0x06
     5bc:	58 2b       	or	r21, r24
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     5be:	40 93 b3 01 	sts	0x01B3, r20
     5c2:	50 93 b4 01 	sts	0x01B4, r21
     5c6:	60 93 b5 01 	sts	0x01B5, r22
     5ca:	70 93 b6 01 	sts	0x01B6, r23
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;

  switch (TB_bufIn[TB_BUF_COMMAND]) {
     5ce:	11 81       	ldd	r17, Z+1	; 0x01
     5d0:	1a 30       	cpi	r17, 0x0A	; 10
     5d2:	09 f4       	brne	.+2      	; 0x5d6 <TB_Decode+0x44>
     5d4:	48 c2       	rjmp	.+1168   	; 0xa66 <TB_Decode+0x4d4>
     5d6:	88 f4       	brcc	.+34     	; 0x5fa <TB_Decode+0x68>
     5d8:	14 30       	cpi	r17, 0x04	; 4
     5da:	09 f4       	brne	.+2      	; 0x5de <TB_Decode+0x4c>
     5dc:	be c2       	rjmp	.+1404   	; 0xb5a <TB_Decode+0x5c8>
     5de:	28 f4       	brcc	.+10     	; 0x5ea <TB_Decode+0x58>
     5e0:	11 30       	cpi	r17, 0x01	; 1
     5e2:	01 f1       	breq	.+64     	; 0x624 <TB_Decode+0x92>
     5e4:	12 30       	cpi	r17, 0x02	; 2
     5e6:	29 f1       	breq	.+74     	; 0x632 <TB_Decode+0xa0>
     5e8:	b1 c2       	rjmp	.+1378   	; 0xb4c <TB_Decode+0x5ba>
     5ea:	16 30       	cpi	r17, 0x06	; 6
     5ec:	09 f4       	brne	.+2      	; 0x5f0 <TB_Decode+0x5e>
     5ee:	70 c0       	rjmp	.+224    	; 0x6d0 <TB_Decode+0x13e>
     5f0:	38 f1       	brcs	.+78     	; 0x640 <TB_Decode+0xae>
     5f2:	19 30       	cpi	r17, 0x09	; 9
     5f4:	09 f4       	brne	.+2      	; 0x5f8 <TB_Decode+0x66>
     5f6:	96 c1       	rjmp	.+812    	; 0x924 <TB_Decode+0x392>
     5f8:	a9 c2       	rjmp	.+1362   	; 0xb4c <TB_Decode+0x5ba>
     5fa:	1f 30       	cpi	r17, 0x0F	; 15
     5fc:	09 f4       	brne	.+2      	; 0x600 <TB_Decode+0x6e>
     5fe:	20 c1       	rjmp	.+576    	; 0x840 <TB_Decode+0x2ae>
     600:	38 f4       	brcc	.+14     	; 0x610 <TB_Decode+0x7e>
     602:	1d 30       	cpi	r17, 0x0D	; 13
     604:	09 f4       	brne	.+2      	; 0x608 <TB_Decode+0x76>
     606:	a9 c2       	rjmp	.+1362   	; 0xb5a <TB_Decode+0x5c8>
     608:	1e 30       	cpi	r17, 0x0E	; 14
     60a:	09 f4       	brne	.+2      	; 0x60e <TB_Decode+0x7c>
     60c:	da c0       	rjmp	.+436    	; 0x7c2 <TB_Decode+0x230>
     60e:	9e c2       	rjmp	.+1340   	; 0xb4c <TB_Decode+0x5ba>
     610:	18 38       	cpi	r17, 0x88	; 136
     612:	09 f4       	brne	.+2      	; 0x616 <TB_Decode+0x84>
     614:	6c c2       	rjmp	.+1240   	; 0xaee <TB_Decode+0x55c>
     616:	1e 3f       	cpi	r17, 0xFE	; 254
     618:	09 f4       	brne	.+2      	; 0x61c <TB_Decode+0x8a>
     61a:	9f c2       	rjmp	.+1342   	; 0xb5a <TB_Decode+0x5c8>
     61c:	11 32       	cpi	r17, 0x21	; 33
     61e:	09 f0       	breq	.+2      	; 0x622 <TB_Decode+0x90>
     620:	95 c2       	rjmp	.+1322   	; 0xb4c <TB_Decode+0x5ba>
     622:	87 c2       	rjmp	.+1294   	; 0xb32 <TB_Decode+0x5a0>
    case TB_CMD_DEBUG:
      return TB_CMD_DEBUG;
      break;
    case TB_CMD_ROR:
      TB_SendAck(TB_ERR_OK, 0);
     624:	40 e0       	ldi	r20, 0x00	; 0
     626:	50 e0       	ldi	r21, 0x00	; 0
     628:	ba 01       	movw	r22, r20
     62a:	84 e6       	ldi	r24, 0x64	; 100
     62c:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
      return TB_CMD_ROR;
     630:	94 c2       	rjmp	.+1320   	; 0xb5a <TB_Decode+0x5c8>
      break;
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
     632:	40 e0       	ldi	r20, 0x00	; 0
     634:	50 e0       	ldi	r21, 0x00	; 0
     636:	ba 01       	movw	r22, r20
     638:	84 e6       	ldi	r24, 0x64	; 100
     63a:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
      return TB_CMD_ROL;
     63e:	8d c2       	rjmp	.+1306   	; 0xb5a <TB_Decode+0x5c8>
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     640:	10 91 ca 01 	lds	r17, 0x01CA
     644:	11 23       	and	r17, r17
     646:	41 f0       	breq	.+16     	; 0x658 <TB_Decode+0xc6>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     648:	40 e0       	ldi	r20, 0x00	; 0
     64a:	50 e0       	ldi	r21, 0x00	; 0
     64c:	ba 01       	movw	r22, r20
     64e:	84 e0       	ldi	r24, 0x04	; 4
     650:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     654:	10 e0       	ldi	r17, 0x00	; 0
     656:	81 c2       	rjmp	.+1282   	; 0xb5a <TB_Decode+0x5c8>
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     658:	80 91 c9 01 	lds	r24, 0x01C9
     65c:	86 30       	cpi	r24, 0x06	; 6
     65e:	e9 f0       	breq	.+58     	; 0x69a <TB_Decode+0x108>
     660:	28 f4       	brcc	.+10     	; 0x66c <TB_Decode+0xda>
     662:	84 30       	cpi	r24, 0x04	; 4
     664:	41 f0       	breq	.+16     	; 0x676 <TB_Decode+0xe4>
     666:	85 30       	cpi	r24, 0x05	; 5
     668:	79 f0       	breq	.+30     	; 0x688 <TB_Decode+0xf6>
     66a:	2b c0       	rjmp	.+86     	; 0x6c2 <TB_Decode+0x130>
     66c:	87 30       	cpi	r24, 0x07	; 7
     66e:	f1 f0       	breq	.+60     	; 0x6ac <TB_Decode+0x11a>
     670:	8c 38       	cpi	r24, 0x8C	; 140
     672:	29 f1       	breq	.+74     	; 0x6be <TB_Decode+0x12c>
     674:	26 c0       	rjmp	.+76     	; 0x6c2 <TB_Decode+0x130>
          case TB_PARAM_SPEED:
            TB_param.speed = TB_Value;
     676:	40 93 9e 01 	sts	0x019E, r20
     67a:	50 93 9f 01 	sts	0x019F, r21
     67e:	60 93 a0 01 	sts	0x01A0, r22
     682:	70 93 a1 01 	sts	0x01A1, r23
            break;
     686:	1d c0       	rjmp	.+58     	; 0x6c2 <TB_Decode+0x130>
          case TB_PARAM_ACCELERATION:
            TB_param.acceleration = TB_Value;
     688:	40 93 a2 01 	sts	0x01A2, r20
     68c:	50 93 a3 01 	sts	0x01A3, r21
     690:	60 93 a4 01 	sts	0x01A4, r22
     694:	70 93 a5 01 	sts	0x01A5, r23
            break;
     698:	14 c0       	rjmp	.+40     	; 0x6c2 <TB_Decode+0x130>
          case TB_PARAM_CURRENT_RUN:
            TB_param.current = TB_Value;
     69a:	40 93 a6 01 	sts	0x01A6, r20
     69e:	50 93 a7 01 	sts	0x01A7, r21
     6a2:	60 93 a8 01 	sts	0x01A8, r22
     6a6:	70 93 a9 01 	sts	0x01A9, r23
            break;
     6aa:	0b c0       	rjmp	.+22     	; 0x6c2 <TB_Decode+0x130>
          case TB_PARAM_CURRENT_HOLD:
            TB_param.current_hold = TB_Value;
     6ac:	40 93 aa 01 	sts	0x01AA, r20
     6b0:	50 93 ab 01 	sts	0x01AB, r21
     6b4:	60 93 ac 01 	sts	0x01AC, r22
     6b8:	70 93 ad 01 	sts	0x01AD, r23
            break;
     6bc:	02 c0       	rjmp	.+4      	; 0x6c2 <TB_Decode+0x130>
          case TB_PARAM_RESOLUTION:
            TB_param.resolution = TB_Value;
     6be:	40 93 ae 01 	sts	0x01AE, r20

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     6c2:	40 e0       	ldi	r20, 0x00	; 0
     6c4:	50 e0       	ldi	r21, 0x00	; 0
     6c6:	ba 01       	movw	r22, r20
     6c8:	84 e6       	ldi	r24, 0x64	; 100
     6ca:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
     6ce:	45 c2       	rjmp	.+1162   	; 0xb5a <TB_Decode+0x5c8>
        }
        TB_SendAckOK();
      }
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     6d0:	10 91 ca 01 	lds	r17, 0x01CA
     6d4:	11 23       	and	r17, r17
     6d6:	41 f0       	breq	.+16     	; 0x6e8 <TB_Decode+0x156>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     6d8:	40 e0       	ldi	r20, 0x00	; 0
     6da:	50 e0       	ldi	r21, 0x00	; 0
     6dc:	ba 01       	movw	r22, r20
     6de:	84 e0       	ldi	r24, 0x04	; 4
     6e0:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     6e4:	10 e0       	ldi	r17, 0x00	; 0
     6e6:	39 c2       	rjmp	.+1138   	; 0xb5a <TB_Decode+0x5c8>
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     6e8:	80 91 c9 01 	lds	r24, 0x01C9
     6ec:	86 30       	cpi	r24, 0x06	; 6
     6ee:	49 f1       	breq	.+82     	; 0x742 <TB_Decode+0x1b0>
     6f0:	30 f4       	brcc	.+12     	; 0x6fe <TB_Decode+0x16c>
     6f2:	84 30       	cpi	r24, 0x04	; 4
     6f4:	f1 f1       	breq	.+124    	; 0x772 <TB_Decode+0x1e0>
     6f6:	c8 f4       	brcc	.+50     	; 0x72a <TB_Decode+0x198>
     6f8:	81 30       	cpi	r24, 0x01	; 1
     6fa:	59 f0       	breq	.+22     	; 0x712 <TB_Decode+0x180>
     6fc:	5b c0       	rjmp	.+182    	; 0x7b4 <TB_Decode+0x222>
     6fe:	8c 38       	cpi	r24, 0x8C	; 140
     700:	09 f4       	brne	.+2      	; 0x704 <TB_Decode+0x172>
     702:	43 c0       	rjmp	.+134    	; 0x78a <TB_Decode+0x1f8>
     704:	84 3c       	cpi	r24, 0xC4	; 196
     706:	09 f4       	brne	.+2      	; 0x70a <TB_Decode+0x178>
     708:	49 c0       	rjmp	.+146    	; 0x79c <TB_Decode+0x20a>
     70a:	87 30       	cpi	r24, 0x07	; 7
     70c:	09 f0       	breq	.+2      	; 0x710 <TB_Decode+0x17e>
     70e:	52 c0       	rjmp	.+164    	; 0x7b4 <TB_Decode+0x222>
     710:	24 c0       	rjmp	.+72     	; 0x75a <TB_Decode+0x1c8>
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
     712:	40 91 9a 01 	lds	r20, 0x019A
     716:	50 91 9b 01 	lds	r21, 0x019B
     71a:	60 91 9c 01 	lds	r22, 0x019C
     71e:	70 91 9d 01 	lds	r23, 0x019D
     722:	84 e6       	ldi	r24, 0x64	; 100
     724:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     728:	18 c2       	rjmp	.+1072   	; 0xb5a <TB_Decode+0x5c8>
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
     72a:	40 91 a2 01 	lds	r20, 0x01A2
     72e:	50 91 a3 01 	lds	r21, 0x01A3
     732:	60 91 a4 01 	lds	r22, 0x01A4
     736:	70 91 a5 01 	lds	r23, 0x01A5
     73a:	84 e6       	ldi	r24, 0x64	; 100
     73c:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     740:	0c c2       	rjmp	.+1048   	; 0xb5a <TB_Decode+0x5c8>
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
     742:	40 91 a6 01 	lds	r20, 0x01A6
     746:	50 91 a7 01 	lds	r21, 0x01A7
     74a:	60 91 a8 01 	lds	r22, 0x01A8
     74e:	70 91 a9 01 	lds	r23, 0x01A9
     752:	84 e6       	ldi	r24, 0x64	; 100
     754:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     758:	00 c2       	rjmp	.+1024   	; 0xb5a <TB_Decode+0x5c8>
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
     75a:	40 91 aa 01 	lds	r20, 0x01AA
     75e:	50 91 ab 01 	lds	r21, 0x01AB
     762:	60 91 ac 01 	lds	r22, 0x01AC
     766:	70 91 ad 01 	lds	r23, 0x01AD
     76a:	84 e6       	ldi	r24, 0x64	; 100
     76c:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     770:	f4 c1       	rjmp	.+1000   	; 0xb5a <TB_Decode+0x5c8>
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
     772:	40 91 9e 01 	lds	r20, 0x019E
     776:	50 91 9f 01 	lds	r21, 0x019F
     77a:	60 91 a0 01 	lds	r22, 0x01A0
     77e:	70 91 a1 01 	lds	r23, 0x01A1
     782:	84 e6       	ldi	r24, 0x64	; 100
     784:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     788:	e8 c1       	rjmp	.+976    	; 0xb5a <TB_Decode+0x5c8>
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
     78a:	40 91 ae 01 	lds	r20, 0x01AE
     78e:	50 e0       	ldi	r21, 0x00	; 0
     790:	60 e0       	ldi	r22, 0x00	; 0
     792:	70 e0       	ldi	r23, 0x00	; 0
     794:	84 e6       	ldi	r24, 0x64	; 100
     796:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     79a:	df c1       	rjmp	.+958    	; 0xb5a <TB_Decode+0x5c8>
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
     79c:	40 91 af 01 	lds	r20, 0x01AF
     7a0:	50 91 b0 01 	lds	r21, 0x01B0
     7a4:	60 91 b1 01 	lds	r22, 0x01B1
     7a8:	70 91 b2 01 	lds	r23, 0x01B2
     7ac:	84 e6       	ldi	r24, 0x64	; 100
     7ae:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     7b2:	d3 c1       	rjmp	.+934    	; 0xb5a <TB_Decode+0x5c8>
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
     7b4:	40 e0       	ldi	r20, 0x00	; 0
     7b6:	50 e0       	ldi	r21, 0x00	; 0
     7b8:	ba 01       	movw	r22, r20
     7ba:	84 e0       	ldi	r24, 0x04	; 4
     7bc:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     7c0:	cc c1       	rjmp	.+920    	; 0xb5a <TB_Decode+0x5c8>
        }
      }
      break;
    case TB_CMD_SIO:
      if (TB_bufIn[TB_BUF_MOTOR] != 2) {
     7c2:	80 91 ca 01 	lds	r24, 0x01CA
     7c6:	82 30       	cpi	r24, 0x02	; 2
     7c8:	39 f0       	breq	.+14     	; 0x7d8 <TB_Decode+0x246>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     7ca:	40 e0       	ldi	r20, 0x00	; 0
     7cc:	50 e0       	ldi	r21, 0x00	; 0
     7ce:	ba 01       	movw	r22, r20
     7d0:	84 e0       	ldi	r24, 0x04	; 4
     7d2:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
        return TB_CMD_SIO;
     7d6:	c1 c1       	rjmp	.+898    	; 0xb5a <TB_Decode+0x5c8>
      }
      switch (TB_bufIn[TB_BUF_TYPE]) {
     7d8:	80 91 c9 01 	lds	r24, 0x01C9
     7dc:	88 23       	and	r24, r24
     7de:	19 f0       	breq	.+6      	; 0x7e6 <TB_Decode+0x254>
     7e0:	81 30       	cpi	r24, 0x01	; 1
     7e2:	a1 f0       	breq	.+40     	; 0x80c <TB_Decode+0x27a>
     7e4:	26 c0       	rjmp	.+76     	; 0x832 <TB_Decode+0x2a0>
        case 0:
          TB_out.b0 = (TB_Value != 0);
     7e6:	91 e0       	ldi	r25, 0x01	; 1
     7e8:	45 2b       	or	r20, r21
     7ea:	46 2b       	or	r20, r22
     7ec:	47 2b       	or	r20, r23
     7ee:	09 f4       	brne	.+2      	; 0x7f2 <TB_Decode+0x260>
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	80 91 95 01 	lds	r24, 0x0195
     7f6:	90 fb       	bst	r25, 0
     7f8:	80 f9       	bld	r24, 0
     7fa:	80 93 95 01 	sts	0x0195, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     7fe:	40 e0       	ldi	r20, 0x00	; 0
     800:	50 e0       	ldi	r21, 0x00	; 0
     802:	ba 01       	movw	r22, r20
     804:	84 e6       	ldi	r24, 0x64	; 100
     806:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
     80a:	a7 c1       	rjmp	.+846    	; 0xb5a <TB_Decode+0x5c8>
        case 0:
          TB_out.b0 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        case 1:
          TB_out.b1 = (TB_Value != 0);
     80c:	91 e0       	ldi	r25, 0x01	; 1
     80e:	45 2b       	or	r20, r21
     810:	46 2b       	or	r20, r22
     812:	47 2b       	or	r20, r23
     814:	09 f4       	brne	.+2      	; 0x818 <TB_Decode+0x286>
     816:	90 e0       	ldi	r25, 0x00	; 0
     818:	80 91 95 01 	lds	r24, 0x0195
     81c:	90 fb       	bst	r25, 0
     81e:	81 f9       	bld	r24, 1
     820:	80 93 95 01 	sts	0x0195, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     824:	40 e0       	ldi	r20, 0x00	; 0
     826:	50 e0       	ldi	r21, 0x00	; 0
     828:	ba 01       	movw	r22, r20
     82a:	84 e6       	ldi	r24, 0x64	; 100
     82c:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
     830:	94 c1       	rjmp	.+808    	; 0xb5a <TB_Decode+0x5c8>
        case 1:
          TB_out.b1 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        default:
          TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     832:	40 e0       	ldi	r20, 0x00	; 0
     834:	50 e0       	ldi	r21, 0x00	; 0
     836:	ba 01       	movw	r22, r20
     838:	84 e0       	ldi	r24, 0x04	; 4
     83a:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
          break;
     83e:	8d c1       	rjmp	.+794    	; 0xb5a <TB_Decode+0x5c8>
      }
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
     840:	00 91 ca 01 	lds	r16, 0x01CA
     844:	01 30       	cpi	r16, 0x01	; 1
     846:	09 f4       	brne	.+2      	; 0x84a <TB_Decode+0x2b8>
     848:	88 c1       	rjmp	.+784    	; 0xb5a <TB_Decode+0x5c8>
     84a:	28 f0       	brcs	.+10     	; 0x856 <TB_Decode+0x2c4>
     84c:	02 30       	cpi	r16, 0x02	; 2
     84e:	09 f4       	brne	.+2      	; 0x852 <TB_Decode+0x2c0>
     850:	44 c0       	rjmp	.+136    	; 0x8da <TB_Decode+0x348>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     852:	10 e0       	ldi	r17, 0x00	; 0
     854:	82 c1       	rjmp	.+772    	; 0xb5a <TB_Decode+0x5c8>
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
        case 0: // inputs (4)
          switch (TB_bufIn[TB_BUF_TYPE]) {
     856:	10 91 c9 01 	lds	r17, 0x01C9
     85a:	11 30       	cpi	r17, 0x01	; 1
     85c:	81 f0       	breq	.+32     	; 0x87e <TB_Decode+0x2ec>
     85e:	28 f0       	brcs	.+10     	; 0x86a <TB_Decode+0x2d8>
     860:	12 30       	cpi	r17, 0x02	; 2
     862:	c9 f0       	breq	.+50     	; 0x896 <TB_Decode+0x304>
     864:	13 30       	cpi	r17, 0x03	; 3
     866:	21 f1       	breq	.+72     	; 0x8b0 <TB_Decode+0x31e>
     868:	30 c0       	rjmp	.+96     	; 0x8ca <TB_Decode+0x338>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
     86a:	40 91 c5 01 	lds	r20, 0x01C5
     86e:	41 70       	andi	r20, 0x01	; 1
     870:	50 e0       	ldi	r21, 0x00	; 0
     872:	60 e0       	ldi	r22, 0x00	; 0
     874:	70 e0       	ldi	r23, 0x00	; 0
     876:	84 e6       	ldi	r24, 0x64	; 100
     878:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
              break;
     87c:	6e c1       	rjmp	.+732    	; 0xb5a <TB_Decode+0x5c8>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
     87e:	40 91 c5 01 	lds	r20, 0x01C5
     882:	46 95       	lsr	r20
     884:	41 70       	andi	r20, 0x01	; 1
     886:	50 e0       	ldi	r21, 0x00	; 0
     888:	60 e0       	ldi	r22, 0x00	; 0
     88a:	70 e0       	ldi	r23, 0x00	; 0
     88c:	84 e6       	ldi	r24, 0x64	; 100
     88e:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     892:	10 2f       	mov	r17, r16
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
     894:	62 c1       	rjmp	.+708    	; 0xb5a <TB_Decode+0x5c8>
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
     896:	40 91 c5 01 	lds	r20, 0x01C5
     89a:	42 fb       	bst	r20, 2
     89c:	44 27       	eor	r20, r20
     89e:	40 f9       	bld	r20, 0
     8a0:	50 e0       	ldi	r21, 0x00	; 0
     8a2:	60 e0       	ldi	r22, 0x00	; 0
     8a4:	70 e0       	ldi	r23, 0x00	; 0
     8a6:	84 e6       	ldi	r24, 0x64	; 100
     8a8:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     8ac:	10 2f       	mov	r17, r16
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
     8ae:	55 c1       	rjmp	.+682    	; 0xb5a <TB_Decode+0x5c8>
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
     8b0:	40 91 c5 01 	lds	r20, 0x01C5
     8b4:	43 fb       	bst	r20, 3
     8b6:	44 27       	eor	r20, r20
     8b8:	40 f9       	bld	r20, 0
     8ba:	50 e0       	ldi	r21, 0x00	; 0
     8bc:	60 e0       	ldi	r22, 0x00	; 0
     8be:	70 e0       	ldi	r23, 0x00	; 0
     8c0:	84 e6       	ldi	r24, 0x64	; 100
     8c2:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     8c6:	10 2f       	mov	r17, r16
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
     8c8:	48 c1       	rjmp	.+656    	; 0xb5a <TB_Decode+0x5c8>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     8ca:	40 e0       	ldi	r20, 0x00	; 0
     8cc:	50 e0       	ldi	r21, 0x00	; 0
     8ce:	ba 01       	movw	r22, r20
     8d0:	84 e0       	ldi	r24, 0x04	; 4
     8d2:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     8d6:	10 2f       	mov	r17, r16
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     8d8:	40 c1       	rjmp	.+640    	; 0xb5a <TB_Decode+0x5c8>
        case 1: // analog inputs (2)
          //TB_SendAck(TB_ERR_VALUE, 0); // invalid value
          return TB_CMD_GIO;
          break;
        case 2: // outputs (2);
          switch (TB_bufIn[TB_BUF_TYPE]) {
     8da:	10 91 c9 01 	lds	r17, 0x01C9
     8de:	11 23       	and	r17, r17
     8e0:	19 f0       	breq	.+6      	; 0x8e8 <TB_Decode+0x356>
     8e2:	11 30       	cpi	r17, 0x01	; 1
     8e4:	59 f0       	breq	.+22     	; 0x8fc <TB_Decode+0x36a>
     8e6:	16 c0       	rjmp	.+44     	; 0x914 <TB_Decode+0x382>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
     8e8:	40 91 95 01 	lds	r20, 0x0195
     8ec:	41 70       	andi	r20, 0x01	; 1
     8ee:	50 e0       	ldi	r21, 0x00	; 0
     8f0:	60 e0       	ldi	r22, 0x00	; 0
     8f2:	70 e0       	ldi	r23, 0x00	; 0
     8f4:	84 e6       	ldi	r24, 0x64	; 100
     8f6:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
              break;
     8fa:	2f c1       	rjmp	.+606    	; 0xb5a <TB_Decode+0x5c8>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
     8fc:	40 91 95 01 	lds	r20, 0x0195
     900:	46 95       	lsr	r20
     902:	41 70       	andi	r20, 0x01	; 1
     904:	50 e0       	ldi	r21, 0x00	; 0
     906:	60 e0       	ldi	r22, 0x00	; 0
     908:	70 e0       	ldi	r23, 0x00	; 0
     90a:	84 e6       	ldi	r24, 0x64	; 100
     90c:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     910:	10 e0       	ldi	r17, 0x00	; 0
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
     912:	23 c1       	rjmp	.+582    	; 0xb5a <TB_Decode+0x5c8>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     914:	40 e0       	ldi	r20, 0x00	; 0
     916:	50 e0       	ldi	r21, 0x00	; 0
     918:	ba 01       	movw	r22, r20
     91a:	84 e0       	ldi	r24, 0x04	; 4
     91c:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     920:	10 e0       	ldi	r17, 0x00	; 0
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     922:	1b c1       	rjmp	.+566    	; 0xb5a <TB_Decode+0x5c8>
      break;
    case TB_CMD_RFS:
      return TB_CMD_RFS;
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     924:	10 91 ca 01 	lds	r17, 0x01CA
     928:	11 23       	and	r17, r17
     92a:	41 f0       	breq	.+16     	; 0x93c <TB_Decode+0x3aa>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     92c:	40 e0       	ldi	r20, 0x00	; 0
     92e:	50 e0       	ldi	r21, 0x00	; 0
     930:	ba 01       	movw	r22, r20
     932:	84 e0       	ldi	r24, 0x04	; 4
     934:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     938:	10 e0       	ldi	r17, 0x00	; 0
     93a:	0f c1       	rjmp	.+542    	; 0xb5a <TB_Decode+0x5c8>
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     93c:	80 91 c9 01 	lds	r24, 0x01C9
     940:	81 34       	cpi	r24, 0x41	; 65
     942:	51 f1       	breq	.+84     	; 0x998 <TB_Decode+0x406>
     944:	18 f4       	brcc	.+6      	; 0x94c <TB_Decode+0x3ba>
     946:	80 34       	cpi	r24, 0x40	; 64
     948:	41 f0       	breq	.+16     	; 0x95a <TB_Decode+0x3c8>
     94a:	86 c0       	rjmp	.+268    	; 0xa58 <TB_Decode+0x4c6>
     94c:	82 34       	cpi	r24, 0x42	; 66
     94e:	09 f4       	brne	.+2      	; 0x952 <TB_Decode+0x3c0>
     950:	43 c0       	rjmp	.+134    	; 0x9d8 <TB_Decode+0x446>
     952:	8c 34       	cpi	r24, 0x4C	; 76
     954:	09 f4       	brne	.+2      	; 0x958 <TB_Decode+0x3c6>
     956:	60 c0       	rjmp	.+192    	; 0xa18 <TB_Decode+0x486>
     958:	7f c0       	rjmp	.+254    	; 0xa58 <TB_Decode+0x4c6>
          case TB_GBPARAM_EEMAGIC:
            if (TB_Value != TB_gbparam.eemagic) {
     95a:	80 91 c0 01 	lds	r24, 0x01C0
     95e:	90 e0       	ldi	r25, 0x00	; 0
     960:	a0 e0       	ldi	r26, 0x00	; 0
     962:	b0 e0       	ldi	r27, 0x00	; 0
     964:	48 17       	cp	r20, r24
     966:	59 07       	cpc	r21, r25
     968:	6a 07       	cpc	r22, r26
     96a:	7b 07       	cpc	r23, r27
     96c:	71 f0       	breq	.+28     	; 0x98a <TB_Decode+0x3f8>
              TB_gbparam.eemagic = TB_Value;
     96e:	e0 ec       	ldi	r30, 0xC0	; 192
     970:	f1 e0       	ldi	r31, 0x01	; 1
     972:	40 83       	st	Z, r20
              b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
     974:	19 82       	std	Y+1, r1	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
     976:	60 81       	ld	r22, Z
     978:	29 81       	ldd	r18, Y+1	; 0x01
     97a:	80 91 d0 01 	lds	r24, 0x01D0
     97e:	90 91 d1 01 	lds	r25, 0x01D1
     982:	82 0f       	add	r24, r18
     984:	91 1d       	adc	r25, r1
     986:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     98a:	40 e0       	ldi	r20, 0x00	; 0
     98c:	50 e0       	ldi	r21, 0x00	; 0
     98e:	ba 01       	movw	r22, r20
     990:	84 e6       	ldi	r24, 0x64	; 100
     992:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     996:	e1 c0       	rjmp	.+450    	; 0xb5a <TB_Decode+0x5c8>
          case TB_GBPARAM_BAUD:
            if (TB_Value != TB_gbparam.baud) {
     998:	80 91 c1 01 	lds	r24, 0x01C1
     99c:	90 e0       	ldi	r25, 0x00	; 0
     99e:	a0 e0       	ldi	r26, 0x00	; 0
     9a0:	b0 e0       	ldi	r27, 0x00	; 0
     9a2:	48 17       	cp	r20, r24
     9a4:	59 07       	cpc	r21, r25
     9a6:	6a 07       	cpc	r22, r26
     9a8:	7b 07       	cpc	r23, r27
     9aa:	79 f0       	breq	.+30     	; 0x9ca <TB_Decode+0x438>
              TB_gbparam.baud = TB_Value;
     9ac:	e0 ec       	ldi	r30, 0xC0	; 192
     9ae:	f1 e0       	ldi	r31, 0x01	; 1
     9b0:	41 83       	std	Z+1, r20	; 0x01
              b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
     9b2:	81 e0       	ldi	r24, 0x01	; 1
     9b4:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
     9b6:	61 81       	ldd	r22, Z+1	; 0x01
     9b8:	29 81       	ldd	r18, Y+1	; 0x01
     9ba:	80 91 d0 01 	lds	r24, 0x01D0
     9be:	90 91 d1 01 	lds	r25, 0x01D1
     9c2:	82 0f       	add	r24, r18
     9c4:	91 1d       	adc	r25, r1
     9c6:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     9ca:	40 e0       	ldi	r20, 0x00	; 0
     9cc:	50 e0       	ldi	r21, 0x00	; 0
     9ce:	ba 01       	movw	r22, r20
     9d0:	84 e6       	ldi	r24, 0x64	; 100
     9d2:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     9d6:	c1 c0       	rjmp	.+386    	; 0xb5a <TB_Decode+0x5c8>
          case TB_GBPARAM_ADDRESS:
            if (TB_Value != TB_gbparam.address) {
     9d8:	80 91 c2 01 	lds	r24, 0x01C2
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	a0 e0       	ldi	r26, 0x00	; 0
     9e0:	b0 e0       	ldi	r27, 0x00	; 0
     9e2:	48 17       	cp	r20, r24
     9e4:	59 07       	cpc	r21, r25
     9e6:	6a 07       	cpc	r22, r26
     9e8:	7b 07       	cpc	r23, r27
     9ea:	79 f0       	breq	.+30     	; 0xa0a <TB_Decode+0x478>
              TB_gbparam.address = TB_Value;
     9ec:	e0 ec       	ldi	r30, 0xC0	; 192
     9ee:	f1 e0       	ldi	r31, 0x01	; 1
     9f0:	42 83       	std	Z+2, r20	; 0x02
              b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
     9f2:	82 e0       	ldi	r24, 0x02	; 2
     9f4:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
     9f6:	62 81       	ldd	r22, Z+2	; 0x02
     9f8:	29 81       	ldd	r18, Y+1	; 0x01
     9fa:	80 91 d0 01 	lds	r24, 0x01D0
     9fe:	90 91 d1 01 	lds	r25, 0x01D1
     a02:	82 0f       	add	r24, r18
     a04:	91 1d       	adc	r25, r1
     a06:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     a0a:	40 e0       	ldi	r20, 0x00	; 0
     a0c:	50 e0       	ldi	r21, 0x00	; 0
     a0e:	ba 01       	movw	r22, r20
     a10:	84 e6       	ldi	r24, 0x64	; 100
     a12:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     a16:	a1 c0       	rjmp	.+322    	; 0xb5a <TB_Decode+0x5c8>
          case TB_GBPARAM_HOST_ADDR:
            if (TB_Value != TB_gbparam.host_address) {
     a18:	80 91 c4 01 	lds	r24, 0x01C4
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	a0 e0       	ldi	r26, 0x00	; 0
     a20:	b0 e0       	ldi	r27, 0x00	; 0
     a22:	48 17       	cp	r20, r24
     a24:	59 07       	cpc	r21, r25
     a26:	6a 07       	cpc	r22, r26
     a28:	7b 07       	cpc	r23, r27
     a2a:	79 f0       	breq	.+30     	; 0xa4a <TB_Decode+0x4b8>
              TB_gbparam.host_address = TB_Value;
     a2c:	e0 ec       	ldi	r30, 0xC0	; 192
     a2e:	f1 e0       	ldi	r31, 0x01	; 1
     a30:	44 83       	std	Z+4, r20	; 0x04
              b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
     a32:	84 e0       	ldi	r24, 0x04	; 4
     a34:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
     a36:	64 81       	ldd	r22, Z+4	; 0x04
     a38:	29 81       	ldd	r18, Y+1	; 0x01
     a3a:	80 91 d0 01 	lds	r24, 0x01D0
     a3e:	90 91 d1 01 	lds	r25, 0x01D1
     a42:	82 0f       	add	r24, r18
     a44:	91 1d       	adc	r25, r1
     a46:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     a4a:	40 e0       	ldi	r20, 0x00	; 0
     a4c:	50 e0       	ldi	r21, 0x00	; 0
     a4e:	ba 01       	movw	r22, r20
     a50:	84 e6       	ldi	r24, 0x64	; 100
     a52:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     a56:	81 c0       	rjmp	.+258    	; 0xb5a <TB_Decode+0x5c8>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a58:	40 e0       	ldi	r20, 0x00	; 0
     a5a:	50 e0       	ldi	r21, 0x00	; 0
     a5c:	ba 01       	movw	r22, r20
     a5e:	84 e0       	ldi	r24, 0x04	; 4
     a60:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     a64:	7a c0       	rjmp	.+244    	; 0xb5a <TB_Decode+0x5c8>
        }
      }
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     a66:	10 91 ca 01 	lds	r17, 0x01CA
     a6a:	11 23       	and	r17, r17
     a6c:	41 f0       	breq	.+16     	; 0xa7e <TB_Decode+0x4ec>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a6e:	40 e0       	ldi	r20, 0x00	; 0
     a70:	50 e0       	ldi	r21, 0x00	; 0
     a72:	ba 01       	movw	r22, r20
     a74:	84 e0       	ldi	r24, 0x04	; 4
     a76:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a7a:	10 e0       	ldi	r17, 0x00	; 0
     a7c:	6e c0       	rjmp	.+220    	; 0xb5a <TB_Decode+0x5c8>
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     a7e:	80 91 c9 01 	lds	r24, 0x01C9
     a82:	81 34       	cpi	r24, 0x41	; 65
     a84:	49 f0       	breq	.+18     	; 0xa98 <TB_Decode+0x506>
     a86:	18 f4       	brcc	.+6      	; 0xa8e <TB_Decode+0x4fc>
     a88:	80 34       	cpi	r24, 0x40	; 64
     a8a:	09 f1       	breq	.+66     	; 0xace <TB_Decode+0x53c>
     a8c:	29 c0       	rjmp	.+82     	; 0xae0 <TB_Decode+0x54e>
     a8e:	82 34       	cpi	r24, 0x42	; 66
     a90:	61 f0       	breq	.+24     	; 0xaaa <TB_Decode+0x518>
     a92:	8c 34       	cpi	r24, 0x4C	; 76
     a94:	99 f0       	breq	.+38     	; 0xabc <TB_Decode+0x52a>
     a96:	24 c0       	rjmp	.+72     	; 0xae0 <TB_Decode+0x54e>
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
     a98:	40 91 c1 01 	lds	r20, 0x01C1
     a9c:	50 e0       	ldi	r21, 0x00	; 0
     a9e:	60 e0       	ldi	r22, 0x00	; 0
     aa0:	70 e0       	ldi	r23, 0x00	; 0
     aa2:	84 e6       	ldi	r24, 0x64	; 100
     aa4:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     aa8:	58 c0       	rjmp	.+176    	; 0xb5a <TB_Decode+0x5c8>
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
     aaa:	40 91 c2 01 	lds	r20, 0x01C2
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	60 e0       	ldi	r22, 0x00	; 0
     ab2:	70 e0       	ldi	r23, 0x00	; 0
     ab4:	84 e6       	ldi	r24, 0x64	; 100
     ab6:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     aba:	4f c0       	rjmp	.+158    	; 0xb5a <TB_Decode+0x5c8>
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
     abc:	40 91 c4 01 	lds	r20, 0x01C4
     ac0:	50 e0       	ldi	r21, 0x00	; 0
     ac2:	60 e0       	ldi	r22, 0x00	; 0
     ac4:	70 e0       	ldi	r23, 0x00	; 0
     ac6:	84 e6       	ldi	r24, 0x64	; 100
     ac8:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     acc:	46 c0       	rjmp	.+140    	; 0xb5a <TB_Decode+0x5c8>
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
     ace:	40 91 c0 01 	lds	r20, 0x01C0
     ad2:	50 e0       	ldi	r21, 0x00	; 0
     ad4:	60 e0       	ldi	r22, 0x00	; 0
     ad6:	70 e0       	ldi	r23, 0x00	; 0
     ad8:	84 e6       	ldi	r24, 0x64	; 100
     ada:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     ade:	3d c0       	rjmp	.+122    	; 0xb5a <TB_Decode+0x5c8>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     ae0:	40 e0       	ldi	r20, 0x00	; 0
     ae2:	50 e0       	ldi	r21, 0x00	; 0
     ae4:	ba 01       	movw	r22, r20
     ae6:	84 e0       	ldi	r24, 0x04	; 4
     ae8:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
            break;
     aec:	36 c0       	rjmp	.+108    	; 0xb5a <TB_Decode+0x5c8>
        }
      }
      break;
    case 136: // get module version
      if (TB_bufIn[TB_BUF_TYPE] == 0) {
     aee:	10 91 c9 01 	lds	r17, 0x01C9
     af2:	11 11       	cpse	r17, r1
     af4:	15 c0       	rjmp	.+42     	; 0xb20 <TB_Decode+0x58e>
        // text mode
        TB_bufOut[0] = TB_AddrReply;
     af6:	e7 eb       	ldi	r30, 0xB7	; 183
     af8:	f1 e0       	ldi	r31, 0x01	; 1
     afa:	80 91 d2 01 	lds	r24, 0x01D2
     afe:	80 83       	st	Z, r24
        TB_bufOut[1] = '1';
     b00:	81 e3       	ldi	r24, 0x31	; 49
     b02:	81 83       	std	Z+1, r24	; 0x01
        TB_bufOut[2] = '0';
     b04:	90 e3       	ldi	r25, 0x30	; 48
     b06:	92 83       	std	Z+2, r25	; 0x02
        TB_bufOut[3] = '2';
     b08:	22 e3       	ldi	r18, 0x32	; 50
     b0a:	23 83       	std	Z+3, r18	; 0x03
        TB_bufOut[4] = '1';
     b0c:	84 83       	std	Z+4, r24	; 0x04
        TB_bufOut[5] = 'V';
     b0e:	36 e5       	ldi	r19, 0x56	; 86
     b10:	35 83       	std	Z+5, r19	; 0x05
        TB_bufOut[6] = '1';
     b12:	86 83       	std	Z+6, r24	; 0x06
        TB_bufOut[7] = '2';
     b14:	27 83       	std	Z+7, r18	; 0x07
        TB_bufOut[8] = '0';
     b16:	90 87       	std	Z+8, r25	; 0x08
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     b18:	81 e0       	ldi	r24, 0x01	; 1
     b1a:	80 93 53 01 	sts	0x0153, r24
     b1e:	1d c0       	rjmp	.+58     	; 0xb5a <TB_Decode+0x5c8>
        TB_bufOut[7] = '2';
        TB_bufOut[8] = '0';
        TB_Send();
       } else {
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
     b20:	40 e4       	ldi	r20, 0x40	; 64
     b22:	50 e3       	ldi	r21, 0x30	; 48
     b24:	60 e2       	ldi	r22, 0x20	; 32
     b26:	70 e1       	ldi	r23, 0x10	; 16
     b28:	84 e6       	ldi	r24, 0x64	; 100
     b2a:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b2e:	10 e0       	ldi	r17, 0x00	; 0
     b30:	14 c0       	rjmp	.+40     	; 0xb5a <TB_Decode+0x5c8>
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
      };
      break;
	case TEST: // Command 33.
		TB_SendAck(TB_ERR_OK, adc_read(7));
     b32:	87 e0       	ldi	r24, 0x07	; 7
     b34:	90 e0       	ldi	r25, 0x00	; 0
     b36:	0e 94 77 00 	call	0xee	; 0xee <adc_read>
     b3a:	ac 01       	movw	r20, r24
     b3c:	99 0f       	add	r25, r25
     b3e:	66 0b       	sbc	r22, r22
     b40:	77 0b       	sbc	r23, r23
     b42:	84 e6       	ldi	r24, 0x64	; 100
     b44:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b48:	10 e0       	ldi	r17, 0x00	; 0
      };
      break;
	case TEST: // Command 33.
		TB_SendAck(TB_ERR_OK, adc_read(7));
		
		break;
     b4a:	07 c0       	rjmp	.+14     	; 0xb5a <TB_Decode+0x5c8>
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
     b4c:	40 e0       	ldi	r20, 0x00	; 0
     b4e:	50 e0       	ldi	r21, 0x00	; 0
     b50:	ba 01       	movw	r22, r20
     b52:	82 e0       	ldi	r24, 0x02	; 2
     b54:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
      return 0;
     b58:	10 e0       	ldi	r17, 0x00	; 0
  }
  return 0;
}
     b5a:	81 2f       	mov	r24, r17
     b5c:	0f 90       	pop	r0
     b5e:	df 91       	pop	r29
     b60:	cf 91       	pop	r28
     b62:	1f 91       	pop	r17
     b64:	0f 91       	pop	r16
     b66:	08 95       	ret

00000b68 <TB_SendAckOK>:

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	ba 01       	movw	r22, r20
     b6e:	84 e6       	ldi	r24, 0x64	; 100
     b70:	0e 94 b3 02 	call	0x566	; 0x566 <TB_SendAck>
     b74:	08 95       	ret

00000b76 <uart_get_char>:
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;

  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     b76:	90 91 5e 01 	lds	r25, 0x015E
     b7a:	9f 5f       	subi	r25, 0xFF	; 255
     b7c:	9f 77       	andi	r25, 0x7F	; 127
  res = uart0_buf_rx[ptr];
     b7e:	e9 2f       	mov	r30, r25
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	e4 50       	subi	r30, 0x04	; 4
     b84:	fd 4f       	sbci	r31, 0xFD	; 253
     b86:	80 81       	ld	r24, Z
  uart0_buf_rx_ptr_b = ptr;
     b88:	90 93 5e 01 	sts	0x015E, r25
  return res;
}
     b8c:	08 95       	ret

00000b8e <uart_receive_char>:
{
  // write    -> e++, write *e
  // interrupt safe -> write *(e+1); e++
  byte ptr;

  ptr = (uart0_buf_rx_ptr_e+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     b8e:	90 91 5d 01 	lds	r25, 0x015D
     b92:	9f 5f       	subi	r25, 0xFF	; 255
     b94:	9f 77       	andi	r25, 0x7F	; 127
  uart0_buf_rx[ptr] = dat;
     b96:	e9 2f       	mov	r30, r25
     b98:	f0 e0       	ldi	r31, 0x00	; 0
     b9a:	e4 50       	subi	r30, 0x04	; 4
     b9c:	fd 4f       	sbci	r31, 0xFD	; 253
     b9e:	80 83       	st	Z, r24
  uart0_buf_rx_ptr_e = ptr;
     ba0:	90 93 5d 01 	sts	0x015D, r25
     ba4:	08 95       	ret

00000ba6 <uart_send_char>:
char uart_send_char(void)
{
  byte ptr;
  byte res;

  ptr = uart0_buf_tx_ptr;
     ba6:	90 91 5c 01 	lds	r25, 0x015C
  res = uart0_buf_tx[ptr];
     baa:	e9 2f       	mov	r30, r25
     bac:	f0 e0       	ldi	r31, 0x00	; 0
     bae:	ed 52       	subi	r30, 0x2D	; 45
     bb0:	fe 4f       	sbci	r31, 0xFE	; 254
     bb2:	80 81       	ld	r24, Z
  uart0_buf_tx_ptr = ptr+1;
     bb4:	9f 5f       	subi	r25, 0xFF	; 255
     bb6:	90 93 5c 01 	sts	0x015C, r25
  return res;
}
     bba:	08 95       	ret

00000bbc <uart_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart_send(void)
{
  if (uart0_flags.txing == false) {
     bbc:	80 91 55 01 	lds	r24, 0x0155
     bc0:	80 fd       	sbrc	r24, 0
     bc2:	0b c0       	rjmp	.+22     	; 0xbda <uart_send+0x1e>
    // is some data in buffer ?
    uart0_flags.txing = true;
     bc4:	80 91 55 01 	lds	r24, 0x0155
     bc8:	81 60       	ori	r24, 0x01	; 1
     bca:	80 93 55 01 	sts	0x0155, r24
    //uart0_tx_timeout = UART0_TX_TIMEOUT;
    //UART0_TX_ENA;  // tx mode
    uart0_buf_tx_ptr = 0; // send first byte from buffer
     bce:	10 92 5c 01 	sts	0x015C, r1
    UART0_PROC_UDR = uart_send_char();
     bd2:	0e 94 d3 05 	call	0xba6	; 0xba6 <uart_send_char>
     bd6:	80 93 c6 00 	sts	0x00C6, r24
     bda:	08 95       	ret

00000bdc <uart_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart_interrupt_rx(byte enable)
{
  if (enable)
     bdc:	88 23       	and	r24, r24
     bde:	31 f0       	breq	.+12     	; 0xbec <uart_interrupt_rx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_RXCIE);
     be0:	e1 ec       	ldi	r30, 0xC1	; 193
     be2:	f0 e0       	ldi	r31, 0x00	; 0
     be4:	80 81       	ld	r24, Z
     be6:	80 68       	ori	r24, 0x80	; 128
     be8:	80 83       	st	Z, r24
     bea:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_RXCIE);
     bec:	e1 ec       	ldi	r30, 0xC1	; 193
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	80 81       	ld	r24, Z
     bf2:	8f 77       	andi	r24, 0x7F	; 127
     bf4:	80 83       	st	Z, r24
     bf6:	08 95       	ret

00000bf8 <uart_interrupt_tx>:
}

void uart_interrupt_tx(byte enable)
{
  if (enable)
     bf8:	88 23       	and	r24, r24
     bfa:	31 f0       	breq	.+12     	; 0xc08 <uart_interrupt_tx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_TXCIE);
     bfc:	e1 ec       	ldi	r30, 0xC1	; 193
     bfe:	f0 e0       	ldi	r31, 0x00	; 0
     c00:	80 81       	ld	r24, Z
     c02:	80 64       	ori	r24, 0x40	; 64
     c04:	80 83       	st	Z, r24
     c06:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_TXCIE);
     c08:	e1 ec       	ldi	r30, 0xC1	; 193
     c0a:	f0 e0       	ldi	r31, 0x00	; 0
     c0c:	80 81       	ld	r24, Z
     c0e:	8f 7b       	andi	r24, 0xBF	; 191
     c10:	80 83       	st	Z, r24
     c12:	08 95       	ret

00000c14 <__vector_20>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_RX_vect)
{
     c14:	1f 92       	push	r1
     c16:	0f 92       	push	r0
     c18:	0f b6       	in	r0, 0x3f	; 63
     c1a:	0f 92       	push	r0
     c1c:	11 24       	eor	r1, r1
     c1e:	2f 93       	push	r18
     c20:	3f 93       	push	r19
     c22:	4f 93       	push	r20
     c24:	5f 93       	push	r21
     c26:	6f 93       	push	r22
     c28:	7f 93       	push	r23
     c2a:	8f 93       	push	r24
     c2c:	9f 93       	push	r25
     c2e:	af 93       	push	r26
     c30:	bf 93       	push	r27
     c32:	ef 93       	push	r30
     c34:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart0_rx_timeout = UART0_TIMEOUT;
     c36:	85 e0       	ldi	r24, 0x05	; 5
     c38:	80 93 57 01 	sts	0x0157, r24
  tmpStatus = UART0_PROC_UCSRA;
     c3c:	80 91 c0 00 	lds	r24, 0x00C0
  uart0_status |= tmpStatus;
     c40:	90 91 56 01 	lds	r25, 0x0156
     c44:	89 2b       	or	r24, r25
     c46:	80 93 56 01 	sts	0x0156, r24
  tmpDat = UART0_PROC_UDR;
     c4a:	80 91 c6 00 	lds	r24, 0x00C6
  uart_receive_char(tmpDat);
     c4e:	0e 94 c7 05 	call	0xb8e	; 0xb8e <uart_receive_char>
}
     c52:	ff 91       	pop	r31
     c54:	ef 91       	pop	r30
     c56:	bf 91       	pop	r27
     c58:	af 91       	pop	r26
     c5a:	9f 91       	pop	r25
     c5c:	8f 91       	pop	r24
     c5e:	7f 91       	pop	r23
     c60:	6f 91       	pop	r22
     c62:	5f 91       	pop	r21
     c64:	4f 91       	pop	r20
     c66:	3f 91       	pop	r19
     c68:	2f 91       	pop	r18
     c6a:	0f 90       	pop	r0
     c6c:	0f be       	out	0x3f, r0	; 63
     c6e:	0f 90       	pop	r0
     c70:	1f 90       	pop	r1
     c72:	18 95       	reti

00000c74 <__vector_22>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_TX_vect)
{
     c74:	1f 92       	push	r1
     c76:	0f 92       	push	r0
     c78:	0f b6       	in	r0, 0x3f	; 63
     c7a:	0f 92       	push	r0
     c7c:	11 24       	eor	r1, r1
     c7e:	2f 93       	push	r18
     c80:	3f 93       	push	r19
     c82:	4f 93       	push	r20
     c84:	5f 93       	push	r21
     c86:	6f 93       	push	r22
     c88:	7f 93       	push	r23
     c8a:	8f 93       	push	r24
     c8c:	9f 93       	push	r25
     c8e:	af 93       	push	r26
     c90:	bf 93       	push	r27
     c92:	ef 93       	push	r30
     c94:	ff 93       	push	r31
  byte tmpDat;

  // pokud tu jsme omylem rychle pryè
  if (uart0_flags.txing == false) return;
     c96:	80 91 55 01 	lds	r24, 0x0155
     c9a:	80 ff       	sbrs	r24, 0
     c9c:	0e c0       	rjmp	.+28     	; 0xcba <__vector_22+0x46>

  // is next data in buffer?
  if (uart0_buf_tx_ptr > 8) {
     c9e:	80 91 5c 01 	lds	r24, 0x015C
     ca2:	89 30       	cpi	r24, 0x09	; 9
     ca4:	30 f0       	brcs	.+12     	; 0xcb2 <__vector_22+0x3e>
    // whole buffer was sended
    uart0_flags.txing = FALSE;
     ca6:	80 91 55 01 	lds	r24, 0x0155
     caa:	8e 7f       	andi	r24, 0xFE	; 254
     cac:	80 93 55 01 	sts	0x0155, r24
    // if whole packed was send
    return;
     cb0:	04 c0       	rjmp	.+8      	; 0xcba <__vector_22+0x46>
  } else {
    // send next byte
    tmpDat = uart_send_char();
     cb2:	0e 94 d3 05 	call	0xba6	; 0xba6 <uart_send_char>
    UART0_PROC_UDR = tmpDat;
     cb6:	80 93 c6 00 	sts	0x00C6, r24
  }
}
     cba:	ff 91       	pop	r31
     cbc:	ef 91       	pop	r30
     cbe:	bf 91       	pop	r27
     cc0:	af 91       	pop	r26
     cc2:	9f 91       	pop	r25
     cc4:	8f 91       	pop	r24
     cc6:	7f 91       	pop	r23
     cc8:	6f 91       	pop	r22
     cca:	5f 91       	pop	r21
     ccc:	4f 91       	pop	r20
     cce:	3f 91       	pop	r19
     cd0:	2f 91       	pop	r18
     cd2:	0f 90       	pop	r0
     cd4:	0f be       	out	0x3f, r0	; 63
     cd6:	0f 90       	pop	r0
     cd8:	1f 90       	pop	r1
     cda:	18 95       	reti

00000cdc <uart0_init>:
// Initialization
void uart0_init(void)
{
  // UART port

  UART0_PROC_UBRRL = (F_CPU / (16UL * UART0_DEFAULT_BAUD)) - 1;
     cdc:	87 e0       	ldi	r24, 0x07	; 7
     cde:	80 93 c4 00 	sts	0x00C4, r24

  UART0_PROC_UCSRB |= BV(UART0_PROC_TXEN) | BV(UART0_PROC_RXEN); /* tx/rx enable */
     ce2:	e1 ec       	ldi	r30, 0xC1	; 193
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	80 81       	ld	r24, Z
     ce8:	88 61       	ori	r24, 0x18	; 24
     cea:	80 83       	st	Z, r24

  uart_interrupt_rx(true);
     cec:	81 e0       	ldi	r24, 0x01	; 1
     cee:	0e 94 ee 05 	call	0xbdc	; 0xbdc <uart_interrupt_rx>
  uart_interrupt_tx(true);
     cf2:	81 e0       	ldi	r24, 0x01	; 1
     cf4:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <uart_interrupt_tx>
  uart0_status = 0;
     cf8:	10 92 56 01 	sts	0x0156, r1
     cfc:	08 95       	ret

00000cfe <uart0_process>:
}

//----------------------------------------------------------
// process internal logic
void uart0_process(void)
{
     cfe:	cf 92       	push	r12
     d00:	df 92       	push	r13
     d02:	ff 92       	push	r15
     d04:	0f 93       	push	r16
     d06:	1f 93       	push	r17
     d08:	cf 93       	push	r28
     d0a:	df 93       	push	r29
  uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
}

inline byte uart_pac_tx_empty(void)
{
  return (uart0_buf_pac_tx_ptr_e == uart0_buf_pac_tx_ptr_b);
     d0c:	80 91 5b 01 	lds	r24, 0x015B
  byte sum;
  byte *ptr;
  byte iptr;

  // pøedává zpravy na odvysílání z paketového do lineárního bufferu
  if (!uart_pac_tx_empty()) {
     d10:	90 91 5a 01 	lds	r25, 0x015A
     d14:	98 17       	cp	r25, r24
     d16:	41 f1       	breq	.+80     	; 0xd68 <uart0_process+0x6a>
    // jsou data k odesláni ?
    if ((!uart0_flags.txing)) {
     d18:	90 91 55 01 	lds	r25, 0x0155
     d1c:	90 fd       	sbrc	r25, 0
     d1e:	24 c0       	rjmp	.+72     	; 0xd68 <uart0_process+0x6a>
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     d20:	8f 5f       	subi	r24, 0xFF	; 255
     d22:	48 2f       	mov	r20, r24
     d24:	4f 71       	andi	r20, 0x1F	; 31
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
     d26:	84 2f       	mov	r24, r20
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	9c 01       	movw	r18, r24
     d2c:	22 0f       	add	r18, r18
     d2e:	33 1f       	adc	r19, r19
     d30:	22 0f       	add	r18, r18
     d32:	33 1f       	adc	r19, r19
     d34:	22 0f       	add	r18, r18
     d36:	33 1f       	adc	r19, r19
     d38:	28 0f       	add	r18, r24
     d3a:	39 1f       	adc	r19, r25
     d3c:	24 58       	subi	r18, 0x84	; 132
     d3e:	3c 4f       	sbci	r19, 0xFC	; 252
     d40:	b9 01       	movw	r22, r18
     d42:	67 5f       	subi	r22, 0xF7	; 247
     d44:	7f 4f       	sbci	r23, 0xFF	; 255
     d46:	f9 01       	movw	r30, r18
     d48:	df 01       	movw	r26, r30
     d4a:	a2 1b       	sub	r26, r18
     d4c:	b3 0b       	sbc	r27, r19
      for (i=0; i<9; i++) {
        uart0_buf_tx[i] = *ptr;
     d4e:	81 91       	ld	r24, Z+
     d50:	ad 52       	subi	r26, 0x2D	; 45
     d52:	be 4f       	sbci	r27, 0xFE	; 254
     d54:	8c 93       	st	X, r24
    if ((!uart0_flags.txing)) {
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
      for (i=0; i<9; i++) {
     d56:	e6 17       	cp	r30, r22
     d58:	f7 07       	cpc	r31, r23
     d5a:	b1 f7       	brne	.-20     	; 0xd48 <uart0_process+0x4a>
        uart0_buf_tx[i] = *ptr;
        ptr++;
      }
      uart0_buf_pac_tx_ptr_b = iptr;
     d5c:	40 93 5b 01 	sts	0x015B, r20
      uart0_buf_tx_ptr = 0;
     d60:	10 92 5c 01 	sts	0x015C, r1
      uart_send();
     d64:	0e 94 de 05 	call	0xbbc	; 0xbbc <uart_send>
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     d68:	80 91 55 01 	lds	r24, 0x0155
     d6c:	83 fd       	sbrc	r24, 3
     d6e:	56 c0       	rjmp	.+172    	; 0xe1c <uart0_process+0x11e>
/******************************************************/
// Useful functions
/******************************************************/
inline byte uart_rx_size(void)
{
  return ((uart0_buf_rx_ptr_e - uart0_buf_rx_ptr_b) & UART0_BUFFER_LINEAR_SIZE_MAX);
     d70:	80 91 5d 01 	lds	r24, 0x015D
     d74:	90 91 5e 01 	lds	r25, 0x015E
     d78:	89 1b       	sub	r24, r25
     d7a:	8f 77       	andi	r24, 0x7F	; 127
      uart_send();
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     d7c:	89 30       	cpi	r24, 0x09	; 9
     d7e:	08 f4       	brcc	.+2      	; 0xd82 <uart0_process+0x84>
     d80:	4d c0       	rjmp	.+154    	; 0xe1c <uart0_process+0x11e>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?

    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     d82:	f0 90 58 01 	lds	r15, 0x0158
     d86:	81 e0       	ldi	r24, 0x01	; 1
     d88:	8f 0d       	add	r24, r15
     d8a:	8f 71       	andi	r24, 0x1F	; 31
     d8c:	f8 2e       	mov	r15, r24
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
     d8e:	08 2f       	mov	r16, r24
     d90:	10 e0       	ldi	r17, 0x00	; 0
     d92:	e8 01       	movw	r28, r16
     d94:	cc 0f       	add	r28, r28
     d96:	dd 1f       	adc	r29, r29
     d98:	cc 0f       	add	r28, r28
     d9a:	dd 1f       	adc	r29, r29
     d9c:	cc 0f       	add	r28, r28
     d9e:	dd 1f       	adc	r29, r29
     da0:	c0 0f       	add	r28, r16
     da2:	d1 1f       	adc	r29, r17
     da4:	c4 52       	subi	r28, 0x24	; 36
     da6:	de 4f       	sbci	r29, 0xFE	; 254
     da8:	6e 01       	movw	r12, r28
     daa:	89 e0       	ldi	r24, 0x09	; 9
     dac:	c8 0e       	add	r12, r24
     dae:	d1 1c       	adc	r13, r1
    
    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
      *ptr = uart_get_char();
     db0:	0e 94 bb 05 	call	0xb76	; 0xb76 <uart_get_char>
     db4:	89 93       	st	Y+, r24
    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
    
    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
     db6:	cc 15       	cp	r28, r12
     db8:	dd 05       	cpc	r29, r13
     dba:	d1 f7       	brne	.-12     	; 0xdb0 <uart0_process+0xb2>
     dbc:	ef 2d       	mov	r30, r15
     dbe:	f0 e0       	ldi	r31, 0x00	; 0
     dc0:	cf 01       	movw	r24, r30
     dc2:	88 0f       	add	r24, r24
     dc4:	99 1f       	adc	r25, r25
     dc6:	88 0f       	add	r24, r24
     dc8:	99 1f       	adc	r25, r25
     dca:	88 0f       	add	r24, r24
     dcc:	99 1f       	adc	r25, r25
     dce:	e8 0f       	add	r30, r24
     dd0:	f9 1f       	adc	r31, r25
     dd2:	e4 52       	subi	r30, 0x24	; 36
     dd4:	fe 4f       	sbci	r31, 0xFE	; 254
     dd6:	90 e0       	ldi	r25, 0x00	; 0
     dd8:	80 e0       	ldi	r24, 0x00	; 0
    }

    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
      sum += uart0_buf_pac_rx[iptr].b[i];
     dda:	21 91       	ld	r18, Z+
     ddc:	92 0f       	add	r25, r18
      ptr++;
    }

    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
     dde:	8f 5f       	subi	r24, 0xFF	; 255
     de0:	88 30       	cpi	r24, 0x08	; 8
     de2:	d9 f7       	brne	.-10     	; 0xdda <uart0_process+0xdc>
      sum += uart0_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart0_buf_pac_rx[iptr].b[8]) {
     de4:	f8 01       	movw	r30, r16
     de6:	ee 0f       	add	r30, r30
     de8:	ff 1f       	adc	r31, r31
     dea:	ee 0f       	add	r30, r30
     dec:	ff 1f       	adc	r31, r31
     dee:	ee 0f       	add	r30, r30
     df0:	ff 1f       	adc	r31, r31
     df2:	0e 0f       	add	r16, r30
     df4:	1f 1f       	adc	r17, r31
     df6:	f8 01       	movw	r30, r16
     df8:	e4 52       	subi	r30, 0x24	; 36
     dfa:	fe 4f       	sbci	r31, 0xFE	; 254
     dfc:	80 85       	ldd	r24, Z+8	; 0x08
     dfe:	89 13       	cpse	r24, r25
     e00:	08 c0       	rjmp	.+16     	; 0xe12 <uart0_process+0x114>
      // souèet v poøádku
      uart0_flags.data_received = TRUE; 
     e02:	80 91 55 01 	lds	r24, 0x0155
     e06:	88 60       	ori	r24, 0x08	; 8
     e08:	80 93 55 01 	sts	0x0155, r24
      uart0_buf_pac_rx_ptr_e = iptr;
     e0c:	f0 92 58 01 	sts	0x0158, r15
     e10:	05 c0       	rjmp	.+10     	; 0xe1c <uart0_process+0x11e>
     } else {
      uart0_flags.data_receive_error = TRUE;
     e12:	80 91 55 01 	lds	r24, 0x0155
     e16:	80 61       	ori	r24, 0x10	; 16
     e18:	80 93 55 01 	sts	0x0155, r24
    }
  }

}
     e1c:	df 91       	pop	r29
     e1e:	cf 91       	pop	r28
     e20:	1f 91       	pop	r17
     e22:	0f 91       	pop	r16
     e24:	ff 90       	pop	r15
     e26:	df 90       	pop	r13
     e28:	cf 90       	pop	r12
     e2a:	08 95       	ret

00000e2c <uart0_ISR_timer>:
void uart0_ISR_timer(void)
{
  static byte uart0_rx_timeout_flag = 0;
  
  // smazání náhodnì pøijatých dat (RX timeout)
  if (uart0_rx_timeout > 0) {
     e2c:	80 91 57 01 	lds	r24, 0x0157
     e30:	88 23       	and	r24, r24
     e32:	41 f0       	breq	.+16     	; 0xe44 <uart0_ISR_timer+0x18>
    uart0_rx_timeout--;
     e34:	80 91 57 01 	lds	r24, 0x0157
     e38:	81 50       	subi	r24, 0x01	; 1
     e3a:	80 93 57 01 	sts	0x0157, r24
    uart0_rx_timeout_flag = false;
     e3e:	10 92 54 01 	sts	0x0154, r1
     e42:	08 95       	ret
    } else {
    if (!uart0_rx_timeout_flag) {
     e44:	80 91 54 01 	lds	r24, 0x0154
     e48:	81 11       	cpse	r24, r1
     e4a:	07 c0       	rjmp	.+14     	; 0xe5a <uart0_ISR_timer+0x2e>
      uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
     e4c:	80 91 5d 01 	lds	r24, 0x015D
     e50:	80 93 5e 01 	sts	0x015E, r24
      uart0_rx_timeout_flag = true;
     e54:	81 e0       	ldi	r24, 0x01	; 1
     e56:	80 93 54 01 	sts	0x0154, r24
     e5a:	08 95       	ret

00000e5c <uart0_get_data_begin>:
// must be called uart0_get_data_end() at end of handling data
byte * uart0_get_data_begin(void)
{
  byte iptr;
  
  iptr = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     e5c:	80 91 59 01 	lds	r24, 0x0159
     e60:	8f 5f       	subi	r24, 0xFF	; 255
     e62:	8f 71       	andi	r24, 0x1F	; 31
  return (byte *) &uart0_buf_pac_rx[iptr].b[0];
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	9c 01       	movw	r18, r24
     e68:	22 0f       	add	r18, r18
     e6a:	33 1f       	adc	r19, r19
     e6c:	22 0f       	add	r18, r18
     e6e:	33 1f       	adc	r19, r19
     e70:	22 0f       	add	r18, r18
     e72:	33 1f       	adc	r19, r19
     e74:	82 0f       	add	r24, r18
     e76:	93 1f       	adc	r25, r19
}
     e78:	84 52       	subi	r24, 0x24	; 36
     e7a:	9e 4f       	sbci	r25, 0xFE	; 254
     e7c:	08 95       	ret

00000e7e <uart0_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart0_get_data_end(void)
{
  byte i;
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     e7e:	90 91 59 01 	lds	r25, 0x0159
     e82:	9f 5f       	subi	r25, 0xFF	; 255
     e84:	9f 71       	andi	r25, 0x1F	; 31
  uart0_buf_pac_rx_ptr_b = i;
     e86:	90 93 59 01 	sts	0x0159, r25
  return (uart0_buf_pac_rx_ptr_e == uart0_buf_pac_rx_ptr_b);
}

inline byte uart_pac_rx_size(void)
{
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
     e8a:	80 91 58 01 	lds	r24, 0x0158
     e8e:	89 1b       	sub	r24, r25
     e90:	8f 71       	andi	r24, 0x1F	; 31
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
  uart0_buf_pac_rx_ptr_b = i;
  
  i = uart_pac_rx_size();
  if (i == 0) {
     e92:	29 f4       	brne	.+10     	; 0xe9e <uart0_get_data_end+0x20>
    uart0_flags.data_received = FALSE;
     e94:	90 91 55 01 	lds	r25, 0x0155
     e98:	97 7f       	andi	r25, 0xF7	; 247
     e9a:	90 93 55 01 	sts	0x0155, r25
  }
  return i;
}
     e9e:	08 95       	ret

00000ea0 <uart0_put_data>:
{
  byte i;
  byte j;
  byte sum;
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     ea0:	40 91 5a 01 	lds	r20, 0x015A
     ea4:	4f 5f       	subi	r20, 0xFF	; 255
     ea6:	4f 71       	andi	r20, 0x1F	; 31
     ea8:	dc 01       	movw	r26, r24
     eaa:	24 2f       	mov	r18, r20
     eac:	30 e0       	ldi	r19, 0x00	; 0
     eae:	f9 01       	movw	r30, r18
     eb0:	ee 0f       	add	r30, r30
     eb2:	ff 1f       	adc	r31, r31
     eb4:	ee 0f       	add	r30, r30
     eb6:	ff 1f       	adc	r31, r31
     eb8:	ee 0f       	add	r30, r30
     eba:	ff 1f       	adc	r31, r31
     ebc:	e2 0f       	add	r30, r18
     ebe:	f3 1f       	adc	r31, r19
     ec0:	e4 58       	subi	r30, 0x84	; 132
     ec2:	fc 4f       	sbci	r31, 0xFC	; 252
     ec4:	2f 5f       	subi	r18, 0xFF	; 255
     ec6:	3f 4f       	sbci	r19, 0xFF	; 255
     ec8:	c9 01       	movw	r24, r18
     eca:	88 0f       	add	r24, r24
     ecc:	99 1f       	adc	r25, r25
     ece:	88 0f       	add	r24, r24
     ed0:	99 1f       	adc	r25, r25
     ed2:	88 0f       	add	r24, r24
     ed4:	99 1f       	adc	r25, r25
     ed6:	28 0f       	add	r18, r24
     ed8:	39 1f       	adc	r19, r25
     eda:	24 58       	subi	r18, 0x84	; 132
     edc:	3c 4f       	sbci	r19, 0xFC	; 252

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
    uart0_buf_pac_tx[j].b[i] = *dataptr;
     ede:	8d 91       	ld	r24, X+
     ee0:	81 93       	st	Z+, r24
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
     ee2:	e2 17       	cp	r30, r18
     ee4:	f3 07       	cpc	r31, r19
     ee6:	d9 f7       	brne	.-10     	; 0xede <uart0_put_data+0x3e>
    dataptr++;
  }
  //use original sum
  //uart0_buf_pac_tx[j].n.sum = sum; // save calculated sum

  uart0_buf_pac_tx_ptr_e = j;
     ee8:	40 93 5a 01 	sts	0x015A, r20
     eec:	08 95       	ret

00000eee <uart1_rx_size>:
/******************************************************/
// Useful functions
/******************************************************/
byte uart1_rx_size(void)
{
  return ((uart1_buf_rx_ptr_e - uart1_buf_rx_ptr_b) & UART1_BUFFER_LINEAR_SIZE_MAX);
     eee:	80 91 69 01 	lds	r24, 0x0169
     ef2:	90 91 6a 01 	lds	r25, 0x016A
     ef6:	89 1b       	sub	r24, r25
}
     ef8:	8f 71       	andi	r24, 0x1F	; 31
     efa:	08 95       	ret

00000efc <uart1_get_char>:
  return (uart1_buf_tx_ptr_e == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_empty(void)
{
  return (uart1_buf_rx_ptr_e == uart1_buf_rx_ptr_b);
     efc:	90 91 69 01 	lds	r25, 0x0169
     f00:	80 91 6a 01 	lds	r24, 0x016A
{
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart1_rx_empty()) {
     f04:	98 13       	cpse	r25, r24
     f06:	07 c0       	rjmp	.+14     	; 0xf16 <uart1_get_char+0x1a>
    // v bufferu nic není
    uart1_flags_buferr.buf_rx_lin_under = true;
     f08:	80 91 5f 01 	lds	r24, 0x015F
     f0c:	88 60       	ori	r24, 0x08	; 8
     f0e:	80 93 5f 01 	sts	0x015F, r24
    return 0; 
     f12:	80 e0       	ldi	r24, 0x00	; 0
     f14:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_b+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
     f16:	90 91 6a 01 	lds	r25, 0x016A
     f1a:	9f 5f       	subi	r25, 0xFF	; 255
     f1c:	9f 71       	andi	r25, 0x1F	; 31
    res = uart1_buf_rx[ptr];
     f1e:	e9 2f       	mov	r30, r25
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	eb 53       	subi	r30, 0x3B	; 59
     f24:	fa 4f       	sbci	r31, 0xFA	; 250
     f26:	80 81       	ld	r24, Z
    uart1_buf_rx_ptr_b = ptr;
     f28:	90 93 6a 01 	sts	0x016A, r25
    return res;
  }
}
     f2c:	08 95       	ret

00000f2e <uart1_receive_char>:
  return ((uart1_buf_tx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_full(void)
{
  return (((uart1_buf_rx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_rx_ptr_b);
     f2e:	20 91 69 01 	lds	r18, 0x0169
     f32:	40 91 6a 01 	lds	r20, 0x016A
     f36:	30 e0       	ldi	r19, 0x00	; 0
     f38:	2f 5f       	subi	r18, 0xFF	; 255
     f3a:	3f 4f       	sbci	r19, 0xFF	; 255
     f3c:	2f 71       	andi	r18, 0x1F	; 31
     f3e:	33 27       	eor	r19, r19
     f40:	50 e0       	ldi	r21, 0x00	; 0
void uart1_receive_char(char dat)
{
  // interrupt safe -> write *(e+1); e++
  byte ptr;
  
  if (uart1_rx_full()) {
     f42:	24 17       	cp	r18, r20
     f44:	35 07       	cpc	r19, r21
     f46:	31 f4       	brne	.+12     	; 0xf54 <uart1_receive_char+0x26>
    // není kam pøíjímat !
    uart1_flags_buferr.buf_rx_lin_over = true;
     f48:	80 91 5f 01 	lds	r24, 0x015F
     f4c:	84 60       	ori	r24, 0x04	; 4
     f4e:	80 93 5f 01 	sts	0x015F, r24
     f52:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_e+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
     f54:	90 91 69 01 	lds	r25, 0x0169
     f58:	9f 5f       	subi	r25, 0xFF	; 255
     f5a:	9f 71       	andi	r25, 0x1F	; 31
    uart1_buf_rx[ptr] = dat;
     f5c:	e9 2f       	mov	r30, r25
     f5e:	f0 e0       	ldi	r31, 0x00	; 0
     f60:	eb 53       	subi	r30, 0x3B	; 59
     f62:	fa 4f       	sbci	r31, 0xFA	; 250
     f64:	80 83       	st	Z, r24
    uart1_buf_rx_ptr_e = ptr;
     f66:	90 93 69 01 	sts	0x0169, r25
     f6a:	08 95       	ret

00000f6c <uart1_send_char>:
char uart1_send_char(void)
{
  byte ptr;
  byte res;
  
  if (uart1_buf_tx_ptr > 8) {
     f6c:	80 91 68 01 	lds	r24, 0x0168
     f70:	89 30       	cpi	r24, 0x09	; 9
     f72:	38 f0       	brcs	.+14     	; 0xf82 <uart1_send_char+0x16>
    // není co vysílat !
    uart1_flags_buferr.buf_tx_lin_under = true;
     f74:	80 91 5f 01 	lds	r24, 0x015F
     f78:	82 60       	ori	r24, 0x02	; 2
     f7a:	80 93 5f 01 	sts	0x015F, r24
    return 0;
     f7e:	80 e0       	ldi	r24, 0x00	; 0
     f80:	08 95       	ret
   } else {
    // vrátí byte k odeslání
    ptr = uart1_buf_tx_ptr;
     f82:	e0 91 68 01 	lds	r30, 0x0168
    res = uart1_buf_tx[ptr];
     f86:	f0 e0       	ldi	r31, 0x00	; 0
     f88:	e4 56       	subi	r30, 0x64	; 100
     f8a:	fb 4f       	sbci	r31, 0xFB	; 251
     f8c:	80 81       	ld	r24, Z
    uart1_buf_tx_ptr++;
     f8e:	90 91 68 01 	lds	r25, 0x0168
     f92:	9f 5f       	subi	r25, 0xFF	; 255
     f94:	90 93 68 01 	sts	0x0168, r25
    return res; 
  }
}
     f98:	08 95       	ret

00000f9a <uart1_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart1_send(void)
{
  if (uart1_flags.txing == false) {
     f9a:	80 91 60 01 	lds	r24, 0x0160
     f9e:	80 fd       	sbrc	r24, 0
     fa0:	11 c0       	rjmp	.+34     	; 0xfc4 <uart1_send+0x2a>
    // is some data in buffer ?
    uart1_flags.txing = true;
     fa2:	80 91 60 01 	lds	r24, 0x0160
     fa6:	81 60       	ori	r24, 0x01	; 1
     fa8:	80 93 60 01 	sts	0x0160, r24
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXEN);
     fac:	e9 ec       	ldi	r30, 0xC9	; 201
     fae:	f0 e0       	ldi	r31, 0x00	; 0
     fb0:	80 81       	ld	r24, Z
     fb2:	8f 7e       	andi	r24, 0xEF	; 239
     fb4:	80 83       	st	Z, r24
    UART1_TX_ENA;  // tx mode
     fb6:	5c 9a       	sbi	0x0b, 4	; 11
    uart1_buf_tx_ptr = 0; // send first byte from buffer
     fb8:	10 92 68 01 	sts	0x0168, r1
    UART1_PROC_UDR = uart1_send_char();
     fbc:	0e 94 b6 07 	call	0xf6c	; 0xf6c <uart1_send_char>
     fc0:	80 93 ce 00 	sts	0x00CE, r24
     fc4:	08 95       	ret

00000fc6 <uart1_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart1_interrupt_rx(byte enable)
{
  if (enable)
     fc6:	88 23       	and	r24, r24
     fc8:	31 f0       	breq	.+12     	; 0xfd6 <uart1_interrupt_rx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXCIE);
     fca:	e9 ec       	ldi	r30, 0xC9	; 201
     fcc:	f0 e0       	ldi	r31, 0x00	; 0
     fce:	80 81       	ld	r24, Z
     fd0:	80 68       	ori	r24, 0x80	; 128
     fd2:	80 83       	st	Z, r24
     fd4:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXCIE);
     fd6:	e9 ec       	ldi	r30, 0xC9	; 201
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	80 81       	ld	r24, Z
     fdc:	8f 77       	andi	r24, 0x7F	; 127
     fde:	80 83       	st	Z, r24
     fe0:	08 95       	ret

00000fe2 <uart1_interrupt_tx>:
}

void uart1_interrupt_tx(byte enable)
{
  if (enable)
     fe2:	88 23       	and	r24, r24
     fe4:	31 f0       	breq	.+12     	; 0xff2 <uart1_interrupt_tx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_TXCIE);
     fe6:	e9 ec       	ldi	r30, 0xC9	; 201
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	80 64       	ori	r24, 0x40	; 64
     fee:	80 83       	st	Z, r24
     ff0:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_TXCIE);
     ff2:	e9 ec       	ldi	r30, 0xC9	; 201
     ff4:	f0 e0       	ldi	r31, 0x00	; 0
     ff6:	80 81       	ld	r24, Z
     ff8:	8f 7b       	andi	r24, 0xBF	; 191
     ffa:	80 83       	st	Z, r24
     ffc:	08 95       	ret

00000ffe <__vector_28>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_RX_vect)
{
     ffe:	1f 92       	push	r1
    1000:	0f 92       	push	r0
    1002:	0f b6       	in	r0, 0x3f	; 63
    1004:	0f 92       	push	r0
    1006:	11 24       	eor	r1, r1
    1008:	2f 93       	push	r18
    100a:	3f 93       	push	r19
    100c:	4f 93       	push	r20
    100e:	5f 93       	push	r21
    1010:	6f 93       	push	r22
    1012:	7f 93       	push	r23
    1014:	8f 93       	push	r24
    1016:	9f 93       	push	r25
    1018:	af 93       	push	r26
    101a:	bf 93       	push	r27
    101c:	ef 93       	push	r30
    101e:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart1_rx_timeout = UART1_TIMEOUT;
    1020:	85 e0       	ldi	r24, 0x05	; 5
    1022:	80 93 63 01 	sts	0x0163, r24
  tmpStatus = UART1_PROC_UCSRA;
    1026:	80 91 c8 00 	lds	r24, 0x00C8
  uart1_status |= tmpStatus;
    102a:	90 91 61 01 	lds	r25, 0x0161
    102e:	89 2b       	or	r24, r25
    1030:	80 93 61 01 	sts	0x0161, r24
  tmpDat = UART1_PROC_UDR;
    1034:	80 91 ce 00 	lds	r24, 0x00CE
  uart1_receive_char(tmpDat);
    1038:	0e 94 97 07 	call	0xf2e	; 0xf2e <uart1_receive_char>
}
    103c:	ff 91       	pop	r31
    103e:	ef 91       	pop	r30
    1040:	bf 91       	pop	r27
    1042:	af 91       	pop	r26
    1044:	9f 91       	pop	r25
    1046:	8f 91       	pop	r24
    1048:	7f 91       	pop	r23
    104a:	6f 91       	pop	r22
    104c:	5f 91       	pop	r21
    104e:	4f 91       	pop	r20
    1050:	3f 91       	pop	r19
    1052:	2f 91       	pop	r18
    1054:	0f 90       	pop	r0
    1056:	0f be       	out	0x3f, r0	; 63
    1058:	0f 90       	pop	r0
    105a:	1f 90       	pop	r1
    105c:	18 95       	reti

0000105e <__vector_30>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_TX_vect)
{
    105e:	1f 92       	push	r1
    1060:	0f 92       	push	r0
    1062:	0f b6       	in	r0, 0x3f	; 63
    1064:	0f 92       	push	r0
    1066:	11 24       	eor	r1, r1
    1068:	2f 93       	push	r18
    106a:	3f 93       	push	r19
    106c:	4f 93       	push	r20
    106e:	5f 93       	push	r21
    1070:	6f 93       	push	r22
    1072:	7f 93       	push	r23
    1074:	8f 93       	push	r24
    1076:	9f 93       	push	r25
    1078:	af 93       	push	r26
    107a:	bf 93       	push	r27
    107c:	ef 93       	push	r30
    107e:	ff 93       	push	r31
  byte tmpDat;

  // ???
  if (uart1_flags.txing == false) return;
    1080:	80 91 60 01 	lds	r24, 0x0160
    1084:	80 ff       	sbrs	r24, 0
    1086:	1c c0       	rjmp	.+56     	; 0x10c0 <__vector_30+0x62>

  // is next data in buffer?
  if (uart1_buf_tx_ptr > 8) {
    1088:	80 91 68 01 	lds	r24, 0x0168
    108c:	89 30       	cpi	r24, 0x09	; 9
    108e:	a0 f0       	brcs	.+40     	; 0x10b8 <__vector_30+0x5a>
    // whole buffer was sended
    uart1_flags.txing = FALSE;
    1090:	80 91 60 01 	lds	r24, 0x0160
    1094:	8e 7f       	andi	r24, 0xFE	; 254
    1096:	80 93 60 01 	sts	0x0160, r24
    // if whole packed was send, wait for response
    uart1_tx_timeout = UART1_TX_TIMEOUT;
    109a:	82 e3       	ldi	r24, 0x32	; 50
    109c:	80 93 62 01 	sts	0x0162, r24
    uart1_flags.wait_tx = TRUE;
    10a0:	80 91 60 01 	lds	r24, 0x0160
    10a4:	84 60       	ori	r24, 0x04	; 4
    10a6:	80 93 60 01 	sts	0x0160, r24
    UART1_TX_DIS;   // rx mode
    10aa:	5c 98       	cbi	0x0b, 4	; 11
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXEN);
    10ac:	e9 ec       	ldi	r30, 0xC9	; 201
    10ae:	f0 e0       	ldi	r31, 0x00	; 0
    10b0:	80 81       	ld	r24, Z
    10b2:	80 61       	ori	r24, 0x10	; 16
    10b4:	80 83       	st	Z, r24
    return;
    10b6:	04 c0       	rjmp	.+8      	; 0x10c0 <__vector_30+0x62>
  }

  // send next byte
  tmpDat = uart1_send_char();
    10b8:	0e 94 b6 07 	call	0xf6c	; 0xf6c <uart1_send_char>
  UART1_PROC_UDR = tmpDat;
    10bc:	80 93 ce 00 	sts	0x00CE, r24
}
    10c0:	ff 91       	pop	r31
    10c2:	ef 91       	pop	r30
    10c4:	bf 91       	pop	r27
    10c6:	af 91       	pop	r26
    10c8:	9f 91       	pop	r25
    10ca:	8f 91       	pop	r24
    10cc:	7f 91       	pop	r23
    10ce:	6f 91       	pop	r22
    10d0:	5f 91       	pop	r21
    10d2:	4f 91       	pop	r20
    10d4:	3f 91       	pop	r19
    10d6:	2f 91       	pop	r18
    10d8:	0f 90       	pop	r0
    10da:	0f be       	out	0x3f, r0	; 63
    10dc:	0f 90       	pop	r0
    10de:	1f 90       	pop	r1
    10e0:	18 95       	reti

000010e2 <uart1_init>:
{
  // UART port
  //UART1_TX_DIR;
  //DDRD |= BV(PD3);

  UART1_PROC_UBRRL = (F_CPU / (16UL * UART1_DEFAULT_BAUD)) - 1;
    10e2:	87 e1       	ldi	r24, 0x17	; 23
    10e4:	80 93 cc 00 	sts	0x00CC, r24

  UART1_PROC_UCSRB |= BV(UART1_PROC_TXEN) | BV(UART1_PROC_RXEN); /* tx/rx enable */
    10e8:	e9 ec       	ldi	r30, 0xC9	; 201
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	80 81       	ld	r24, Z
    10ee:	88 61       	ori	r24, 0x18	; 24
    10f0:	80 83       	st	Z, r24

  uart1_interrupt_rx(true);
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <uart1_interrupt_rx>
  uart1_interrupt_tx(true);
    10f8:	81 e0       	ldi	r24, 0x01	; 1
    10fa:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <uart1_interrupt_tx>
  uart1_status = 0;
    10fe:	10 92 61 01 	sts	0x0161, r1
    1102:	08 95       	ret

00001104 <uart1_process>:

extern uint8_t Pocet;
//----------------------------------------------------------
// process internal logic
void uart1_process(void)
{
    1104:	bf 92       	push	r11
    1106:	cf 92       	push	r12
    1108:	df 92       	push	r13
    110a:	ef 92       	push	r14
    110c:	ff 92       	push	r15
    110e:	0f 93       	push	r16
    1110:	1f 93       	push	r17
    1112:	cf 93       	push	r28
    1114:	df 93       	push	r29
  uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
}

inline byte uart1_pac_tx_empty(void)
{
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
    1116:	80 91 67 01 	lds	r24, 0x0167
	byte sum;
	byte *ptr;
	byte iptr;
	
	// pøedává zpravy na odvysílání z paketového do lineárního bufferu
	if (!uart1_pac_tx_empty())
    111a:	90 91 66 01 	lds	r25, 0x0166
    111e:	98 17       	cp	r25, r24
    1120:	59 f1       	breq	.+86     	; 0x1178 <uart1_process+0x74>
	{
		// jsou data k odesláni ?
		if ((!uart1_flags.txing) && (!uart1_flags.wait_tx))
    1122:	90 91 60 01 	lds	r25, 0x0160
    1126:	90 fd       	sbrc	r25, 0
    1128:	27 c0       	rjmp	.+78     	; 0x1178 <uart1_process+0x74>
    112a:	90 91 60 01 	lds	r25, 0x0160
    112e:	92 fd       	sbrc	r25, 2
    1130:	23 c0       	rjmp	.+70     	; 0x1178 <uart1_process+0x74>
		{
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    1132:	8f 5f       	subi	r24, 0xFF	; 255
    1134:	8f 70       	andi	r24, 0x0F	; 15
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
    1136:	28 2f       	mov	r18, r24
    1138:	30 e0       	ldi	r19, 0x00	; 0
    113a:	a9 01       	movw	r20, r18
    113c:	44 0f       	add	r20, r20
    113e:	55 1f       	adc	r21, r21
    1140:	44 0f       	add	r20, r20
    1142:	55 1f       	adc	r21, r21
    1144:	44 0f       	add	r20, r20
    1146:	55 1f       	adc	r21, r21
    1148:	24 0f       	add	r18, r20
    114a:	35 1f       	adc	r19, r21
    114c:	2b 55       	subi	r18, 0x5B	; 91
    114e:	3b 4f       	sbci	r19, 0xFB	; 251
			uart1_buf_pac_tx_ptr_b = i;
    1150:	80 93 67 01 	sts	0x0167, r24
    1154:	a9 01       	movw	r20, r18
    1156:	47 5f       	subi	r20, 0xF7	; 247
    1158:	5f 4f       	sbci	r21, 0xFF	; 255
		if ((!uart1_flags.txing) && (!uart1_flags.wait_tx))
		{
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
    115a:	f9 01       	movw	r30, r18
    115c:	df 01       	movw	r26, r30
    115e:	a2 1b       	sub	r26, r18
    1160:	b3 0b       	sbc	r27, r19
			uart1_buf_pac_tx_ptr_b = i;
			for (i=0; i<9; i++)
			{
				uart1_buf_tx[i] = *ptr;
    1162:	81 91       	ld	r24, Z+
    1164:	a4 56       	subi	r26, 0x64	; 100
    1166:	bb 4f       	sbci	r27, 0xFB	; 251
    1168:	8c 93       	st	X, r24
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
			uart1_buf_pac_tx_ptr_b = i;
			for (i=0; i<9; i++)
    116a:	e4 17       	cp	r30, r20
    116c:	f5 07       	cpc	r31, r21
    116e:	b1 f7       	brne	.-20     	; 0x115c <uart1_process+0x58>
			{
				uart1_buf_tx[i] = *ptr;
				ptr++;
			}
			uart1_buf_tx_ptr = 0;
    1170:	10 92 68 01 	sts	0x0168, r1
			uart1_send();
    1174:	0e 94 cd 07 	call	0xf9a	; 0xf9a <uart1_send>
		}
	}

  // kontroluje pøijatá data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    1178:	80 91 60 01 	lds	r24, 0x0160
    117c:	83 fd       	sbrc	r24, 3
    117e:	64 c0       	rjmp	.+200    	; 0x1248 <uart1_process+0x144>
    1180:	0e 94 77 07 	call	0xeee	; 0xeee <uart1_rx_size>
    1184:	89 30       	cpi	r24, 0x09	; 9
    1186:	08 f4       	brcc	.+2      	; 0x118a <uart1_process+0x86>
    1188:	5f c0       	rjmp	.+190    	; 0x1248 <uart1_process+0x144>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?
    // pøedáme do paketového pøijímacího bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    118a:	b0 90 64 01 	lds	r11, 0x0164
    118e:	81 e0       	ldi	r24, 0x01	; 1
    1190:	8b 0d       	add	r24, r11
    1192:	8f 70       	andi	r24, 0x0F	; 15
    1194:	b8 2e       	mov	r11, r24
    1196:	e8 2e       	mov	r14, r24
    1198:	f1 2c       	mov	r15, r1
    119a:	e7 01       	movw	r28, r14
    119c:	cc 0f       	add	r28, r28
    119e:	dd 1f       	adc	r29, r29
    11a0:	cc 0f       	add	r28, r28
    11a2:	dd 1f       	adc	r29, r29
    11a4:	cc 0f       	add	r28, r28
    11a6:	dd 1f       	adc	r29, r29
    11a8:	ce 0d       	add	r28, r14
    11aa:	df 1d       	adc	r29, r15
    11ac:	cb 5c       	subi	r28, 0xCB	; 203
    11ae:	da 4f       	sbci	r29, 0xFA	; 250
    11b0:	2f ef       	ldi	r18, 0xFF	; 255
    11b2:	e2 1a       	sub	r14, r18
    11b4:	f2 0a       	sbc	r15, r18
    11b6:	c7 01       	movw	r24, r14
    11b8:	88 0f       	add	r24, r24
    11ba:	99 1f       	adc	r25, r25
    11bc:	88 0f       	add	r24, r24
    11be:	99 1f       	adc	r25, r25
    11c0:	88 0f       	add	r24, r24
    11c2:	99 1f       	adc	r25, r25
    11c4:	8e 0d       	add	r24, r14
    11c6:	9f 1d       	adc	r25, r15
    11c8:	9c 01       	movw	r18, r24
    11ca:	2b 5c       	subi	r18, 0xCB	; 203
    11cc:	3a 4f       	sbci	r19, 0xFA	; 250
    11ce:	79 01       	movw	r14, r18
    for(i=0; i<9; i++) {
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    11d0:	cb 2c       	mov	r12, r11
    11d2:	d1 2c       	mov	r13, r1
    11d4:	86 01       	movw	r16, r12
    11d6:	0e 94 7e 07 	call	0xefc	; 0xefc <uart1_get_char>
    11da:	89 93       	st	Y+, r24
  // kontroluje pøijatá data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?
    // pøedáme do paketového pøijímacího bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    for(i=0; i<9; i++) {
    11dc:	ce 15       	cp	r28, r14
    11de:	df 05       	cpc	r29, r15
    11e0:	c9 f7       	brne	.-14     	; 0x11d4 <uart1_process+0xd0>
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    }
    uart1_buf_pac_rx_ptr_e = iptr;
    11e2:	b0 92 64 01 	sts	0x0164, r11
    11e6:	f6 01       	movw	r30, r12
    11e8:	ee 0f       	add	r30, r30
    11ea:	ff 1f       	adc	r31, r31
    11ec:	ee 0f       	add	r30, r30
    11ee:	ff 1f       	adc	r31, r31
    11f0:	ee 0f       	add	r30, r30
    11f2:	ff 1f       	adc	r31, r31
    11f4:	ec 0d       	add	r30, r12
    11f6:	fd 1d       	adc	r31, r13
    11f8:	eb 5c       	subi	r30, 0xCB	; 203
    11fa:	fa 4f       	sbci	r31, 0xFA	; 250

    // odpovídá kontrolní souèet?
    sum = 0;
    11fc:	90 e0       	ldi	r25, 0x00	; 0
	for(i=0; i<8; i++)
    11fe:	80 e0       	ldi	r24, 0x00	; 0
	{
		sum += uart1_buf_pac_rx[iptr].b[i];
    1200:	21 91       	ld	r18, Z+
    1202:	92 0f       	add	r25, r18
    }
    uart1_buf_pac_rx_ptr_e = iptr;

    // odpovídá kontrolní souèet?
    sum = 0;
	for(i=0; i<8; i++)
    1204:	8f 5f       	subi	r24, 0xFF	; 255
    1206:	88 30       	cpi	r24, 0x08	; 8
    1208:	d9 f7       	brne	.-10     	; 0x1200 <uart1_process+0xfc>
	{
		sum += uart1_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart1_buf_pac_rx[iptr].b[8]) {
    120a:	f8 01       	movw	r30, r16
    120c:	ee 0f       	add	r30, r30
    120e:	ff 1f       	adc	r31, r31
    1210:	ee 0f       	add	r30, r30
    1212:	ff 1f       	adc	r31, r31
    1214:	ee 0f       	add	r30, r30
    1216:	ff 1f       	adc	r31, r31
    1218:	0e 0f       	add	r16, r30
    121a:	1f 1f       	adc	r17, r31
    121c:	f8 01       	movw	r30, r16
    121e:	eb 5c       	subi	r30, 0xCB	; 203
    1220:	fa 4f       	sbci	r31, 0xFA	; 250
    1222:	80 85       	ldd	r24, Z+8	; 0x08
    1224:	89 13       	cpse	r24, r25
    1226:	0b c0       	rjmp	.+22     	; 0x123e <uart1_process+0x13a>
      // souèet v poøádku
      uart1_flags.data_received = TRUE;
    1228:	80 91 60 01 	lds	r24, 0x0160
    122c:	88 60       	ori	r24, 0x08	; 8
    122e:	80 93 60 01 	sts	0x0160, r24
      uart1_flags.wait_tx = FALSE; // odpoveï pøila
    1232:	80 91 60 01 	lds	r24, 0x0160
    1236:	8b 7f       	andi	r24, 0xFB	; 251
    1238:	80 93 60 01 	sts	0x0160, r24
    123c:	05 c0       	rjmp	.+10     	; 0x1248 <uart1_process+0x144>
      uart1_buf_pac_rx_ptr_e = iptr;
     } else {
      uart1_flags.data_receive_error = TRUE;
    123e:	80 91 60 01 	lds	r24, 0x0160
    1242:	80 61       	ori	r24, 0x10	; 16
    1244:	80 93 60 01 	sts	0x0160, r24
    uart1_flags.data_received = TRUE;
    uart1_flags.wait_tx = FALSE; // odpoveï pøila
    */
  }

}
    1248:	df 91       	pop	r29
    124a:	cf 91       	pop	r28
    124c:	1f 91       	pop	r17
    124e:	0f 91       	pop	r16
    1250:	ff 90       	pop	r15
    1252:	ef 90       	pop	r14
    1254:	df 90       	pop	r13
    1256:	cf 90       	pop	r12
    1258:	bf 90       	pop	r11
    125a:	08 95       	ret

0000125c <uart1_ISR_timer>:
//----------------------------------------------------------
// timer function
void uart1_ISR_timer(void)
{
  // pauza za odeslanými daty (nepøila odpovìï)
  if (uart1_flags.wait_tx) {
    125c:	80 91 60 01 	lds	r24, 0x0160
    1260:	82 ff       	sbrs	r24, 2
    1262:	0e c0       	rjmp	.+28     	; 0x1280 <uart1_ISR_timer+0x24>
    uart1_tx_timeout--;
    1264:	80 91 62 01 	lds	r24, 0x0162
    1268:	81 50       	subi	r24, 0x01	; 1
    126a:	80 93 62 01 	sts	0x0162, r24
    if (uart1_tx_timeout == 0) {
    126e:	80 91 62 01 	lds	r24, 0x0162
    1272:	81 11       	cpse	r24, r1
    1274:	05 c0       	rjmp	.+10     	; 0x1280 <uart1_ISR_timer+0x24>
      uart1_flags.wait_tx = FALSE;
    1276:	80 91 60 01 	lds	r24, 0x0160
    127a:	8b 7f       	andi	r24, 0xFB	; 251
    127c:	80 93 60 01 	sts	0x0160, r24
    }
  }

  // smazání náhodnì pøijatých dat
  if (uart1_rx_timeout > 0) {
    1280:	80 91 63 01 	lds	r24, 0x0163
    1284:	88 23       	and	r24, r24
    1286:	31 f0       	breq	.+12     	; 0x1294 <uart1_ISR_timer+0x38>
    uart1_rx_timeout--;
    1288:	80 91 63 01 	lds	r24, 0x0163
    128c:	81 50       	subi	r24, 0x01	; 1
    128e:	80 93 63 01 	sts	0x0163, r24
    1292:	08 95       	ret
    } else {
    uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
    1294:	80 91 69 01 	lds	r24, 0x0169
    1298:	80 93 6a 01 	sts	0x016A, r24
    129c:	08 95       	ret

0000129e <uart1_get_data_begin>:
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
}

inline byte uart1_pac_rx_empty(void)
{
  return (uart1_buf_pac_rx_ptr_e == uart1_buf_pac_rx_ptr_b);
    129e:	80 91 65 01 	lds	r24, 0x0165
// must be called uart0_get_data_end() at end of handling data
byte * uart1_get_data_begin(void)
{
  byte iptr;
  
  if (uart1_pac_rx_empty()) {
    12a2:	90 91 64 01 	lds	r25, 0x0164
    12a6:	98 13       	cpse	r25, r24
    12a8:	08 c0       	rjmp	.+16     	; 0x12ba <uart1_get_data_begin+0x1c>
    // není co pøedat !
    uart1_flags_buferr.buf_rx_pac_under = true;
    12aa:	80 91 5f 01 	lds	r24, 0x015F
    12ae:	80 68       	ori	r24, 0x80	; 128
    12b0:	80 93 5f 01 	sts	0x015F, r24
    return 0;
    12b4:	80 e0       	ldi	r24, 0x00	; 0
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	08 95       	ret
   } else {
    iptr = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    12ba:	8f 5f       	subi	r24, 0xFF	; 255
    12bc:	8f 70       	andi	r24, 0x0F	; 15
    return (byte *) &uart1_buf_pac_rx[iptr].b[0];
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	9c 01       	movw	r18, r24
    12c2:	22 0f       	add	r18, r18
    12c4:	33 1f       	adc	r19, r19
    12c6:	22 0f       	add	r18, r18
    12c8:	33 1f       	adc	r19, r19
    12ca:	22 0f       	add	r18, r18
    12cc:	33 1f       	adc	r19, r19
    12ce:	82 0f       	add	r24, r18
    12d0:	93 1f       	adc	r25, r19
    12d2:	8b 5c       	subi	r24, 0xCB	; 203
    12d4:	9a 4f       	sbci	r25, 0xFA	; 250
  }
}
    12d6:	08 95       	ret

000012d8 <uart1_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart1_get_data_end(void)
{
  byte i;
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    12d8:	90 91 65 01 	lds	r25, 0x0165
    12dc:	9f 5f       	subi	r25, 0xFF	; 255
    12de:	9f 70       	andi	r25, 0x0F	; 15
  uart1_buf_pac_rx_ptr_b = i;
    12e0:	90 93 65 01 	sts	0x0165, r25
  return (uart1_buf_pac_tx_ptr_e - uart1_buf_pac_tx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_rx_size(void)
{
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
    12e4:	80 91 64 01 	lds	r24, 0x0164
    12e8:	89 1b       	sub	r24, r25
    12ea:	8f 70       	andi	r24, 0x0F	; 15
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
  uart1_buf_pac_rx_ptr_b = i;
  
  i = uart1_pac_rx_size();
  if (i == 0) {
    12ec:	29 f4       	brne	.+10     	; 0x12f8 <uart1_get_data_end+0x20>
    uart1_flags.data_received = FALSE;
    12ee:	90 91 60 01 	lds	r25, 0x0160
    12f2:	97 7f       	andi	r25, 0xF7	; 247
    12f4:	90 93 60 01 	sts	0x0160, r25
  }
  return i;
}
    12f8:	08 95       	ret

000012fa <uart1_put_data>:

//----------------------------------------------------------
// send packet pointed by dataptr
void uart1_put_data(byte * dataptr)
{
    12fa:	cf 93       	push	r28
    12fc:	df 93       	push	r29
    12fe:	fc 01       	movw	r30, r24
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_tx_full(void)
{
  return (((uart1_buf_pac_tx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX) ==  uart1_buf_pac_tx_ptr_b);
    1300:	40 91 66 01 	lds	r20, 0x0166
    1304:	84 2f       	mov	r24, r20
    1306:	90 e0       	ldi	r25, 0x00	; 0
    1308:	01 96       	adiw	r24, 0x01	; 1
    130a:	8f 70       	andi	r24, 0x0F	; 15
    130c:	99 27       	eor	r25, r25
    130e:	20 91 67 01 	lds	r18, 0x0167
    1312:	30 e0       	ldi	r19, 0x00	; 0
{
  byte i;
  byte j;
  byte sum;
  
  if (uart1_pac_tx_full()) {
    1314:	82 17       	cp	r24, r18
    1316:	93 07       	cpc	r25, r19
    1318:	31 f4       	brne	.+12     	; 0x1326 <uart1_put_data+0x2c>
    // není kam zapsat !
    uart1_flags_buferr.buf_tx_pac_over = true;
    131a:	80 91 5f 01 	lds	r24, 0x015F
    131e:	80 61       	ori	r24, 0x10	; 16
    1320:	80 93 5f 01 	sts	0x015F, r24
    return;
    1324:	2b c0       	rjmp	.+86     	; 0x137c <uart1_put_data+0x82>
  }
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    1326:	4f 5f       	subi	r20, 0xFF	; 255
    1328:	4f 70       	andi	r20, 0x0F	; 15
    132a:	84 2f       	mov	r24, r20
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	dc 01       	movw	r26, r24
    1330:	aa 0f       	add	r26, r26
    1332:	bb 1f       	adc	r27, r27
    1334:	aa 0f       	add	r26, r26
    1336:	bb 1f       	adc	r27, r27
    1338:	aa 0f       	add	r26, r26
    133a:	bb 1f       	adc	r27, r27
    133c:	a8 0f       	add	r26, r24
    133e:	b9 1f       	adc	r27, r25
    1340:	ab 55       	subi	r26, 0x5B	; 91
    1342:	bb 4f       	sbci	r27, 0xFB	; 251
    1344:	ef 01       	movw	r28, r30
    1346:	28 96       	adiw	r28, 0x08	; 8

  sum = 0;
    1348:	80 e0       	ldi	r24, 0x00	; 0
  // copy data without sum
  for(i=0; i<8; i++) {
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    134a:	64 2f       	mov	r22, r20
    134c:	70 e0       	ldi	r23, 0x00	; 0
    134e:	9b 01       	movw	r18, r22
    1350:	90 81       	ld	r25, Z
    1352:	9d 93       	st	X+, r25
    sum += *dataptr;
    1354:	91 91       	ld	r25, Z+
    1356:	89 0f       	add	r24, r25
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<8; i++) {
    1358:	ec 17       	cp	r30, r28
    135a:	fd 07       	cpc	r31, r29
    135c:	c1 f7       	brne	.-16     	; 0x134e <uart1_put_data+0x54>
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    sum += *dataptr;
    dataptr++;
  }
  uart1_buf_pac_tx[j].n.sum = sum; // save calculated sum
    135e:	fb 01       	movw	r30, r22
    1360:	ee 0f       	add	r30, r30
    1362:	ff 1f       	adc	r31, r31
    1364:	ee 0f       	add	r30, r30
    1366:	ff 1f       	adc	r31, r31
    1368:	ee 0f       	add	r30, r30
    136a:	ff 1f       	adc	r31, r31
    136c:	2e 0f       	add	r18, r30
    136e:	3f 1f       	adc	r19, r31
    1370:	f9 01       	movw	r30, r18
    1372:	eb 55       	subi	r30, 0x5B	; 91
    1374:	fb 4f       	sbci	r31, 0xFB	; 251
    1376:	80 87       	std	Z+8, r24	; 0x08

  uart1_buf_pac_tx_ptr_e = j;
    1378:	40 93 66 01 	sts	0x0166, r20
}
    137c:	df 91       	pop	r29
    137e:	cf 91       	pop	r28
    1380:	08 95       	ret

00001382 <uart1_set_baud>:
//----------------------------------------------------------
// Set from default baud rates
void uart1_set_baud(byte baud)
{
  // UART port
  switch (baud) {
    1382:	90 e0       	ldi	r25, 0x00	; 0
    1384:	8b 30       	cpi	r24, 0x0B	; 11
    1386:	91 05       	cpc	r25, r1
    1388:	80 f5       	brcc	.+96     	; 0x13ea <uart1_set_baud+0x68>
    138a:	fc 01       	movw	r30, r24
    138c:	e2 5c       	subi	r30, 0xC2	; 194
    138e:	ff 4f       	sbci	r31, 0xFF	; 255
    1390:	0c 94 1f 0c 	jmp	0x183e	; 0x183e <__tablejump2__>
    case 0:  
      MACRO_BAUDRATE(9600);
    1394:	8f e5       	ldi	r24, 0x5F	; 95
    1396:	80 93 cc 00 	sts	0x00CC, r24
      break;
    139a:	08 95       	ret
    case 1:  
      MACRO_BAUDRATE(14400);
    139c:	8f e3       	ldi	r24, 0x3F	; 63
    139e:	80 93 cc 00 	sts	0x00CC, r24
      break;
    13a2:	08 95       	ret
    case 2:  
      MACRO_BAUDRATE(19200);
    13a4:	8f e2       	ldi	r24, 0x2F	; 47
    13a6:	80 93 cc 00 	sts	0x00CC, r24
      break;
    13aa:	08 95       	ret
    case 3:  
      MACRO_BAUDRATE(28800);
    13ac:	8f e1       	ldi	r24, 0x1F	; 31
    13ae:	80 93 cc 00 	sts	0x00CC, r24
      break;
    13b2:	08 95       	ret
    case 4:  
      MACRO_BAUDRATE(38400);
    13b4:	87 e1       	ldi	r24, 0x17	; 23
    13b6:	80 93 cc 00 	sts	0x00CC, r24
      break;
    13ba:	08 95       	ret
    case 5:  
      MACRO_BAUDRATE(57600);
    13bc:	8f e0       	ldi	r24, 0x0F	; 15
    13be:	80 93 cc 00 	sts	0x00CC, r24
      break;
    13c2:	08 95       	ret
    case 6:  
      MACRO_BAUDRATE(76800);
    13c4:	8b e0       	ldi	r24, 0x0B	; 11
    13c6:	80 93 cc 00 	sts	0x00CC, r24
      break;
    13ca:	08 95       	ret
    case 7:  
      MACRO_BAUDRATE(115200);
    13cc:	87 e0       	ldi	r24, 0x07	; 7
    13ce:	80 93 cc 00 	sts	0x00CC, r24
      break;
    13d2:	08 95       	ret
    case 8:  
      MACRO_BAUDRATE(230400);
    13d4:	83 e0       	ldi	r24, 0x03	; 3
    13d6:	80 93 cc 00 	sts	0x00CC, r24
      break;
    13da:	08 95       	ret
    case 9:  
      MACRO_BAUDRATE(250000);
    13dc:	82 e0       	ldi	r24, 0x02	; 2
    13de:	80 93 cc 00 	sts	0x00CC, r24
      break;
    13e2:	08 95       	ret
    case 10:  
      MACRO_BAUDRATE(500000);
    13e4:	10 92 cc 00 	sts	0x00CC, r1
      break;
    13e8:	08 95       	ret
    default:  
      MACRO_BAUDRATE(19200);
    13ea:	8f e2       	ldi	r24, 0x2F	; 47
    13ec:	80 93 cc 00 	sts	0x00CC, r24
    13f0:	08 95       	ret

000013f2 <__vector_16>:
Ttripac CheckModules;  // buffer
uint8_t Back=0;
extern uint8_t Pocet;

//----------------------------------------------------------
ISR(TIMER0_COMPA_vect) {
    13f2:	1f 92       	push	r1
    13f4:	0f 92       	push	r0
    13f6:	0f b6       	in	r0, 0x3f	; 63
    13f8:	0f 92       	push	r0
    13fa:	11 24       	eor	r1, r1
    13fc:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    13fe:	81 e0       	ldi	r24, 0x01	; 1
    1400:	80 93 6b 01 	sts	0x016B, r24
}
    1404:	8f 91       	pop	r24
    1406:	0f 90       	pop	r0
    1408:	0f be       	out	0x3f, r0	; 63
    140a:	0f 90       	pop	r0
    140c:	1f 90       	pop	r1
    140e:	18 95       	reti

00001410 <__vector_17>:

ISR(TIMER0_COMPB_vect) {
    1410:	1f 92       	push	r1
    1412:	0f 92       	push	r0
    1414:	0f b6       	in	r0, 0x3f	; 63
    1416:	0f 92       	push	r0
    1418:	11 24       	eor	r1, r1
    141a:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    141c:	81 e0       	ldi	r24, 0x01	; 1
    141e:	80 93 6b 01 	sts	0x016B, r24
}
    1422:	8f 91       	pop	r24
    1424:	0f 90       	pop	r0
    1426:	0f be       	out	0x3f, r0	; 63
    1428:	0f 90       	pop	r0
    142a:	1f 90       	pop	r1
    142c:	18 95       	reti

0000142e <__vector_18>:

ISR(TIMER0_OVF_vect) {
    142e:	1f 92       	push	r1
    1430:	0f 92       	push	r0
    1432:	0f b6       	in	r0, 0x3f	; 63
    1434:	0f 92       	push	r0
    1436:	11 24       	eor	r1, r1
    1438:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    143a:	81 e0       	ldi	r24, 0x01	; 1
    143c:	80 93 6b 01 	sts	0x016B, r24
}
    1440:	8f 91       	pop	r24
    1442:	0f 90       	pop	r0
    1444:	0f be       	out	0x3f, r0	; 63
    1446:	0f 90       	pop	r0
    1448:	1f 90       	pop	r1
    144a:	18 95       	reti

0000144c <process_timer_100Hz>:
}

//----------------------------------------------------------
void process_timer_100Hz(void)
{
  if (timer0_flag)
    144c:	80 91 6b 01 	lds	r24, 0x016B
    1450:	88 23       	and	r24, r24
    1452:	31 f0       	breq	.+12     	; 0x1460 <process_timer_100Hz+0x14>
  { // T = 10ms
    timer0_flag = false;
    1454:	10 92 6b 01 	sts	0x016B, r1
    uart0_ISR_timer();
    1458:	0e 94 16 07 	call	0xe2c	; 0xe2c <uart0_ISR_timer>
    uart1_ISR_timer();
    145c:	0e 94 2e 09 	call	0x125c	; 0x125c <uart1_ISR_timer>
    1460:	08 95       	ret

00001462 <init>:
//----------------------------------------------------------
void init(void)
{

  //DDRB = BV(PB0);
  DDRD = BV(PD1) | BV(PD3) | BV(PD4);
    1462:	8a e1       	ldi	r24, 0x1A	; 26
    1464:	8a b9       	out	0x0a, r24	; 10

  uart0_init(); // PC
    1466:	0e 94 6e 06 	call	0xcdc	; 0xcdc <uart0_init>
  uart1_init(); // internal
    146a:	0e 94 71 08 	call	0x10e2	; 0x10e2 <uart1_init>
  adc_init();
    146e:	0e 94 68 00 	call	0xd0	; 0xd0 <adc_init>
  timer_init();
    1472:	0e 94 63 02 	call	0x4c6	; 0x4c6 <timer_init>
  TB_Callback_setBaud = uart1_set_baud;
    1476:	81 ec       	ldi	r24, 0xC1	; 193
    1478:	99 e0       	ldi	r25, 0x09	; 9
    147a:	90 93 52 01 	sts	0x0152, r25
    147e:	80 93 51 01 	sts	0x0151, r24
  TB_Init((void*) 0x10); // addr in eeprom with settings
    1482:	80 e1       	ldi	r24, 0x10	; 16
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	0e 94 7e 02 	call	0x4fc	; 0x4fc <TB_Init>
  pp_init();
    148a:	0e 94 71 01 	call	0x2e2	; 0x2e2 <pp_init>
  sei();
    148e:	78 94       	sei
    1490:	08 95       	ret

00001492 <main>:
}


//----------------------------------------------------------
int main(void)
{
    1492:	cf 93       	push	r28
    1494:	df 93       	push	r29
    1496:	cd b7       	in	r28, 0x3d	; 61
    1498:	de b7       	in	r29, 0x3e	; 62
    149a:	2c 97       	sbiw	r28, 0x0c	; 12
    149c:	0f b6       	in	r0, 0x3f	; 63
    149e:	f8 94       	cli
    14a0:	de bf       	out	0x3e, r29	; 62
    14a2:	0f be       	out	0x3f, r0	; 63
    14a4:	cd bf       	out	0x3d, r28	; 61
	init();
    14a6:	0e 94 31 0a 	call	0x1462	; 0x1462 <init>
	
	GLCD_Initalize(); // Initalize LCD
    14aa:	0e 94 24 02 	call	0x448	; 0x448 <GLCD_Initalize>
	
	GLCD_ClearText(); // Clear text area
    14ae:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <GLCD_ClearText>
	GLCD_ClearCG(); // Clear character generator area
    14b2:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <GLCD_ClearCG>
	GLCD_ClearGraphic(); // Clear graphic area
    14b6:	0e 94 01 02 	call	0x402	; 0x402 <GLCD_ClearGraphic>

	GLCD_TextGoTo(5,T6963_CURSOR_1_LINE);// set text coordinates
    14ba:	60 e0       	ldi	r22, 0x00	; 0
    14bc:	85 e0       	ldi	r24, 0x05	; 5
    14be:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GLCD_TextGoTo>
	GLCD_WriteString("AtomTrace - Sci-Trace"); // write text
    14c2:	80 e0       	ldi	r24, 0x00	; 0
    14c4:	91 e0       	ldi	r25, 0x01	; 1
    14c6:	0e 94 15 02 	call	0x42a	; 0x42a <GLCD_WriteString>
	uint16_t Hodnota=0;
	uint8_t MSB, LSB;
	char Vystup[12];
	float Convert;
	
	GLCD_TextGoTo(0,T6963_CURSOR_3_LINE);// set text coordinates
    14ca:	62 e0       	ldi	r22, 0x02	; 2
    14cc:	80 e0       	ldi	r24, 0x00	; 0
    14ce:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GLCD_TextGoTo>
	GLCD_WriteString("Bus-A:"); // write text
    14d2:	86 e1       	ldi	r24, 0x16	; 22
    14d4:	91 e0       	ldi	r25, 0x01	; 1
    14d6:	0e 94 15 02 	call	0x42a	; 0x42a <GLCD_WriteString>
	
	GLCD_TextGoTo(0,T6963_CURSOR_4_LINE);// set text coordinates
    14da:	63 e0       	ldi	r22, 0x03	; 3
    14dc:	80 e0       	ldi	r24, 0x00	; 0
    14de:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GLCD_TextGoTo>
	GLCD_WriteString("Bus-B:"); // write text
    14e2:	8d e1       	ldi	r24, 0x1D	; 29
    14e4:	91 e0       	ldi	r25, 0x01	; 1
    14e6:	0e 94 15 02 	call	0x42a	; 0x42a <GLCD_WriteString>
	
	GLCD_TextGoTo(0,T6963_CURSOR_5_LINE);// set text coordinates
    14ea:	64 e0       	ldi	r22, 0x04	; 4
    14ec:	80 e0       	ldi	r24, 0x00	; 0
    14ee:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GLCD_TextGoTo>
	GLCD_WriteString("USB:"); // write text
    14f2:	84 e2       	ldi	r24, 0x24	; 36
    14f4:	91 e0       	ldi	r25, 0x01	; 1
    14f6:	0e 94 15 02 	call	0x42a	; 0x42a <GLCD_WriteString>
	
	GLCD_TextGoTo(0,T6963_CURSOR_6_LINE);// set text coordinates
    14fa:	65 e0       	ldi	r22, 0x05	; 5
    14fc:	80 e0       	ldi	r24, 0x00	; 0
    14fe:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GLCD_TextGoTo>
	GLCD_WriteString("+5V:"); // write text
    1502:	89 e2       	ldi	r24, 0x29	; 41
    1504:	91 e0       	ldi	r25, 0x01	; 1
    1506:	0e 94 15 02 	call	0x42a	; 0x42a <GLCD_WriteString>
	
	GLCD_TextGoTo(0,T6963_CURSOR_7_LINE);// set text coordinates
    150a:	66 e0       	ldi	r22, 0x06	; 6
    150c:	80 e0       	ldi	r24, 0x00	; 0
    150e:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GLCD_TextGoTo>
	GLCD_WriteString("+12V:"); // write text
    1512:	8e e2       	ldi	r24, 0x2E	; 46
    1514:	91 e0       	ldi	r25, 0x01	; 1
    1516:	0e 94 15 02 	call	0x42a	; 0x42a <GLCD_WriteString>
	
	GLCD_TextGoTo(0,T6963_CURSOR_8_LINE);// set text coordinates
    151a:	67 e0       	ldi	r22, 0x07	; 7
    151c:	80 e0       	ldi	r24, 0x00	; 0
    151e:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GLCD_TextGoTo>
	GLCD_WriteString("-12V:"); // write text
    1522:	84 e3       	ldi	r24, 0x34	; 52
    1524:	91 e0       	ldi	r25, 0x01	; 1
    1526:	0e 94 15 02 	call	0x42a	; 0x42a <GLCD_WriteString>
	
	GLCD_TextGoTo(0,T6963_CURSOR_9_LINE);// set text coordinates
    152a:	68 e0       	ldi	r22, 0x08	; 8
    152c:	80 e0       	ldi	r24, 0x00	; 0
    152e:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GLCD_TextGoTo>
	GLCD_WriteString("+24V-BP:"); // write text
    1532:	8a e3       	ldi	r24, 0x3A	; 58
    1534:	91 e0       	ldi	r25, 0x01	; 1
    1536:	0e 94 15 02 	call	0x42a	; 0x42a <GLCD_WriteString>
	
	GLCD_TextGoTo(0,T6963_CURSOR_10_LINE);// set text coordinates
    153a:	69 e0       	ldi	r22, 0x09	; 9
    153c:	80 e0       	ldi	r24, 0x00	; 0
    153e:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GLCD_TextGoTo>
	GLCD_WriteString("+24V-RJ:"); // write text
    1542:	83 e4       	ldi	r24, 0x43	; 67
    1544:	91 e0       	ldi	r25, 0x01	; 1
    1546:	0e 94 15 02 	call	0x42a	; 0x42a <GLCD_WriteString>
// 	GLCD_TextGoTo(10, T6963_CURSOR_10_LINE);// set text coordinates
// 	GLCD_WriteString((char *)adc_read(0)); // write text

	
	//PRIu16
	uint8_t MereniADC=0;
    154a:	10 e0       	ldi	r17, 0x00	; 0
			{
				Hodnota = adc_read(4);
				//realne = (float) 0,795;
				//Hodnota = (float) 0,795 * Hodnota;
				//sprintf(Vystup,"%f", realne);
				sprintf(Vystup,"%i", Hodnota);
    154c:	0f 2e       	mov	r0, r31
    154e:	fc e4       	ldi	r31, 0x4C	; 76
    1550:	cf 2e       	mov	r12, r31
    1552:	f1 e0       	ldi	r31, 0x01	; 1
    1554:	df 2e       	mov	r13, r31
    1556:	f0 2d       	mov	r31, r0
    1558:	ce 01       	movw	r24, r28
    155a:	01 96       	adiw	r24, 0x01	; 1
    155c:	7c 01       	movw	r14, r24
	
	//PRIu16
	uint8_t MereniADC=0;
	while(1)
	{ // mail loop
		pp_loop();
    155e:	0e 94 76 01 	call	0x2ec	; 0x2ec <pp_loop>
		process_timer_100Hz();
    1562:	0e 94 26 0a 	call	0x144c	; 0x144c <process_timer_100Hz>
		uart0_process();
    1566:	0e 94 7f 06 	call	0xcfe	; 0xcfe <uart0_process>
		uart1_process();
    156a:	0e 94 82 08 	call	0x1104	; 0x1104 <uart1_process>
		if(timer0_flag)
    156e:	90 91 6b 01 	lds	r25, 0x016B
    1572:	99 23       	and	r25, r25
    1574:	a1 f3       	breq	.-24     	; 0x155e <main+0xcc>
		{
			// Kadých 500 ms se provede ètení a zápis do Displeje
			if (MereniADC < 51)
    1576:	13 33       	cpi	r17, 0x33	; 51
    1578:	10 f4       	brcc	.+4      	; 0x157e <main+0xec>
			{
				MereniADC++;
    157a:	1f 5f       	subi	r17, 0xFF	; 255
    157c:	f0 cf       	rjmp	.-32     	; 0x155e <main+0xcc>
			} 
			else
			{
				Hodnota = adc_read(4);
    157e:	84 e0       	ldi	r24, 0x04	; 4
    1580:	0e 94 77 00 	call	0xee	; 0xee <adc_read>
    1584:	8c 01       	movw	r16, r24
				//realne = (float) 0,795;
				//Hodnota = (float) 0,795 * Hodnota;
				//sprintf(Vystup,"%f", realne);
				sprintf(Vystup,"%i", Hodnota);
    1586:	1f 93       	push	r17
    1588:	8f 93       	push	r24
    158a:	df 92       	push	r13
    158c:	cf 92       	push	r12
    158e:	ff 92       	push	r15
    1590:	ef 92       	push	r14
    1592:	0e 94 25 0c 	call	0x184a	; 0x184a <sprintf>
				//itoa(Hodnota, Vystup, 12);
				GLCD_TextGoTo(0,T6963_CURSOR_4_LINE);// set text coordinates
    1596:	63 e0       	ldi	r22, 0x03	; 3
    1598:	80 e0       	ldi	r24, 0x00	; 0
    159a:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GLCD_TextGoTo>
				GLCD_WriteString(Vystup);
    159e:	c7 01       	movw	r24, r14
    15a0:	0e 94 15 02 	call	0x42a	; 0x42a <GLCD_WriteString>
				Hodnota = Hodnota * 0.795;
    15a4:	b8 01       	movw	r22, r16
    15a6:	80 e0       	ldi	r24, 0x00	; 0
    15a8:	90 e0       	ldi	r25, 0x00	; 0
    15aa:	0e 94 24 0b 	call	0x1648	; 0x1648 <__floatunsisf>
    15ae:	2f e1       	ldi	r18, 0x1F	; 31
    15b0:	35 e8       	ldi	r19, 0x85	; 133
    15b2:	4b e4       	ldi	r20, 0x4B	; 75
    15b4:	5f e3       	ldi	r21, 0x3F	; 63
    15b6:	0e 94 8a 0b 	call	0x1714	; 0x1714 <__mulsf3>
    15ba:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <__fixunssfsi>
				sprintf(Vystup,"%i", Hodnota);
    15be:	7f 93       	push	r23
    15c0:	6f 93       	push	r22
    15c2:	df 92       	push	r13
    15c4:	cf 92       	push	r12
    15c6:	ff 92       	push	r15
    15c8:	ef 92       	push	r14
    15ca:	0e 94 25 0c 	call	0x184a	; 0x184a <sprintf>
				GLCD_TextGoTo(0,T6963_CURSOR_5_LINE);// set text coordinates
    15ce:	64 e0       	ldi	r22, 0x04	; 4
    15d0:	80 e0       	ldi	r24, 0x00	; 0
    15d2:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <GLCD_TextGoTo>
				GLCD_WriteString(Vystup);
    15d6:	c7 01       	movw	r24, r14
    15d8:	0e 94 15 02 	call	0x42a	; 0x42a <GLCD_WriteString>
    15dc:	0f b6       	in	r0, 0x3f	; 63
    15de:	f8 94       	cli
    15e0:	de bf       	out	0x3e, r29	; 62
    15e2:	0f be       	out	0x3f, r0	; 63
    15e4:	cd bf       	out	0x3d, r28	; 61
				
				MereniADC = 0;
    15e6:	10 e0       	ldi	r17, 0x00	; 0
    15e8:	ba cf       	rjmp	.-140    	; 0x155e <main+0xcc>

000015ea <__fixunssfsi>:
    15ea:	0e 94 69 0b 	call	0x16d2	; 0x16d2 <__fp_splitA>
    15ee:	88 f0       	brcs	.+34     	; 0x1612 <__fixunssfsi+0x28>
    15f0:	9f 57       	subi	r25, 0x7F	; 127
    15f2:	98 f0       	brcs	.+38     	; 0x161a <__fixunssfsi+0x30>
    15f4:	b9 2f       	mov	r27, r25
    15f6:	99 27       	eor	r25, r25
    15f8:	b7 51       	subi	r27, 0x17	; 23
    15fa:	b0 f0       	brcs	.+44     	; 0x1628 <__fixunssfsi+0x3e>
    15fc:	e1 f0       	breq	.+56     	; 0x1636 <__fixunssfsi+0x4c>
    15fe:	66 0f       	add	r22, r22
    1600:	77 1f       	adc	r23, r23
    1602:	88 1f       	adc	r24, r24
    1604:	99 1f       	adc	r25, r25
    1606:	1a f0       	brmi	.+6      	; 0x160e <__fixunssfsi+0x24>
    1608:	ba 95       	dec	r27
    160a:	c9 f7       	brne	.-14     	; 0x15fe <__fixunssfsi+0x14>
    160c:	14 c0       	rjmp	.+40     	; 0x1636 <__fixunssfsi+0x4c>
    160e:	b1 30       	cpi	r27, 0x01	; 1
    1610:	91 f0       	breq	.+36     	; 0x1636 <__fixunssfsi+0x4c>
    1612:	0e 94 83 0b 	call	0x1706	; 0x1706 <__fp_zero>
    1616:	b1 e0       	ldi	r27, 0x01	; 1
    1618:	08 95       	ret
    161a:	0c 94 83 0b 	jmp	0x1706	; 0x1706 <__fp_zero>
    161e:	67 2f       	mov	r22, r23
    1620:	78 2f       	mov	r23, r24
    1622:	88 27       	eor	r24, r24
    1624:	b8 5f       	subi	r27, 0xF8	; 248
    1626:	39 f0       	breq	.+14     	; 0x1636 <__fixunssfsi+0x4c>
    1628:	b9 3f       	cpi	r27, 0xF9	; 249
    162a:	cc f3       	brlt	.-14     	; 0x161e <__fixunssfsi+0x34>
    162c:	86 95       	lsr	r24
    162e:	77 95       	ror	r23
    1630:	67 95       	ror	r22
    1632:	b3 95       	inc	r27
    1634:	d9 f7       	brne	.-10     	; 0x162c <__fixunssfsi+0x42>
    1636:	3e f4       	brtc	.+14     	; 0x1646 <__fixunssfsi+0x5c>
    1638:	90 95       	com	r25
    163a:	80 95       	com	r24
    163c:	70 95       	com	r23
    163e:	61 95       	neg	r22
    1640:	7f 4f       	sbci	r23, 0xFF	; 255
    1642:	8f 4f       	sbci	r24, 0xFF	; 255
    1644:	9f 4f       	sbci	r25, 0xFF	; 255
    1646:	08 95       	ret

00001648 <__floatunsisf>:
    1648:	e8 94       	clt
    164a:	09 c0       	rjmp	.+18     	; 0x165e <__floatsisf+0x12>

0000164c <__floatsisf>:
    164c:	97 fb       	bst	r25, 7
    164e:	3e f4       	brtc	.+14     	; 0x165e <__floatsisf+0x12>
    1650:	90 95       	com	r25
    1652:	80 95       	com	r24
    1654:	70 95       	com	r23
    1656:	61 95       	neg	r22
    1658:	7f 4f       	sbci	r23, 0xFF	; 255
    165a:	8f 4f       	sbci	r24, 0xFF	; 255
    165c:	9f 4f       	sbci	r25, 0xFF	; 255
    165e:	99 23       	and	r25, r25
    1660:	a9 f0       	breq	.+42     	; 0x168c <__floatsisf+0x40>
    1662:	f9 2f       	mov	r31, r25
    1664:	96 e9       	ldi	r25, 0x96	; 150
    1666:	bb 27       	eor	r27, r27
    1668:	93 95       	inc	r25
    166a:	f6 95       	lsr	r31
    166c:	87 95       	ror	r24
    166e:	77 95       	ror	r23
    1670:	67 95       	ror	r22
    1672:	b7 95       	ror	r27
    1674:	f1 11       	cpse	r31, r1
    1676:	f8 cf       	rjmp	.-16     	; 0x1668 <__floatsisf+0x1c>
    1678:	fa f4       	brpl	.+62     	; 0x16b8 <__floatsisf+0x6c>
    167a:	bb 0f       	add	r27, r27
    167c:	11 f4       	brne	.+4      	; 0x1682 <__floatsisf+0x36>
    167e:	60 ff       	sbrs	r22, 0
    1680:	1b c0       	rjmp	.+54     	; 0x16b8 <__floatsisf+0x6c>
    1682:	6f 5f       	subi	r22, 0xFF	; 255
    1684:	7f 4f       	sbci	r23, 0xFF	; 255
    1686:	8f 4f       	sbci	r24, 0xFF	; 255
    1688:	9f 4f       	sbci	r25, 0xFF	; 255
    168a:	16 c0       	rjmp	.+44     	; 0x16b8 <__floatsisf+0x6c>
    168c:	88 23       	and	r24, r24
    168e:	11 f0       	breq	.+4      	; 0x1694 <__floatsisf+0x48>
    1690:	96 e9       	ldi	r25, 0x96	; 150
    1692:	11 c0       	rjmp	.+34     	; 0x16b6 <__floatsisf+0x6a>
    1694:	77 23       	and	r23, r23
    1696:	21 f0       	breq	.+8      	; 0x16a0 <__floatsisf+0x54>
    1698:	9e e8       	ldi	r25, 0x8E	; 142
    169a:	87 2f       	mov	r24, r23
    169c:	76 2f       	mov	r23, r22
    169e:	05 c0       	rjmp	.+10     	; 0x16aa <__floatsisf+0x5e>
    16a0:	66 23       	and	r22, r22
    16a2:	71 f0       	breq	.+28     	; 0x16c0 <__floatsisf+0x74>
    16a4:	96 e8       	ldi	r25, 0x86	; 134
    16a6:	86 2f       	mov	r24, r22
    16a8:	70 e0       	ldi	r23, 0x00	; 0
    16aa:	60 e0       	ldi	r22, 0x00	; 0
    16ac:	2a f0       	brmi	.+10     	; 0x16b8 <__floatsisf+0x6c>
    16ae:	9a 95       	dec	r25
    16b0:	66 0f       	add	r22, r22
    16b2:	77 1f       	adc	r23, r23
    16b4:	88 1f       	adc	r24, r24
    16b6:	da f7       	brpl	.-10     	; 0x16ae <__floatsisf+0x62>
    16b8:	88 0f       	add	r24, r24
    16ba:	96 95       	lsr	r25
    16bc:	87 95       	ror	r24
    16be:	97 f9       	bld	r25, 7
    16c0:	08 95       	ret

000016c2 <__fp_split3>:
    16c2:	57 fd       	sbrc	r21, 7
    16c4:	90 58       	subi	r25, 0x80	; 128
    16c6:	44 0f       	add	r20, r20
    16c8:	55 1f       	adc	r21, r21
    16ca:	59 f0       	breq	.+22     	; 0x16e2 <__fp_splitA+0x10>
    16cc:	5f 3f       	cpi	r21, 0xFF	; 255
    16ce:	71 f0       	breq	.+28     	; 0x16ec <__fp_splitA+0x1a>
    16d0:	47 95       	ror	r20

000016d2 <__fp_splitA>:
    16d2:	88 0f       	add	r24, r24
    16d4:	97 fb       	bst	r25, 7
    16d6:	99 1f       	adc	r25, r25
    16d8:	61 f0       	breq	.+24     	; 0x16f2 <__fp_splitA+0x20>
    16da:	9f 3f       	cpi	r25, 0xFF	; 255
    16dc:	79 f0       	breq	.+30     	; 0x16fc <__fp_splitA+0x2a>
    16de:	87 95       	ror	r24
    16e0:	08 95       	ret
    16e2:	12 16       	cp	r1, r18
    16e4:	13 06       	cpc	r1, r19
    16e6:	14 06       	cpc	r1, r20
    16e8:	55 1f       	adc	r21, r21
    16ea:	f2 cf       	rjmp	.-28     	; 0x16d0 <__fp_split3+0xe>
    16ec:	46 95       	lsr	r20
    16ee:	f1 df       	rcall	.-30     	; 0x16d2 <__fp_splitA>
    16f0:	08 c0       	rjmp	.+16     	; 0x1702 <__fp_splitA+0x30>
    16f2:	16 16       	cp	r1, r22
    16f4:	17 06       	cpc	r1, r23
    16f6:	18 06       	cpc	r1, r24
    16f8:	99 1f       	adc	r25, r25
    16fa:	f1 cf       	rjmp	.-30     	; 0x16de <__fp_splitA+0xc>
    16fc:	86 95       	lsr	r24
    16fe:	71 05       	cpc	r23, r1
    1700:	61 05       	cpc	r22, r1
    1702:	08 94       	sec
    1704:	08 95       	ret

00001706 <__fp_zero>:
    1706:	e8 94       	clt

00001708 <__fp_szero>:
    1708:	bb 27       	eor	r27, r27
    170a:	66 27       	eor	r22, r22
    170c:	77 27       	eor	r23, r23
    170e:	cb 01       	movw	r24, r22
    1710:	97 f9       	bld	r25, 7
    1712:	08 95       	ret

00001714 <__mulsf3>:
    1714:	0e 94 9d 0b 	call	0x173a	; 0x173a <__mulsf3x>
    1718:	0c 94 0e 0c 	jmp	0x181c	; 0x181c <__fp_round>
    171c:	0e 94 00 0c 	call	0x1800	; 0x1800 <__fp_pscA>
    1720:	38 f0       	brcs	.+14     	; 0x1730 <__mulsf3+0x1c>
    1722:	0e 94 07 0c 	call	0x180e	; 0x180e <__fp_pscB>
    1726:	20 f0       	brcs	.+8      	; 0x1730 <__mulsf3+0x1c>
    1728:	95 23       	and	r25, r21
    172a:	11 f0       	breq	.+4      	; 0x1730 <__mulsf3+0x1c>
    172c:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__fp_inf>
    1730:	0c 94 fd 0b 	jmp	0x17fa	; 0x17fa <__fp_nan>
    1734:	11 24       	eor	r1, r1
    1736:	0c 94 84 0b 	jmp	0x1708	; 0x1708 <__fp_szero>

0000173a <__mulsf3x>:
    173a:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <__fp_split3>
    173e:	70 f3       	brcs	.-36     	; 0x171c <__mulsf3+0x8>

00001740 <__mulsf3_pse>:
    1740:	95 9f       	mul	r25, r21
    1742:	c1 f3       	breq	.-16     	; 0x1734 <__mulsf3+0x20>
    1744:	95 0f       	add	r25, r21
    1746:	50 e0       	ldi	r21, 0x00	; 0
    1748:	55 1f       	adc	r21, r21
    174a:	62 9f       	mul	r22, r18
    174c:	f0 01       	movw	r30, r0
    174e:	72 9f       	mul	r23, r18
    1750:	bb 27       	eor	r27, r27
    1752:	f0 0d       	add	r31, r0
    1754:	b1 1d       	adc	r27, r1
    1756:	63 9f       	mul	r22, r19
    1758:	aa 27       	eor	r26, r26
    175a:	f0 0d       	add	r31, r0
    175c:	b1 1d       	adc	r27, r1
    175e:	aa 1f       	adc	r26, r26
    1760:	64 9f       	mul	r22, r20
    1762:	66 27       	eor	r22, r22
    1764:	b0 0d       	add	r27, r0
    1766:	a1 1d       	adc	r26, r1
    1768:	66 1f       	adc	r22, r22
    176a:	82 9f       	mul	r24, r18
    176c:	22 27       	eor	r18, r18
    176e:	b0 0d       	add	r27, r0
    1770:	a1 1d       	adc	r26, r1
    1772:	62 1f       	adc	r22, r18
    1774:	73 9f       	mul	r23, r19
    1776:	b0 0d       	add	r27, r0
    1778:	a1 1d       	adc	r26, r1
    177a:	62 1f       	adc	r22, r18
    177c:	83 9f       	mul	r24, r19
    177e:	a0 0d       	add	r26, r0
    1780:	61 1d       	adc	r22, r1
    1782:	22 1f       	adc	r18, r18
    1784:	74 9f       	mul	r23, r20
    1786:	33 27       	eor	r19, r19
    1788:	a0 0d       	add	r26, r0
    178a:	61 1d       	adc	r22, r1
    178c:	23 1f       	adc	r18, r19
    178e:	84 9f       	mul	r24, r20
    1790:	60 0d       	add	r22, r0
    1792:	21 1d       	adc	r18, r1
    1794:	82 2f       	mov	r24, r18
    1796:	76 2f       	mov	r23, r22
    1798:	6a 2f       	mov	r22, r26
    179a:	11 24       	eor	r1, r1
    179c:	9f 57       	subi	r25, 0x7F	; 127
    179e:	50 40       	sbci	r21, 0x00	; 0
    17a0:	9a f0       	brmi	.+38     	; 0x17c8 <__mulsf3_pse+0x88>
    17a2:	f1 f0       	breq	.+60     	; 0x17e0 <__mulsf3_pse+0xa0>
    17a4:	88 23       	and	r24, r24
    17a6:	4a f0       	brmi	.+18     	; 0x17ba <__mulsf3_pse+0x7a>
    17a8:	ee 0f       	add	r30, r30
    17aa:	ff 1f       	adc	r31, r31
    17ac:	bb 1f       	adc	r27, r27
    17ae:	66 1f       	adc	r22, r22
    17b0:	77 1f       	adc	r23, r23
    17b2:	88 1f       	adc	r24, r24
    17b4:	91 50       	subi	r25, 0x01	; 1
    17b6:	50 40       	sbci	r21, 0x00	; 0
    17b8:	a9 f7       	brne	.-22     	; 0x17a4 <__mulsf3_pse+0x64>
    17ba:	9e 3f       	cpi	r25, 0xFE	; 254
    17bc:	51 05       	cpc	r21, r1
    17be:	80 f0       	brcs	.+32     	; 0x17e0 <__mulsf3_pse+0xa0>
    17c0:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__fp_inf>
    17c4:	0c 94 84 0b 	jmp	0x1708	; 0x1708 <__fp_szero>
    17c8:	5f 3f       	cpi	r21, 0xFF	; 255
    17ca:	e4 f3       	brlt	.-8      	; 0x17c4 <__mulsf3_pse+0x84>
    17cc:	98 3e       	cpi	r25, 0xE8	; 232
    17ce:	d4 f3       	brlt	.-12     	; 0x17c4 <__mulsf3_pse+0x84>
    17d0:	86 95       	lsr	r24
    17d2:	77 95       	ror	r23
    17d4:	67 95       	ror	r22
    17d6:	b7 95       	ror	r27
    17d8:	f7 95       	ror	r31
    17da:	e7 95       	ror	r30
    17dc:	9f 5f       	subi	r25, 0xFF	; 255
    17de:	c1 f7       	brne	.-16     	; 0x17d0 <__mulsf3_pse+0x90>
    17e0:	fe 2b       	or	r31, r30
    17e2:	88 0f       	add	r24, r24
    17e4:	91 1d       	adc	r25, r1
    17e6:	96 95       	lsr	r25
    17e8:	87 95       	ror	r24
    17ea:	97 f9       	bld	r25, 7
    17ec:	08 95       	ret

000017ee <__fp_inf>:
    17ee:	97 f9       	bld	r25, 7
    17f0:	9f 67       	ori	r25, 0x7F	; 127
    17f2:	80 e8       	ldi	r24, 0x80	; 128
    17f4:	70 e0       	ldi	r23, 0x00	; 0
    17f6:	60 e0       	ldi	r22, 0x00	; 0
    17f8:	08 95       	ret

000017fa <__fp_nan>:
    17fa:	9f ef       	ldi	r25, 0xFF	; 255
    17fc:	80 ec       	ldi	r24, 0xC0	; 192
    17fe:	08 95       	ret

00001800 <__fp_pscA>:
    1800:	00 24       	eor	r0, r0
    1802:	0a 94       	dec	r0
    1804:	16 16       	cp	r1, r22
    1806:	17 06       	cpc	r1, r23
    1808:	18 06       	cpc	r1, r24
    180a:	09 06       	cpc	r0, r25
    180c:	08 95       	ret

0000180e <__fp_pscB>:
    180e:	00 24       	eor	r0, r0
    1810:	0a 94       	dec	r0
    1812:	12 16       	cp	r1, r18
    1814:	13 06       	cpc	r1, r19
    1816:	14 06       	cpc	r1, r20
    1818:	05 06       	cpc	r0, r21
    181a:	08 95       	ret

0000181c <__fp_round>:
    181c:	09 2e       	mov	r0, r25
    181e:	03 94       	inc	r0
    1820:	00 0c       	add	r0, r0
    1822:	11 f4       	brne	.+4      	; 0x1828 <__fp_round+0xc>
    1824:	88 23       	and	r24, r24
    1826:	52 f0       	brmi	.+20     	; 0x183c <__fp_round+0x20>
    1828:	bb 0f       	add	r27, r27
    182a:	40 f4       	brcc	.+16     	; 0x183c <__fp_round+0x20>
    182c:	bf 2b       	or	r27, r31
    182e:	11 f4       	brne	.+4      	; 0x1834 <__fp_round+0x18>
    1830:	60 ff       	sbrs	r22, 0
    1832:	04 c0       	rjmp	.+8      	; 0x183c <__fp_round+0x20>
    1834:	6f 5f       	subi	r22, 0xFF	; 255
    1836:	7f 4f       	sbci	r23, 0xFF	; 255
    1838:	8f 4f       	sbci	r24, 0xFF	; 255
    183a:	9f 4f       	sbci	r25, 0xFF	; 255
    183c:	08 95       	ret

0000183e <__tablejump2__>:
    183e:	ee 0f       	add	r30, r30
    1840:	ff 1f       	adc	r31, r31
    1842:	05 90       	lpm	r0, Z+
    1844:	f4 91       	lpm	r31, Z
    1846:	e0 2d       	mov	r30, r0
    1848:	09 94       	ijmp

0000184a <sprintf>:
    184a:	ae e0       	ldi	r26, 0x0E	; 14
    184c:	b0 e0       	ldi	r27, 0x00	; 0
    184e:	eb e2       	ldi	r30, 0x2B	; 43
    1850:	fc e0       	ldi	r31, 0x0C	; 12
    1852:	0c 94 0e 0f 	jmp	0x1e1c	; 0x1e1c <__prologue_saves__+0x1c>
    1856:	0d 89       	ldd	r16, Y+21	; 0x15
    1858:	1e 89       	ldd	r17, Y+22	; 0x16
    185a:	86 e0       	ldi	r24, 0x06	; 6
    185c:	8c 83       	std	Y+4, r24	; 0x04
    185e:	1a 83       	std	Y+2, r17	; 0x02
    1860:	09 83       	std	Y+1, r16	; 0x01
    1862:	8f ef       	ldi	r24, 0xFF	; 255
    1864:	9f e7       	ldi	r25, 0x7F	; 127
    1866:	9e 83       	std	Y+6, r25	; 0x06
    1868:	8d 83       	std	Y+5, r24	; 0x05
    186a:	ae 01       	movw	r20, r28
    186c:	47 5e       	subi	r20, 0xE7	; 231
    186e:	5f 4f       	sbci	r21, 0xFF	; 255
    1870:	6f 89       	ldd	r22, Y+23	; 0x17
    1872:	78 8d       	ldd	r23, Y+24	; 0x18
    1874:	ce 01       	movw	r24, r28
    1876:	01 96       	adiw	r24, 0x01	; 1
    1878:	0e 94 48 0c 	call	0x1890	; 0x1890 <vfprintf>
    187c:	2f 81       	ldd	r18, Y+7	; 0x07
    187e:	38 85       	ldd	r19, Y+8	; 0x08
    1880:	f8 01       	movw	r30, r16
    1882:	e2 0f       	add	r30, r18
    1884:	f3 1f       	adc	r31, r19
    1886:	10 82       	st	Z, r1
    1888:	2e 96       	adiw	r28, 0x0e	; 14
    188a:	e4 e0       	ldi	r30, 0x04	; 4
    188c:	0c 94 2a 0f 	jmp	0x1e54	; 0x1e54 <__epilogue_restores__+0x1c>

00001890 <vfprintf>:
    1890:	ac e0       	ldi	r26, 0x0C	; 12
    1892:	b0 e0       	ldi	r27, 0x00	; 0
    1894:	ee e4       	ldi	r30, 0x4E	; 78
    1896:	fc e0       	ldi	r31, 0x0C	; 12
    1898:	0c 94 00 0f 	jmp	0x1e00	; 0x1e00 <__prologue_saves__>
    189c:	7c 01       	movw	r14, r24
    189e:	6b 01       	movw	r12, r22
    18a0:	8a 01       	movw	r16, r20
    18a2:	fc 01       	movw	r30, r24
    18a4:	17 82       	std	Z+7, r1	; 0x07
    18a6:	16 82       	std	Z+6, r1	; 0x06
    18a8:	83 81       	ldd	r24, Z+3	; 0x03
    18aa:	81 ff       	sbrs	r24, 1
    18ac:	bd c1       	rjmp	.+890    	; 0x1c28 <vfprintf+0x398>
    18ae:	ce 01       	movw	r24, r28
    18b0:	01 96       	adiw	r24, 0x01	; 1
    18b2:	4c 01       	movw	r8, r24
    18b4:	f7 01       	movw	r30, r14
    18b6:	93 81       	ldd	r25, Z+3	; 0x03
    18b8:	f6 01       	movw	r30, r12
    18ba:	93 fd       	sbrc	r25, 3
    18bc:	85 91       	lpm	r24, Z+
    18be:	93 ff       	sbrs	r25, 3
    18c0:	81 91       	ld	r24, Z+
    18c2:	6f 01       	movw	r12, r30
    18c4:	88 23       	and	r24, r24
    18c6:	09 f4       	brne	.+2      	; 0x18ca <vfprintf+0x3a>
    18c8:	ab c1       	rjmp	.+854    	; 0x1c20 <vfprintf+0x390>
    18ca:	85 32       	cpi	r24, 0x25	; 37
    18cc:	39 f4       	brne	.+14     	; 0x18dc <vfprintf+0x4c>
    18ce:	93 fd       	sbrc	r25, 3
    18d0:	85 91       	lpm	r24, Z+
    18d2:	93 ff       	sbrs	r25, 3
    18d4:	81 91       	ld	r24, Z+
    18d6:	6f 01       	movw	r12, r30
    18d8:	85 32       	cpi	r24, 0x25	; 37
    18da:	29 f4       	brne	.+10     	; 0x18e6 <vfprintf+0x56>
    18dc:	b7 01       	movw	r22, r14
    18de:	90 e0       	ldi	r25, 0x00	; 0
    18e0:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <fputc>
    18e4:	e7 cf       	rjmp	.-50     	; 0x18b4 <vfprintf+0x24>
    18e6:	51 2c       	mov	r5, r1
    18e8:	31 2c       	mov	r3, r1
    18ea:	20 e0       	ldi	r18, 0x00	; 0
    18ec:	20 32       	cpi	r18, 0x20	; 32
    18ee:	a0 f4       	brcc	.+40     	; 0x1918 <vfprintf+0x88>
    18f0:	8b 32       	cpi	r24, 0x2B	; 43
    18f2:	69 f0       	breq	.+26     	; 0x190e <vfprintf+0x7e>
    18f4:	30 f4       	brcc	.+12     	; 0x1902 <vfprintf+0x72>
    18f6:	80 32       	cpi	r24, 0x20	; 32
    18f8:	59 f0       	breq	.+22     	; 0x1910 <vfprintf+0x80>
    18fa:	83 32       	cpi	r24, 0x23	; 35
    18fc:	69 f4       	brne	.+26     	; 0x1918 <vfprintf+0x88>
    18fe:	20 61       	ori	r18, 0x10	; 16
    1900:	2c c0       	rjmp	.+88     	; 0x195a <vfprintf+0xca>
    1902:	8d 32       	cpi	r24, 0x2D	; 45
    1904:	39 f0       	breq	.+14     	; 0x1914 <vfprintf+0x84>
    1906:	80 33       	cpi	r24, 0x30	; 48
    1908:	39 f4       	brne	.+14     	; 0x1918 <vfprintf+0x88>
    190a:	21 60       	ori	r18, 0x01	; 1
    190c:	26 c0       	rjmp	.+76     	; 0x195a <vfprintf+0xca>
    190e:	22 60       	ori	r18, 0x02	; 2
    1910:	24 60       	ori	r18, 0x04	; 4
    1912:	23 c0       	rjmp	.+70     	; 0x195a <vfprintf+0xca>
    1914:	28 60       	ori	r18, 0x08	; 8
    1916:	21 c0       	rjmp	.+66     	; 0x195a <vfprintf+0xca>
    1918:	27 fd       	sbrc	r18, 7
    191a:	27 c0       	rjmp	.+78     	; 0x196a <vfprintf+0xda>
    191c:	30 ed       	ldi	r19, 0xD0	; 208
    191e:	38 0f       	add	r19, r24
    1920:	3a 30       	cpi	r19, 0x0A	; 10
    1922:	78 f4       	brcc	.+30     	; 0x1942 <vfprintf+0xb2>
    1924:	26 ff       	sbrs	r18, 6
    1926:	06 c0       	rjmp	.+12     	; 0x1934 <vfprintf+0xa4>
    1928:	fa e0       	ldi	r31, 0x0A	; 10
    192a:	5f 9e       	mul	r5, r31
    192c:	30 0d       	add	r19, r0
    192e:	11 24       	eor	r1, r1
    1930:	53 2e       	mov	r5, r19
    1932:	13 c0       	rjmp	.+38     	; 0x195a <vfprintf+0xca>
    1934:	8a e0       	ldi	r24, 0x0A	; 10
    1936:	38 9e       	mul	r3, r24
    1938:	30 0d       	add	r19, r0
    193a:	11 24       	eor	r1, r1
    193c:	33 2e       	mov	r3, r19
    193e:	20 62       	ori	r18, 0x20	; 32
    1940:	0c c0       	rjmp	.+24     	; 0x195a <vfprintf+0xca>
    1942:	8e 32       	cpi	r24, 0x2E	; 46
    1944:	21 f4       	brne	.+8      	; 0x194e <vfprintf+0xbe>
    1946:	26 fd       	sbrc	r18, 6
    1948:	6b c1       	rjmp	.+726    	; 0x1c20 <vfprintf+0x390>
    194a:	20 64       	ori	r18, 0x40	; 64
    194c:	06 c0       	rjmp	.+12     	; 0x195a <vfprintf+0xca>
    194e:	8c 36       	cpi	r24, 0x6C	; 108
    1950:	11 f4       	brne	.+4      	; 0x1956 <vfprintf+0xc6>
    1952:	20 68       	ori	r18, 0x80	; 128
    1954:	02 c0       	rjmp	.+4      	; 0x195a <vfprintf+0xca>
    1956:	88 36       	cpi	r24, 0x68	; 104
    1958:	41 f4       	brne	.+16     	; 0x196a <vfprintf+0xda>
    195a:	f6 01       	movw	r30, r12
    195c:	93 fd       	sbrc	r25, 3
    195e:	85 91       	lpm	r24, Z+
    1960:	93 ff       	sbrs	r25, 3
    1962:	81 91       	ld	r24, Z+
    1964:	6f 01       	movw	r12, r30
    1966:	81 11       	cpse	r24, r1
    1968:	c1 cf       	rjmp	.-126    	; 0x18ec <vfprintf+0x5c>
    196a:	98 2f       	mov	r25, r24
    196c:	9f 7d       	andi	r25, 0xDF	; 223
    196e:	95 54       	subi	r25, 0x45	; 69
    1970:	93 30       	cpi	r25, 0x03	; 3
    1972:	28 f4       	brcc	.+10     	; 0x197e <vfprintf+0xee>
    1974:	0c 5f       	subi	r16, 0xFC	; 252
    1976:	1f 4f       	sbci	r17, 0xFF	; 255
    1978:	ff e3       	ldi	r31, 0x3F	; 63
    197a:	f9 83       	std	Y+1, r31	; 0x01
    197c:	0d c0       	rjmp	.+26     	; 0x1998 <vfprintf+0x108>
    197e:	83 36       	cpi	r24, 0x63	; 99
    1980:	31 f0       	breq	.+12     	; 0x198e <vfprintf+0xfe>
    1982:	83 37       	cpi	r24, 0x73	; 115
    1984:	71 f0       	breq	.+28     	; 0x19a2 <vfprintf+0x112>
    1986:	83 35       	cpi	r24, 0x53	; 83
    1988:	09 f0       	breq	.+2      	; 0x198c <vfprintf+0xfc>
    198a:	5b c0       	rjmp	.+182    	; 0x1a42 <vfprintf+0x1b2>
    198c:	22 c0       	rjmp	.+68     	; 0x19d2 <vfprintf+0x142>
    198e:	f8 01       	movw	r30, r16
    1990:	80 81       	ld	r24, Z
    1992:	89 83       	std	Y+1, r24	; 0x01
    1994:	0e 5f       	subi	r16, 0xFE	; 254
    1996:	1f 4f       	sbci	r17, 0xFF	; 255
    1998:	44 24       	eor	r4, r4
    199a:	43 94       	inc	r4
    199c:	51 2c       	mov	r5, r1
    199e:	54 01       	movw	r10, r8
    19a0:	15 c0       	rjmp	.+42     	; 0x19cc <vfprintf+0x13c>
    19a2:	38 01       	movw	r6, r16
    19a4:	f2 e0       	ldi	r31, 0x02	; 2
    19a6:	6f 0e       	add	r6, r31
    19a8:	71 1c       	adc	r7, r1
    19aa:	f8 01       	movw	r30, r16
    19ac:	a0 80       	ld	r10, Z
    19ae:	b1 80       	ldd	r11, Z+1	; 0x01
    19b0:	26 ff       	sbrs	r18, 6
    19b2:	03 c0       	rjmp	.+6      	; 0x19ba <vfprintf+0x12a>
    19b4:	65 2d       	mov	r22, r5
    19b6:	70 e0       	ldi	r23, 0x00	; 0
    19b8:	02 c0       	rjmp	.+4      	; 0x19be <vfprintf+0x12e>
    19ba:	6f ef       	ldi	r22, 0xFF	; 255
    19bc:	7f ef       	ldi	r23, 0xFF	; 255
    19be:	c5 01       	movw	r24, r10
    19c0:	2c 87       	std	Y+12, r18	; 0x0c
    19c2:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <strnlen>
    19c6:	2c 01       	movw	r4, r24
    19c8:	83 01       	movw	r16, r6
    19ca:	2c 85       	ldd	r18, Y+12	; 0x0c
    19cc:	2f 77       	andi	r18, 0x7F	; 127
    19ce:	22 2e       	mov	r2, r18
    19d0:	17 c0       	rjmp	.+46     	; 0x1a00 <vfprintf+0x170>
    19d2:	38 01       	movw	r6, r16
    19d4:	f2 e0       	ldi	r31, 0x02	; 2
    19d6:	6f 0e       	add	r6, r31
    19d8:	71 1c       	adc	r7, r1
    19da:	f8 01       	movw	r30, r16
    19dc:	a0 80       	ld	r10, Z
    19de:	b1 80       	ldd	r11, Z+1	; 0x01
    19e0:	26 ff       	sbrs	r18, 6
    19e2:	03 c0       	rjmp	.+6      	; 0x19ea <vfprintf+0x15a>
    19e4:	65 2d       	mov	r22, r5
    19e6:	70 e0       	ldi	r23, 0x00	; 0
    19e8:	02 c0       	rjmp	.+4      	; 0x19ee <vfprintf+0x15e>
    19ea:	6f ef       	ldi	r22, 0xFF	; 255
    19ec:	7f ef       	ldi	r23, 0xFF	; 255
    19ee:	c5 01       	movw	r24, r10
    19f0:	2c 87       	std	Y+12, r18	; 0x0c
    19f2:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <strnlen_P>
    19f6:	2c 01       	movw	r4, r24
    19f8:	2c 85       	ldd	r18, Y+12	; 0x0c
    19fa:	20 68       	ori	r18, 0x80	; 128
    19fc:	22 2e       	mov	r2, r18
    19fe:	83 01       	movw	r16, r6
    1a00:	23 fc       	sbrc	r2, 3
    1a02:	1b c0       	rjmp	.+54     	; 0x1a3a <vfprintf+0x1aa>
    1a04:	83 2d       	mov	r24, r3
    1a06:	90 e0       	ldi	r25, 0x00	; 0
    1a08:	48 16       	cp	r4, r24
    1a0a:	59 06       	cpc	r5, r25
    1a0c:	b0 f4       	brcc	.+44     	; 0x1a3a <vfprintf+0x1aa>
    1a0e:	b7 01       	movw	r22, r14
    1a10:	80 e2       	ldi	r24, 0x20	; 32
    1a12:	90 e0       	ldi	r25, 0x00	; 0
    1a14:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <fputc>
    1a18:	3a 94       	dec	r3
    1a1a:	f4 cf       	rjmp	.-24     	; 0x1a04 <vfprintf+0x174>
    1a1c:	f5 01       	movw	r30, r10
    1a1e:	27 fc       	sbrc	r2, 7
    1a20:	85 91       	lpm	r24, Z+
    1a22:	27 fe       	sbrs	r2, 7
    1a24:	81 91       	ld	r24, Z+
    1a26:	5f 01       	movw	r10, r30
    1a28:	b7 01       	movw	r22, r14
    1a2a:	90 e0       	ldi	r25, 0x00	; 0
    1a2c:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <fputc>
    1a30:	31 10       	cpse	r3, r1
    1a32:	3a 94       	dec	r3
    1a34:	f1 e0       	ldi	r31, 0x01	; 1
    1a36:	4f 1a       	sub	r4, r31
    1a38:	51 08       	sbc	r5, r1
    1a3a:	41 14       	cp	r4, r1
    1a3c:	51 04       	cpc	r5, r1
    1a3e:	71 f7       	brne	.-36     	; 0x1a1c <vfprintf+0x18c>
    1a40:	e5 c0       	rjmp	.+458    	; 0x1c0c <vfprintf+0x37c>
    1a42:	84 36       	cpi	r24, 0x64	; 100
    1a44:	11 f0       	breq	.+4      	; 0x1a4a <vfprintf+0x1ba>
    1a46:	89 36       	cpi	r24, 0x69	; 105
    1a48:	39 f5       	brne	.+78     	; 0x1a98 <vfprintf+0x208>
    1a4a:	f8 01       	movw	r30, r16
    1a4c:	27 ff       	sbrs	r18, 7
    1a4e:	07 c0       	rjmp	.+14     	; 0x1a5e <vfprintf+0x1ce>
    1a50:	60 81       	ld	r22, Z
    1a52:	71 81       	ldd	r23, Z+1	; 0x01
    1a54:	82 81       	ldd	r24, Z+2	; 0x02
    1a56:	93 81       	ldd	r25, Z+3	; 0x03
    1a58:	0c 5f       	subi	r16, 0xFC	; 252
    1a5a:	1f 4f       	sbci	r17, 0xFF	; 255
    1a5c:	08 c0       	rjmp	.+16     	; 0x1a6e <vfprintf+0x1de>
    1a5e:	60 81       	ld	r22, Z
    1a60:	71 81       	ldd	r23, Z+1	; 0x01
    1a62:	07 2e       	mov	r0, r23
    1a64:	00 0c       	add	r0, r0
    1a66:	88 0b       	sbc	r24, r24
    1a68:	99 0b       	sbc	r25, r25
    1a6a:	0e 5f       	subi	r16, 0xFE	; 254
    1a6c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a6e:	2f 76       	andi	r18, 0x6F	; 111
    1a70:	72 2e       	mov	r7, r18
    1a72:	97 ff       	sbrs	r25, 7
    1a74:	09 c0       	rjmp	.+18     	; 0x1a88 <vfprintf+0x1f8>
    1a76:	90 95       	com	r25
    1a78:	80 95       	com	r24
    1a7a:	70 95       	com	r23
    1a7c:	61 95       	neg	r22
    1a7e:	7f 4f       	sbci	r23, 0xFF	; 255
    1a80:	8f 4f       	sbci	r24, 0xFF	; 255
    1a82:	9f 4f       	sbci	r25, 0xFF	; 255
    1a84:	20 68       	ori	r18, 0x80	; 128
    1a86:	72 2e       	mov	r7, r18
    1a88:	2a e0       	ldi	r18, 0x0A	; 10
    1a8a:	30 e0       	ldi	r19, 0x00	; 0
    1a8c:	a4 01       	movw	r20, r8
    1a8e:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <__ultoa_invert>
    1a92:	a8 2e       	mov	r10, r24
    1a94:	a8 18       	sub	r10, r8
    1a96:	44 c0       	rjmp	.+136    	; 0x1b20 <vfprintf+0x290>
    1a98:	85 37       	cpi	r24, 0x75	; 117
    1a9a:	29 f4       	brne	.+10     	; 0x1aa6 <vfprintf+0x216>
    1a9c:	2f 7e       	andi	r18, 0xEF	; 239
    1a9e:	b2 2e       	mov	r11, r18
    1aa0:	2a e0       	ldi	r18, 0x0A	; 10
    1aa2:	30 e0       	ldi	r19, 0x00	; 0
    1aa4:	25 c0       	rjmp	.+74     	; 0x1af0 <vfprintf+0x260>
    1aa6:	f2 2f       	mov	r31, r18
    1aa8:	f9 7f       	andi	r31, 0xF9	; 249
    1aaa:	bf 2e       	mov	r11, r31
    1aac:	8f 36       	cpi	r24, 0x6F	; 111
    1aae:	c1 f0       	breq	.+48     	; 0x1ae0 <vfprintf+0x250>
    1ab0:	18 f4       	brcc	.+6      	; 0x1ab8 <vfprintf+0x228>
    1ab2:	88 35       	cpi	r24, 0x58	; 88
    1ab4:	79 f0       	breq	.+30     	; 0x1ad4 <vfprintf+0x244>
    1ab6:	b4 c0       	rjmp	.+360    	; 0x1c20 <vfprintf+0x390>
    1ab8:	80 37       	cpi	r24, 0x70	; 112
    1aba:	19 f0       	breq	.+6      	; 0x1ac2 <vfprintf+0x232>
    1abc:	88 37       	cpi	r24, 0x78	; 120
    1abe:	21 f0       	breq	.+8      	; 0x1ac8 <vfprintf+0x238>
    1ac0:	af c0       	rjmp	.+350    	; 0x1c20 <vfprintf+0x390>
    1ac2:	2f 2f       	mov	r18, r31
    1ac4:	20 61       	ori	r18, 0x10	; 16
    1ac6:	b2 2e       	mov	r11, r18
    1ac8:	b4 fe       	sbrs	r11, 4
    1aca:	0d c0       	rjmp	.+26     	; 0x1ae6 <vfprintf+0x256>
    1acc:	8b 2d       	mov	r24, r11
    1ace:	84 60       	ori	r24, 0x04	; 4
    1ad0:	b8 2e       	mov	r11, r24
    1ad2:	09 c0       	rjmp	.+18     	; 0x1ae6 <vfprintf+0x256>
    1ad4:	24 ff       	sbrs	r18, 4
    1ad6:	0a c0       	rjmp	.+20     	; 0x1aec <vfprintf+0x25c>
    1ad8:	9f 2f       	mov	r25, r31
    1ada:	96 60       	ori	r25, 0x06	; 6
    1adc:	b9 2e       	mov	r11, r25
    1ade:	06 c0       	rjmp	.+12     	; 0x1aec <vfprintf+0x25c>
    1ae0:	28 e0       	ldi	r18, 0x08	; 8
    1ae2:	30 e0       	ldi	r19, 0x00	; 0
    1ae4:	05 c0       	rjmp	.+10     	; 0x1af0 <vfprintf+0x260>
    1ae6:	20 e1       	ldi	r18, 0x10	; 16
    1ae8:	30 e0       	ldi	r19, 0x00	; 0
    1aea:	02 c0       	rjmp	.+4      	; 0x1af0 <vfprintf+0x260>
    1aec:	20 e1       	ldi	r18, 0x10	; 16
    1aee:	32 e0       	ldi	r19, 0x02	; 2
    1af0:	f8 01       	movw	r30, r16
    1af2:	b7 fe       	sbrs	r11, 7
    1af4:	07 c0       	rjmp	.+14     	; 0x1b04 <vfprintf+0x274>
    1af6:	60 81       	ld	r22, Z
    1af8:	71 81       	ldd	r23, Z+1	; 0x01
    1afa:	82 81       	ldd	r24, Z+2	; 0x02
    1afc:	93 81       	ldd	r25, Z+3	; 0x03
    1afe:	0c 5f       	subi	r16, 0xFC	; 252
    1b00:	1f 4f       	sbci	r17, 0xFF	; 255
    1b02:	06 c0       	rjmp	.+12     	; 0x1b10 <vfprintf+0x280>
    1b04:	60 81       	ld	r22, Z
    1b06:	71 81       	ldd	r23, Z+1	; 0x01
    1b08:	80 e0       	ldi	r24, 0x00	; 0
    1b0a:	90 e0       	ldi	r25, 0x00	; 0
    1b0c:	0e 5f       	subi	r16, 0xFE	; 254
    1b0e:	1f 4f       	sbci	r17, 0xFF	; 255
    1b10:	a4 01       	movw	r20, r8
    1b12:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <__ultoa_invert>
    1b16:	a8 2e       	mov	r10, r24
    1b18:	a8 18       	sub	r10, r8
    1b1a:	fb 2d       	mov	r31, r11
    1b1c:	ff 77       	andi	r31, 0x7F	; 127
    1b1e:	7f 2e       	mov	r7, r31
    1b20:	76 fe       	sbrs	r7, 6
    1b22:	0b c0       	rjmp	.+22     	; 0x1b3a <vfprintf+0x2aa>
    1b24:	37 2d       	mov	r19, r7
    1b26:	3e 7f       	andi	r19, 0xFE	; 254
    1b28:	a5 14       	cp	r10, r5
    1b2a:	50 f4       	brcc	.+20     	; 0x1b40 <vfprintf+0x2b0>
    1b2c:	74 fe       	sbrs	r7, 4
    1b2e:	0a c0       	rjmp	.+20     	; 0x1b44 <vfprintf+0x2b4>
    1b30:	72 fc       	sbrc	r7, 2
    1b32:	08 c0       	rjmp	.+16     	; 0x1b44 <vfprintf+0x2b4>
    1b34:	37 2d       	mov	r19, r7
    1b36:	3e 7e       	andi	r19, 0xEE	; 238
    1b38:	05 c0       	rjmp	.+10     	; 0x1b44 <vfprintf+0x2b4>
    1b3a:	ba 2c       	mov	r11, r10
    1b3c:	37 2d       	mov	r19, r7
    1b3e:	03 c0       	rjmp	.+6      	; 0x1b46 <vfprintf+0x2b6>
    1b40:	ba 2c       	mov	r11, r10
    1b42:	01 c0       	rjmp	.+2      	; 0x1b46 <vfprintf+0x2b6>
    1b44:	b5 2c       	mov	r11, r5
    1b46:	34 ff       	sbrs	r19, 4
    1b48:	0d c0       	rjmp	.+26     	; 0x1b64 <vfprintf+0x2d4>
    1b4a:	fe 01       	movw	r30, r28
    1b4c:	ea 0d       	add	r30, r10
    1b4e:	f1 1d       	adc	r31, r1
    1b50:	80 81       	ld	r24, Z
    1b52:	80 33       	cpi	r24, 0x30	; 48
    1b54:	11 f4       	brne	.+4      	; 0x1b5a <vfprintf+0x2ca>
    1b56:	39 7e       	andi	r19, 0xE9	; 233
    1b58:	09 c0       	rjmp	.+18     	; 0x1b6c <vfprintf+0x2dc>
    1b5a:	32 ff       	sbrs	r19, 2
    1b5c:	06 c0       	rjmp	.+12     	; 0x1b6a <vfprintf+0x2da>
    1b5e:	b3 94       	inc	r11
    1b60:	b3 94       	inc	r11
    1b62:	04 c0       	rjmp	.+8      	; 0x1b6c <vfprintf+0x2dc>
    1b64:	83 2f       	mov	r24, r19
    1b66:	86 78       	andi	r24, 0x86	; 134
    1b68:	09 f0       	breq	.+2      	; 0x1b6c <vfprintf+0x2dc>
    1b6a:	b3 94       	inc	r11
    1b6c:	33 fd       	sbrc	r19, 3
    1b6e:	13 c0       	rjmp	.+38     	; 0x1b96 <vfprintf+0x306>
    1b70:	30 ff       	sbrs	r19, 0
    1b72:	06 c0       	rjmp	.+12     	; 0x1b80 <vfprintf+0x2f0>
    1b74:	5a 2c       	mov	r5, r10
    1b76:	b3 14       	cp	r11, r3
    1b78:	18 f4       	brcc	.+6      	; 0x1b80 <vfprintf+0x2f0>
    1b7a:	53 0c       	add	r5, r3
    1b7c:	5b 18       	sub	r5, r11
    1b7e:	b3 2c       	mov	r11, r3
    1b80:	b3 14       	cp	r11, r3
    1b82:	68 f4       	brcc	.+26     	; 0x1b9e <vfprintf+0x30e>
    1b84:	b7 01       	movw	r22, r14
    1b86:	80 e2       	ldi	r24, 0x20	; 32
    1b88:	90 e0       	ldi	r25, 0x00	; 0
    1b8a:	3c 87       	std	Y+12, r19	; 0x0c
    1b8c:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <fputc>
    1b90:	b3 94       	inc	r11
    1b92:	3c 85       	ldd	r19, Y+12	; 0x0c
    1b94:	f5 cf       	rjmp	.-22     	; 0x1b80 <vfprintf+0x2f0>
    1b96:	b3 14       	cp	r11, r3
    1b98:	10 f4       	brcc	.+4      	; 0x1b9e <vfprintf+0x30e>
    1b9a:	3b 18       	sub	r3, r11
    1b9c:	01 c0       	rjmp	.+2      	; 0x1ba0 <vfprintf+0x310>
    1b9e:	31 2c       	mov	r3, r1
    1ba0:	34 ff       	sbrs	r19, 4
    1ba2:	12 c0       	rjmp	.+36     	; 0x1bc8 <vfprintf+0x338>
    1ba4:	b7 01       	movw	r22, r14
    1ba6:	80 e3       	ldi	r24, 0x30	; 48
    1ba8:	90 e0       	ldi	r25, 0x00	; 0
    1baa:	3c 87       	std	Y+12, r19	; 0x0c
    1bac:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <fputc>
    1bb0:	3c 85       	ldd	r19, Y+12	; 0x0c
    1bb2:	32 ff       	sbrs	r19, 2
    1bb4:	17 c0       	rjmp	.+46     	; 0x1be4 <vfprintf+0x354>
    1bb6:	31 fd       	sbrc	r19, 1
    1bb8:	03 c0       	rjmp	.+6      	; 0x1bc0 <vfprintf+0x330>
    1bba:	88 e7       	ldi	r24, 0x78	; 120
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	02 c0       	rjmp	.+4      	; 0x1bc4 <vfprintf+0x334>
    1bc0:	88 e5       	ldi	r24, 0x58	; 88
    1bc2:	90 e0       	ldi	r25, 0x00	; 0
    1bc4:	b7 01       	movw	r22, r14
    1bc6:	0c c0       	rjmp	.+24     	; 0x1be0 <vfprintf+0x350>
    1bc8:	83 2f       	mov	r24, r19
    1bca:	86 78       	andi	r24, 0x86	; 134
    1bcc:	59 f0       	breq	.+22     	; 0x1be4 <vfprintf+0x354>
    1bce:	31 ff       	sbrs	r19, 1
    1bd0:	02 c0       	rjmp	.+4      	; 0x1bd6 <vfprintf+0x346>
    1bd2:	8b e2       	ldi	r24, 0x2B	; 43
    1bd4:	01 c0       	rjmp	.+2      	; 0x1bd8 <vfprintf+0x348>
    1bd6:	80 e2       	ldi	r24, 0x20	; 32
    1bd8:	37 fd       	sbrc	r19, 7
    1bda:	8d e2       	ldi	r24, 0x2D	; 45
    1bdc:	b7 01       	movw	r22, r14
    1bde:	90 e0       	ldi	r25, 0x00	; 0
    1be0:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <fputc>
    1be4:	a5 14       	cp	r10, r5
    1be6:	38 f4       	brcc	.+14     	; 0x1bf6 <vfprintf+0x366>
    1be8:	b7 01       	movw	r22, r14
    1bea:	80 e3       	ldi	r24, 0x30	; 48
    1bec:	90 e0       	ldi	r25, 0x00	; 0
    1bee:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <fputc>
    1bf2:	5a 94       	dec	r5
    1bf4:	f7 cf       	rjmp	.-18     	; 0x1be4 <vfprintf+0x354>
    1bf6:	aa 94       	dec	r10
    1bf8:	f4 01       	movw	r30, r8
    1bfa:	ea 0d       	add	r30, r10
    1bfc:	f1 1d       	adc	r31, r1
    1bfe:	80 81       	ld	r24, Z
    1c00:	b7 01       	movw	r22, r14
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <fputc>
    1c08:	a1 10       	cpse	r10, r1
    1c0a:	f5 cf       	rjmp	.-22     	; 0x1bf6 <vfprintf+0x366>
    1c0c:	33 20       	and	r3, r3
    1c0e:	09 f4       	brne	.+2      	; 0x1c12 <vfprintf+0x382>
    1c10:	51 ce       	rjmp	.-862    	; 0x18b4 <vfprintf+0x24>
    1c12:	b7 01       	movw	r22, r14
    1c14:	80 e2       	ldi	r24, 0x20	; 32
    1c16:	90 e0       	ldi	r25, 0x00	; 0
    1c18:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <fputc>
    1c1c:	3a 94       	dec	r3
    1c1e:	f6 cf       	rjmp	.-20     	; 0x1c0c <vfprintf+0x37c>
    1c20:	f7 01       	movw	r30, r14
    1c22:	86 81       	ldd	r24, Z+6	; 0x06
    1c24:	97 81       	ldd	r25, Z+7	; 0x07
    1c26:	02 c0       	rjmp	.+4      	; 0x1c2c <vfprintf+0x39c>
    1c28:	8f ef       	ldi	r24, 0xFF	; 255
    1c2a:	9f ef       	ldi	r25, 0xFF	; 255
    1c2c:	2c 96       	adiw	r28, 0x0c	; 12
    1c2e:	e2 e1       	ldi	r30, 0x12	; 18
    1c30:	0c 94 1c 0f 	jmp	0x1e38	; 0x1e38 <__epilogue_restores__>

00001c34 <strnlen_P>:
    1c34:	fc 01       	movw	r30, r24
    1c36:	05 90       	lpm	r0, Z+
    1c38:	61 50       	subi	r22, 0x01	; 1
    1c3a:	70 40       	sbci	r23, 0x00	; 0
    1c3c:	01 10       	cpse	r0, r1
    1c3e:	d8 f7       	brcc	.-10     	; 0x1c36 <strnlen_P+0x2>
    1c40:	80 95       	com	r24
    1c42:	90 95       	com	r25
    1c44:	8e 0f       	add	r24, r30
    1c46:	9f 1f       	adc	r25, r31
    1c48:	08 95       	ret

00001c4a <strnlen>:
    1c4a:	fc 01       	movw	r30, r24
    1c4c:	61 50       	subi	r22, 0x01	; 1
    1c4e:	70 40       	sbci	r23, 0x00	; 0
    1c50:	01 90       	ld	r0, Z+
    1c52:	01 10       	cpse	r0, r1
    1c54:	d8 f7       	brcc	.-10     	; 0x1c4c <strnlen+0x2>
    1c56:	80 95       	com	r24
    1c58:	90 95       	com	r25
    1c5a:	8e 0f       	add	r24, r30
    1c5c:	9f 1f       	adc	r25, r31
    1c5e:	08 95       	ret

00001c60 <fputc>:
    1c60:	0f 93       	push	r16
    1c62:	1f 93       	push	r17
    1c64:	cf 93       	push	r28
    1c66:	df 93       	push	r29
    1c68:	fb 01       	movw	r30, r22
    1c6a:	23 81       	ldd	r18, Z+3	; 0x03
    1c6c:	21 fd       	sbrc	r18, 1
    1c6e:	03 c0       	rjmp	.+6      	; 0x1c76 <fputc+0x16>
    1c70:	8f ef       	ldi	r24, 0xFF	; 255
    1c72:	9f ef       	ldi	r25, 0xFF	; 255
    1c74:	28 c0       	rjmp	.+80     	; 0x1cc6 <fputc+0x66>
    1c76:	22 ff       	sbrs	r18, 2
    1c78:	16 c0       	rjmp	.+44     	; 0x1ca6 <fputc+0x46>
    1c7a:	46 81       	ldd	r20, Z+6	; 0x06
    1c7c:	57 81       	ldd	r21, Z+7	; 0x07
    1c7e:	24 81       	ldd	r18, Z+4	; 0x04
    1c80:	35 81       	ldd	r19, Z+5	; 0x05
    1c82:	42 17       	cp	r20, r18
    1c84:	53 07       	cpc	r21, r19
    1c86:	44 f4       	brge	.+16     	; 0x1c98 <fputc+0x38>
    1c88:	a0 81       	ld	r26, Z
    1c8a:	b1 81       	ldd	r27, Z+1	; 0x01
    1c8c:	9d 01       	movw	r18, r26
    1c8e:	2f 5f       	subi	r18, 0xFF	; 255
    1c90:	3f 4f       	sbci	r19, 0xFF	; 255
    1c92:	31 83       	std	Z+1, r19	; 0x01
    1c94:	20 83       	st	Z, r18
    1c96:	8c 93       	st	X, r24
    1c98:	26 81       	ldd	r18, Z+6	; 0x06
    1c9a:	37 81       	ldd	r19, Z+7	; 0x07
    1c9c:	2f 5f       	subi	r18, 0xFF	; 255
    1c9e:	3f 4f       	sbci	r19, 0xFF	; 255
    1ca0:	37 83       	std	Z+7, r19	; 0x07
    1ca2:	26 83       	std	Z+6, r18	; 0x06
    1ca4:	10 c0       	rjmp	.+32     	; 0x1cc6 <fputc+0x66>
    1ca6:	eb 01       	movw	r28, r22
    1ca8:	09 2f       	mov	r16, r25
    1caa:	18 2f       	mov	r17, r24
    1cac:	00 84       	ldd	r0, Z+8	; 0x08
    1cae:	f1 85       	ldd	r31, Z+9	; 0x09
    1cb0:	e0 2d       	mov	r30, r0
    1cb2:	09 95       	icall
    1cb4:	89 2b       	or	r24, r25
    1cb6:	e1 f6       	brne	.-72     	; 0x1c70 <fputc+0x10>
    1cb8:	8e 81       	ldd	r24, Y+6	; 0x06
    1cba:	9f 81       	ldd	r25, Y+7	; 0x07
    1cbc:	01 96       	adiw	r24, 0x01	; 1
    1cbe:	9f 83       	std	Y+7, r25	; 0x07
    1cc0:	8e 83       	std	Y+6, r24	; 0x06
    1cc2:	81 2f       	mov	r24, r17
    1cc4:	90 2f       	mov	r25, r16
    1cc6:	df 91       	pop	r29
    1cc8:	cf 91       	pop	r28
    1cca:	1f 91       	pop	r17
    1ccc:	0f 91       	pop	r16
    1cce:	08 95       	ret

00001cd0 <__ultoa_invert>:
    1cd0:	fa 01       	movw	r30, r20
    1cd2:	aa 27       	eor	r26, r26
    1cd4:	28 30       	cpi	r18, 0x08	; 8
    1cd6:	51 f1       	breq	.+84     	; 0x1d2c <__ultoa_invert+0x5c>
    1cd8:	20 31       	cpi	r18, 0x10	; 16
    1cda:	81 f1       	breq	.+96     	; 0x1d3c <__ultoa_invert+0x6c>
    1cdc:	e8 94       	clt
    1cde:	6f 93       	push	r22
    1ce0:	6e 7f       	andi	r22, 0xFE	; 254
    1ce2:	6e 5f       	subi	r22, 0xFE	; 254
    1ce4:	7f 4f       	sbci	r23, 0xFF	; 255
    1ce6:	8f 4f       	sbci	r24, 0xFF	; 255
    1ce8:	9f 4f       	sbci	r25, 0xFF	; 255
    1cea:	af 4f       	sbci	r26, 0xFF	; 255
    1cec:	b1 e0       	ldi	r27, 0x01	; 1
    1cee:	3e d0       	rcall	.+124    	; 0x1d6c <__ultoa_invert+0x9c>
    1cf0:	b4 e0       	ldi	r27, 0x04	; 4
    1cf2:	3c d0       	rcall	.+120    	; 0x1d6c <__ultoa_invert+0x9c>
    1cf4:	67 0f       	add	r22, r23
    1cf6:	78 1f       	adc	r23, r24
    1cf8:	89 1f       	adc	r24, r25
    1cfa:	9a 1f       	adc	r25, r26
    1cfc:	a1 1d       	adc	r26, r1
    1cfe:	68 0f       	add	r22, r24
    1d00:	79 1f       	adc	r23, r25
    1d02:	8a 1f       	adc	r24, r26
    1d04:	91 1d       	adc	r25, r1
    1d06:	a1 1d       	adc	r26, r1
    1d08:	6a 0f       	add	r22, r26
    1d0a:	71 1d       	adc	r23, r1
    1d0c:	81 1d       	adc	r24, r1
    1d0e:	91 1d       	adc	r25, r1
    1d10:	a1 1d       	adc	r26, r1
    1d12:	20 d0       	rcall	.+64     	; 0x1d54 <__ultoa_invert+0x84>
    1d14:	09 f4       	brne	.+2      	; 0x1d18 <__ultoa_invert+0x48>
    1d16:	68 94       	set
    1d18:	3f 91       	pop	r19
    1d1a:	2a e0       	ldi	r18, 0x0A	; 10
    1d1c:	26 9f       	mul	r18, r22
    1d1e:	11 24       	eor	r1, r1
    1d20:	30 19       	sub	r19, r0
    1d22:	30 5d       	subi	r19, 0xD0	; 208
    1d24:	31 93       	st	Z+, r19
    1d26:	de f6       	brtc	.-74     	; 0x1cde <__ultoa_invert+0xe>
    1d28:	cf 01       	movw	r24, r30
    1d2a:	08 95       	ret
    1d2c:	46 2f       	mov	r20, r22
    1d2e:	47 70       	andi	r20, 0x07	; 7
    1d30:	40 5d       	subi	r20, 0xD0	; 208
    1d32:	41 93       	st	Z+, r20
    1d34:	b3 e0       	ldi	r27, 0x03	; 3
    1d36:	0f d0       	rcall	.+30     	; 0x1d56 <__ultoa_invert+0x86>
    1d38:	c9 f7       	brne	.-14     	; 0x1d2c <__ultoa_invert+0x5c>
    1d3a:	f6 cf       	rjmp	.-20     	; 0x1d28 <__ultoa_invert+0x58>
    1d3c:	46 2f       	mov	r20, r22
    1d3e:	4f 70       	andi	r20, 0x0F	; 15
    1d40:	40 5d       	subi	r20, 0xD0	; 208
    1d42:	4a 33       	cpi	r20, 0x3A	; 58
    1d44:	18 f0       	brcs	.+6      	; 0x1d4c <__ultoa_invert+0x7c>
    1d46:	49 5d       	subi	r20, 0xD9	; 217
    1d48:	31 fd       	sbrc	r19, 1
    1d4a:	40 52       	subi	r20, 0x20	; 32
    1d4c:	41 93       	st	Z+, r20
    1d4e:	02 d0       	rcall	.+4      	; 0x1d54 <__ultoa_invert+0x84>
    1d50:	a9 f7       	brne	.-22     	; 0x1d3c <__ultoa_invert+0x6c>
    1d52:	ea cf       	rjmp	.-44     	; 0x1d28 <__ultoa_invert+0x58>
    1d54:	b4 e0       	ldi	r27, 0x04	; 4
    1d56:	a6 95       	lsr	r26
    1d58:	97 95       	ror	r25
    1d5a:	87 95       	ror	r24
    1d5c:	77 95       	ror	r23
    1d5e:	67 95       	ror	r22
    1d60:	ba 95       	dec	r27
    1d62:	c9 f7       	brne	.-14     	; 0x1d56 <__ultoa_invert+0x86>
    1d64:	00 97       	sbiw	r24, 0x00	; 0
    1d66:	61 05       	cpc	r22, r1
    1d68:	71 05       	cpc	r23, r1
    1d6a:	08 95       	ret
    1d6c:	9b 01       	movw	r18, r22
    1d6e:	ac 01       	movw	r20, r24
    1d70:	0a 2e       	mov	r0, r26
    1d72:	06 94       	lsr	r0
    1d74:	57 95       	ror	r21
    1d76:	47 95       	ror	r20
    1d78:	37 95       	ror	r19
    1d7a:	27 95       	ror	r18
    1d7c:	ba 95       	dec	r27
    1d7e:	c9 f7       	brne	.-14     	; 0x1d72 <__ultoa_invert+0xa2>
    1d80:	62 0f       	add	r22, r18
    1d82:	73 1f       	adc	r23, r19
    1d84:	84 1f       	adc	r24, r20
    1d86:	95 1f       	adc	r25, r21
    1d88:	a0 1d       	adc	r26, r0
    1d8a:	08 95       	ret

00001d8c <eeprom_read_block>:
    1d8c:	dc 01       	movw	r26, r24
    1d8e:	cb 01       	movw	r24, r22

00001d90 <eeprom_read_blraw>:
    1d90:	fc 01       	movw	r30, r24
    1d92:	f9 99       	sbic	0x1f, 1	; 31
    1d94:	fe cf       	rjmp	.-4      	; 0x1d92 <eeprom_read_blraw+0x2>
    1d96:	06 c0       	rjmp	.+12     	; 0x1da4 <eeprom_read_blraw+0x14>
    1d98:	f2 bd       	out	0x22, r31	; 34
    1d9a:	e1 bd       	out	0x21, r30	; 33
    1d9c:	f8 9a       	sbi	0x1f, 0	; 31
    1d9e:	31 96       	adiw	r30, 0x01	; 1
    1da0:	00 b4       	in	r0, 0x20	; 32
    1da2:	0d 92       	st	X+, r0
    1da4:	41 50       	subi	r20, 0x01	; 1
    1da6:	50 40       	sbci	r21, 0x00	; 0
    1da8:	b8 f7       	brcc	.-18     	; 0x1d98 <eeprom_read_blraw+0x8>
    1daa:	08 95       	ret

00001dac <eeprom_update_byte>:
    1dac:	26 2f       	mov	r18, r22

00001dae <eeprom_update_r18>:
    1dae:	f9 99       	sbic	0x1f, 1	; 31
    1db0:	fe cf       	rjmp	.-4      	; 0x1dae <eeprom_update_r18>
    1db2:	92 bd       	out	0x22, r25	; 34
    1db4:	81 bd       	out	0x21, r24	; 33
    1db6:	f8 9a       	sbi	0x1f, 0	; 31
    1db8:	01 97       	sbiw	r24, 0x01	; 1
    1dba:	00 b4       	in	r0, 0x20	; 32
    1dbc:	02 16       	cp	r0, r18
    1dbe:	39 f0       	breq	.+14     	; 0x1dce <eeprom_update_r18+0x20>
    1dc0:	1f ba       	out	0x1f, r1	; 31
    1dc2:	20 bd       	out	0x20, r18	; 32
    1dc4:	0f b6       	in	r0, 0x3f	; 63
    1dc6:	f8 94       	cli
    1dc8:	fa 9a       	sbi	0x1f, 2	; 31
    1dca:	f9 9a       	sbi	0x1f, 1	; 31
    1dcc:	0f be       	out	0x3f, r0	; 63
    1dce:	08 95       	ret

00001dd0 <eeprom_write_block>:
    1dd0:	dc 01       	movw	r26, r24
    1dd2:	cb 01       	movw	r24, r22
    1dd4:	03 c0       	rjmp	.+6      	; 0x1ddc <eeprom_write_block+0xc>
    1dd6:	2d 91       	ld	r18, X+
    1dd8:	0e 94 f3 0e 	call	0x1de6	; 0x1de6 <eeprom_write_r18>
    1ddc:	41 50       	subi	r20, 0x01	; 1
    1dde:	50 40       	sbci	r21, 0x00	; 0
    1de0:	d0 f7       	brcc	.-12     	; 0x1dd6 <eeprom_write_block+0x6>
    1de2:	08 95       	ret

00001de4 <eeprom_write_byte>:
    1de4:	26 2f       	mov	r18, r22

00001de6 <eeprom_write_r18>:
    1de6:	f9 99       	sbic	0x1f, 1	; 31
    1de8:	fe cf       	rjmp	.-4      	; 0x1de6 <eeprom_write_r18>
    1dea:	1f ba       	out	0x1f, r1	; 31
    1dec:	92 bd       	out	0x22, r25	; 34
    1dee:	81 bd       	out	0x21, r24	; 33
    1df0:	20 bd       	out	0x20, r18	; 32
    1df2:	0f b6       	in	r0, 0x3f	; 63
    1df4:	f8 94       	cli
    1df6:	fa 9a       	sbi	0x1f, 2	; 31
    1df8:	f9 9a       	sbi	0x1f, 1	; 31
    1dfa:	0f be       	out	0x3f, r0	; 63
    1dfc:	01 96       	adiw	r24, 0x01	; 1
    1dfe:	08 95       	ret

00001e00 <__prologue_saves__>:
    1e00:	2f 92       	push	r2
    1e02:	3f 92       	push	r3
    1e04:	4f 92       	push	r4
    1e06:	5f 92       	push	r5
    1e08:	6f 92       	push	r6
    1e0a:	7f 92       	push	r7
    1e0c:	8f 92       	push	r8
    1e0e:	9f 92       	push	r9
    1e10:	af 92       	push	r10
    1e12:	bf 92       	push	r11
    1e14:	cf 92       	push	r12
    1e16:	df 92       	push	r13
    1e18:	ef 92       	push	r14
    1e1a:	ff 92       	push	r15
    1e1c:	0f 93       	push	r16
    1e1e:	1f 93       	push	r17
    1e20:	cf 93       	push	r28
    1e22:	df 93       	push	r29
    1e24:	cd b7       	in	r28, 0x3d	; 61
    1e26:	de b7       	in	r29, 0x3e	; 62
    1e28:	ca 1b       	sub	r28, r26
    1e2a:	db 0b       	sbc	r29, r27
    1e2c:	0f b6       	in	r0, 0x3f	; 63
    1e2e:	f8 94       	cli
    1e30:	de bf       	out	0x3e, r29	; 62
    1e32:	0f be       	out	0x3f, r0	; 63
    1e34:	cd bf       	out	0x3d, r28	; 61
    1e36:	09 94       	ijmp

00001e38 <__epilogue_restores__>:
    1e38:	2a 88       	ldd	r2, Y+18	; 0x12
    1e3a:	39 88       	ldd	r3, Y+17	; 0x11
    1e3c:	48 88       	ldd	r4, Y+16	; 0x10
    1e3e:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e40:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e42:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e44:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e46:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e48:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e4a:	b9 84       	ldd	r11, Y+9	; 0x09
    1e4c:	c8 84       	ldd	r12, Y+8	; 0x08
    1e4e:	df 80       	ldd	r13, Y+7	; 0x07
    1e50:	ee 80       	ldd	r14, Y+6	; 0x06
    1e52:	fd 80       	ldd	r15, Y+5	; 0x05
    1e54:	0c 81       	ldd	r16, Y+4	; 0x04
    1e56:	1b 81       	ldd	r17, Y+3	; 0x03
    1e58:	aa 81       	ldd	r26, Y+2	; 0x02
    1e5a:	b9 81       	ldd	r27, Y+1	; 0x01
    1e5c:	ce 0f       	add	r28, r30
    1e5e:	d1 1d       	adc	r29, r1
    1e60:	0f b6       	in	r0, 0x3f	; 63
    1e62:	f8 94       	cli
    1e64:	de bf       	out	0x3e, r29	; 62
    1e66:	0f be       	out	0x3f, r0	; 63
    1e68:	cd bf       	out	0x3d, r28	; 61
    1e6a:	ed 01       	movw	r28, r26
    1e6c:	08 95       	ret

00001e6e <_exit>:
    1e6e:	f8 94       	cli

00001e70 <__stop_program>:
    1e70:	ff cf       	rjmp	.-2      	; 0x1e70 <__stop_program>
