Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/ProgRetiLogiche/DIV32_TEST2_isim_par.exe -prj /home/ise/ProgRetiLogiche/DIV32_TEST2_par.prj work.DIV32_TEST2 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/ProgRetiLogiche/netgen/par/DIV32_timesim.vhd" into library work
Parsing VHDL file "/home/ise/ProgRetiLogiche/DIV32_TEST2.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 167540 KB
Fuse CPU Usage: 1140 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_inv_v of entity X_INV [\X_INV(true,true,"PAD169",(0,0),...]
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_ckbuf_v of entity X_CKBUF [\X_CKBUF(true,true,"UNPLACED",(0...]
Compiling architecture x_mux2_v of entity X_MUX2 [\X_MUX2(true,true,"UNPLACED",(0,...]
Compiling architecture x_lut6_v of entity X_LUT6 [\X_LUT6(true,true,"UNPLACED",(0,...]
Compiling architecture x_sff_v of entity X_SFF [\X_SFF(true,true,true,"UNPLACED"...]
Compiling architecture x_lut5_v of entity X_LUT5 [\X_LUT5(true,true,"UNPLACED",(0,...]
Compiling architecture x_one_v of entity X_ONE [\X_ONE("UNPLACED")(1,8)\]
Compiling architecture x_zero_v of entity X_ZERO [\X_ZERO("UNPLACED")(1,8)\]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity DIV32 [div32_default]
Compiling architecture behavior of entity div32_test2
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 1106 VHDL Units
Built simulation executable /home/ise/ProgRetiLogiche/DIV32_TEST2_isim_par.exe
Fuse Memory Usage: 1013532 KB
Fuse CPU Usage: 3580 ms
GCC CPU Usage: 1840 ms
