	component ECE178_nios_20_1 is
		port (
			clk_clk                                     : in    std_logic                     := 'X';             -- clk
			hex0_3_export                               : out   std_logic_vector(31 downto 0);                    -- export
			hex4_7_export                               : out   std_logic_vector(31 downto 0);                    -- export
			key_export                                  : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			ledg_export                                 : out   std_logic_vector(8 downto 0);                     -- export
			ledr_export                                 : out   std_logic_vector(17 downto 0);                    -- export
			reset_reset                                 : in    std_logic                     := 'X';             -- reset
			sdram_addr                                  : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba                                    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n                                 : out   std_logic;                                        -- cas_n
			sdram_cke                                   : out   std_logic;                                        -- cke
			sdram_cs_n                                  : out   std_logic;                                        -- cs_n
			sdram_dq                                    : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_dqm                                   : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_ras_n                                 : out   std_logic;                                        -- ras_n
			sdram_we_n                                  : out   std_logic;                                        -- we_n
			sdram_clk_clk                               : out   std_logic;                                        -- clk
			slave_user_interface_user_dataout_0_export  : out   std_logic_vector(31 downto 0);                    -- user_dataout_0_export
			slave_user_interface_user_dataout_1_export  : out   std_logic_vector(31 downto 0);                    -- user_dataout_1_export
			slave_user_interface_user_dataout_2_export  : out   std_logic_vector(31 downto 0);                    -- user_dataout_2_export
			slave_user_interface_user_dataout_3_export  : out   std_logic_vector(31 downto 0);                    -- user_dataout_3_export
			slave_user_interface_user_dataout_4_export  : out   std_logic_vector(31 downto 0);                    -- user_dataout_4_export
			slave_user_interface_user_dataout_5_export  : out   std_logic_vector(31 downto 0);                    -- user_dataout_5_export
			slave_user_interface_user_dataout_6_export  : out   std_logic_vector(31 downto 0);                    -- user_dataout_6_export
			slave_user_interface_user_dataout_7_export  : out   std_logic_vector(31 downto 0);                    -- user_dataout_7_export
			slave_user_interface_user_dataout_8_export  : out   std_logic_vector(31 downto 0);                    -- user_dataout_8_export
			slave_user_interface_user_dataout_9_export  : out   std_logic_vector(31 downto 0);                    -- user_dataout_9_export
			slave_user_interface_user_dataout_10_export : out   std_logic_vector(31 downto 0);                    -- user_dataout_10_export
			slave_user_interface_user_dataout_11_export : out   std_logic_vector(31 downto 0);                    -- user_dataout_11_export
			slave_user_interface_user_dataout_12_export : out   std_logic_vector(31 downto 0);                    -- user_dataout_12_export
			slave_user_interface_user_dataout_13_export : out   std_logic_vector(31 downto 0);                    -- user_dataout_13_export
			slave_user_interface_user_dataout_14_export : out   std_logic_vector(31 downto 0);                    -- user_dataout_14_export
			slave_user_interface_user_dataout_15_export : out   std_logic_vector(31 downto 0);                    -- user_dataout_15_export
			slave_user_interface_user_datain_0_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_0_export
			slave_user_interface_user_datain_1_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_1_export
			slave_user_interface_user_datain_2_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_2_export
			slave_user_interface_user_datain_3_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_3_export
			slave_user_interface_user_datain_4_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_4_export
			slave_user_interface_user_datain_5_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_5_export
			slave_user_interface_user_datain_6_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_6_export
			slave_user_interface_user_datain_7_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_7_export
			slave_user_interface_user_datain_8_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_8_export
			slave_user_interface_user_datain_9_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_9_export
			slave_user_interface_user_datain_10_export  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_10_export
			slave_user_interface_user_datain_11_export  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_11_export
			slave_user_interface_user_datain_12_export  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_12_export
			slave_user_interface_user_datain_13_export  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_13_export
			slave_user_interface_user_datain_14_export  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_14_export
			slave_user_interface_user_datain_15_export  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_datain_15_export
			slave_user_interface_user_write_export      : out   std_logic;                                        -- user_write_export
			slave_user_interface_user_read_export       : out   std_logic;                                        -- user_read_export
			slave_user_interface_user_chipselect_export : out   std_logic_vector(15 downto 0);                    -- user_chipselect_export
			switches0_17_export                         : in    std_logic_vector(17 downto 0) := (others => 'X')  -- export
		);
	end component ECE178_nios_20_1;

