read_verilog ../top.v
proc
 sat -maxsteps 0  middle
