{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561453522473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561453522474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 14:35:22 2019 " "Processing started: Tue Jun 25 14:35:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561453522474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453522474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_Sensor_Display_on_LCD -c ADC_Sensor_Display_on_LCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_Sensor_Display_on_LCD -c ADC_Sensor_Display_on_LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453522474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561453523508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561453523508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD_DATA lcd_data adc_sensor_display_on_lcd.v(22) " "Verilog HDL Declaration information at adc_sensor_display_on_lcd.v(22): object \"LCD_DATA\" differs only in case from object \"lcd_data\" in the same scope" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561453539676 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adc_sensor_display_on_lcd.v 1 1 " "Using design file adc_sensor_display_on_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Sensor_Display_on_LCD " "Found entity 1: ADC_Sensor_Display_on_LCD" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453539693 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561453539693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_Sensor_Display_on_LCD " "Elaborating entity \"ADC_Sensor_Display_on_LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561453539693 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453539760 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561453539760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "adc_sensor_display_on_lcd.v" "r0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561453539760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_delay.v(11) " "Verilog HDL assignment warning at reset_delay.v(11): truncated value with size 32 to match size of target (20)" {  } { { "reset_delay.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/reset_delay.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561453539760 "|ADC_Sensor_Display_on_LCD|Reset_Delay:r0"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_adc.sv(73) " "Verilog HDL information at lcd_adc.sv(73): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_adc.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/lcd_adc.sv" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561453539797 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_adc.sv 1 1 " "Using design file lcd_adc.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_ADC " "Found entity 1: LCD_ADC" {  } { { "lcd_adc.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/lcd_adc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453539798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561453539798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_ADC LCD_ADC:u5 " "Elaborating entity \"LCD_ADC\" for hierarchy \"LCD_ADC:u5\"" {  } { { "adc_sensor_display_on_lcd.v" "u5" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561453539800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_adc.sv(88) " "Verilog HDL assignment warning at lcd_adc.sv(88): truncated value with size 32 to match size of target (6)" {  } { { "lcd_adc.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/lcd_adc.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561453539811 "|ADC_Sensor_Display_on_LCD|LCD_ADC:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd_adc.sv(109) " "Verilog HDL assignment warning at lcd_adc.sv(109): truncated value with size 32 to match size of target (18)" {  } { { "lcd_adc.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/lcd_adc.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561453539811 "|ADC_Sensor_Display_on_LCD|LCD_ADC:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_adc.sv(117) " "Verilog HDL assignment warning at lcd_adc.sv(117): truncated value with size 32 to match size of target (6)" {  } { { "lcd_adc.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/lcd_adc.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561453539811 "|ADC_Sensor_Display_on_LCD|LCD_ADC:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX lcd_adc.sv(127) " "Verilog HDL Always Construct warning at lcd_adc.sv(127): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lcd_adc.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/lcd_adc.sv" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561453539811 "|ADC_Sensor_Display_on_LCD|LCD_ADC:u5"}
{ "Warning" "WSGN_SEARCH_FILE" "dec2hex.v 1 1 " "Using design file dec2hex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dec2hex " "Found entity 1: dec2hex" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453539836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561453539836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2hex LCD_ADC:u5\|dec2hex:c1 " "Elaborating entity \"dec2hex\" for hierarchy \"LCD_ADC:u5\|dec2hex:c1\"" {  } { { "lcd_adc.sv" "c1" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/lcd_adc.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561453539838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec2hex.v(6) " "Verilog HDL assignment warning at dec2hex.v(6): truncated value with size 32 to match size of target (8)" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561453539855 "|ADC_Sensor_Display_on_LCD|LCD_ADC:u5|dec2hex:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec2hex.v(7) " "Verilog HDL assignment warning at dec2hex.v(7): truncated value with size 32 to match size of target (8)" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561453539855 "|ADC_Sensor_Display_on_LCD|LCD_ADC:u5|dec2hex:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec2hex.v(8) " "Verilog HDL assignment warning at dec2hex.v(8): truncated value with size 32 to match size of target (8)" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561453539855 "|ADC_Sensor_Display_on_LCD|LCD_ADC:u5|dec2hex:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec2hex.v(9) " "Verilog HDL assignment warning at dec2hex.v(9): truncated value with size 32 to match size of target (8)" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561453539855 "|ADC_Sensor_Display_on_LCD|LCD_ADC:u5|dec2hex:c1"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_controller.v 1 1 " "Using design file lcd_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "lcd_controller.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453539884 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561453539884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_ADC:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_ADC:u5\|LCD_Controller:u0\"" {  } { { "lcd_adc.sv" "u0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/lcd_adc.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561453539887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_controller.v(66) " "Verilog HDL assignment warning at lcd_controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "lcd_controller.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/lcd_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561453539894 "|ADC_Sensor_Display_on_LCD|LCD_ADC:u5|LCD_Controller:u0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Div1\"" {  } { { "dec2hex.v" "Div1" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Mod0\"" {  } { { "dec2hex.v" "Mod0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Div2\"" {  } { { "dec2hex.v" "Div2" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Mod1\"" {  } { { "dec2hex.v" "Mod1" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Div0\"" {  } { { "dec2hex.v" "Div0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Mod2\"" {  } { { "dec2hex.v" "Mod2" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Div2\"" {  } { { "dec2hex.v" "Div2" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Mod1\"" {  } { { "dec2hex.v" "Mod1" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Div1\"" {  } { { "dec2hex.v" "Div1" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Mod0\"" {  } { { "dec2hex.v" "Mod0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Div0\"" {  } { { "dec2hex.v" "Div0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Div2\"" {  } { { "dec2hex.v" "Div2" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Mod1\"" {  } { { "dec2hex.v" "Mod1" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Div1\"" {  } { { "dec2hex.v" "Div1" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Mod0\"" {  } { { "dec2hex.v" "Mod0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Div0\"" {  } { { "dec2hex.v" "Div0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Mod2\"" {  } { { "dec2hex.v" "Mod2" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Mod2\"" {  } { { "dec2hex.v" "Mod2" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453540819 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1561453540819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div1\"" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561453540983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div1 " "Instantiated megafunction \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453540983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453540983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453540983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453540983 ""}  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561453540983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453541066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453541066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453541100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453541100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453541166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453541166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\"" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561453541234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0 " "Instantiated megafunction \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541234 ""}  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561453541234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/lpm_divide_1bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453541283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453541283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453541383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453541383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453541417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453541417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div2\"" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561453541467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div2 " "Instantiated megafunction \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541467 ""}  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561453541467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453541517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453541517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div0\"" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561453541584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div0 " "Instantiated megafunction \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561453541584 ""}  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/dec2hex.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561453541584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkm " "Found entity 1: lpm_divide_bkm" {  } { { "db/lpm_divide_bkm.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/lpm_divide_bkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453541667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453541667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453541718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453541718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_c2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561453541770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453541770 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561453542503 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561453542541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561453542541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561453542541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561453542541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561453542541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561453542541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561453542541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561453542541 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1561453542541 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1561453542552 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1561453542553 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453543083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453543083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453543083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453543083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453543083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453543083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453543083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453543083 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1561453543083 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561453543083 "|ADC_Sensor_Display_on_LCD|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561453543083 "|ADC_Sensor_Display_on_LCD|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561453543083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561453543244 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561453544863 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 45 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 70 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 75 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 80 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 85 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 40 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 45 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 85 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 40 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 45 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 85 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 40 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 45 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 85 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 40 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 70 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 75 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 85 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_ive:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ive.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/db/alt_u_div_ive.tdf" 40 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453544905 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1561453544905 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/ADC_Sensor_Display_on_LCD.map.smsg " "Generated suppressed messages file C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/ADC_Sensor_Display_on_LCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453545012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561453545400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561453545400 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_conversion " "No output dependent on input pin \"enable_conversion\"" {  } { { "adc_sensor_display_on_lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/6_ADC_Sensor_Display_on_LCD/adc_sensor_display_on_lcd.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561453545744 "|ADC_Sensor_Display_on_LCD|enable_conversion"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561453545744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1770 " "Implemented 1770 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561453545745 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561453545745 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1561453545745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1751 " "Implemented 1751 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561453545745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561453545745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561453545822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 14:35:45 2019 " "Processing ended: Tue Jun 25 14:35:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561453545822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561453545822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561453545822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561453545822 ""}
