;redcode
;assert 1
	SPL 0, <-2
	SUB #10, <462
	SLT @127, -109
	SLT @127, -109
	MOV -17, <-20
	SLT @177, -109
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL -107, <-21
	SUB #10, <462
	DJN -1, @-20
	ADD 10, 9
	SLT @177, -109
	SUB <0, @0
	SPL 0, #2
	SLT @177, -109
	SPL -107, <-21
	SLT @177, -109
	SLT -107, -21
	SLT @177, -109
	MOV -509, <20
	JMP 10, 30
	SPL -107, <-21
	SPL -107, <-21
	SPL -107, <-21
	SUB @2, -1
	SUB 10, 30
	JMZ <107, -109
	SPL -107, <-21
	JMZ <107, -109
	SUB @127, @106
	ADD 130, 9
	SPL -107, <-21
	SLT 270, @90
	ADD 10, 9
	SLT 270, @90
	SLT 270, @90
	SLT 270, @90
	SPL -107, <-21
	SLT 770, @90
	SPL -107, <-21
	SPL -107, <-21
	SLT @127, -109
	SLT 270, @90
	ADD 10, 9
	SPL -107, <-21
	SLT 270, @90
	SPL -107, <-21
	SUB #10, <462
	SLT @127, -109
