http://scholar.google.com/scholar?q=Proceedings+of+the+26th+Annual+International+Symposium+on+Microarchitecture%2C+Austin%2C+Texas%2C+USA%2C+November+1993
http://scholar.google.com/scholar?q=Efficient+scheduling+of+fine+grain+parallelism+in+loops.
http://scholar.google.com/scholar?q=Employing+finite+automata+for+resource+scheduling.
http://scholar.google.com/scholar?q=GPMB+-+software+pipelining+branch-intensive+loops.
http://scholar.google.com/scholar?q=A+microarchitectural+performance+evaluation+of+a+3.2+Gbyte%2Fs+microprocessor+bus.
http://scholar.google.com/scholar?q=Two-ported+cache+alternatives+for+superscalar+processors.
http://scholar.google.com/scholar?q=A+study+on+the+number+of+memory+ports+in+multiple+instruction+issue+machines.
http://scholar.google.com/scholar?q=The+16-fold+way%3A+a+microparallel+taxonomy.
http://scholar.google.com/scholar?q=A+comparative+performance+evaluation+of+various+state+maintenance+mechanisms.
http://scholar.google.com/scholar?q=Dynamically+scheduled+VLIW+processors.
http://scholar.google.com/scholar?q=Prophetic+branches%3A+a+branch+architecture+for+code+compaction+and+efficient+execution.
http://scholar.google.com/scholar?q=A+comparision+of+superscalar+and+decoupled+access%2Fexecute+architectures.
http://scholar.google.com/scholar?q=Measuring+limits+of+parallelism+and+characterizing+its+vulnerability+to+resource+constraints.
http://scholar.google.com/scholar?q=An+evaluation+of+bottom-up+and+top-down+thread+generation+techniques.
http://scholar.google.com/scholar?q=Techniques+for+extracting+instruction+level+parallelism+on+MIMD+architectures.
http://scholar.google.com/scholar?q=Predictability+of+load%2Fstore+instruction+latencies.
http://scholar.google.com/scholar?q=Control+flow+prediction+for+dynamic+ILP+processors.
http://scholar.google.com/scholar?q=Branch+history+table+indexing+to+prevent+pipeline+bubbles+in+wide-issue+superscalar+processors.
http://scholar.google.com/scholar?q=Clocked+and+asynchronous+instruction+pipelines.
http://scholar.google.com/scholar?q=An+analysis+of+dynamic+scheduling+techniques+for+symbolic+applications.
http://scholar.google.com/scholar?q=MIDEE%3A+smoothing+branch+and+instruction+cache+miss+penalties+on+deep+pipelines.
http://scholar.google.com/scholar?q=Register+renaming+and+dynamic+speculation%3A+an+alternative+approach.
http://scholar.google.com/scholar?q=Speculative+execution+exception+recovery+using+write-back+suppression.
http://scholar.google.com/scholar?q=EXPLORER%3A+a+retargetable+and+visualization-based+trace-driven+simulator+for+superscalar+processors.
http://scholar.google.com/scholar?q=An+extended+classification+of+inter-instruction+dependency+and+its+application+in+automatic+synthesis+of+pipelined+processors.
http://scholar.google.com/scholar?q=Superblock+formation+using+static+program+analysis.
http://scholar.google.com/scholar?q=Instruction+scheduling+for+the+Motorola+88110.
http://scholar.google.com/scholar?q=A+VLIW+architecture+based+on+shifting+register+files.
