0.6
2017.4
Dec 15 2017
21:07:18
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Assignment4/assignment4.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Assignment4/assignment4.srcs/sim_1/new/Decoder_tb.v,1716714952,verilog,,,,Decoder_tb,,,,,,,,
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Final Project/Decoder.v,1716718420,verilog,,D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Final Project/ImmGenerator.v,,Decoder;ImmGenerator,,,,,,,,
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Final Project/ImmGenerator.v,1716712442,verilog,,D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Assignment4/assignment4.srcs/sim_1/new/Decoder_tb.v,,,,,,,,,,
