Running: E:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/ISEProject/MyCPU/phase1Test_isim_beh.exe -prj E:/ISEProject/MyCPU/phase1Test_beh.prj work.phase1Test work.glbl 
ISim O.40d (signature 0xc4ca3437)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"E:/ISEProject/MyCPU/myCPU.v\" into library work
Analyzing Verilog file \"E:/ISEProject/MyCPU/phase1Test.v\" into library work
Analyzing Verilog file \"E:/Xilinx/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module myCPU
Compiling module phase1Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/ISEProject/MyCPU/phase1Test_isim_beh.exe
Fuse Memory Usage: 20112 KB
Fuse CPU Usage: 342 ms
