 
# Yosys/Ghdl synthesis script for sync_fifo_fwft_infer
# Read source files
plugin -i ghdl
read_verilog -sv /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
plugin -i ghdl
ghdl -frelaxed-rules --no-formal -fsynopsys -fexplicit --PREFIX=/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/HDL_simulator/GHDL/lib/ghdl -P/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/btc_dsha256/results_dir/.././rtl/sha256core/sync_fifo_fwft_infer --std=08 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/btc_dsha256/results_dir/.././rtl/sha256core/sync_fifo_fwft_infer/sdpram_infer_read_first.vhd /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/btc_dsha256/results_dir/.././rtl/sha256core/sync_fifo_fwft_infer/sync_fifo_fwft_infer.vhd  -e 


# Technology mapping
hierarchy -top sync_fifo_fwft_infer

setattr -set keep 1 w:\iClk


plugin -i synth-rs

synth_rs -tech genesis3 -de -goal delay   -effort high -carry auto   -new_dsp19x2 -new_tdp36k -max_lut 17472 -max_reg 34944 -max_device_dsp 56 -max_device_bram 56 -max_device_carry_length 336 -max_dsp 56 -max_bram 56 -max_carry_length 336  -fsm_encoding onehot   -de_max_threads -1   

write_verilog -noexpr -nodec -norename -v sync_fifo_fwft_infer_post_synth.v
write_blif -param sync_fifo_fwft_infer_post_synth.eblif

plugin -i design-edit
design_edit -tech genesis3 -sdc pin_location_sync_fifo_fwft_infer.sdc -json config.json -w wrapper_sync_fifo_fwft_infer_post_synth.v wrapper_sync_fifo_fwft_infer_post_synth.eblif -pr post_pnr_wrapper_sync_fifo_fwft_infer_post_synth.v post_pnr_wrapper_sync_fifo_fwft_infer_post_synth.eblif
write_verilog -noexpr -nodec -norename -v fabric_sync_fifo_fwft_infer_post_synth.v
write_blif -param fabric_sync_fifo_fwft_infer_post_synth.eblif

  