

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Thu Jan  5 05:21:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1002|     1002|  10.020 us|  10.020 us|  1002|  1002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |     1000|     1000|         1|          1|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|  16658|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|   32780|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   32780|  16714|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      30|     31|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+---+----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+-----------------+---------+----+---+----+-----+
    |mux_42_8192_1_1_U1  |mux_42_8192_1_1  |        0|   0|  0|  20|    0|
    +--------------------+-----------------+---------+----+---+----+-----+
    |Total               |                 |        0|   0|  0|  20|    0|
    +--------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln15_fu_142_p2                |         +|   0|  0|    13|          10|           1|
    |and_ln17_fu_216_p2                |       and|   0|  0|  4096|        8192|        8192|
    |ap_condition_202                  |       and|   0|  0|     2|           1|           1|
    |icmp_ln15_fu_136_p2               |      icmp|   0|  0|    11|          10|           6|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|     2|           1|           1|
    |new_IM_1_5_fu_232_p2              |        or|   0|  0|  4096|        8192|        8192|
    |shl_ln17_1_fu_226_p2              |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln17_fu_204_p2                |       shl|   0|  0|  2171|          32|        8192|
    |xor_ln17_fu_210_p2                |       xor|   0|  0|  4096|        8192|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0| 16658|       32822|       32779|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |IM_TDATA_blk_n        |   9|          2|    1|          2|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|   10|         20|
    |i_fu_76               |   9|          2|   10|         20|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  36|          8|   22|         44|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+------+----+------+-----------+
    |       Name       |  FF  | LUT| Bits | Const Bits|
    +------------------+------+----+------+-----------+
    |ap_CS_fsm         |     1|   0|     1|          0|
    |ap_done_reg       |     1|   0|     1|          0|
    |i_fu_76           |    10|   0|    10|          0|
    |new_IM_1_1_fu_84  |  8192|   0|  8192|          0|
    |new_IM_1_2_fu_88  |  8192|   0|  8192|          0|
    |new_IM_1_3_fu_92  |  8192|   0|  8192|          0|
    |new_IM_1_fu_80    |  8192|   0|  8192|          0|
    +------------------+------+----+------+-----------+
    |Total             | 32780|   0| 32780|          0|
    +------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+------+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits |  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+------+------------+-----------------------------------+--------------+
|ap_clk                  |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst                  |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start                |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done                 |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle                 |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready                |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|IM_TVALID               |   in|     1|        axis|                        IM_V_data_V|       pointer|
|IM_TDATA                |   in|    32|        axis|                        IM_V_data_V|       pointer|
|IM_TREADY               |  out|     1|        axis|                        IM_V_dest_V|       pointer|
|IM_TDEST                |   in|     1|        axis|                        IM_V_dest_V|       pointer|
|IM_TKEEP                |   in|     4|        axis|                        IM_V_keep_V|       pointer|
|IM_TSTRB                |   in|     4|        axis|                        IM_V_strb_V|       pointer|
|IM_TUSER                |   in|     1|        axis|                        IM_V_user_V|       pointer|
|IM_TLAST                |   in|     1|        axis|                        IM_V_last_V|       pointer|
|IM_TID                  |   in|     1|        axis|                          IM_V_id_V|       pointer|
|new_IM_1_02_out         |  out|  8192|      ap_vld|                    new_IM_1_02_out|       pointer|
|new_IM_1_02_out_ap_vld  |  out|     1|      ap_vld|                    new_IM_1_02_out|       pointer|
|new_IM_0_01_out         |  out|  8192|      ap_vld|                    new_IM_0_01_out|       pointer|
|new_IM_0_01_out_ap_vld  |  out|     1|      ap_vld|                    new_IM_0_01_out|       pointer|
+------------------------+-----+------+------------+-----------------------------------+--------------+

