================================================================================ 
Commit: 329a51bbb0895e39fea4943d4f1b5f0632f2cccf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 16:12:28 2021 +0530 
-------------------------------------------------------------------------------- 
Updates SiPkg.dec file for ADL BIOS 2277.16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a6bb8d8c47cf1db43c08eae8e18c5713cad411e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:43 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_16

Hsd-es-id: N/A
Original commit date: Fri Aug 20 15:58:59 2021 +0800
Change-Id: Ic673d0c638638678175c52e8bfb07fecc1bf7f67
Original commit hash: 3ebcb8cfc174f8c94b0aa65191158eba2ed57b86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 63031f22265f4b974a848220c5f352a32d13672d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:41 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000e
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Fri Aug 20 14:38:59 2021 +0800
Change-Id: Ib3df418caa9bd8526501e79975e349c8b185f063
Original commit hash: 1ed70da53e21ad3cb0301e65fd196c19ff4b474c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 415b2589071889c8528a2b069ce2a9e086a56564 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:39 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.159

Fri Aug 20 05:03:05 2021 +0000
Original commit date: Fri Aug 20 05:03:05 2021 +0000
Original commit hash: f1854b79dd33f6a0baddfde2252a9c5427e5f327

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90861d073d489601eef05c7edc753dbf630d5781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509781972][ADL-S ADL-P ADL-M| DDR5 DDR4 LP5 LP4] Not do DS in MrcWriteEqDsTraining and stronger the initial DS.

[Feature Description]
1. Not do drive strength training in MrcWriteEqDsTraining

[Resolution]
1. Not do drive strength training in MrcWriteEqDsTraining by removing the parameter OptWrDS in MrcWriteEqDsTraining
2. Change the initial drive strength value from 25 to 16 for DDR5, 25 to 20 for DDR4.

[Impacted Area]
ADL-S ADL-P ADL-M DDR5 DDR4 LP5 LP4
Tx Margin

[Register Impacted]
PHY

Hsd-es-id: 1509781972
Original commit date: Fri Aug 20 00:10:55 2021 +0800
Change-Id: I70a72a8a0dc4805dd5b8b62f273bbcfdb0f4fad9
Original commit hash: 349328baebf748aadaea569e0616a7a640259572

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: eb5985423edf6a54879d91150f27575aecb24e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.158

Fri Aug 20 03:43:08 2021 +0000
Original commit date: Fri Aug 20 03:43:08 2021 +0000
Original commit hash: 61b51197ef64a4a7726f74bc21bea9d44577ab27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0628b57733a6a4f88d1e4926f67b83c458be142e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509781895][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Run MrcReadTimingCentering2D after MrcRoundTripLatency.

[Feature Description]
1. Run MrcReadTimingCentering2D after MrcRoundTripLatency.

[Resolution]
Move the MrcReadTimingCentering2D after MrcRoundTripLatency in the call table.

[Impacted Area]
DDR5 RX Timing Margin

[Register Impacted]
PHY

Hsd-es-id: 1509781895
Original commit date: Thu Aug 19 10:53:31 2021 +0800
Change-Id: I237545d6886c25dfa6ab768917fa3361b98e8514
Original commit hash: f7affce63c1ce2a515117aa7858c9a951ac3ca6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 4cfc8113a50e60b81f5bab7418e1855282270eb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:30 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.157

Fri Aug 20 03:06:51 2021 +0000
Original commit date: Fri Aug 20 03:06:51 2021 +0000
Original commit hash: 72c0baa29ab5ecdab19e7ec8cfe7b04e3c2d6042

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63ab24f04f057877a70f535a2aadba0d36c0569c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509733889][ADL-S ADL-P ADL-M| DDR5] Tx DQS DCC Training

[Feature Description]
1. Enable Tx DQS DCC Training.

[Resolution]
1. Add the MrcTxDqsDccTraining in the call table.
2. Add the setup option "Tx Dqs Dcc Training" to enable/disable the Tx DQS DCC training. Default is enabled.

[Impacted Area]
DDR5 TxDq Margin

Registers impacted: PHY

Hsd-es-id: 1509733889
Original commit date: Tue Aug 17 15:48:17 2021 +0800
Change-Id: Ia3750665a57faf33b135b1f947898b1b5f43e71a
Original commit hash: 38acf3049a2a784a703182e513dc7486512defab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 02ea76b88ac40b50d4f5a156cddee0b4e6442cfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:24 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.156

Fri Aug 20 02:03:44 2021 +0000
Original commit date: Fri Aug 20 02:03:44 2021 +0000
Original commit hash: 879479ea3fdc6fc36e9c128580c80e456eaefe27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 671b3dca60f87b64192af7100418ac1e2202e7ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509778837][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Rx Timing Centering at the VREF offset 0

[Feature Description]
1. Rx Timing Centering at the VREF offset 0

[Resolution]
Measure Eye Width at VREF offset 0 during Timing Centering

[Impacted Area]
Rx Timing Margin

[Register Impacted]
PHY

Hsd-es-id: 1509778837
Original commit date: Thu Aug 19 10:34:43 2021 +0800
Change-Id: Ia952e1fc185c33b9bef002f31ec3a1419b28dfbd
Original commit hash: 06b69b21ded234e6cb72cddc7d0a8f304545a7fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5d9cc86d27344e99b4813a374a02fef93bacdd95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:20 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.155

Wed Aug 18 11:35:04 2021 +0000
Original commit date: Wed Aug 18 11:35:04 2021 +0000
Original commit hash: 42e8527c65c01b06a472598100886db13b964aa6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3f313f28482a1bcfc15111bdc7fec403db4567e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:18 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014435667][ADL-P ADL-M | LP5] Enable DQSN Receive Enable Mode

[Issue/Feature Description]
  BSOD reported by Platform validation team after disabling the DQSN Receive Enable.

[Resolution]
  Revert "[ise][1509738733][ADL-P ADL-M | LP5] Update DQSN Receive Enable Mode"
  Enabled the DQSN Receive enable mode for LP5/LP4.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014435667
Original commit date: Wed Aug 18 14:15:25 2021 +0530
Change-Id: Ib8a53957c9dccc9039916b507b57806e1a112296
Original commit hash: 8f8bec87c3b16f8732efdd24e3b2e4040809a31d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f87241f9d8e74bc698c1db068fb1182afdf91022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:16 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.154

Tue Aug 17 12:00:57 2021 +0000
Original commit date: Tue Aug 17 12:00:57 2021 +0000
Original commit hash: aa0f258fef5bd4b3452ffe4711944d0fdbd4ed15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 340810fa12782a20b4c59b59a14c4ab2ff550c82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:14 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1509747873][ADL-S ADL-P ADL-M | DDR5] wrong mapping in the CR ddr_voltage_0_0_0_mchbar_pcu from BIOS

Changes:
1. Program the DDR_VOLTAGE as 2 for DDR5 1.1V

 //  010   : DDR5   1.1V

[Impacted Area]
ADL-S ADL-P ADL-M DDR5 Voltage

Register Impacted: PCU

Hsd-es-id: 1509747873
Original commit date: Thu Aug 12 16:53:08 2021 +0800
Change-Id: Ifea47abe2b7a4b161f1a9757e9357a391bc2cfdf
Original commit hash: 8039e046925180da523d548ea4a84d5e951d68f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e490ff66b48e44c79ba0d29319a1a59660afeed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:11 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.153

Tue Aug 17 07:49:48 2021 +0000
Original commit date: Tue Aug 17 07:49:48 2021 +0000
Original commit hash: ade985a7a1298f28de7774a722b14c6ad0399273

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 498aed22fdf0d8fcc2dfe4b92a71dfa8d8df97ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:08 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.152

Sun Aug 15 12:43:41 2021 +0000
Original commit date: Sun Aug 15 12:43:41 2021 +0000
Original commit hash: 50be6022fb1d4645171fbaef33da6368717fa4e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 86694602f18a5c1e6d075b3954d37992be443ed4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509754008][ADL-S ADL-P/M | DDR5 ] Run jedec reset after using the DDR5 DRAM continuous burst mode.

Changes:
1. Run jedec reset after using continuous burst mode.

[Impacted Area]:
ADL-S ADL-P/ADL-M DDR5

Register Impacted: None

Hsd-es-id: 1509754008
Original commit date: Thu Aug 12 14:46:55 2021 +0800
Change-Id: I3afaf03575108e0a00f5e5c499706793cf7db9b8
Original commit hash: b2c821e383738fe338a6fc5ba3509ed7d38bc9e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d5ae520c65d53a6599da44b0c5351ca22e7bc6b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:03 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.151

Fri Aug 13 14:40:36 2021 +0000
Original commit date: Fri Aug 13 14:40:36 2021 +0000
Original commit hash: 70348f25b6502da25100d66178fd99e8177f69de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 305386e02c21e136ffa98d8f3ffb54cdf1e7f04c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:49:01 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16014383564][ADL-M][LP5x][PM][S&S][DPMO][COBALT][CONS]:Observed BSOD PAGE_FAULT_IN_ NONPAGED_AREA with only 5% Completed in Sx Cycling
  Memory Corruption observerd with Pi Clock gating enable
changes:
  Revert "[ise][16014170554][ADL-P ADL-M | LP5]  Enable Pi Clock gating on LP5."
  This reverts commit 7857c8ca2e238486b8a61eeca53a71e4e433171f.

[Impacted Platform]
  ADL-P/M LPDDR5

Registers impacted: PHY

Hsd-es-id: 16014383564
Original commit date: Fri Aug 13 18:20:14 2021 +0530
Change-Id: I9ab58556811d873b16c7427144730febaf4c05b2
Original commit hash: 81fa12013014ba64683591dacad61b143c19db3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 97ac7f41759e63bf89f11c194a62350af8ccf20a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:59 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.150

Fri Aug 13 10:16:28 2021 +0000
Original commit date: Fri Aug 13 10:16:28 2021 +0000
Original commit hash: d85bdd373ce3e7d9688cea99186142542057cd47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 923999b4982cb3650ecb1f1b18b0dc0c1bbd940d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:57 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16012822035]handle registers changes

Hsd-es-id: 16012822035
Original commit date: Tue Feb 23 13:39:47 2021 +0800
Change-Id: Idf492bf4dae66c1551dc7e964feb61e6027e49cb
Original commit hash: 5d844ed8792507eed6a805f5c3a378d8be985988

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 957e139689a647800170e5cb12c92e650e0d2bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:54 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.149

Fri Aug 13 01:26:34 2021 +0000
Original commit date: Fri Aug 13 01:26:34 2021 +0000
Original commit hash: 32b8f8d822dfc5173975f6fe818c3e6b1f15c8fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc399c0471ba39e0d9273744e930b48b8d44c904 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509747350][ADL-S | DDR5 ] Command Voltage Centering Training--change the loop count back to 10

changes:
Change the loop count from 15 back to 10.
For now, it's to fix the command voltage centering fail.
Before, it's changed to 15 in MRC 2.83.

[Impacted Area]:
ADL-S DDR5 Command Voltage Centering Training.

Register Impacted: DDR5 MR11

Hsd-es-id: 1509747350
Original commit date: Fri Aug 6 23:15:21 2021 +0800
Change-Id: Ib084131c8e7abfa01c510732a8aaf8cfab986a37
Original commit hash: 660a4948ceaf1f947cfdbc9dc12f75fbff481c79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: f5975df3d6df7825ac9fb0701bbe111619effce8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:49 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.148

Thu Aug 12 12:46:21 2021 +0000
Original commit date: Thu Aug 12 12:46:21 2021 +0000
Original commit hash: 9b77641d866fe0c43cbb69eda5f6de4e34a86fae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3f295a91c4752e70f52cad19ad56b5d8a60fd80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014371715][ADL-P/M | DDR5 LPDDR5 LPDDR4 DDR4] Rerun Lock UI Calibration after Read MPR

Changes:
  1. Add code to detect the left edge in RDMPR and rerun MrcLockUiCalibration with trained offset to FwdClkOffsetPs,
     in order to see both edges of RdT eye. MrcLockUiCalibration will ask for the initial FwdClkOffsetPs value.
  2. Added changes to MrcLockUiCalibration so that it can be called after PhyInit
  3. DQTimeCentering1D: do not reset RxDqsP/N PI to 32 before the 1D sweep, use current centering from RDMPR.
     This allows seeing both edges in RDTC1D.
  4. Added sweep range limit on the left side in RDTC, to avoid RxDqsP/N PI underflow when we sweep using RxDqsOffset
     All these code changes are now enabled for ADL-P and ADL-M, it is already enabled for ADL-S

[Impacted Platform]
ADL-P/M DDR5 | LPDDR5 | LPDDR4 | DDR4

Registers impacted: PHY

Hsd-es-id: 16014371715
Original commit date: Wed Aug 4 22:40:34 2021 +0530
Change-Id: Ib2e7a273fd7e7b67c246e014927eba2626a303a4
Original commit hash: 6baacbd9f83c6d73997f6a8bbf1a4f7bfd64d153

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0e321caa59f2b2dc09bb2c72b66f72bfa992ba78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:45 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.147

Thu Aug 12 07:34:16 2021 +0000
Original commit date: Thu Aug 12 07:34:16 2021 +0000
Original commit hash: c94a9de104e42f2ff79f4cededec109010612240

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f089f1911a36c7c88b44c8be2f38e7ef78f7ef3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:43 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Mrc: cause build error -Werror=unused-but-set-variable

Fix -Werror=unused-but-set-variable build error.

Hsd-es-id: N/A
Original commit date: Thu Aug 12 14:36:14 2021 +0800
Change-Id: Ib1ce42233bfc70f07cd7d3d396565326211ac860
Original commit hash: 4a9873267d131c2d40522fdb516ed4e702f547b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 78c002ad60fe98c796ec09112692d979ed7f7ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.146

Wed Aug 11 17:44:44 2021 +0000
Original commit date: Wed Aug 11 17:44:44 2021 +0000
Original commit hash: 3c3ad630778549af5c657b669ceed92d4faf8d41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f6196ff8ab012dd659dcde4c2c7fa9755bdb07e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P ADL-M | LP5] Update DQSN Receive Enable Mode

[Issue/Feature Description]
   Disable the DQSN Receive Enable mode to improve Rx Margin.
   Update ParkPreamble to 256

 [Resolution]
   cpu.ddrphy_env.data.sb.ddrdata_cr_sdlctl0.rxsdl_cmn_enabledqsnrcven = 0
   cpu.ddrphy_env.data.sb.ddrdata_cr_dqstxrxctl.dqsrx_cmn_rxendqsnrcven = 0

 [Impacted Area]
   ADL-P ADL-M | LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Original commit date: Wed Aug 11 13:00:24 2021 +0530
Change-Id: I3b41d74c511ce4faf01a6a353142a8429c15fe78
Original commit hash: 134a689e4a13864a66657edb6f5f57e6f2328303

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 69380e3dcfc624f66595d4c3328c81e38974813b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:36 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.145

Wed Aug 11 11:37:40 2021 +0000
Original commit date: Wed Aug 11 11:37:40 2021 +0000
Original commit hash: 0b2c25a72d665949db6f2da2339331f039fe38a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68753902b747ac6e9b43645d97d74a0962f0ebf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014371566][ADL-P ADL-M | LP4]  Set Lpddr4 Vddq to 0.9v

[Issue/Feature Description]
 Set Lpddr4 Vddq to 0.9v

[Resolution]
  Recommended by EV

[Impacted Area]
  ADL-P ADL-M | LP4

[Registers impacted]
  Phy

Hsd-es-id: 16014371566
Original commit date: Tue Aug 10 13:50:52 2021 +0530
Change-Id: I207bc93f6289f51fda63cabbfc41af709a87fbc5
Original commit hash: 0fc693599c879a67537fc5df5cb3cb0ac49cdf9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 1fd2cb6e0cab4433ee46ca5abaf446c024d21fb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:30 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.144

Mon Aug 9 08:15:09 2021 +0000
Original commit date: Mon Aug 9 08:15:09 2021 +0000
Original commit hash: b2dedb39ec77e2bf6de168785c0a973953ce979b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 369dd5638ec2be1cf4ebd22ff7c750da62417801 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014325849][ADL-P ADL-M | LP4] PHY COMP Enable Weaklock Override during Timeout

[Issue/Feature Description]
  Failure in ADL-P K0 PROD Parts.
  Analyzed to Timeout in LdoFFCodeLockCalibration in very low frequencies in certain samples.

[Resolution]
  Recommended by design to weaklock override when the LdoFFCodeLockCalibration timeouts

[Impacted Area]
  ADL-P ADL-M | LP4

[Registers impacted]
  Phy

Hsd-es-id: 16014325849
Original commit date: Fri Aug 6 17:09:41 2021 +0530
Change-Id: I390413f0f1ed5345ff180ac2208ed149d6adf4f1
Original commit hash: 00ff15a74690f09fca639eea253b6c712d3b00f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2f9a7f94c8d4de9f0b9c3f98f971f7fb596aadf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:25 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.143

Sun Aug 8 15:48:34 2021 +0000
Original commit date: Sun Aug 8 15:48:34 2021 +0000
Original commit hash: e7a94e41ddb00ff4e1069dd238805faf6f3cddaf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a7ee89f30f0ac4d1f69addd88e801acaf0f8cf1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014071105][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] DCC software FSM implementation

[Feature Description] - DCC code calibration algorithm implementation
  - MRC measures duty cycles for all DCD Groups and Lanes
  - Run Software DCC calibration algorithm for all failing DCD Groups/Lanes.
  - Repeat the calibration steps until DCC codes are converged within SpecLimit duty cycle values.

[Impacted Area]
  ADL-P/ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  MC [ ] PHY [X] Both [ ]

Hsd-es-id: 16014071105
Original commit date: Sat Jun 26 11:20:12 2021 +0530
Change-Id: I52d5420cef6a403b614307780fa9d63accbae8c5
Original commit hash: 33142772be13a5ef0475aca978273af82ee35c21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c8ec257e289e815fd77e1738e8740a817dd4a97b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:18 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.142

Sat Aug 7 02:38:11 2021 +0000
Original commit date: Sat Aug 7 02:38:11 2021 +0000
Original commit hash: e6cc6809f94a35f7d198859fe332324f22f393fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 62e1220ddb0010646bae3735b5dffe117398ca75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509700847] Register Save Restore update

Changes:
1. Save and restore the register value for MC0_MC_RCH_STALL_PHASE_REG during S3, fast boot flow.

[Impacted Area]:
S3, Warm Reset, fast boot.

Register Impacted:MC

Hsd-es-id: 1509700847
Original commit date: Fri Aug 6 14:21:55 2021 +0800
Change-Id: Ibad9dbb4659c751e90bcb031f25ef5a5c1fdd20d
Original commit hash: 3f47d8df3f2b506af7332727b77ffbbfc087290d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 0025379b862de60a048d621fd4dbeb9500d7a0da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:12 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.141

Fri Aug 6 14:13:44 2021 +0000
Original commit date: Fri Aug 6 14:13:44 2021 +0000
Original commit hash: 689fecbe5b6455c80d5718eea45c5539f038e3e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bea5a9b357088ba0841700fb056b96448c8e4afe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014299823][ADL-M ADL-P | LP5] Print DIMM ODT Summary table for LP5

[Feature Description]
-> Added Print for DIMM ODT Summary for LPDDR-5
-> Added Print for LPDDR Vendor Details and DRAM Device Width

[Impacted Area]
LPDDR-5 MRC SPD

Registers Impacted: None

Hsd-es-id: 16014299823
Original commit date: Tue Aug 3 16:00:17 2021 +0530
Change-Id: I7dd30fbb0b6a6fa97e14fe5effb852da53dbe86d
Original commit hash: d7121c203fe1955eef4d40ee590513eb18c2a8ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 442af2ace117053afc9be43e817f4d7e44c78733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:05 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.140

Fri Aug 6 12:24:25 2021 +0000
Original commit date: Fri Aug 6 12:24:25 2021 +0000
Original commit hash: 2bf8345670812d9ca7de5e464ee83a7e3455b5b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fdd835b376bebb29e91f9ea3eb0798069758c349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:48:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P | LP5] Phy rxdqscomp settings update.

[Issue/Feature Description]
(1) Memory Phy Init (initial register blasting)
(2) Program Phy register initial value before training

[Resolution]
The following PHY register values need to be programmed
rxdqscomp_cmn_accoupfwdclkslope = 2
rxdqscomp_cmn_accoupselswing = 3
rxdqscomp_cmn_accoupvrefsel = 6
rxdqscomp_cmn_rxdqscompclkdistcben= 0
rxdqscomp_cmn_rxpbddlycoden= 16
rxdqscomp_cmn_rxpbddlycodep= 16

[Impacted Area]
LP5

Registers impacted: Phy

Hsd-es-id: 16014313717
Original commit date: Fri Aug 6 10:01:09 2021 +0530
Change-Id: I50a262a897b8d50741751e1e04d7ee826ab9c63e
Original commit hash: dc9d1725b0d01ff97c06d261833f68896c10f58d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 37cf79134f066d59de182e3886a6659cab6fd279 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:59 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.139

Fri Aug 6 05:22:53 2021 +0000
Original commit date: Fri Aug 6 05:22:53 2021 +0000
Original commit hash: d85cab5aa8de3e38831de55b1badf24cc8ef8ffa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d11ba59c2d7dec41628550ade265ead5b26cb4e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:57 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014300518] [ADL-M ADL-P | LP5 DDR5] Disable Read Amplifier Power for Rx Unmatched Mode

[Changes]
Disable Read Amplifier Power Training for Unmatched Mode in Mobile Platforms as per design recommendation.

[Impacted Area]
ADL-P/ADL-M LP5 and DDR5

[Registers impacted]
Phy

Hsd-es-id: 16014300518
Original commit date: Wed Aug 4 23:37:46 2021 +0530
Change-Id: I7a0cfe26b389f37bb52d2a317acb445e0d943b48
Original commit hash: 82e2a90deb77ebf3a5bc9fa724e4baa5d0d9164b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 86e5a177172fb8e4a132acce33eb057e0aca15fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:55 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.138

Wed Aug 4 16:47:05 2021 +0000
Original commit date: Wed Aug 4 16:47:05 2021 +0000
Original commit hash: 7271585e7bf61a28cc03b8c14c20c53541e567e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 394b4cd66e8401d4c28f4584a1129ba779240aa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014279884][ADL-P | ADL-M | DDR5] Enable Matched Mode receiver for DDR5

Changes:
  Set RxMode as Rx Matched mode for ADL-P/M DDR5.

Hsd-es-id: 16014279884
Original commit date: Tue Aug 3 13:16:11 2021 +0530
Change-Id: I9ef2f62402814b04ff9d4e7536431be2ff9e23e1
Original commit hash: 37aa30fc8410a84d433bf56d86cb825ac73d3cc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 37bde5cb8ce3ece9bf13e6614bf20b294a8c10e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:48 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.137

Wed Aug 4 02:47:29 2021 +0000
Original commit date: Wed Aug 4 02:47:29 2021 +0000
Original commit hash: b9f4f8a0753665bb4a11b77efb4ab9a0303446bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f7c6e1c6497ebdc6b023c4cf1f7bd780adc346c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:45 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16014227024] [ADL-P ADL-M | LP5] WCK Config is not programmed correctly by MRC as per Design Requirement

Update of below WCK config as per design suggestion:
WCK_OFF_IDLE_TIMER, tWCKOFF, tCSLCK, tWckStop

Hsd-es-id: 16014227024
Original commit date: Wed Jul 28 20:19:21 2021 +0530
Change-Id: Ic2b1024b116b36d36dda3e504dee4f827245f6a9
Original commit hash: e57ad5de933fe7c515cef80ac6216b3141783905

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 1081ca2c8d8fed8e84e94597e7403453eb7209de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:42 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.136

Tue Aug 3 15:27:47 2021 +0000
Original commit date: Tue Aug 3 15:27:47 2021 +0000
Original commit hash: aef0d28fd47b6c93931f7526b7cfaeb1e7e730ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fe3676fbdba77bce46110e2546a2e9693321131b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:39 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.135

Fri Jul 30 13:21:01 2021 +0000
Original commit date: Fri Jul 30 13:21:01 2021 +0000
Original commit hash: e7b0e1dd7739a38827001c2da46ed0c7588baa5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23c40f9c9f4be783ded42cffeeee79aba16e5cc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509481231] ADL eco should be disabled when fix is applied for IPQ/RPQ merge

Changes:
When the fix is enabled, disable the ADL eco fix by setting mcscheds_spare_0_0_0_mchbar.spare_rw[2] = 0x1 (default 0x0).

[Impacted Area]
 MC IPQ and RPQ

Register Impacted: MC

Hsd-es-id: 1509481231
Original commit date: Fri Jul 30 15:22:38 2021 +0800
Change-Id: I2f84a2d2e4e4ac6bc65ca7c74913afb8c5e21e43
Original commit hash: 120b1a03c202362ae532ce12a3f20fe6d4a20569

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c

================================================================================ 
Commit: a54b136dc2db3d6c31bb885e9b4553a3a27c19d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:33 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_15

Hsd-es-id: N/A
Original commit date: Mon Aug 16 17:54:42 2021 +0800
Change-Id: If0e5d5be57c1b10963eae84634af34adba23ab3f
Original commit hash: fc7173aa3532dd4c0ec41d5ec6465fc5115fdf3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 982737eec80b4b7224906dac9a91fe13f09091dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:30 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000d
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Mon Aug 16 17:30:10 2021 +0800
Change-Id: I6e4adbc1c16f7d1de2048571adb60ebb7c148acb
Original commit hash: 18a22088ac83f273cc7af11ab39d7c8902bbd4c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: be8b879edf8319cb6863882d3a42db33e583f0ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S B0][PCIe][IPSV] PTM Propagation Delay (T3-T2) is larger than the PTM Window (T4-T1)

Hsd-es-id: 14014898280
Original commit date: Fri Aug 13 15:50:53 2021 +0530
Change-Id: I4401f10c804dbc5d3cb5f6d29d97e764d7928086
Original commit hash: a4e9c480a62b35ed58e154c7b89d170b8840edf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 59fba339f319cad6ab2adb8c1784b0ba4a8d677c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:20 2021 +0530 
-------------------------------------------------------------------------------- 
[CML][RKL][ADL][RCR] Need to disable PCIe root port DPC capability for the non-iTBT supported SKUs

Several lines of description for the change.

Hsd-es-id: 1509349296
Original commit date: Thu Aug 12 16:48:46 2021 +0530
Change-Id: I398fdb27ac332894c8d064c4e276c2610e3fa67f
Original commit hash: b270fa964d8e852932b3655ef8ad8dc2cd3e49cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 0d41909cec23f30d2ea47f4fbc5ea5dcaf203e49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:16 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Standalone CSME FW Update for different GUID

[Description]
To differentiate ME SKU/generation using different GUID.
Drop the support on using hardware instance method to identify.
Prevent the CSME update trigger from OS would cause unexpected issue.
To do the code sync from TGL to ADL

[Change]
1. Generate the four GUIDs for ADL.
   - Lp_Cons : 23192307-d667-4bdf-af1a-6059db171246
   - H-Cons  : 7aa69739-8f78-41cb-bf44-854e2cb516bd
   - Lp-Corp : 4e78ce68-5389-4a95-bf10-e3568c30caf8
   - H-Corp  : 347efe23-9f9a-4b26-b4db-e2414872dd14
2. Drop the support on CSME hardware instance
3. Update the copyright year to 2021.

[Impacted Platforms]
ADL

Hsd-es-id: 16011841522
Original commit date: Wed Jul 14 10:10:49 2021 +0800
Change-Id: I40d60fa253079ac11721bac43015eef4eb14f47b
Original commit hash: d50c4f067e741160114a62049c2bba41484c6989

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 095b7814f82ed5119e9a9dbf22f4188f084397ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:12 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_14

Hsd-es-id: N/A
Original commit date: Fri Aug 13 12:55:44 2021 +0800
Change-Id: I94e6d6791c933030e18d4a291465225a12ddd0b2
Original commit hash: 59a351b021f2ae0b1752bb592854f31bf7814d58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f18f4eee74e3028774a743e305b06f4c0b4ad60d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:09 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000c
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Thu Aug 12 23:24:41 2021 +0800
Change-Id: I6dbd2fbe3c85d9f399dcfe66a34683bb7c64ba85
Original commit hash: 07c35fc64d4332270ad00baba6fea75dba508872

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 96e985e42a3033a496231c4b611d950d2d05642f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][IAFW][Crash Log] BERT gets collected for invalid Punit CL record

Added check to filter invalid PUNIT record

Hsd-es-id: 14014856880
Original commit date: Mon Aug 9 16:55:22 2021 +0800
Change-Id: Ic2a481fcfd5d4e04de8bd89a7c9fad5ab56de528
Original commit hash: 66303575c7b943613910da461fb59d59ec9e5eff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 72dd4688e20269e80c6a0844a2e386f32f837c0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 23 15:47:02 2021 +0530 
-------------------------------------------------------------------------------- 
ADL S C0 HSPHY Gen 3 Invalid & zero FOM issue & ADL S C0 Gen 4 Low Margins

Hsd-es-id: 22013678888 & 22013678920
Original commit date: Wed Aug 11 16:04:09 2021 +0530
Change-Id: I265da94b406cc9e6b9b6efe30e06ea37243067de
Original commit hash: bc800c7288259a408e6e480b0fa381cb69396509

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
