Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Dec  1 12:46:06 2025
| Host         : VINIBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_snn_timing_summary_routed.rpt -pb top_snn_timing_summary_routed.pb -rpx top_snn_timing_summary_routed.rpx -warn_on_violation
| Design       : top_snn
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        8           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
ULMTCS-2   Warning           Control Sets use limits require reduction                         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (71008)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (71008)
----------------------------------
 There are 71008 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.449        0.000                      0               150160        0.052        0.000                      0               150160        3.000        0.000                       0                 71014  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.449        0.000                      0               150160        0.136        0.000                      0               150160        9.500        0.000                       0                 71010  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.451        0.000                      0               150160        0.136        0.000                      0               150160        9.500        0.000                       0                 71010  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.449        0.000                      0               150160        0.052        0.000                      0               150160  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.449        0.000                      0               150160        0.052        0.000                      0               150160  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__32/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.121ns  (logic 0.419ns (2.599%)  route 15.702ns (97.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.702    15.205    rx_vector_buf_reg_n_0_[8]
    SLICE_X39Y81         FDRE                                         r  bram_data_in_reg_reg[8]_rep__32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.508    18.488    clk_50mhz
    SLICE_X39Y81         FDRE                                         r  bram_data_in_reg_reg[8]_rep__32/C
                         clock pessimism              0.480    18.968    
                         clock uncertainty           -0.084    18.885    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.231    18.654    bram_data_in_reg_reg[8]_rep__32
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.848ns  (logic 0.419ns (2.644%)  route 15.429ns (97.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.429    14.932    rx_vector_buf_reg_n_0_[8]
    SLICE_X38Y79         FDRE                                         r  bram_data_in_reg_reg[8]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.507    18.487    clk_50mhz
    SLICE_X38Y79         FDRE                                         r  bram_data_in_reg_reg[8]_rep__16/C
                         clock pessimism              0.480    18.967    
                         clock uncertainty           -0.084    18.884    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)       -0.201    18.683    bram_data_in_reg_reg[8]_rep__16
  -------------------------------------------------------------------
                         required time                         18.683    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.000ns  (logic 2.455ns (15.344%)  route 13.545ns (84.656%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.290     4.786    uut_snn_core/core_t_count_wire[3]
    SLICE_X74Y6          MUXF8 (Prop_muxf8_S_O)       0.456     5.242 r  uut_snn_core/core_spike_input_reg_reg[17]_i_531/O
                         net (fo=1, routed)           1.485     6.727    uut_snn_core/core_spike_input_reg_reg[17]_i_531_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.319     7.046 r  uut_snn_core/core_spike_input_reg[17]_i_225/O
                         net (fo=1, routed)           0.000     7.046    uut_snn_core/core_spike_input_reg[17]_i_225_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     7.260 r  uut_snn_core/core_spike_input_reg_reg[17]_i_94/O
                         net (fo=1, routed)           0.000     7.260    uut_snn_core/core_spike_input_reg_reg[17]_i_94_n_0
    SLICE_X62Y14         MUXF8 (Prop_muxf8_I1_O)      0.088     7.348 r  uut_snn_core/core_spike_input_reg_reg[17]_i_32/O
                         net (fo=1, routed)           4.061    11.409    uut_snn_core/core_spike_input_reg_reg[17]_i_32_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.728 r  uut_snn_core/core_spike_input_reg[17]_i_13/O
                         net (fo=1, routed)           0.000    11.728    uut_snn_core/core_spike_input_reg[17]_i_13_n_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    11.945 r  uut_snn_core/core_spike_input_reg_reg[17]_i_5/O
                         net (fo=1, routed)           1.891    13.836    uut_snn_core/core_spike_input_reg_reg[17]_i_5_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.299    14.135 r  uut_snn_core/core_spike_input_reg[17]_i_2/O
                         net (fo=1, routed)           0.817    14.953    uut_snn_core/spike_storage_bram[17]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.077 r  uut_snn_core/core_spike_input_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    15.077    p_0_in[17]
    SLICE_X46Y75         FDCE                                         r  core_spike_input_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    18.476    clk_50mhz
    SLICE_X46Y75         FDCE                                         r  core_spike_input_reg_reg[17]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.873    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.077    18.950    core_spike_input_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         18.950    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.834ns  (logic 2.442ns (15.423%)  route 13.392ns (84.577%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.350     4.846    uut_snn_core/core_t_count_wire[3]
    SLICE_X75Y2          MUXF8 (Prop_muxf8_S_O)       0.446     5.292 r  uut_snn_core/core_spike_input_reg_reg[3]_i_532/O
                         net (fo=1, routed)           0.931     6.224    uut_snn_core/core_spike_input_reg_reg[3]_i_532_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.316     6.540 r  uut_snn_core/core_spike_input_reg[3]_i_225/O
                         net (fo=1, routed)           0.000     6.540    uut_snn_core/core_spike_input_reg[3]_i_225_n_0
    SLICE_X62Y8          MUXF7 (Prop_muxf7_I1_O)      0.214     6.754 r  uut_snn_core/core_spike_input_reg_reg[3]_i_94/O
                         net (fo=1, routed)           0.000     6.754    uut_snn_core/core_spike_input_reg_reg[3]_i_94_n_0
    SLICE_X62Y8          MUXF8 (Prop_muxf8_I1_O)      0.088     6.842 r  uut_snn_core/core_spike_input_reg_reg[3]_i_32/O
                         net (fo=1, routed)           4.274    11.116    uut_snn_core/core_spike_input_reg_reg[3]_i_32_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I1_O)        0.319    11.435 r  uut_snn_core/core_spike_input_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    11.435    uut_snn_core/core_spike_input_reg[3]_i_13_n_0
    SLICE_X43Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    11.652 r  uut_snn_core/core_spike_input_reg_reg[3]_i_5/O
                         net (fo=1, routed)           2.209    13.861    uut_snn_core/core_spike_input_reg_reg[3]_i_5_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.299    14.160 r  uut_snn_core/core_spike_input_reg[3]_i_2/O
                         net (fo=1, routed)           0.627    14.787    uut_snn_core/spike_storage_bram[3]
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.124    14.911 r  uut_snn_core/core_spike_input_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.911    p_0_in[3]
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X48Y73         FDCE (Setup_fdce_C_D)        0.032    18.907    core_spike_input_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                         -14.911    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.747ns  (logic 2.482ns (15.762%)  route 13.265ns (84.238%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.354     4.849    uut_snn_core/core_t_count_wire[3]
    SLICE_X76Y4          MUXF8 (Prop_muxf8_S_O)       0.456     5.305 r  uut_snn_core/core_spike_input_reg_reg[7]_i_531/O
                         net (fo=1, routed)           1.338     6.644    uut_snn_core/core_spike_input_reg_reg[7]_i_531_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I1_O)        0.319     6.963 r  uut_snn_core/core_spike_input_reg[7]_i_225/O
                         net (fo=1, routed)           0.000     6.963    uut_snn_core/core_spike_input_reg[7]_i_225_n_0
    SLICE_X60Y7          MUXF7 (Prop_muxf7_I1_O)      0.214     7.177 r  uut_snn_core/core_spike_input_reg_reg[7]_i_94/O
                         net (fo=1, routed)           0.000     7.177    uut_snn_core/core_spike_input_reg_reg[7]_i_94_n_0
    SLICE_X60Y7          MUXF8 (Prop_muxf8_I1_O)      0.088     7.265 r  uut_snn_core/core_spike_input_reg_reg[7]_i_32/O
                         net (fo=1, routed)           4.295    11.559    uut_snn_core/core_spike_input_reg_reg[7]_i_32_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.878 r  uut_snn_core/core_spike_input_reg[7]_i_13/O
                         net (fo=1, routed)           0.000    11.878    uut_snn_core/core_spike_input_reg[7]_i_13_n_0
    SLICE_X43Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    12.123 r  uut_snn_core/core_spike_input_reg_reg[7]_i_5/O
                         net (fo=1, routed)           1.647    13.770    uut_snn_core/core_spike_input_reg_reg[7]_i_5_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.298    14.068 r  uut_snn_core/core_spike_input_reg[7]_i_2/O
                         net (fo=1, routed)           0.631    14.700    uut_snn_core/spike_storage_bram[7]
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  uut_snn_core/core_spike_input_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.824    p_0_in[7]
    SLICE_X47Y73         FDCE                                         r  core_spike_input_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X47Y73         FDCE                                         r  core_spike_input_reg_reg[7]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X47Y73         FDCE (Setup_fdce_C_D)        0.031    18.906    core_spike_input_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.779ns  (logic 2.479ns (15.710%)  route 13.300ns (84.290%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        4.912     4.408    uut_snn_core/core_t_count_wire[3]
    SLICE_X79Y21         MUXF8 (Prop_muxf8_S_O)       0.446     4.854 r  uut_snn_core/core_spike_input_reg_reg[5]_i_520/O
                         net (fo=1, routed)           1.225     6.079    uut_snn_core/core_spike_input_reg_reg[5]_i_520_n_0
    SLICE_X66Y9          LUT6 (Prop_lut6_I3_O)        0.316     6.395 r  uut_snn_core/core_spike_input_reg[5]_i_222/O
                         net (fo=1, routed)           0.000     6.395    uut_snn_core/core_spike_input_reg[5]_i_222_n_0
    SLICE_X66Y9          MUXF7 (Prop_muxf7_I0_O)      0.241     6.636 r  uut_snn_core/core_spike_input_reg_reg[5]_i_93/O
                         net (fo=1, routed)           0.000     6.636    uut_snn_core/core_spike_input_reg_reg[5]_i_93_n_0
    SLICE_X66Y9          MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  uut_snn_core/core_spike_input_reg_reg[5]_i_32/O
                         net (fo=1, routed)           4.176    10.910    uut_snn_core/core_spike_input_reg_reg[5]_i_32_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.229 r  uut_snn_core/core_spike_input_reg[5]_i_13/O
                         net (fo=1, routed)           0.000    11.229    uut_snn_core/core_spike_input_reg[5]_i_13_n_0
    SLICE_X43Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    11.446 r  uut_snn_core/core_spike_input_reg_reg[5]_i_5/O
                         net (fo=1, routed)           2.234    13.680    uut_snn_core/core_spike_input_reg_reg[5]_i_5_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.299    13.979 r  uut_snn_core/core_spike_input_reg[5]_i_2/O
                         net (fo=1, routed)           0.753    14.732    uut_snn_core/spike_storage_bram[5]
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.856 r  uut_snn_core/core_spike_input_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.856    p_0_in[5]
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[5]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.079    18.954    core_spike_input_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.954    
                         arrival time                         -14.856    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.545ns  (logic 0.419ns (2.695%)  route 15.126ns (97.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.126    14.629    rx_vector_buf_reg_n_0_[8]
    SLICE_X7Y70          FDRE                                         r  bram_data_in_reg_reg[8]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.592    18.572    clk_50mhz
    SLICE_X7Y70          FDRE                                         r  bram_data_in_reg_reg[8]_rep__20/C
                         clock pessimism              0.480    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X7Y70          FDRE (Setup_fdre_C_D)       -0.231    18.738    bram_data_in_reg_reg[8]_rep__20
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.303ns  (logic 0.419ns (2.738%)  route 14.884ns (97.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         14.884    14.387    rx_vector_buf_reg_n_0_[8]
    SLICE_X44Y77         FDRE                                         r  bram_data_in_reg_reg[8]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.501    18.481    clk_50mhz
    SLICE_X44Y77         FDRE                                         r  bram_data_in_reg_reg[8]_rep__0/C
                         clock pessimism              0.480    18.961    
                         clock uncertainty           -0.084    18.878    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)       -0.231    18.647    bram_data_in_reg_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.587ns  (logic 2.492ns (15.988%)  route 13.095ns (84.012%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.299     4.795    uut_snn_core/core_t_count_wire[3]
    SLICE_X70Y15         MUXF8 (Prop_muxf8_S_O)       0.456     5.251 r  uut_snn_core/core_spike_input_reg_reg[10]_i_519/O
                         net (fo=1, routed)           1.507     6.758    uut_snn_core/core_spike_input_reg_reg[10]_i_519_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I1_O)        0.319     7.077 r  uut_snn_core/core_spike_input_reg[10]_i_222/O
                         net (fo=1, routed)           0.000     7.077    uut_snn_core/core_spike_input_reg[10]_i_222_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I0_O)      0.238     7.315 r  uut_snn_core/core_spike_input_reg_reg[10]_i_93/O
                         net (fo=1, routed)           0.000     7.315    uut_snn_core/core_spike_input_reg_reg[10]_i_93_n_0
    SLICE_X49Y7          MUXF8 (Prop_muxf8_I0_O)      0.104     7.419 r  uut_snn_core/core_spike_input_reg_reg[10]_i_32/O
                         net (fo=1, routed)           4.028    11.447    uut_snn_core/core_spike_input_reg_reg[10]_i_32_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.316    11.763 r  uut_snn_core/core_spike_input_reg[10]_i_13/O
                         net (fo=1, routed)           0.000    11.763    uut_snn_core/core_spike_input_reg[10]_i_13_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    11.980 r  uut_snn_core/core_spike_input_reg_reg[10]_i_5/O
                         net (fo=1, routed)           1.761    13.741    uut_snn_core/core_spike_input_reg_reg[10]_i_5_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.299    14.040 r  uut_snn_core/core_spike_input_reg[10]_i_2/O
                         net (fo=1, routed)           0.500    14.540    uut_snn_core/spike_storage_bram[10]
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  uut_snn_core/core_spike_input_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.664    p_0_in[10]
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[10]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.077    18.952    core_spike_input_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -14.664    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.473ns  (logic 2.437ns (15.750%)  route 13.036ns (84.250%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.043     4.539    uut_snn_core/core_t_count_wire[3]
    SLICE_X77Y5          MUXF8 (Prop_muxf8_S_O)       0.446     4.985 r  uut_snn_core/core_spike_input_reg_reg[18]_i_531/O
                         net (fo=1, routed)           1.497     6.482    uut_snn_core/core_spike_input_reg_reg[18]_i_531_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.316     6.798 r  uut_snn_core/core_spike_input_reg[18]_i_225/O
                         net (fo=1, routed)           0.000     6.798    uut_snn_core/core_spike_input_reg[18]_i_225_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I1_O)      0.214     7.012 r  uut_snn_core/core_spike_input_reg_reg[18]_i_94/O
                         net (fo=1, routed)           0.000     7.012    uut_snn_core/core_spike_input_reg_reg[18]_i_94_n_0
    SLICE_X60Y8          MUXF8 (Prop_muxf8_I1_O)      0.088     7.100 r  uut_snn_core/core_spike_input_reg_reg[18]_i_32/O
                         net (fo=1, routed)           4.109    11.208    uut_snn_core/core_spike_input_reg_reg[18]_i_32_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.527 r  uut_snn_core/core_spike_input_reg[18]_i_13/O
                         net (fo=1, routed)           0.000    11.527    uut_snn_core/core_spike_input_reg[18]_i_13_n_0
    SLICE_X38Y106        MUXF7 (Prop_muxf7_I1_O)      0.214    11.741 r  uut_snn_core/core_spike_input_reg_reg[18]_i_5/O
                         net (fo=1, routed)           1.736    13.477    uut_snn_core/core_spike_input_reg_reg[18]_i_5_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.297    13.774 r  uut_snn_core/core_spike_input_reg[18]_i_2/O
                         net (fo=1, routed)           0.652    14.426    uut_snn_core/spike_storage_bram[18]
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.550 r  uut_snn_core/core_spike_input_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    14.550    p_0_in[18]
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    18.476    clk_50mhz
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[18]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.873    
    SLICE_X46Y74         FDCE (Setup_fdce_C_D)        0.077    18.950    core_spike_input_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         18.950    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  4.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 bram_data_in_reg_reg[15]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spike_storage_bram_reg[72][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.873%)  route 0.237ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.633    -0.531    clk_50mhz
    SLICE_X58Y48         FDRE                                         r  bram_data_in_reg_reg[15]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  bram_data_in_reg_reg[15]_rep__15/Q
                         net (fo=64, routed)          0.237    -0.129    bram_data_in_reg_reg[15]_rep__15_n_0
    SLICE_X61Y50         FDRE                                         r  spike_storage_bram_reg[72][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.838    -0.835    clk_50mhz
    SLICE_X61Y50         FDRE                                         r  spike_storage_bram_reg[72][15]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.066    -0.265    spike_storage_bram_reg[72][15]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.562    -0.602    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X67Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.347    uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[32]_0[2]
    SLICE_X69Y145        FDCE                                         r  uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.834    -0.839    uut_snn_core/U_SNN_L1/u_lif/clk_out1
    SLICE_X69Y145        FDCE                                         r  uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X69Y145        FDCE (Hold_fdce_C_D)         0.076    -0.488    uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.761%)  route 0.064ns (31.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.648    -0.516    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X36Y199        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/Q
                         net (fo=2, routed)           0.064    -0.311    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[122]
    SLICE_X37Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.922    -0.751    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X37Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/C
                         clock pessimism              0.248    -0.503    
    SLICE_X37Y199        FDCE (Hold_fdce_C_D)         0.047    -0.456    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.403%)  route 0.339ns (70.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.641    -0.523    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X40Y187        FDCE                                         r  uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/Q
                         net (fo=2, routed)           0.339    -0.043    uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[127]_0[121]
    SLICE_X59Y186        FDCE                                         r  uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.912    -0.761    uut_snn_core/U_SNN_L2/u_mac/clk_out1
    SLICE_X59Y186        FDCE                                         r  uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/C
                         clock pessimism              0.500    -0.261    
    SLICE_X59Y186        FDCE (Hold_fdce_C_D)         0.070    -0.191    uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.275%)  route 0.069ns (32.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.647    -0.517    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X37Y196        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y196        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/Q
                         net (fo=2, routed)           0.069    -0.307    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[113]
    SLICE_X36Y196        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.921    -0.752    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X36Y196        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/C
                         clock pessimism              0.248    -0.504    
    SLICE_X36Y196        FDCE (Hold_fdce_C_D)         0.047    -0.457    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bram_data_in_reg_reg[6]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spike_storage_bram_reg[637][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.550%)  route 0.267ns (65.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.648    -0.516    clk_50mhz
    SLICE_X35Y152        FDRE                                         r  bram_data_in_reg_reg[6]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  bram_data_in_reg_reg[6]_rep__29/Q
                         net (fo=64, routed)          0.267    -0.108    bram_data_in_reg_reg[6]_rep__29_n_0
    SLICE_X32Y148        FDRE                                         r  spike_storage_bram_reg[637][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.837    -0.836    clk_50mhz
    SLICE_X32Y148        FDRE                                         r  spike_storage_bram_reg[637][6]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X32Y148        FDRE (Hold_fdre_C_D)         0.075    -0.257    spike_storage_bram_reg[637][6]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.070%)  route 0.069ns (32.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.647    -0.517    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X37Y193        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/Q
                         net (fo=2, routed)           0.069    -0.307    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[49]
    SLICE_X36Y193        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.921    -0.752    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X36Y193        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/C
                         clock pessimism              0.248    -0.504    
    SLICE_X36Y193        FDCE (Hold_fdce_C_D)         0.047    -0.457    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 core_spike_input_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/t_step_spike_vector_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.553    -0.611    clk_50mhz
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  core_spike_input_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.398    uut_snn_core/t_step_spike_vector_reg[19]_0[1]
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.821    -0.852    uut_snn_core/clk_out1
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[1]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X47Y74         FDCE (Hold_fdce_C_D)         0.047    -0.551    uut_snn_core/t_step_spike_vector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.163%)  route 0.129ns (47.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.650    -0.514    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X24Y199        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y199        FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/Q
                         net (fo=2, routed)           0.129    -0.243    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[88]
    SLICE_X23Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.927    -0.746    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X23Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/C
                         clock pessimism              0.271    -0.475    
    SLICE_X23Y199        FDCE (Hold_fdce_C_D)         0.076    -0.399    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 core_spike_input_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/t_step_spike_vector_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.554    -0.610    clk_50mhz
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  core_spike_input_reg_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.365    uut_snn_core/t_step_spike_vector_reg[19]_0[3]
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.821    -0.852    uut_snn_core/clk_out1
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[3]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X47Y74         FDCE (Hold_fdce_C_D)         0.075    -0.523    uut_snn_core/t_step_spike_vector_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y54     uut_snn_core/U_SNN_L1/rom_B/dout_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y27     uut_snn_core/U_SNN_L1/rom_W/dout_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y34     uut_snn_core/U_SNN_L2/rom_W/dout_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y36     uut_snn_core/U_SNN_L2/rom_W/dout_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y35     uut_snn_core/U_SNN_L2/rom_W/dout_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y37     uut_snn_core/U_SNN_L2/rom_W/dout_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y38     uut_snn_core/U_SNN_L2/rom_W/dout_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y76     uut_snn_core/U_SNN_L3/rom_W/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y105    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y105    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y164     bram_data_in_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y164     bram_data_in_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y147     bram_data_in_reg_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y147     bram_data_in_reg_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y105    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y105    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y164     bram_data_in_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y164     bram_data_in_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y147     bram_data_in_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y147     bram_data_in_reg_reg[0]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__32/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.121ns  (logic 0.419ns (2.599%)  route 15.702ns (97.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.702    15.205    rx_vector_buf_reg_n_0_[8]
    SLICE_X39Y81         FDRE                                         r  bram_data_in_reg_reg[8]_rep__32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.508    18.488    clk_50mhz
    SLICE_X39Y81         FDRE                                         r  bram_data_in_reg_reg[8]_rep__32/C
                         clock pessimism              0.480    18.968    
                         clock uncertainty           -0.082    18.887    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.231    18.656    bram_data_in_reg_reg[8]_rep__32
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.848ns  (logic 0.419ns (2.644%)  route 15.429ns (97.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.429    14.932    rx_vector_buf_reg_n_0_[8]
    SLICE_X38Y79         FDRE                                         r  bram_data_in_reg_reg[8]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.507    18.487    clk_50mhz
    SLICE_X38Y79         FDRE                                         r  bram_data_in_reg_reg[8]_rep__16/C
                         clock pessimism              0.480    18.967    
                         clock uncertainty           -0.082    18.886    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)       -0.201    18.685    bram_data_in_reg_reg[8]_rep__16
  -------------------------------------------------------------------
                         required time                         18.685    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.000ns  (logic 2.455ns (15.344%)  route 13.545ns (84.656%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.290     4.786    uut_snn_core/core_t_count_wire[3]
    SLICE_X74Y6          MUXF8 (Prop_muxf8_S_O)       0.456     5.242 r  uut_snn_core/core_spike_input_reg_reg[17]_i_531/O
                         net (fo=1, routed)           1.485     6.727    uut_snn_core/core_spike_input_reg_reg[17]_i_531_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.319     7.046 r  uut_snn_core/core_spike_input_reg[17]_i_225/O
                         net (fo=1, routed)           0.000     7.046    uut_snn_core/core_spike_input_reg[17]_i_225_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     7.260 r  uut_snn_core/core_spike_input_reg_reg[17]_i_94/O
                         net (fo=1, routed)           0.000     7.260    uut_snn_core/core_spike_input_reg_reg[17]_i_94_n_0
    SLICE_X62Y14         MUXF8 (Prop_muxf8_I1_O)      0.088     7.348 r  uut_snn_core/core_spike_input_reg_reg[17]_i_32/O
                         net (fo=1, routed)           4.061    11.409    uut_snn_core/core_spike_input_reg_reg[17]_i_32_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.728 r  uut_snn_core/core_spike_input_reg[17]_i_13/O
                         net (fo=1, routed)           0.000    11.728    uut_snn_core/core_spike_input_reg[17]_i_13_n_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    11.945 r  uut_snn_core/core_spike_input_reg_reg[17]_i_5/O
                         net (fo=1, routed)           1.891    13.836    uut_snn_core/core_spike_input_reg_reg[17]_i_5_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.299    14.135 r  uut_snn_core/core_spike_input_reg[17]_i_2/O
                         net (fo=1, routed)           0.817    14.953    uut_snn_core/spike_storage_bram[17]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.077 r  uut_snn_core/core_spike_input_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    15.077    p_0_in[17]
    SLICE_X46Y75         FDCE                                         r  core_spike_input_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    18.476    clk_50mhz
    SLICE_X46Y75         FDCE                                         r  core_spike_input_reg_reg[17]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.875    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.077    18.952    core_spike_input_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.834ns  (logic 2.442ns (15.423%)  route 13.392ns (84.577%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.350     4.846    uut_snn_core/core_t_count_wire[3]
    SLICE_X75Y2          MUXF8 (Prop_muxf8_S_O)       0.446     5.292 r  uut_snn_core/core_spike_input_reg_reg[3]_i_532/O
                         net (fo=1, routed)           0.931     6.224    uut_snn_core/core_spike_input_reg_reg[3]_i_532_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.316     6.540 r  uut_snn_core/core_spike_input_reg[3]_i_225/O
                         net (fo=1, routed)           0.000     6.540    uut_snn_core/core_spike_input_reg[3]_i_225_n_0
    SLICE_X62Y8          MUXF7 (Prop_muxf7_I1_O)      0.214     6.754 r  uut_snn_core/core_spike_input_reg_reg[3]_i_94/O
                         net (fo=1, routed)           0.000     6.754    uut_snn_core/core_spike_input_reg_reg[3]_i_94_n_0
    SLICE_X62Y8          MUXF8 (Prop_muxf8_I1_O)      0.088     6.842 r  uut_snn_core/core_spike_input_reg_reg[3]_i_32/O
                         net (fo=1, routed)           4.274    11.116    uut_snn_core/core_spike_input_reg_reg[3]_i_32_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I1_O)        0.319    11.435 r  uut_snn_core/core_spike_input_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    11.435    uut_snn_core/core_spike_input_reg[3]_i_13_n_0
    SLICE_X43Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    11.652 r  uut_snn_core/core_spike_input_reg_reg[3]_i_5/O
                         net (fo=1, routed)           2.209    13.861    uut_snn_core/core_spike_input_reg_reg[3]_i_5_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.299    14.160 r  uut_snn_core/core_spike_input_reg[3]_i_2/O
                         net (fo=1, routed)           0.627    14.787    uut_snn_core/spike_storage_bram[3]
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.124    14.911 r  uut_snn_core/core_spike_input_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.911    p_0_in[3]
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.082    18.877    
    SLICE_X48Y73         FDCE (Setup_fdce_C_D)        0.032    18.909    core_spike_input_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                         -14.911    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.747ns  (logic 2.482ns (15.762%)  route 13.265ns (84.238%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.354     4.849    uut_snn_core/core_t_count_wire[3]
    SLICE_X76Y4          MUXF8 (Prop_muxf8_S_O)       0.456     5.305 r  uut_snn_core/core_spike_input_reg_reg[7]_i_531/O
                         net (fo=1, routed)           1.338     6.644    uut_snn_core/core_spike_input_reg_reg[7]_i_531_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I1_O)        0.319     6.963 r  uut_snn_core/core_spike_input_reg[7]_i_225/O
                         net (fo=1, routed)           0.000     6.963    uut_snn_core/core_spike_input_reg[7]_i_225_n_0
    SLICE_X60Y7          MUXF7 (Prop_muxf7_I1_O)      0.214     7.177 r  uut_snn_core/core_spike_input_reg_reg[7]_i_94/O
                         net (fo=1, routed)           0.000     7.177    uut_snn_core/core_spike_input_reg_reg[7]_i_94_n_0
    SLICE_X60Y7          MUXF8 (Prop_muxf8_I1_O)      0.088     7.265 r  uut_snn_core/core_spike_input_reg_reg[7]_i_32/O
                         net (fo=1, routed)           4.295    11.559    uut_snn_core/core_spike_input_reg_reg[7]_i_32_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.878 r  uut_snn_core/core_spike_input_reg[7]_i_13/O
                         net (fo=1, routed)           0.000    11.878    uut_snn_core/core_spike_input_reg[7]_i_13_n_0
    SLICE_X43Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    12.123 r  uut_snn_core/core_spike_input_reg_reg[7]_i_5/O
                         net (fo=1, routed)           1.647    13.770    uut_snn_core/core_spike_input_reg_reg[7]_i_5_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.298    14.068 r  uut_snn_core/core_spike_input_reg[7]_i_2/O
                         net (fo=1, routed)           0.631    14.700    uut_snn_core/spike_storage_bram[7]
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  uut_snn_core/core_spike_input_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.824    p_0_in[7]
    SLICE_X47Y73         FDCE                                         r  core_spike_input_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X47Y73         FDCE                                         r  core_spike_input_reg_reg[7]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.082    18.877    
    SLICE_X47Y73         FDCE (Setup_fdce_C_D)        0.031    18.908    core_spike_input_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.779ns  (logic 2.479ns (15.710%)  route 13.300ns (84.290%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        4.912     4.408    uut_snn_core/core_t_count_wire[3]
    SLICE_X79Y21         MUXF8 (Prop_muxf8_S_O)       0.446     4.854 r  uut_snn_core/core_spike_input_reg_reg[5]_i_520/O
                         net (fo=1, routed)           1.225     6.079    uut_snn_core/core_spike_input_reg_reg[5]_i_520_n_0
    SLICE_X66Y9          LUT6 (Prop_lut6_I3_O)        0.316     6.395 r  uut_snn_core/core_spike_input_reg[5]_i_222/O
                         net (fo=1, routed)           0.000     6.395    uut_snn_core/core_spike_input_reg[5]_i_222_n_0
    SLICE_X66Y9          MUXF7 (Prop_muxf7_I0_O)      0.241     6.636 r  uut_snn_core/core_spike_input_reg_reg[5]_i_93/O
                         net (fo=1, routed)           0.000     6.636    uut_snn_core/core_spike_input_reg_reg[5]_i_93_n_0
    SLICE_X66Y9          MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  uut_snn_core/core_spike_input_reg_reg[5]_i_32/O
                         net (fo=1, routed)           4.176    10.910    uut_snn_core/core_spike_input_reg_reg[5]_i_32_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.229 r  uut_snn_core/core_spike_input_reg[5]_i_13/O
                         net (fo=1, routed)           0.000    11.229    uut_snn_core/core_spike_input_reg[5]_i_13_n_0
    SLICE_X43Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    11.446 r  uut_snn_core/core_spike_input_reg_reg[5]_i_5/O
                         net (fo=1, routed)           2.234    13.680    uut_snn_core/core_spike_input_reg_reg[5]_i_5_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.299    13.979 r  uut_snn_core/core_spike_input_reg[5]_i_2/O
                         net (fo=1, routed)           0.753    14.732    uut_snn_core/spike_storage_bram[5]
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.856 r  uut_snn_core/core_spike_input_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.856    p_0_in[5]
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[5]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.082    18.877    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.079    18.956    core_spike_input_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.956    
                         arrival time                         -14.856    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.545ns  (logic 0.419ns (2.695%)  route 15.126ns (97.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.126    14.629    rx_vector_buf_reg_n_0_[8]
    SLICE_X7Y70          FDRE                                         r  bram_data_in_reg_reg[8]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.592    18.572    clk_50mhz
    SLICE_X7Y70          FDRE                                         r  bram_data_in_reg_reg[8]_rep__20/C
                         clock pessimism              0.480    19.052    
                         clock uncertainty           -0.082    18.971    
    SLICE_X7Y70          FDRE (Setup_fdre_C_D)       -0.231    18.740    bram_data_in_reg_reg[8]_rep__20
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.303ns  (logic 0.419ns (2.738%)  route 14.884ns (97.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         14.884    14.387    rx_vector_buf_reg_n_0_[8]
    SLICE_X44Y77         FDRE                                         r  bram_data_in_reg_reg[8]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.501    18.481    clk_50mhz
    SLICE_X44Y77         FDRE                                         r  bram_data_in_reg_reg[8]_rep__0/C
                         clock pessimism              0.480    18.961    
                         clock uncertainty           -0.082    18.880    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)       -0.231    18.649    bram_data_in_reg_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.587ns  (logic 2.492ns (15.988%)  route 13.095ns (84.012%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.299     4.795    uut_snn_core/core_t_count_wire[3]
    SLICE_X70Y15         MUXF8 (Prop_muxf8_S_O)       0.456     5.251 r  uut_snn_core/core_spike_input_reg_reg[10]_i_519/O
                         net (fo=1, routed)           1.507     6.758    uut_snn_core/core_spike_input_reg_reg[10]_i_519_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I1_O)        0.319     7.077 r  uut_snn_core/core_spike_input_reg[10]_i_222/O
                         net (fo=1, routed)           0.000     7.077    uut_snn_core/core_spike_input_reg[10]_i_222_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I0_O)      0.238     7.315 r  uut_snn_core/core_spike_input_reg_reg[10]_i_93/O
                         net (fo=1, routed)           0.000     7.315    uut_snn_core/core_spike_input_reg_reg[10]_i_93_n_0
    SLICE_X49Y7          MUXF8 (Prop_muxf8_I0_O)      0.104     7.419 r  uut_snn_core/core_spike_input_reg_reg[10]_i_32/O
                         net (fo=1, routed)           4.028    11.447    uut_snn_core/core_spike_input_reg_reg[10]_i_32_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.316    11.763 r  uut_snn_core/core_spike_input_reg[10]_i_13/O
                         net (fo=1, routed)           0.000    11.763    uut_snn_core/core_spike_input_reg[10]_i_13_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    11.980 r  uut_snn_core/core_spike_input_reg_reg[10]_i_5/O
                         net (fo=1, routed)           1.761    13.741    uut_snn_core/core_spike_input_reg_reg[10]_i_5_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.299    14.040 r  uut_snn_core/core_spike_input_reg[10]_i_2/O
                         net (fo=1, routed)           0.500    14.540    uut_snn_core/spike_storage_bram[10]
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  uut_snn_core/core_spike_input_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.664    p_0_in[10]
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[10]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.082    18.877    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.077    18.954    core_spike_input_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         18.954    
                         arrival time                         -14.664    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.473ns  (logic 2.437ns (15.750%)  route 13.036ns (84.250%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.043     4.539    uut_snn_core/core_t_count_wire[3]
    SLICE_X77Y5          MUXF8 (Prop_muxf8_S_O)       0.446     4.985 r  uut_snn_core/core_spike_input_reg_reg[18]_i_531/O
                         net (fo=1, routed)           1.497     6.482    uut_snn_core/core_spike_input_reg_reg[18]_i_531_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.316     6.798 r  uut_snn_core/core_spike_input_reg[18]_i_225/O
                         net (fo=1, routed)           0.000     6.798    uut_snn_core/core_spike_input_reg[18]_i_225_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I1_O)      0.214     7.012 r  uut_snn_core/core_spike_input_reg_reg[18]_i_94/O
                         net (fo=1, routed)           0.000     7.012    uut_snn_core/core_spike_input_reg_reg[18]_i_94_n_0
    SLICE_X60Y8          MUXF8 (Prop_muxf8_I1_O)      0.088     7.100 r  uut_snn_core/core_spike_input_reg_reg[18]_i_32/O
                         net (fo=1, routed)           4.109    11.208    uut_snn_core/core_spike_input_reg_reg[18]_i_32_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.527 r  uut_snn_core/core_spike_input_reg[18]_i_13/O
                         net (fo=1, routed)           0.000    11.527    uut_snn_core/core_spike_input_reg[18]_i_13_n_0
    SLICE_X38Y106        MUXF7 (Prop_muxf7_I1_O)      0.214    11.741 r  uut_snn_core/core_spike_input_reg_reg[18]_i_5/O
                         net (fo=1, routed)           1.736    13.477    uut_snn_core/core_spike_input_reg_reg[18]_i_5_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.297    13.774 r  uut_snn_core/core_spike_input_reg[18]_i_2/O
                         net (fo=1, routed)           0.652    14.426    uut_snn_core/spike_storage_bram[18]
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.550 r  uut_snn_core/core_spike_input_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    14.550    p_0_in[18]
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    18.476    clk_50mhz
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[18]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.875    
    SLICE_X46Y74         FDCE (Setup_fdce_C_D)        0.077    18.952    core_spike_input_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  4.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 bram_data_in_reg_reg[15]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spike_storage_bram_reg[72][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.873%)  route 0.237ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.633    -0.531    clk_50mhz
    SLICE_X58Y48         FDRE                                         r  bram_data_in_reg_reg[15]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  bram_data_in_reg_reg[15]_rep__15/Q
                         net (fo=64, routed)          0.237    -0.129    bram_data_in_reg_reg[15]_rep__15_n_0
    SLICE_X61Y50         FDRE                                         r  spike_storage_bram_reg[72][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.838    -0.835    clk_50mhz
    SLICE_X61Y50         FDRE                                         r  spike_storage_bram_reg[72][15]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.066    -0.265    spike_storage_bram_reg[72][15]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.562    -0.602    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X67Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.347    uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[32]_0[2]
    SLICE_X69Y145        FDCE                                         r  uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.834    -0.839    uut_snn_core/U_SNN_L1/u_lif/clk_out1
    SLICE_X69Y145        FDCE                                         r  uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X69Y145        FDCE (Hold_fdce_C_D)         0.076    -0.488    uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.761%)  route 0.064ns (31.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.648    -0.516    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X36Y199        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/Q
                         net (fo=2, routed)           0.064    -0.311    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[122]
    SLICE_X37Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.922    -0.751    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X37Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/C
                         clock pessimism              0.248    -0.503    
    SLICE_X37Y199        FDCE (Hold_fdce_C_D)         0.047    -0.456    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.403%)  route 0.339ns (70.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.641    -0.523    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X40Y187        FDCE                                         r  uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/Q
                         net (fo=2, routed)           0.339    -0.043    uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[127]_0[121]
    SLICE_X59Y186        FDCE                                         r  uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.912    -0.761    uut_snn_core/U_SNN_L2/u_mac/clk_out1
    SLICE_X59Y186        FDCE                                         r  uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/C
                         clock pessimism              0.500    -0.261    
    SLICE_X59Y186        FDCE (Hold_fdce_C_D)         0.070    -0.191    uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.275%)  route 0.069ns (32.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.647    -0.517    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X37Y196        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y196        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/Q
                         net (fo=2, routed)           0.069    -0.307    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[113]
    SLICE_X36Y196        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.921    -0.752    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X36Y196        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/C
                         clock pessimism              0.248    -0.504    
    SLICE_X36Y196        FDCE (Hold_fdce_C_D)         0.047    -0.457    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bram_data_in_reg_reg[6]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spike_storage_bram_reg[637][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.550%)  route 0.267ns (65.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.648    -0.516    clk_50mhz
    SLICE_X35Y152        FDRE                                         r  bram_data_in_reg_reg[6]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  bram_data_in_reg_reg[6]_rep__29/Q
                         net (fo=64, routed)          0.267    -0.108    bram_data_in_reg_reg[6]_rep__29_n_0
    SLICE_X32Y148        FDRE                                         r  spike_storage_bram_reg[637][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.837    -0.836    clk_50mhz
    SLICE_X32Y148        FDRE                                         r  spike_storage_bram_reg[637][6]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X32Y148        FDRE (Hold_fdre_C_D)         0.075    -0.257    spike_storage_bram_reg[637][6]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.070%)  route 0.069ns (32.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.647    -0.517    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X37Y193        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/Q
                         net (fo=2, routed)           0.069    -0.307    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[49]
    SLICE_X36Y193        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.921    -0.752    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X36Y193        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/C
                         clock pessimism              0.248    -0.504    
    SLICE_X36Y193        FDCE (Hold_fdce_C_D)         0.047    -0.457    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 core_spike_input_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/t_step_spike_vector_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.553    -0.611    clk_50mhz
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  core_spike_input_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.398    uut_snn_core/t_step_spike_vector_reg[19]_0[1]
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.821    -0.852    uut_snn_core/clk_out1
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[1]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X47Y74         FDCE (Hold_fdce_C_D)         0.047    -0.551    uut_snn_core/t_step_spike_vector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.163%)  route 0.129ns (47.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.650    -0.514    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X24Y199        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y199        FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/Q
                         net (fo=2, routed)           0.129    -0.243    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[88]
    SLICE_X23Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.927    -0.746    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X23Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/C
                         clock pessimism              0.271    -0.475    
    SLICE_X23Y199        FDCE (Hold_fdce_C_D)         0.076    -0.399    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 core_spike_input_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/t_step_spike_vector_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.554    -0.610    clk_50mhz
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  core_spike_input_reg_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.365    uut_snn_core/t_step_spike_vector_reg[19]_0[3]
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.821    -0.852    uut_snn_core/clk_out1
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[3]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X47Y74         FDCE (Hold_fdce_C_D)         0.075    -0.523    uut_snn_core/t_step_spike_vector_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y54     uut_snn_core/U_SNN_L1/rom_B/dout_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y27     uut_snn_core/U_SNN_L1/rom_W/dout_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y34     uut_snn_core/U_SNN_L2/rom_W/dout_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y36     uut_snn_core/U_SNN_L2/rom_W/dout_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y35     uut_snn_core/U_SNN_L2/rom_W/dout_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y37     uut_snn_core/U_SNN_L2/rom_W/dout_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y38     uut_snn_core/U_SNN_L2/rom_W/dout_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y76     uut_snn_core/U_SNN_L3/rom_W/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y105    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y105    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y164     bram_data_in_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y164     bram_data_in_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y147     bram_data_in_reg_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y147     bram_data_in_reg_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y105    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y105    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y101    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y164     bram_data_in_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y164     bram_data_in_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y147     bram_data_in_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y147     bram_data_in_reg_reg[0]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__32/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.121ns  (logic 0.419ns (2.599%)  route 15.702ns (97.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.702    15.205    rx_vector_buf_reg_n_0_[8]
    SLICE_X39Y81         FDRE                                         r  bram_data_in_reg_reg[8]_rep__32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.508    18.488    clk_50mhz
    SLICE_X39Y81         FDRE                                         r  bram_data_in_reg_reg[8]_rep__32/C
                         clock pessimism              0.480    18.968    
                         clock uncertainty           -0.084    18.885    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.231    18.654    bram_data_in_reg_reg[8]_rep__32
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.848ns  (logic 0.419ns (2.644%)  route 15.429ns (97.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.429    14.932    rx_vector_buf_reg_n_0_[8]
    SLICE_X38Y79         FDRE                                         r  bram_data_in_reg_reg[8]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.507    18.487    clk_50mhz
    SLICE_X38Y79         FDRE                                         r  bram_data_in_reg_reg[8]_rep__16/C
                         clock pessimism              0.480    18.967    
                         clock uncertainty           -0.084    18.884    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)       -0.201    18.683    bram_data_in_reg_reg[8]_rep__16
  -------------------------------------------------------------------
                         required time                         18.683    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.000ns  (logic 2.455ns (15.344%)  route 13.545ns (84.656%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.290     4.786    uut_snn_core/core_t_count_wire[3]
    SLICE_X74Y6          MUXF8 (Prop_muxf8_S_O)       0.456     5.242 r  uut_snn_core/core_spike_input_reg_reg[17]_i_531/O
                         net (fo=1, routed)           1.485     6.727    uut_snn_core/core_spike_input_reg_reg[17]_i_531_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.319     7.046 r  uut_snn_core/core_spike_input_reg[17]_i_225/O
                         net (fo=1, routed)           0.000     7.046    uut_snn_core/core_spike_input_reg[17]_i_225_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     7.260 r  uut_snn_core/core_spike_input_reg_reg[17]_i_94/O
                         net (fo=1, routed)           0.000     7.260    uut_snn_core/core_spike_input_reg_reg[17]_i_94_n_0
    SLICE_X62Y14         MUXF8 (Prop_muxf8_I1_O)      0.088     7.348 r  uut_snn_core/core_spike_input_reg_reg[17]_i_32/O
                         net (fo=1, routed)           4.061    11.409    uut_snn_core/core_spike_input_reg_reg[17]_i_32_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.728 r  uut_snn_core/core_spike_input_reg[17]_i_13/O
                         net (fo=1, routed)           0.000    11.728    uut_snn_core/core_spike_input_reg[17]_i_13_n_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    11.945 r  uut_snn_core/core_spike_input_reg_reg[17]_i_5/O
                         net (fo=1, routed)           1.891    13.836    uut_snn_core/core_spike_input_reg_reg[17]_i_5_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.299    14.135 r  uut_snn_core/core_spike_input_reg[17]_i_2/O
                         net (fo=1, routed)           0.817    14.953    uut_snn_core/spike_storage_bram[17]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.077 r  uut_snn_core/core_spike_input_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    15.077    p_0_in[17]
    SLICE_X46Y75         FDCE                                         r  core_spike_input_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    18.476    clk_50mhz
    SLICE_X46Y75         FDCE                                         r  core_spike_input_reg_reg[17]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.873    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.077    18.950    core_spike_input_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         18.950    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.834ns  (logic 2.442ns (15.423%)  route 13.392ns (84.577%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.350     4.846    uut_snn_core/core_t_count_wire[3]
    SLICE_X75Y2          MUXF8 (Prop_muxf8_S_O)       0.446     5.292 r  uut_snn_core/core_spike_input_reg_reg[3]_i_532/O
                         net (fo=1, routed)           0.931     6.224    uut_snn_core/core_spike_input_reg_reg[3]_i_532_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.316     6.540 r  uut_snn_core/core_spike_input_reg[3]_i_225/O
                         net (fo=1, routed)           0.000     6.540    uut_snn_core/core_spike_input_reg[3]_i_225_n_0
    SLICE_X62Y8          MUXF7 (Prop_muxf7_I1_O)      0.214     6.754 r  uut_snn_core/core_spike_input_reg_reg[3]_i_94/O
                         net (fo=1, routed)           0.000     6.754    uut_snn_core/core_spike_input_reg_reg[3]_i_94_n_0
    SLICE_X62Y8          MUXF8 (Prop_muxf8_I1_O)      0.088     6.842 r  uut_snn_core/core_spike_input_reg_reg[3]_i_32/O
                         net (fo=1, routed)           4.274    11.116    uut_snn_core/core_spike_input_reg_reg[3]_i_32_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I1_O)        0.319    11.435 r  uut_snn_core/core_spike_input_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    11.435    uut_snn_core/core_spike_input_reg[3]_i_13_n_0
    SLICE_X43Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    11.652 r  uut_snn_core/core_spike_input_reg_reg[3]_i_5/O
                         net (fo=1, routed)           2.209    13.861    uut_snn_core/core_spike_input_reg_reg[3]_i_5_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.299    14.160 r  uut_snn_core/core_spike_input_reg[3]_i_2/O
                         net (fo=1, routed)           0.627    14.787    uut_snn_core/spike_storage_bram[3]
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.124    14.911 r  uut_snn_core/core_spike_input_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.911    p_0_in[3]
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X48Y73         FDCE (Setup_fdce_C_D)        0.032    18.907    core_spike_input_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                         -14.911    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.747ns  (logic 2.482ns (15.762%)  route 13.265ns (84.238%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.354     4.849    uut_snn_core/core_t_count_wire[3]
    SLICE_X76Y4          MUXF8 (Prop_muxf8_S_O)       0.456     5.305 r  uut_snn_core/core_spike_input_reg_reg[7]_i_531/O
                         net (fo=1, routed)           1.338     6.644    uut_snn_core/core_spike_input_reg_reg[7]_i_531_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I1_O)        0.319     6.963 r  uut_snn_core/core_spike_input_reg[7]_i_225/O
                         net (fo=1, routed)           0.000     6.963    uut_snn_core/core_spike_input_reg[7]_i_225_n_0
    SLICE_X60Y7          MUXF7 (Prop_muxf7_I1_O)      0.214     7.177 r  uut_snn_core/core_spike_input_reg_reg[7]_i_94/O
                         net (fo=1, routed)           0.000     7.177    uut_snn_core/core_spike_input_reg_reg[7]_i_94_n_0
    SLICE_X60Y7          MUXF8 (Prop_muxf8_I1_O)      0.088     7.265 r  uut_snn_core/core_spike_input_reg_reg[7]_i_32/O
                         net (fo=1, routed)           4.295    11.559    uut_snn_core/core_spike_input_reg_reg[7]_i_32_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.878 r  uut_snn_core/core_spike_input_reg[7]_i_13/O
                         net (fo=1, routed)           0.000    11.878    uut_snn_core/core_spike_input_reg[7]_i_13_n_0
    SLICE_X43Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    12.123 r  uut_snn_core/core_spike_input_reg_reg[7]_i_5/O
                         net (fo=1, routed)           1.647    13.770    uut_snn_core/core_spike_input_reg_reg[7]_i_5_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.298    14.068 r  uut_snn_core/core_spike_input_reg[7]_i_2/O
                         net (fo=1, routed)           0.631    14.700    uut_snn_core/spike_storage_bram[7]
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  uut_snn_core/core_spike_input_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.824    p_0_in[7]
    SLICE_X47Y73         FDCE                                         r  core_spike_input_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X47Y73         FDCE                                         r  core_spike_input_reg_reg[7]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X47Y73         FDCE (Setup_fdce_C_D)        0.031    18.906    core_spike_input_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.779ns  (logic 2.479ns (15.710%)  route 13.300ns (84.290%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        4.912     4.408    uut_snn_core/core_t_count_wire[3]
    SLICE_X79Y21         MUXF8 (Prop_muxf8_S_O)       0.446     4.854 r  uut_snn_core/core_spike_input_reg_reg[5]_i_520/O
                         net (fo=1, routed)           1.225     6.079    uut_snn_core/core_spike_input_reg_reg[5]_i_520_n_0
    SLICE_X66Y9          LUT6 (Prop_lut6_I3_O)        0.316     6.395 r  uut_snn_core/core_spike_input_reg[5]_i_222/O
                         net (fo=1, routed)           0.000     6.395    uut_snn_core/core_spike_input_reg[5]_i_222_n_0
    SLICE_X66Y9          MUXF7 (Prop_muxf7_I0_O)      0.241     6.636 r  uut_snn_core/core_spike_input_reg_reg[5]_i_93/O
                         net (fo=1, routed)           0.000     6.636    uut_snn_core/core_spike_input_reg_reg[5]_i_93_n_0
    SLICE_X66Y9          MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  uut_snn_core/core_spike_input_reg_reg[5]_i_32/O
                         net (fo=1, routed)           4.176    10.910    uut_snn_core/core_spike_input_reg_reg[5]_i_32_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.229 r  uut_snn_core/core_spike_input_reg[5]_i_13/O
                         net (fo=1, routed)           0.000    11.229    uut_snn_core/core_spike_input_reg[5]_i_13_n_0
    SLICE_X43Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    11.446 r  uut_snn_core/core_spike_input_reg_reg[5]_i_5/O
                         net (fo=1, routed)           2.234    13.680    uut_snn_core/core_spike_input_reg_reg[5]_i_5_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.299    13.979 r  uut_snn_core/core_spike_input_reg[5]_i_2/O
                         net (fo=1, routed)           0.753    14.732    uut_snn_core/spike_storage_bram[5]
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.856 r  uut_snn_core/core_spike_input_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.856    p_0_in[5]
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[5]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.079    18.954    core_spike_input_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.954    
                         arrival time                         -14.856    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.545ns  (logic 0.419ns (2.695%)  route 15.126ns (97.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.126    14.629    rx_vector_buf_reg_n_0_[8]
    SLICE_X7Y70          FDRE                                         r  bram_data_in_reg_reg[8]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.592    18.572    clk_50mhz
    SLICE_X7Y70          FDRE                                         r  bram_data_in_reg_reg[8]_rep__20/C
                         clock pessimism              0.480    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X7Y70          FDRE (Setup_fdre_C_D)       -0.231    18.738    bram_data_in_reg_reg[8]_rep__20
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.303ns  (logic 0.419ns (2.738%)  route 14.884ns (97.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         14.884    14.387    rx_vector_buf_reg_n_0_[8]
    SLICE_X44Y77         FDRE                                         r  bram_data_in_reg_reg[8]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.501    18.481    clk_50mhz
    SLICE_X44Y77         FDRE                                         r  bram_data_in_reg_reg[8]_rep__0/C
                         clock pessimism              0.480    18.961    
                         clock uncertainty           -0.084    18.878    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)       -0.231    18.647    bram_data_in_reg_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.587ns  (logic 2.492ns (15.988%)  route 13.095ns (84.012%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.299     4.795    uut_snn_core/core_t_count_wire[3]
    SLICE_X70Y15         MUXF8 (Prop_muxf8_S_O)       0.456     5.251 r  uut_snn_core/core_spike_input_reg_reg[10]_i_519/O
                         net (fo=1, routed)           1.507     6.758    uut_snn_core/core_spike_input_reg_reg[10]_i_519_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I1_O)        0.319     7.077 r  uut_snn_core/core_spike_input_reg[10]_i_222/O
                         net (fo=1, routed)           0.000     7.077    uut_snn_core/core_spike_input_reg[10]_i_222_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I0_O)      0.238     7.315 r  uut_snn_core/core_spike_input_reg_reg[10]_i_93/O
                         net (fo=1, routed)           0.000     7.315    uut_snn_core/core_spike_input_reg_reg[10]_i_93_n_0
    SLICE_X49Y7          MUXF8 (Prop_muxf8_I0_O)      0.104     7.419 r  uut_snn_core/core_spike_input_reg_reg[10]_i_32/O
                         net (fo=1, routed)           4.028    11.447    uut_snn_core/core_spike_input_reg_reg[10]_i_32_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.316    11.763 r  uut_snn_core/core_spike_input_reg[10]_i_13/O
                         net (fo=1, routed)           0.000    11.763    uut_snn_core/core_spike_input_reg[10]_i_13_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    11.980 r  uut_snn_core/core_spike_input_reg_reg[10]_i_5/O
                         net (fo=1, routed)           1.761    13.741    uut_snn_core/core_spike_input_reg_reg[10]_i_5_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.299    14.040 r  uut_snn_core/core_spike_input_reg[10]_i_2/O
                         net (fo=1, routed)           0.500    14.540    uut_snn_core/spike_storage_bram[10]
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  uut_snn_core/core_spike_input_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.664    p_0_in[10]
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[10]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.077    18.952    core_spike_input_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -14.664    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.473ns  (logic 2.437ns (15.750%)  route 13.036ns (84.250%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.043     4.539    uut_snn_core/core_t_count_wire[3]
    SLICE_X77Y5          MUXF8 (Prop_muxf8_S_O)       0.446     4.985 r  uut_snn_core/core_spike_input_reg_reg[18]_i_531/O
                         net (fo=1, routed)           1.497     6.482    uut_snn_core/core_spike_input_reg_reg[18]_i_531_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.316     6.798 r  uut_snn_core/core_spike_input_reg[18]_i_225/O
                         net (fo=1, routed)           0.000     6.798    uut_snn_core/core_spike_input_reg[18]_i_225_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I1_O)      0.214     7.012 r  uut_snn_core/core_spike_input_reg_reg[18]_i_94/O
                         net (fo=1, routed)           0.000     7.012    uut_snn_core/core_spike_input_reg_reg[18]_i_94_n_0
    SLICE_X60Y8          MUXF8 (Prop_muxf8_I1_O)      0.088     7.100 r  uut_snn_core/core_spike_input_reg_reg[18]_i_32/O
                         net (fo=1, routed)           4.109    11.208    uut_snn_core/core_spike_input_reg_reg[18]_i_32_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.527 r  uut_snn_core/core_spike_input_reg[18]_i_13/O
                         net (fo=1, routed)           0.000    11.527    uut_snn_core/core_spike_input_reg[18]_i_13_n_0
    SLICE_X38Y106        MUXF7 (Prop_muxf7_I1_O)      0.214    11.741 r  uut_snn_core/core_spike_input_reg_reg[18]_i_5/O
                         net (fo=1, routed)           1.736    13.477    uut_snn_core/core_spike_input_reg_reg[18]_i_5_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.297    13.774 r  uut_snn_core/core_spike_input_reg[18]_i_2/O
                         net (fo=1, routed)           0.652    14.426    uut_snn_core/spike_storage_bram[18]
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.550 r  uut_snn_core/core_spike_input_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    14.550    p_0_in[18]
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    18.476    clk_50mhz
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[18]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.873    
    SLICE_X46Y74         FDCE (Setup_fdce_C_D)        0.077    18.950    core_spike_input_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         18.950    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  4.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bram_data_in_reg_reg[15]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spike_storage_bram_reg[72][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.873%)  route 0.237ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.633    -0.531    clk_50mhz
    SLICE_X58Y48         FDRE                                         r  bram_data_in_reg_reg[15]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  bram_data_in_reg_reg[15]_rep__15/Q
                         net (fo=64, routed)          0.237    -0.129    bram_data_in_reg_reg[15]_rep__15_n_0
    SLICE_X61Y50         FDRE                                         r  spike_storage_bram_reg[72][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.838    -0.835    clk_50mhz
    SLICE_X61Y50         FDRE                                         r  spike_storage_bram_reg[72][15]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.084    -0.248    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.066    -0.182    spike_storage_bram_reg[72][15]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.562    -0.602    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X67Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.347    uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[32]_0[2]
    SLICE_X69Y145        FDCE                                         r  uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.834    -0.839    uut_snn_core/U_SNN_L1/u_lif/clk_out1
    SLICE_X69Y145        FDCE                                         r  uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.084    -0.481    
    SLICE_X69Y145        FDCE (Hold_fdce_C_D)         0.076    -0.405    uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.761%)  route 0.064ns (31.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.648    -0.516    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X36Y199        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/Q
                         net (fo=2, routed)           0.064    -0.311    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[122]
    SLICE_X37Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.922    -0.751    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X37Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/C
                         clock pessimism              0.248    -0.503    
                         clock uncertainty            0.084    -0.419    
    SLICE_X37Y199        FDCE (Hold_fdce_C_D)         0.047    -0.372    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.403%)  route 0.339ns (70.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.641    -0.523    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X40Y187        FDCE                                         r  uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/Q
                         net (fo=2, routed)           0.339    -0.043    uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[127]_0[121]
    SLICE_X59Y186        FDCE                                         r  uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.912    -0.761    uut_snn_core/U_SNN_L2/u_mac/clk_out1
    SLICE_X59Y186        FDCE                                         r  uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/C
                         clock pessimism              0.500    -0.261    
                         clock uncertainty            0.084    -0.177    
    SLICE_X59Y186        FDCE (Hold_fdce_C_D)         0.070    -0.107    uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.275%)  route 0.069ns (32.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.647    -0.517    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X37Y196        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y196        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/Q
                         net (fo=2, routed)           0.069    -0.307    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[113]
    SLICE_X36Y196        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.921    -0.752    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X36Y196        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/C
                         clock pessimism              0.248    -0.504    
                         clock uncertainty            0.084    -0.420    
    SLICE_X36Y196        FDCE (Hold_fdce_C_D)         0.047    -0.373    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bram_data_in_reg_reg[6]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spike_storage_bram_reg[637][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.550%)  route 0.267ns (65.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.648    -0.516    clk_50mhz
    SLICE_X35Y152        FDRE                                         r  bram_data_in_reg_reg[6]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  bram_data_in_reg_reg[6]_rep__29/Q
                         net (fo=64, routed)          0.267    -0.108    bram_data_in_reg_reg[6]_rep__29_n_0
    SLICE_X32Y148        FDRE                                         r  spike_storage_bram_reg[637][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.837    -0.836    clk_50mhz
    SLICE_X32Y148        FDRE                                         r  spike_storage_bram_reg[637][6]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.084    -0.249    
    SLICE_X32Y148        FDRE (Hold_fdre_C_D)         0.075    -0.174    spike_storage_bram_reg[637][6]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.070%)  route 0.069ns (32.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.647    -0.517    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X37Y193        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/Q
                         net (fo=2, routed)           0.069    -0.307    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[49]
    SLICE_X36Y193        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.921    -0.752    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X36Y193        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/C
                         clock pessimism              0.248    -0.504    
                         clock uncertainty            0.084    -0.420    
    SLICE_X36Y193        FDCE (Hold_fdce_C_D)         0.047    -0.373    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 core_spike_input_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/t_step_spike_vector_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.553    -0.611    clk_50mhz
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  core_spike_input_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.398    uut_snn_core/t_step_spike_vector_reg[19]_0[1]
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.821    -0.852    uut_snn_core/clk_out1
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[1]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X47Y74         FDCE (Hold_fdce_C_D)         0.047    -0.468    uut_snn_core/t_step_spike_vector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.163%)  route 0.129ns (47.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.650    -0.514    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X24Y199        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y199        FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/Q
                         net (fo=2, routed)           0.129    -0.243    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[88]
    SLICE_X23Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.927    -0.746    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X23Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/C
                         clock pessimism              0.271    -0.475    
                         clock uncertainty            0.084    -0.391    
    SLICE_X23Y199        FDCE (Hold_fdce_C_D)         0.076    -0.315    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 core_spike_input_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/t_step_spike_vector_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.554    -0.610    clk_50mhz
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  core_spike_input_reg_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.365    uut_snn_core/t_step_spike_vector_reg[19]_0[3]
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.821    -0.852    uut_snn_core/clk_out1
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[3]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X47Y74         FDCE (Hold_fdce_C_D)         0.075    -0.440    uut_snn_core/t_step_spike_vector_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__32/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.121ns  (logic 0.419ns (2.599%)  route 15.702ns (97.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.702    15.205    rx_vector_buf_reg_n_0_[8]
    SLICE_X39Y81         FDRE                                         r  bram_data_in_reg_reg[8]_rep__32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.508    18.488    clk_50mhz
    SLICE_X39Y81         FDRE                                         r  bram_data_in_reg_reg[8]_rep__32/C
                         clock pessimism              0.480    18.968    
                         clock uncertainty           -0.084    18.885    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.231    18.654    bram_data_in_reg_reg[8]_rep__32
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.848ns  (logic 0.419ns (2.644%)  route 15.429ns (97.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.429    14.932    rx_vector_buf_reg_n_0_[8]
    SLICE_X38Y79         FDRE                                         r  bram_data_in_reg_reg[8]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.507    18.487    clk_50mhz
    SLICE_X38Y79         FDRE                                         r  bram_data_in_reg_reg[8]_rep__16/C
                         clock pessimism              0.480    18.967    
                         clock uncertainty           -0.084    18.884    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)       -0.201    18.683    bram_data_in_reg_reg[8]_rep__16
  -------------------------------------------------------------------
                         required time                         18.683    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.000ns  (logic 2.455ns (15.344%)  route 13.545ns (84.656%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.290     4.786    uut_snn_core/core_t_count_wire[3]
    SLICE_X74Y6          MUXF8 (Prop_muxf8_S_O)       0.456     5.242 r  uut_snn_core/core_spike_input_reg_reg[17]_i_531/O
                         net (fo=1, routed)           1.485     6.727    uut_snn_core/core_spike_input_reg_reg[17]_i_531_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.319     7.046 r  uut_snn_core/core_spike_input_reg[17]_i_225/O
                         net (fo=1, routed)           0.000     7.046    uut_snn_core/core_spike_input_reg[17]_i_225_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     7.260 r  uut_snn_core/core_spike_input_reg_reg[17]_i_94/O
                         net (fo=1, routed)           0.000     7.260    uut_snn_core/core_spike_input_reg_reg[17]_i_94_n_0
    SLICE_X62Y14         MUXF8 (Prop_muxf8_I1_O)      0.088     7.348 r  uut_snn_core/core_spike_input_reg_reg[17]_i_32/O
                         net (fo=1, routed)           4.061    11.409    uut_snn_core/core_spike_input_reg_reg[17]_i_32_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.728 r  uut_snn_core/core_spike_input_reg[17]_i_13/O
                         net (fo=1, routed)           0.000    11.728    uut_snn_core/core_spike_input_reg[17]_i_13_n_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    11.945 r  uut_snn_core/core_spike_input_reg_reg[17]_i_5/O
                         net (fo=1, routed)           1.891    13.836    uut_snn_core/core_spike_input_reg_reg[17]_i_5_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.299    14.135 r  uut_snn_core/core_spike_input_reg[17]_i_2/O
                         net (fo=1, routed)           0.817    14.953    uut_snn_core/spike_storage_bram[17]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.077 r  uut_snn_core/core_spike_input_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    15.077    p_0_in[17]
    SLICE_X46Y75         FDCE                                         r  core_spike_input_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    18.476    clk_50mhz
    SLICE_X46Y75         FDCE                                         r  core_spike_input_reg_reg[17]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.873    
    SLICE_X46Y75         FDCE (Setup_fdce_C_D)        0.077    18.950    core_spike_input_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         18.950    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.834ns  (logic 2.442ns (15.423%)  route 13.392ns (84.577%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.350     4.846    uut_snn_core/core_t_count_wire[3]
    SLICE_X75Y2          MUXF8 (Prop_muxf8_S_O)       0.446     5.292 r  uut_snn_core/core_spike_input_reg_reg[3]_i_532/O
                         net (fo=1, routed)           0.931     6.224    uut_snn_core/core_spike_input_reg_reg[3]_i_532_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.316     6.540 r  uut_snn_core/core_spike_input_reg[3]_i_225/O
                         net (fo=1, routed)           0.000     6.540    uut_snn_core/core_spike_input_reg[3]_i_225_n_0
    SLICE_X62Y8          MUXF7 (Prop_muxf7_I1_O)      0.214     6.754 r  uut_snn_core/core_spike_input_reg_reg[3]_i_94/O
                         net (fo=1, routed)           0.000     6.754    uut_snn_core/core_spike_input_reg_reg[3]_i_94_n_0
    SLICE_X62Y8          MUXF8 (Prop_muxf8_I1_O)      0.088     6.842 r  uut_snn_core/core_spike_input_reg_reg[3]_i_32/O
                         net (fo=1, routed)           4.274    11.116    uut_snn_core/core_spike_input_reg_reg[3]_i_32_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I1_O)        0.319    11.435 r  uut_snn_core/core_spike_input_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    11.435    uut_snn_core/core_spike_input_reg[3]_i_13_n_0
    SLICE_X43Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    11.652 r  uut_snn_core/core_spike_input_reg_reg[3]_i_5/O
                         net (fo=1, routed)           2.209    13.861    uut_snn_core/core_spike_input_reg_reg[3]_i_5_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.299    14.160 r  uut_snn_core/core_spike_input_reg[3]_i_2/O
                         net (fo=1, routed)           0.627    14.787    uut_snn_core/spike_storage_bram[3]
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.124    14.911 r  uut_snn_core/core_spike_input_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.911    p_0_in[3]
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X48Y73         FDCE (Setup_fdce_C_D)        0.032    18.907    core_spike_input_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                         -14.911    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.747ns  (logic 2.482ns (15.762%)  route 13.265ns (84.238%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.354     4.849    uut_snn_core/core_t_count_wire[3]
    SLICE_X76Y4          MUXF8 (Prop_muxf8_S_O)       0.456     5.305 r  uut_snn_core/core_spike_input_reg_reg[7]_i_531/O
                         net (fo=1, routed)           1.338     6.644    uut_snn_core/core_spike_input_reg_reg[7]_i_531_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I1_O)        0.319     6.963 r  uut_snn_core/core_spike_input_reg[7]_i_225/O
                         net (fo=1, routed)           0.000     6.963    uut_snn_core/core_spike_input_reg[7]_i_225_n_0
    SLICE_X60Y7          MUXF7 (Prop_muxf7_I1_O)      0.214     7.177 r  uut_snn_core/core_spike_input_reg_reg[7]_i_94/O
                         net (fo=1, routed)           0.000     7.177    uut_snn_core/core_spike_input_reg_reg[7]_i_94_n_0
    SLICE_X60Y7          MUXF8 (Prop_muxf8_I1_O)      0.088     7.265 r  uut_snn_core/core_spike_input_reg_reg[7]_i_32/O
                         net (fo=1, routed)           4.295    11.559    uut_snn_core/core_spike_input_reg_reg[7]_i_32_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.878 r  uut_snn_core/core_spike_input_reg[7]_i_13/O
                         net (fo=1, routed)           0.000    11.878    uut_snn_core/core_spike_input_reg[7]_i_13_n_0
    SLICE_X43Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    12.123 r  uut_snn_core/core_spike_input_reg_reg[7]_i_5/O
                         net (fo=1, routed)           1.647    13.770    uut_snn_core/core_spike_input_reg_reg[7]_i_5_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.298    14.068 r  uut_snn_core/core_spike_input_reg[7]_i_2/O
                         net (fo=1, routed)           0.631    14.700    uut_snn_core/spike_storage_bram[7]
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  uut_snn_core/core_spike_input_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.824    p_0_in[7]
    SLICE_X47Y73         FDCE                                         r  core_spike_input_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X47Y73         FDCE                                         r  core_spike_input_reg_reg[7]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X47Y73         FDCE (Setup_fdce_C_D)        0.031    18.906    core_spike_input_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.779ns  (logic 2.479ns (15.710%)  route 13.300ns (84.290%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        4.912     4.408    uut_snn_core/core_t_count_wire[3]
    SLICE_X79Y21         MUXF8 (Prop_muxf8_S_O)       0.446     4.854 r  uut_snn_core/core_spike_input_reg_reg[5]_i_520/O
                         net (fo=1, routed)           1.225     6.079    uut_snn_core/core_spike_input_reg_reg[5]_i_520_n_0
    SLICE_X66Y9          LUT6 (Prop_lut6_I3_O)        0.316     6.395 r  uut_snn_core/core_spike_input_reg[5]_i_222/O
                         net (fo=1, routed)           0.000     6.395    uut_snn_core/core_spike_input_reg[5]_i_222_n_0
    SLICE_X66Y9          MUXF7 (Prop_muxf7_I0_O)      0.241     6.636 r  uut_snn_core/core_spike_input_reg_reg[5]_i_93/O
                         net (fo=1, routed)           0.000     6.636    uut_snn_core/core_spike_input_reg_reg[5]_i_93_n_0
    SLICE_X66Y9          MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  uut_snn_core/core_spike_input_reg_reg[5]_i_32/O
                         net (fo=1, routed)           4.176    10.910    uut_snn_core/core_spike_input_reg_reg[5]_i_32_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.229 r  uut_snn_core/core_spike_input_reg[5]_i_13/O
                         net (fo=1, routed)           0.000    11.229    uut_snn_core/core_spike_input_reg[5]_i_13_n_0
    SLICE_X43Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    11.446 r  uut_snn_core/core_spike_input_reg_reg[5]_i_5/O
                         net (fo=1, routed)           2.234    13.680    uut_snn_core/core_spike_input_reg_reg[5]_i_5_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.299    13.979 r  uut_snn_core/core_spike_input_reg[5]_i_2/O
                         net (fo=1, routed)           0.753    14.732    uut_snn_core/spike_storage_bram[5]
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.856 r  uut_snn_core/core_spike_input_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.856    p_0_in[5]
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[5]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.079    18.954    core_spike_input_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.954    
                         arrival time                         -14.856    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.545ns  (logic 0.419ns (2.695%)  route 15.126ns (97.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         15.126    14.629    rx_vector_buf_reg_n_0_[8]
    SLICE_X7Y70          FDRE                                         r  bram_data_in_reg_reg[8]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.592    18.572    clk_50mhz
    SLICE_X7Y70          FDRE                                         r  bram_data_in_reg_reg[8]_rep__20/C
                         clock pessimism              0.480    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X7Y70          FDRE (Setup_fdre_C_D)       -0.231    18.738    bram_data_in_reg_reg[8]_rep__20
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 rx_vector_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_data_in_reg_reg[8]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.303ns  (logic 0.419ns (2.738%)  route 14.884ns (97.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.624    -0.916    clk_50mhz
    SLICE_X37Y103        FDCE                                         r  rx_vector_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  rx_vector_buf_reg[8]/Q
                         net (fo=47, routed)         14.884    14.387    rx_vector_buf_reg_n_0_[8]
    SLICE_X44Y77         FDRE                                         r  bram_data_in_reg_reg[8]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.501    18.481    clk_50mhz
    SLICE_X44Y77         FDRE                                         r  bram_data_in_reg_reg[8]_rep__0/C
                         clock pessimism              0.480    18.961    
                         clock uncertainty           -0.084    18.878    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)       -0.231    18.647    bram_data_in_reg_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.587ns  (logic 2.492ns (15.988%)  route 13.095ns (84.012%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.299     4.795    uut_snn_core/core_t_count_wire[3]
    SLICE_X70Y15         MUXF8 (Prop_muxf8_S_O)       0.456     5.251 r  uut_snn_core/core_spike_input_reg_reg[10]_i_519/O
                         net (fo=1, routed)           1.507     6.758    uut_snn_core/core_spike_input_reg_reg[10]_i_519_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I1_O)        0.319     7.077 r  uut_snn_core/core_spike_input_reg[10]_i_222/O
                         net (fo=1, routed)           0.000     7.077    uut_snn_core/core_spike_input_reg[10]_i_222_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I0_O)      0.238     7.315 r  uut_snn_core/core_spike_input_reg_reg[10]_i_93/O
                         net (fo=1, routed)           0.000     7.315    uut_snn_core/core_spike_input_reg_reg[10]_i_93_n_0
    SLICE_X49Y7          MUXF8 (Prop_muxf8_I0_O)      0.104     7.419 r  uut_snn_core/core_spike_input_reg_reg[10]_i_32/O
                         net (fo=1, routed)           4.028    11.447    uut_snn_core/core_spike_input_reg_reg[10]_i_32_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.316    11.763 r  uut_snn_core/core_spike_input_reg[10]_i_13/O
                         net (fo=1, routed)           0.000    11.763    uut_snn_core/core_spike_input_reg[10]_i_13_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    11.980 r  uut_snn_core/core_spike_input_reg_reg[10]_i_5/O
                         net (fo=1, routed)           1.761    13.741    uut_snn_core/core_spike_input_reg_reg[10]_i_5_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.299    14.040 r  uut_snn_core/core_spike_input_reg[10]_i_2/O
                         net (fo=1, routed)           0.500    14.540    uut_snn_core/spike_storage_bram[10]
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  uut_snn_core/core_spike_input_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.664    p_0_in[10]
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.498    18.478    clk_50mhz
    SLICE_X42Y75         FDCE                                         r  core_spike_input_reg_reg[10]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.875    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.077    18.952    core_spike_input_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -14.664    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 uut_snn_core/t_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_spike_input_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.473ns  (logic 2.437ns (15.750%)  route 13.036ns (84.250%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    uut_snn_core/clk_out1
    SLICE_X45Y109        FDCE                                         r  uut_snn_core/t_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.504 r  uut_snn_core/t_count_reg[3]/Q
                         net (fo=3743, routed)        5.043     4.539    uut_snn_core/core_t_count_wire[3]
    SLICE_X77Y5          MUXF8 (Prop_muxf8_S_O)       0.446     4.985 r  uut_snn_core/core_spike_input_reg_reg[18]_i_531/O
                         net (fo=1, routed)           1.497     6.482    uut_snn_core/core_spike_input_reg_reg[18]_i_531_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.316     6.798 r  uut_snn_core/core_spike_input_reg[18]_i_225/O
                         net (fo=1, routed)           0.000     6.798    uut_snn_core/core_spike_input_reg[18]_i_225_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I1_O)      0.214     7.012 r  uut_snn_core/core_spike_input_reg_reg[18]_i_94/O
                         net (fo=1, routed)           0.000     7.012    uut_snn_core/core_spike_input_reg_reg[18]_i_94_n_0
    SLICE_X60Y8          MUXF8 (Prop_muxf8_I1_O)      0.088     7.100 r  uut_snn_core/core_spike_input_reg_reg[18]_i_32/O
                         net (fo=1, routed)           4.109    11.208    uut_snn_core/core_spike_input_reg_reg[18]_i_32_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I1_O)        0.319    11.527 r  uut_snn_core/core_spike_input_reg[18]_i_13/O
                         net (fo=1, routed)           0.000    11.527    uut_snn_core/core_spike_input_reg[18]_i_13_n_0
    SLICE_X38Y106        MUXF7 (Prop_muxf7_I1_O)      0.214    11.741 r  uut_snn_core/core_spike_input_reg_reg[18]_i_5/O
                         net (fo=1, routed)           1.736    13.477    uut_snn_core/core_spike_input_reg_reg[18]_i_5_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.297    13.774 r  uut_snn_core/core_spike_input_reg[18]_i_2/O
                         net (fo=1, routed)           0.652    14.426    uut_snn_core/spike_storage_bram[18]
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.550 r  uut_snn_core/core_spike_input_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    14.550    p_0_in[18]
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    18.476    clk_50mhz
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[18]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.873    
    SLICE_X46Y74         FDCE (Setup_fdce_C_D)        0.077    18.950    core_spike_input_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         18.950    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  4.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bram_data_in_reg_reg[15]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spike_storage_bram_reg[72][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.873%)  route 0.237ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.633    -0.531    clk_50mhz
    SLICE_X58Y48         FDRE                                         r  bram_data_in_reg_reg[15]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  bram_data_in_reg_reg[15]_rep__15/Q
                         net (fo=64, routed)          0.237    -0.129    bram_data_in_reg_reg[15]_rep__15_n_0
    SLICE_X61Y50         FDRE                                         r  spike_storage_bram_reg[72][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.838    -0.835    clk_50mhz
    SLICE_X61Y50         FDRE                                         r  spike_storage_bram_reg[72][15]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.084    -0.248    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.066    -0.182    spike_storage_bram_reg[72][15]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.562    -0.602    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X67Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  uut_snn_core/U_SNN_L1/mem_data_from_bram_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.347    uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[32]_0[2]
    SLICE_X69Y145        FDCE                                         r  uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.834    -0.839    uut_snn_core/U_SNN_L1/u_lif/clk_out1
    SLICE_X69Y145        FDCE                                         r  uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.084    -0.481    
    SLICE_X69Y145        FDCE (Hold_fdce_C_D)         0.076    -0.405    uut_snn_core/U_SNN_L1/u_lif/mem_in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.761%)  route 0.064ns (31.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.648    -0.516    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X36Y199        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[122]/Q
                         net (fo=2, routed)           0.064    -0.311    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[122]
    SLICE_X37Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.922    -0.751    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X37Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]/C
                         clock pessimism              0.248    -0.503    
                         clock uncertainty            0.084    -0.419    
    SLICE_X37Y199        FDCE (Hold_fdce_C_D)         0.047    -0.372    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[122]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.403%)  route 0.339ns (70.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.641    -0.523    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X40Y187        FDCE                                         r  uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  uut_snn_core/U_SNN_L1/spike_buffer_out_reg[121]/Q
                         net (fo=2, routed)           0.339    -0.043    uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[127]_0[121]
    SLICE_X59Y186        FDCE                                         r  uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.912    -0.761    uut_snn_core/U_SNN_L2/u_mac/clk_out1
    SLICE_X59Y186        FDCE                                         r  uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]/C
                         clock pessimism              0.500    -0.261    
                         clock uncertainty            0.084    -0.177    
    SLICE_X59Y186        FDCE (Hold_fdce_C_D)         0.070    -0.107    uut_snn_core/U_SNN_L2/u_mac/spike_vector_reg_reg[121]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.275%)  route 0.069ns (32.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.647    -0.517    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X37Y196        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y196        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[113]/Q
                         net (fo=2, routed)           0.069    -0.307    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[113]
    SLICE_X36Y196        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.921    -0.752    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X36Y196        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]/C
                         clock pessimism              0.248    -0.504    
                         clock uncertainty            0.084    -0.420    
    SLICE_X36Y196        FDCE (Hold_fdce_C_D)         0.047    -0.373    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[113]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bram_data_in_reg_reg[6]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spike_storage_bram_reg[637][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.550%)  route 0.267ns (65.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.648    -0.516    clk_50mhz
    SLICE_X35Y152        FDRE                                         r  bram_data_in_reg_reg[6]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  bram_data_in_reg_reg[6]_rep__29/Q
                         net (fo=64, routed)          0.267    -0.108    bram_data_in_reg_reg[6]_rep__29_n_0
    SLICE_X32Y148        FDRE                                         r  spike_storage_bram_reg[637][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.837    -0.836    clk_50mhz
    SLICE_X32Y148        FDRE                                         r  spike_storage_bram_reg[637][6]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.084    -0.249    
    SLICE_X32Y148        FDRE (Hold_fdre_C_D)         0.075    -0.174    spike_storage_bram_reg[637][6]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.070%)  route 0.069ns (32.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.647    -0.517    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X37Y193        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[49]/Q
                         net (fo=2, routed)           0.069    -0.307    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[49]
    SLICE_X36Y193        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.921    -0.752    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X36Y193        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]/C
                         clock pessimism              0.248    -0.504    
                         clock uncertainty            0.084    -0.420    
    SLICE_X36Y193        FDCE (Hold_fdce_C_D)         0.047    -0.373    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 core_spike_input_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/t_step_spike_vector_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.553    -0.611    clk_50mhz
    SLICE_X46Y74         FDCE                                         r  core_spike_input_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  core_spike_input_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.398    uut_snn_core/t_step_spike_vector_reg[19]_0[1]
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.821    -0.852    uut_snn_core/clk_out1
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[1]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X47Y74         FDCE (Hold_fdce_C_D)         0.047    -0.468    uut_snn_core/t_step_spike_vector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.163%)  route 0.129ns (47.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.650    -0.514    uut_snn_core/U_SNN_L2/clk_out1
    SLICE_X24Y199        FDCE                                         r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y199        FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  uut_snn_core/U_SNN_L2/spike_buffer_out_reg[88]/Q
                         net (fo=2, routed)           0.129    -0.243    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[127]_0[88]
    SLICE_X23Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.927    -0.746    uut_snn_core/U_SNN_L3/u_mac/clk_out1
    SLICE_X23Y199        FDCE                                         r  uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]/C
                         clock pessimism              0.271    -0.475    
                         clock uncertainty            0.084    -0.391    
    SLICE_X23Y199        FDCE (Hold_fdce_C_D)         0.076    -0.315    uut_snn_core/U_SNN_L3/u_mac/spike_vector_reg_reg[88]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 core_spike_input_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut_snn_core/t_step_spike_vector_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.554    -0.610    clk_50mhz
    SLICE_X48Y73         FDCE                                         r  core_spike_input_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  core_spike_input_reg_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.365    uut_snn_core/t_step_spike_vector_reg[19]_0[3]
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.821    -0.852    uut_snn_core/clk_out1
    SLICE_X47Y74         FDCE                                         r  uut_snn_core/t_step_spike_vector_reg[3]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X47Y74         FDCE (Hold_fdce_C_D)         0.075    -0.440    uut_snn_core/t_step_spike_vector_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.074    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/Tx_Serial_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.073ns (52.231%)  route 3.725ns (47.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    u_uart_tx/clk_out1
    SLICE_X50Y101        FDPE                                         r  u_uart_tx/Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDPE (Prop_fdpe_C_Q)         0.518    -0.405 r  u_uart_tx/Tx_Serial_reg/Q
                         net (fo=1, routed)           3.725     3.320    uart_tx_pin_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     6.876 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000     6.876    uart_tx_pin
    D4                                                                r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 4.010ns (54.720%)  route 3.318ns (45.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.637    -0.903    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  leds_reg[2]/Q
                         net (fo=1, routed)           3.318     2.872    leds_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         3.554     6.426 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.426    leds[2]
    V14                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 4.025ns (56.030%)  route 3.159ns (43.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.637    -0.903    clk_50mhz
    SLICE_X28Y86         FDPE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.456    -0.447 r  leds_reg[0]/Q
                         net (fo=1, routed)           3.159     2.712    leds_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.281 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.281    leds[0]
    V11                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 4.146ns (58.835%)  route 2.901ns (41.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.637    -0.903    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  leds_reg[3]/Q
                         net (fo=1, routed)           2.901     2.417    leds_OBUF[3]
    V15                  OBUF (Prop_obuf_I_O)         3.727     6.144 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.144    leds[3]
    V15                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 4.026ns (57.369%)  route 2.992ns (42.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.637    -0.903    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  leds_reg[1]/Q
                         net (fo=1, routed)           2.992     2.545    leds_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.570     6.116 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.116    leds[1]
    V12                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.412ns (59.052%)  route 0.979ns (40.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.568    -0.596    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  leds_reg[1]/Q
                         net (fo=1, routed)           0.979     0.524    leds_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.795 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.795    leds[1]
    V12                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.434ns (59.053%)  route 0.995ns (40.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.568    -0.596    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  leds_reg[3]/Q
                         net (fo=1, routed)           0.995     0.526    leds_OBUF[3]
    V15                  OBUF (Prop_obuf_I_O)         1.306     1.833 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.833    leds[3]
    V15                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.410ns (56.058%)  route 1.106ns (43.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.568    -0.596    clk_50mhz
    SLICE_X28Y86         FDPE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  leds_reg[0]/Q
                         net (fo=1, routed)           1.106     0.650    leds_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.920 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.920    leds[0]
    V11                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.396ns (54.267%)  route 1.176ns (45.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.568    -0.596    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  leds_reg[2]/Q
                         net (fo=1, routed)           1.176     0.721    leds_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.976 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.976    leds[2]
    V14                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/Tx_Serial_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.420ns (50.980%)  route 1.365ns (49.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.560    -0.604    u_uart_tx/clk_out1
    SLICE_X50Y101        FDPE                                         r  u_uart_tx/Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDPE (Prop_fdpe_C_Q)         0.164    -0.440 r  u_uart_tx/Tx_Serial_reg/Q
                         net (fo=1, routed)           1.365     0.925    uart_tx_pin_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     2.181 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000     2.181    uart_tx_pin
    D4                                                                r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/Tx_Serial_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.073ns (52.231%)  route 3.725ns (47.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.617    -0.923    u_uart_tx/clk_out1
    SLICE_X50Y101        FDPE                                         r  u_uart_tx/Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDPE (Prop_fdpe_C_Q)         0.518    -0.405 r  u_uart_tx/Tx_Serial_reg/Q
                         net (fo=1, routed)           3.725     3.320    uart_tx_pin_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     6.876 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000     6.876    uart_tx_pin
    D4                                                                r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 4.010ns (54.720%)  route 3.318ns (45.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.637    -0.903    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  leds_reg[2]/Q
                         net (fo=1, routed)           3.318     2.872    leds_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         3.554     6.426 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.426    leds[2]
    V14                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 4.025ns (56.030%)  route 3.159ns (43.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.637    -0.903    clk_50mhz
    SLICE_X28Y86         FDPE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.456    -0.447 r  leds_reg[0]/Q
                         net (fo=1, routed)           3.159     2.712    leds_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.281 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.281    leds[0]
    V11                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 4.146ns (58.835%)  route 2.901ns (41.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.637    -0.903    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  leds_reg[3]/Q
                         net (fo=1, routed)           2.901     2.417    leds_OBUF[3]
    V15                  OBUF (Prop_obuf_I_O)         3.727     6.144 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.144    leds[3]
    V15                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 4.026ns (57.369%)  route 2.992ns (42.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.637    -0.903    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  leds_reg[1]/Q
                         net (fo=1, routed)           2.992     2.545    leds_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.570     6.116 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.116    leds[1]
    V12                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.412ns (59.052%)  route 0.979ns (40.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.568    -0.596    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  leds_reg[1]/Q
                         net (fo=1, routed)           0.979     0.524    leds_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.795 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.795    leds[1]
    V12                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.434ns (59.053%)  route 0.995ns (40.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.568    -0.596    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  leds_reg[3]/Q
                         net (fo=1, routed)           0.995     0.526    leds_OBUF[3]
    V15                  OBUF (Prop_obuf_I_O)         1.306     1.833 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.833    leds[3]
    V15                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.410ns (56.058%)  route 1.106ns (43.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.568    -0.596    clk_50mhz
    SLICE_X28Y86         FDPE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  leds_reg[0]/Q
                         net (fo=1, routed)           1.106     0.650    leds_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.920 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.920    leds[0]
    V11                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.396ns (54.267%)  route 1.176ns (45.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.568    -0.596    clk_50mhz
    SLICE_X28Y86         FDCE                                         r  leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  leds_reg[2]/Q
                         net (fo=1, routed)           1.176     0.721    leds_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.976 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.976    leds[2]
    V14                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/Tx_Serial_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.420ns (50.980%)  route 1.365ns (49.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.560    -0.604    u_uart_tx/clk_out1
    SLICE_X50Y101        FDPE                                         r  u_uart_tx/Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDPE (Prop_fdpe_C_Q)         0.164    -0.440 r  u_uart_tx/Tx_Serial_reg/Q
                         net (fo=1, routed)           1.365     0.925    uart_tx_pin_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     2.181 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000     2.181    uart_tx_pin
    D4                                                                r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         19504 Endpoints
Min Delay         19504 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            bram_write_addr_reg_reg[8]_rep__16/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.284ns  (logic 1.631ns (8.041%)  route 18.653ns (91.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.726    20.284    uut_snn_core_n_26
    SLICE_X47Y72         FDCE                                         f  bram_write_addr_reg_reg[8]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.499    -1.521    clk_50mhz
    SLICE_X47Y72         FDCE                                         r  bram_write_addr_reg_reg[8]_rep__16/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            bram_write_addr_reg_reg[8]_rep__21/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.284ns  (logic 1.631ns (8.041%)  route 18.653ns (91.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.726    20.284    uut_snn_core_n_26
    SLICE_X47Y72         FDCE                                         f  bram_write_addr_reg_reg[8]_rep__21/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.499    -1.521    clk_50mhz
    SLICE_X47Y72         FDCE                                         r  bram_write_addr_reg_reg[8]_rep__21/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            bram_write_addr_reg_reg[8]_rep__3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.284ns  (logic 1.631ns (8.041%)  route 18.653ns (91.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.726    20.284    uut_snn_core_n_26
    SLICE_X47Y72         FDCE                                         f  bram_write_addr_reg_reg[8]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.499    -1.521    clk_50mhz
    SLICE_X47Y72         FDCE                                         r  bram_write_addr_reg_reg[8]_rep__3/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            core_spike_input_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.013ns  (logic 1.631ns (8.150%)  route 18.382ns (91.850%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.456    20.013    uut_snn_core_n_26
    SLICE_X50Y73         FDCE                                         f  core_spike_input_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    clk_50mhz
    SLICE_X50Y73         FDCE                                         r  core_spike_input_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            core_spike_input_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.013ns  (logic 1.631ns (8.150%)  route 18.382ns (91.850%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.456    20.013    uut_snn_core_n_26
    SLICE_X50Y73         FDCE                                         f  core_spike_input_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    clk_50mhz
    SLICE_X50Y73         FDCE                                         r  core_spike_input_reg_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.769ns  (logic 1.631ns (8.250%)  route 18.138ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.212    19.769    uut_snn_core/U_SNN_L1/u_mac/neuron_idx_reg_reg[6]_0
    SLICE_X48Y74         FDCE                                         f  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    uut_snn_core/U_SNN_L1/u_mac/clk_out1
    SLICE_X48Y74         FDCE                                         r  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.769ns  (logic 1.631ns (8.250%)  route 18.138ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.212    19.769    uut_snn_core/U_SNN_L1/u_mac/neuron_idx_reg_reg[6]_0
    SLICE_X48Y74         FDCE                                         f  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    uut_snn_core/U_SNN_L1/u_mac/clk_out1
    SLICE_X48Y74         FDCE                                         r  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.769ns  (logic 1.631ns (8.250%)  route 18.138ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.212    19.769    uut_snn_core/U_SNN_L1/u_mac/neuron_idx_reg_reg[6]_0
    SLICE_X48Y74         FDCE                                         f  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    uut_snn_core/U_SNN_L1/u_mac/clk_out1
    SLICE_X48Y74         FDCE                                         r  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.769ns  (logic 1.631ns (8.250%)  route 18.138ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.212    19.769    uut_snn_core/U_SNN_L1/u_mac/neuron_idx_reg_reg[6]_0
    SLICE_X48Y74         FDCE                                         f  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    uut_snn_core/U_SNN_L1/u_mac/clk_out1
    SLICE_X48Y74         FDCE                                         r  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.769ns  (logic 1.631ns (8.250%)  route 18.138ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.212    19.769    uut_snn_core/U_SNN_L1/u_mac/neuron_idx_reg_reg[6]_0
    SLICE_X48Y74         FDCE                                         f  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    uut_snn_core/U_SNN_L1/u_mac/clk_out1
    SLICE_X48Y74         FDCE                                         r  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.320ns (21.864%)  route 1.142ns (78.136%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.716     0.991    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[88][32]_i_1__0/O
                         net (fo=33, routed)          0.426     1.462    uut_snn_core/U_SNN_L1/u_lif_n_253
    SLICE_X56Y145        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.829    -0.844    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X56Y145        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.319ns (20.609%)  route 1.227ns (79.391%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.951     1.226    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X36Y145        LUT4 (Prop_lut4_I0_O)        0.044     1.270 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[101][32]_i_1__0/O
                         net (fo=33, routed)          0.276     1.546    uut_snn_core/U_SNN_L1/u_lif_n_266
    SLICE_X38Y143        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.834    -0.839    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X38Y143        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[100][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.320ns (20.519%)  route 1.238ns (79.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.951     1.226    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X36Y145        LUT4 (Prop_lut4_I0_O)        0.045     1.271 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[100][32]_i_1__0/O
                         net (fo=33, routed)          0.287     1.558    uut_snn_core/U_SNN_L1/u_lif_n_265
    SLICE_X44Y145        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[100][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.831    -0.841    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X44Y145        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[100][29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[29][32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.320ns (20.210%)  route 1.262ns (79.790%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         1.030     1.305    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X41Y146        LUT4 (Prop_lut4_I0_O)        0.045     1.350 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[29][32]_i_1__0/O
                         net (fo=33, routed)          0.231     1.581    uut_snn_core/U_SNN_L1/u_lif_n_194
    SLICE_X38Y148        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[29][32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.835    -0.838    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X38Y148        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[29][32]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.319ns (19.588%)  route 1.308ns (80.412%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.951     1.226    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X36Y145        LUT4 (Prop_lut4_I0_O)        0.044     1.270 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[101][32]_i_1__0/O
                         net (fo=33, routed)          0.357     1.626    uut_snn_core/U_SNN_L1/u_lif_n_266
    SLICE_X35Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.835    -0.838    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X35Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.320ns (19.092%)  route 1.354ns (80.908%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.937     1.211    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X40Y145        LUT6 (Prop_lut6_I0_O)        0.045     1.256 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[99][32]_i_1__0/O
                         net (fo=33, routed)          0.418     1.674    uut_snn_core/U_SNN_L1/u_lif_n_264
    SLICE_X53Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.827    -0.845    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X53Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[87][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.318ns (18.969%)  route 1.357ns (81.031%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.995     1.270    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X38Y145        LUT4 (Prop_lut4_I0_O)        0.043     1.313 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[87][32]_i_1__0/O
                         net (fo=33, routed)          0.362     1.674    uut_snn_core/U_SNN_L1/u_lif_n_252
    SLICE_X50Y152        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[87][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.916    -0.757    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X50Y152        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[87][29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[30][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.678ns  (logic 0.317ns (18.865%)  route 1.362ns (81.135%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         1.030     1.305    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X41Y146        LUT4 (Prop_lut4_I0_O)        0.042     1.347 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[30][32]_i_1__0/O
                         net (fo=33, routed)          0.331     1.678    uut_snn_core/U_SNN_L1/u_lif_n_195
    SLICE_X52Y142        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[30][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.826    -0.846    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X52Y142        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[30][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.320ns (18.994%)  route 1.363ns (81.006%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.937     1.211    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X40Y145        LUT6 (Prop_lut6_I0_O)        0.045     1.256 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[99][32]_i_1__0/O
                         net (fo=33, routed)          0.426     1.683    uut_snn_core/U_SNN_L1/u_lif_n_264
    SLICE_X45Y158        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.918    -0.755    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X45Y158        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.320ns (18.922%)  route 1.369ns (81.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.716     0.991    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[88][32]_i_1__0/O
                         net (fo=33, routed)          0.653     1.689    uut_snn_core/U_SNN_L1/u_lif_n_253
    SLICE_X60Y147        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.832    -0.841    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X60Y147        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay         19504 Endpoints
Min Delay         19504 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            bram_write_addr_reg_reg[8]_rep__16/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.284ns  (logic 1.631ns (8.041%)  route 18.653ns (91.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.726    20.284    uut_snn_core_n_26
    SLICE_X47Y72         FDCE                                         f  bram_write_addr_reg_reg[8]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.499    -1.521    clk_50mhz
    SLICE_X47Y72         FDCE                                         r  bram_write_addr_reg_reg[8]_rep__16/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            bram_write_addr_reg_reg[8]_rep__21/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.284ns  (logic 1.631ns (8.041%)  route 18.653ns (91.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.726    20.284    uut_snn_core_n_26
    SLICE_X47Y72         FDCE                                         f  bram_write_addr_reg_reg[8]_rep__21/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.499    -1.521    clk_50mhz
    SLICE_X47Y72         FDCE                                         r  bram_write_addr_reg_reg[8]_rep__21/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            bram_write_addr_reg_reg[8]_rep__3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.284ns  (logic 1.631ns (8.041%)  route 18.653ns (91.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.726    20.284    uut_snn_core_n_26
    SLICE_X47Y72         FDCE                                         f  bram_write_addr_reg_reg[8]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.499    -1.521    clk_50mhz
    SLICE_X47Y72         FDCE                                         r  bram_write_addr_reg_reg[8]_rep__3/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            core_spike_input_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.013ns  (logic 1.631ns (8.150%)  route 18.382ns (91.850%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.456    20.013    uut_snn_core_n_26
    SLICE_X50Y73         FDCE                                         f  core_spike_input_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    clk_50mhz
    SLICE_X50Y73         FDCE                                         r  core_spike_input_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            core_spike_input_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.013ns  (logic 1.631ns (8.150%)  route 18.382ns (91.850%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.456    20.013    uut_snn_core_n_26
    SLICE_X50Y73         FDCE                                         f  core_spike_input_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    clk_50mhz
    SLICE_X50Y73         FDCE                                         r  core_spike_input_reg_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.769ns  (logic 1.631ns (8.250%)  route 18.138ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.212    19.769    uut_snn_core/U_SNN_L1/u_mac/neuron_idx_reg_reg[6]_0
    SLICE_X48Y74         FDCE                                         f  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    uut_snn_core/U_SNN_L1/u_mac/clk_out1
    SLICE_X48Y74         FDCE                                         r  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.769ns  (logic 1.631ns (8.250%)  route 18.138ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.212    19.769    uut_snn_core/U_SNN_L1/u_mac/neuron_idx_reg_reg[6]_0
    SLICE_X48Y74         FDCE                                         f  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    uut_snn_core/U_SNN_L1/u_mac/clk_out1
    SLICE_X48Y74         FDCE                                         r  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.769ns  (logic 1.631ns (8.250%)  route 18.138ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.212    19.769    uut_snn_core/U_SNN_L1/u_mac/neuron_idx_reg_reg[6]_0
    SLICE_X48Y74         FDCE                                         f  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    uut_snn_core/U_SNN_L1/u_mac/clk_out1
    SLICE_X48Y74         FDCE                                         r  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.769ns  (logic 1.631ns (8.250%)  route 18.138ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.212    19.769    uut_snn_core/U_SNN_L1/u_mac/neuron_idx_reg_reg[6]_0
    SLICE_X48Y74         FDCE                                         f  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    uut_snn_core/U_SNN_L1/u_mac/clk_out1
    SLICE_X48Y74         FDCE                                         r  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.769ns  (logic 1.631ns (8.250%)  route 18.138ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         6.926     8.433    uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state_reg[2]_0[0]
    SLICE_X38Y187        LUT1 (Prop_lut1_I0_O)        0.124     8.557 f  uut_snn_core/U_SNN_L2/u_mac/FSM_sequential_state[2]_i_2/O
                         net (fo=1436, routed)       11.212    19.769    uut_snn_core/U_SNN_L1/u_mac/neuron_idx_reg_reg[6]_0
    SLICE_X48Y74         FDCE                                         f  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       1.496    -1.524    uut_snn_core/U_SNN_L1/u_mac/clk_out1
    SLICE_X48Y74         FDCE                                         r  uut_snn_core/U_SNN_L1/u_mac/spike_vector_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.320ns (21.864%)  route 1.142ns (78.136%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.716     0.991    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[88][32]_i_1__0/O
                         net (fo=33, routed)          0.426     1.462    uut_snn_core/U_SNN_L1/u_lif_n_253
    SLICE_X56Y145        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.829    -0.844    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X56Y145        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.319ns (20.609%)  route 1.227ns (79.391%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.951     1.226    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X36Y145        LUT4 (Prop_lut4_I0_O)        0.044     1.270 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[101][32]_i_1__0/O
                         net (fo=33, routed)          0.276     1.546    uut_snn_core/U_SNN_L1/u_lif_n_266
    SLICE_X38Y143        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.834    -0.839    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X38Y143        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[100][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.320ns (20.519%)  route 1.238ns (79.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.951     1.226    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X36Y145        LUT4 (Prop_lut4_I0_O)        0.045     1.271 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[100][32]_i_1__0/O
                         net (fo=33, routed)          0.287     1.558    uut_snn_core/U_SNN_L1/u_lif_n_265
    SLICE_X44Y145        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[100][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.831    -0.841    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X44Y145        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[100][29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[29][32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.320ns (20.210%)  route 1.262ns (79.790%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         1.030     1.305    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X41Y146        LUT4 (Prop_lut4_I0_O)        0.045     1.350 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[29][32]_i_1__0/O
                         net (fo=33, routed)          0.231     1.581    uut_snn_core/U_SNN_L1/u_lif_n_194
    SLICE_X38Y148        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[29][32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.835    -0.838    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X38Y148        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[29][32]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.319ns (19.588%)  route 1.308ns (80.412%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.951     1.226    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X36Y145        LUT4 (Prop_lut4_I0_O)        0.044     1.270 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[101][32]_i_1__0/O
                         net (fo=33, routed)          0.357     1.626    uut_snn_core/U_SNN_L1/u_lif_n_266
    SLICE_X35Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.835    -0.838    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X35Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[101][29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.320ns (19.092%)  route 1.354ns (80.908%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.937     1.211    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X40Y145        LUT6 (Prop_lut6_I0_O)        0.045     1.256 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[99][32]_i_1__0/O
                         net (fo=33, routed)          0.418     1.674    uut_snn_core/U_SNN_L1/u_lif_n_264
    SLICE_X53Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.827    -0.845    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X53Y146        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[87][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.318ns (18.969%)  route 1.357ns (81.031%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.995     1.270    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X38Y145        LUT4 (Prop_lut4_I0_O)        0.043     1.313 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[87][32]_i_1__0/O
                         net (fo=33, routed)          0.362     1.674    uut_snn_core/U_SNN_L1/u_lif_n_252
    SLICE_X50Y152        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[87][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.916    -0.757    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X50Y152        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[87][29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[30][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.678ns  (logic 0.317ns (18.865%)  route 1.362ns (81.135%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         1.030     1.305    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X41Y146        LUT4 (Prop_lut4_I0_O)        0.042     1.347 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[30][32]_i_1__0/O
                         net (fo=33, routed)          0.331     1.678    uut_snn_core/U_SNN_L1/u_lif_n_195
    SLICE_X52Y142        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[30][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.826    -0.846    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X52Y142        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[30][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.320ns (18.994%)  route 1.363ns (81.006%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.937     1.211    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X40Y145        LUT6 (Prop_lut6_I0_O)        0.045     1.256 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[99][32]_i_1__0/O
                         net (fo=33, routed)          0.426     1.683    uut_snn_core/U_SNN_L1/u_lif_n_264
    SLICE_X45Y158        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.918    -0.755    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X45Y158        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[99][16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.320ns (18.922%)  route 1.369ns (81.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=363, routed)         0.716     0.991    uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram_reg[0][0][0]
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  uut_snn_core/U_SNN_L1/u_lif/mem_potential_bram[88][32]_i_1__0/O
                         net (fo=33, routed)          0.653     1.689    uut_snn_core/U_SNN_L1/u_lif_n_253
    SLICE_X60Y147        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=71008, routed)       0.832    -0.841    uut_snn_core/U_SNN_L1/clk_out1
    SLICE_X60Y147        FDRE                                         r  uut_snn_core/U_SNN_L1/mem_potential_bram_reg[88][0]/C





