//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	triton__0d1d2de

.visible .entry triton__0d1d2de(
	.param .u64 triton__0d1d2de_param_0,
	.param .u64 triton__0d1d2de_param_1,
	.param .u32 triton__0d1d2de_param_2
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<24>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<7>;
	.loc	1 18 0
$L__func_begin0:
	.loc	1 18 0

	ld.param.u64 	%rd3, [triton__0d1d2de_param_0];
	ld.param.u64 	%rd4, [triton__0d1d2de_param_1];
$L__tmp0:
	.loc	1 21 36
	mov.u32 	%r26, %tid.x;
	shl.b32 	%r27, %r26, 3;
	and.b32  	%r28, %r27, 1016;
	.loc	1 20 28
	mov.u32 %r1, %ctaid.x;
	.loc	1 20 33
	shl.b32 	%r29, %r1, 10;
	.loc	1 21 23
	or.b32  	%r30, %r29, %r28;
	.loc	1 24 20
	shr.s32 	%r32, %r30, 31;
	shr.u32 	%r33, %r32, 21;
	add.s32 	%r34, %r30, %r33;
	shr.s32 	%r35, %r34, 11;
	and.b32  	%r36, %r34, 63488;
	sub.s32 	%r37, %r30, %r36;
	.loc	1 26 35
	shl.b32 	%r38, %r35, 8;
	.loc	1 26 56
	cvt.u16.u32 	%rs17, %r37;
	shr.s16 	%rs18, %rs17, 15;
	shr.u16 	%rs19, %rs18, 8;
	add.s16 	%rs20, %rs17, %rs19;
	shr.s16 	%rs21, %rs20, 8;
	cvt.u32.u16 	%r39, %rs21;
	.loc	1 26 50
	shl.b32 	%r40, %r39, 17;
	and.b16  	%rs22, %rs20, -256;
	sub.s16 	%rs23, %rs17, %rs22;
	.loc	1 26 70
	cvt.s32.s16 	%r41, %rs23;
	.loc	1 26 42
	add.s32 	%r42, %r38, %r41;
	.loc	1 26 65
	add.s32 	%r43, %r42, %r40;
	.loc	1 26 30
	mul.wide.s32 	%rd5, %r43, 2;
	add.s64 	%rd1, %rd3, %rd5;
	mov.pred 	%p1, -1;
	.loc	1 26 77
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	cvt.u16.u32 	%rs1, %r2;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs2}, %r2; }
	cvt.u16.u32 	%rs3, %r3;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs4}, %r3; }
	cvt.u16.u32 	%rs5, %r4;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs6}, %r4; }
	cvt.u16.u32 	%rs7, %r5;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs8}, %r5; }
	.loc	1 26 86
	cvt.f32.bf16 %r14, %rs1;
	cvt.f32.bf16 %r15, %rs2;
	cvt.f32.bf16 %r16, %rs3;
	cvt.f32.bf16 %r17, %rs4;
	cvt.f32.bf16 %r18, %rs5;
	cvt.f32.bf16 %r19, %rs6;
	cvt.f32.bf16 %r20, %rs7;
	cvt.f32.bf16 %r21, %rs8;
	.loc	1 27 25
	mul.wide.s32 	%rd6, %r30, 2;
	add.s64 	%rd2, %rd4, %rd6;
	.loc	1 27 36
	cvt.rn.bf16.f32 %rs9, %r14;
	cvt.rn.bf16.f32 %rs10, %r15;
	cvt.rn.bf16.f32 %rs11, %r16;
	cvt.rn.bf16.f32 %rs12, %r17;
	cvt.rn.bf16.f32 %rs13, %r18;
	cvt.rn.bf16.f32 %rs14, %r19;
	cvt.rn.bf16.f32 %rs15, %r20;
	cvt.rn.bf16.f32 %rs16, %r21;
	mov.b32 	%r44, {%rs9, %rs10};
	mov.b32 	%r45, {%rs11, %rs12};
	mov.b32 	%r46, {%rs13, %rs14};
	mov.b32 	%r47, {%rs15, %rs16};
	@%p1 st.global.v4.b32 [ %rd2 + 0 ], { %r44, %r45, %r46, %r47 };
	.loc	1 27 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/tmp/torchinductor_zeus/4m/c4moijy5cemid6tcgf2qzd2eg4dkoxrgz7t66otflnesjoaqsr64.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 1
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 180
.b8 66
.b8 12
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 2
.b8 46
.b8 0
.b8 17
.b8 1
.b8 18
.b8 1
.b8 64
.b8 10
.b8 135
.b8 64
.b8 8
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 63
.b8 12
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 176
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 52
.b8 109
.b8 111
.b8 105
.b8 106
.b8 121
.b8 53
.b8 99
.b8 101
.b8 109
.b8 105
.b8 100
.b8 54
.b8 116
.b8 99
.b8 103
.b8 102
.b8 50
.b8 113
.b8 122
.b8 100
.b8 50
.b8 101
.b8 103
.b8 52
.b8 100
.b8 107
.b8 111
.b8 120
.b8 114
.b8 103
.b8 122
.b8 55
.b8 116
.b8 54
.b8 54
.b8 111
.b8 116
.b8 102
.b8 108
.b8 110
.b8 101
.b8 115
.b8 106
.b8 111
.b8 97
.b8 113
.b8 115
.b8 114
.b8 54
.b8 52
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 122
.b8 101
.b8 117
.b8 115
.b8 47
.b8 52
.b8 109
.b8 0
.b8 1
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 2
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 1
.b8 156
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 101
.b8 0
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 101
.b8 0
.b8 1
.b8 18
.b8 1
.b8 0
	}
	.section	.debug_pubnames
	{
.b32 $L__pubNames_end0-$L__pubNames_start0
$L__pubNames_start0:
.b8 2
.b8 0
.b32 .debug_info
.b32 180
.b32 125
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 101
.b8 0
.b32 0
$L__pubNames_end0:
	}
	.section	.debug_pubtypes
	{
.b32 $L__pubTypes_end0-$L__pubTypes_start0
$L__pubTypes_start0:
.b8 2
.b8 0
.b32 .debug_info
.b32 180
.b32 0
$L__pubTypes_end0:
	}
	.section	.debug_loc	{	}
