Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6cf68de89a02486e9b5d54ff3570c936 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_transmitter_behav xil_defaultlib.tb_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.txt_util
Compiling architecture logic of entity xil_defaultlib.read_int_file [\read_int_file(file_name="C:\\Us...]
Compiling architecture behavioral of entity xil_defaultlib.codeur_conv [codeur_conv_default]
Compiling architecture behavioral of entity xil_defaultlib.transmitter [transmitter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transmitter
Built simulation snapshot tb_transmitter_behav
