/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  reg [16:0] _02_;
  wire [5:0] _03_;
  wire [20:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire [18:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [13:0] celloutsig_0_33z;
  wire [19:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [22:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [22:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [11:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [18:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z[14] ? in_data[57] : celloutsig_0_2z;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[1] & in_data[178]);
  assign celloutsig_0_10z = ~(celloutsig_0_7z[0] & celloutsig_0_8z);
  assign celloutsig_0_13z = ~(celloutsig_0_0z[15] & celloutsig_0_7z[0]);
  assign celloutsig_0_54z = ~celloutsig_0_15z;
  assign celloutsig_0_15z = ~((celloutsig_0_14z[3] | celloutsig_0_8z) & celloutsig_0_11z[5]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[12] | celloutsig_0_1z[2]) & celloutsig_0_0z[6]);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_1_2z, celloutsig_1_5z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 17'h00000;
    else _02_ <= { celloutsig_0_0z[18:4], celloutsig_0_2z, celloutsig_0_3z };
  reg [5:0] _13_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 6'h00;
    else _13_ <= celloutsig_0_4z[7:2];
  assign { _03_[5:2], _00_, _03_[0] } = _13_;
  assign celloutsig_0_5z = { celloutsig_0_4z[5:2], celloutsig_0_4z } & { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_53z = { celloutsig_0_35z[11:6], celloutsig_0_23z, _03_[5:2], _00_, _03_[0], celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_17z } & celloutsig_0_38z;
  assign celloutsig_1_3z = { in_data[141:117], celloutsig_1_2z } & { in_data[174:156], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_3z[24:6] & { celloutsig_1_3z[17:4], _01_ };
  assign celloutsig_1_18z = { celloutsig_1_3z[25:13], celloutsig_1_13z } / { 1'h1, celloutsig_1_4z[5:3], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_10z } / { 1'h1, celloutsig_0_9z[9], celloutsig_0_3z };
  assign celloutsig_0_8z = in_data[33:31] >= celloutsig_0_4z[2:0];
  assign celloutsig_0_27z = { celloutsig_0_1z[6:1], celloutsig_0_2z } >= { celloutsig_0_22z[3:0], celloutsig_0_7z };
  assign celloutsig_0_36z = { celloutsig_0_18z[11:10], _03_[5:2], _00_, _03_[0], celloutsig_0_15z } <= { _03_[2], _00_, celloutsig_0_23z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_8z[4:3], celloutsig_1_13z } <= celloutsig_1_10z[4:0];
  assign celloutsig_1_2z = { celloutsig_1_0z[5:2], celloutsig_1_0z } < { in_data[120:114], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_33z = { _02_[9:5], celloutsig_0_24z } % { 1'h1, celloutsig_0_30z[1:0], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_20z };
  assign celloutsig_0_14z = { celloutsig_0_1z[5:3], celloutsig_0_8z } % { 1'h1, celloutsig_0_0z[19:18], celloutsig_0_12z };
  assign celloutsig_1_8z = { celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z[10:7], celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_9z[9:3], celloutsig_0_10z, celloutsig_0_10z } % { 1'h1, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_23z[4:3], celloutsig_0_7z, celloutsig_0_20z } % { 1'h1, celloutsig_0_18z[10:7], celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[155] ? in_data[184:179] : in_data[147:142];
  assign celloutsig_1_5z = celloutsig_1_4z[3] ? celloutsig_1_0z[3:0] : { celloutsig_1_4z[5:4], 1'h0, celloutsig_1_4z[2] };
  assign celloutsig_0_6z = celloutsig_0_3z ? in_data[68:66] : { celloutsig_0_0z[13:12], celloutsig_0_2z };
  assign celloutsig_0_22z[3:0] = celloutsig_0_1z[2] ? { celloutsig_0_3z, celloutsig_0_6z } : { celloutsig_0_4z[0], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_0z = - in_data[29:9];
  assign celloutsig_0_4z = - celloutsig_0_0z[19:12];
  assign celloutsig_1_13z = - in_data[134:132];
  assign celloutsig_0_26z = - celloutsig_0_4z[5:0];
  assign celloutsig_0_28z = - { celloutsig_0_18z[10:8], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_9z = ~ celloutsig_0_5z;
  assign celloutsig_0_18z = ~ { celloutsig_0_11z[3:2], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_23z = ~ { _02_[14:12], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_30z = ~ celloutsig_0_11z[6:3];
  assign celloutsig_0_38z = { _02_[12:6], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_30z } | { _02_[10:2], celloutsig_0_33z };
  assign celloutsig_0_1z = in_data[13:7] | in_data[53:47];
  assign celloutsig_1_14z = celloutsig_1_13z[2] & celloutsig_1_12z[2];
  assign celloutsig_0_12z = celloutsig_0_6z[0] & celloutsig_0_3z;
  assign celloutsig_0_20z = { celloutsig_0_11z[3:2], celloutsig_0_12z, celloutsig_0_15z } - celloutsig_0_11z[7:4];
  assign celloutsig_0_35z = { in_data[77:62], celloutsig_0_17z, celloutsig_0_27z } ^ { celloutsig_0_26z[3:0], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_28z };
  assign celloutsig_1_4z = { in_data[136:131], celloutsig_1_2z } ^ celloutsig_1_3z[15:9];
  assign celloutsig_1_10z = { celloutsig_1_5z[2:0], celloutsig_1_5z } ^ celloutsig_1_3z[7:1];
  assign celloutsig_0_7z = celloutsig_0_5z[10:8] ^ celloutsig_0_1z[6:4];
  assign _03_[1] = _00_;
  assign celloutsig_0_22z[10:4] = celloutsig_0_4z[7:1];
  assign { out_data[143:128], out_data[96], out_data[54:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
