{"vcs1":{"timestamp_begin":1681682820.930341065, "rt":1.07, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681682822.036582915, "rt":1.28, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1681682823.337065564, "rt":0.93, "ut":0.05, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681682820.635391373}
{"VCS_COMP_START_TIME": 1681682820.635391373}
{"VCS_COMP_END_TIME": 1681682824.986159524}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338644}}
{"stitch_vcselab": {"peak_mem": 222604}}
