<stg><name>sin_or_cos<float></name>


<trans_list>

<trans id="181" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:0 %do_cos_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %do_cos

]]></Node>
<StgValue><ssdm name="do_cos_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1 %t_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %t_in

]]></Node>
<StgValue><ssdm name="t_in_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:2 %data_V = bitcast i32 %t_in_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3 %p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4 %din_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="din_exp_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:5 %din_sig_V = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="din_sig_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:6 %closepath = icmp_ult  i8 %din_exp_V, i8 126

]]></Node>
<StgValue><ssdm name="closepath"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:9 %p_Result_18 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:12 %add_ln214 = add i8 %din_exp_V, i8 194

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:13 %addr_V = select i1 %closepath, i8 63, i8 %add_ln214

]]></Node>
<StgValue><ssdm name="addr_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:14 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr_V, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
entry_ifconv:15 %zext_ln541_1 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln541_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="100" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:16 %ref_4oPi_table_100_V_addr = getelementptr i100 %ref_4oPi_table_100_V, i64 0, i64 %zext_ln541_1

]]></Node>
<StgValue><ssdm name="ref_4oPi_table_100_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="100" op_0_bw="4">
<![CDATA[
entry_ifconv:17 %table_100_V = load i4 %ref_4oPi_table_100_V_addr

]]></Node>
<StgValue><ssdm name="table_100_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8">
<![CDATA[
entry_ifconv:18 %trunc_ln628 = trunc i8 %addr_V

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:126 %icmp_ln1019_1 = icmp_eq  i23 %din_sig_V, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="100" op_0_bw="4">
<![CDATA[
entry_ifconv:17 %table_100_V = load i4 %ref_4oPi_table_100_V_addr

]]></Node>
<StgValue><ssdm name="table_100_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="100" op_0_bw="4">
<![CDATA[
entry_ifconv:19 %zext_ln930 = zext i4 %trunc_ln628

]]></Node>
<StgValue><ssdm name="zext_ln930"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
entry_ifconv:20 %r_V_8 = shl i100 %table_100_V, i100 %zext_ln930

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="80" op_0_bw="80" op_1_bw="100" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:21 %Med_V = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32.i32, i100 %r_V_8, i32 20, i32 99

]]></Node>
<StgValue><ssdm name="Med_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
entry_ifconv:10 %p_Result_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %p_Result_18

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="80" op_0_bw="24">
<![CDATA[
entry_ifconv:22 %zext_ln1494 = zext i24 %p_Result_19

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry_ifconv:23 %ret_V = mul i80 %Med_V, i80 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="58" op_0_bw="58" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:24 %Mx_bits_V = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %ret_V, i32 19, i32 76

]]></Node>
<StgValue><ssdm name="Mx_bits_V"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:25 %k_V = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %ret_V, i32 77, i32 79

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:26 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %ret_V, i32 77

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %xor_ln1027 = xor i1 %closepath, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1027"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %p_Result_s = and i1 %tmp, i1 %xor_ln1027

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:30 %Mx_bits_V_1 = sub i58 0, i58 %Mx_bits_V

]]></Node>
<StgValue><ssdm name="Mx_bits_V_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="58" op_0_bw="1" op_1_bw="58" op_2_bw="58">
<![CDATA[
entry_ifconv:31 %Mx_bits_V_3 = select i1 %p_Result_s, i58 %Mx_bits_V_1, i58 %Mx_bits_V

]]></Node>
<StgValue><ssdm name="Mx_bits_V_3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:32 %tmp_6 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %Mx_bits_V_3, i32 29, i32 57

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
entry_ifconv:33 %p_Result_20 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:34 %p_Result_2 = partselect i30 @llvm.part.select.i30, i30 %p_Result_20, i32 29, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
entry_ifconv:35 %p_Result_21 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 1, i30 %p_Result_2

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:36 %sext_ln1198 = sext i31 %p_Result_21

]]></Node>
<StgValue><ssdm name="sext_ln1198"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:37 %op_assign = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198, i1 1

]]></Node>
<StgValue><ssdm name="op_assign"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32">
<![CDATA[
entry_ifconv:38 %Mx_zeros = trunc i32 %op_assign

]]></Node>
<StgValue><ssdm name="Mx_zeros"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:7 %Ex_V = add i8 %din_exp_V, i8 131

]]></Node>
<StgValue><ssdm name="Ex_V"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:8 %select_ln482 = select i1 %closepath, i8 %Ex_V, i8 0

]]></Node>
<StgValue><ssdm name="select_ln482"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:27 %k_V_1 = select i1 %closepath, i3 0, i3 %k_V

]]></Node>
<StgValue><ssdm name="k_V_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="6">
<![CDATA[
entry_ifconv:39 %zext_ln841 = zext i6 %Mx_zeros

]]></Node>
<StgValue><ssdm name="zext_ln841"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="58" op_0_bw="6">
<![CDATA[
entry_ifconv:40 %zext_ln1454 = zext i6 %Mx_zeros

]]></Node>
<StgValue><ssdm name="zext_ln1454"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:41 %r = shl i58 %Mx_bits_V_3, i58 %zext_ln1454

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:42 %Mx_V = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %r, i32 29, i32 57

]]></Node>
<StgValue><ssdm name="Mx_V"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:43 %Ex_V_3 = sub i8 %select_ln482, i8 %zext_ln841

]]></Node>
<StgValue><ssdm name="Ex_V_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:44 %sext_ln1535 = sext i8 %Ex_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1535"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:45 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_V_3, i32 7

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:46 %sub_ln1512 = sub i9 0, i9 %sext_ln1535

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:47 %ush = select i1 %isNeg, i9 %sub_ln1512, i9 %sext_ln1535

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:48 %sext_ln1512 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1512"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="29">
<![CDATA[
entry_ifconv:49 %zext_ln1488 = zext i29 %Mx_V

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:50 %lshr_ln1488 = lshr i32 %zext_ln1488, i32 %sext_ln1512

]]></Node>
<StgValue><ssdm name="lshr_ln1488"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:51 %shl_ln1454 = shl i32 %zext_ln1488, i32 %sext_ln1512

]]></Node>
<StgValue><ssdm name="shl_ln1454"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:52 %select_ln1513 = select i1 %isNeg, i32 %lshr_ln1488, i32 %shl_ln1454

]]></Node>
<StgValue><ssdm name="select_ln1513"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="32">
<![CDATA[
entry_ifconv:53 %B = trunc i32 %select_ln1513

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:62 %tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln1513, i32 22, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:63 %B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln1513, i32 7, i32 21

]]></Node>
<StgValue><ssdm name="B_trunc"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="15">
<![CDATA[
entry_ifconv:64 %zext_ln1271 = zext i15 %B_trunc

]]></Node>
<StgValue><ssdm name="zext_ln1271"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:65 %r_V = mul i30 %zext_ln1271, i30 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:125 %icmp_ln1019 = icmp_eq  i8 %din_exp_V, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:131 %icmp_ln1019_2 = icmp_eq  i8 %din_exp_V, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln1019_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:65 %r_V = mul i30 %zext_ln1271, i30 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
entry_ifconv:54 %tmp_s = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:55 %xor_ln271 = xor i1 %tmp_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln271"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:56 %cos_basis = select i1 %do_cos_read, i1 %xor_ln271, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="cos_basis"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:65 %r_V = mul i30 %zext_ln1271, i30 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:68 %sin_basis = select i1 %do_cos_read, i1 %tmp_s, i1 %xor_ln271

]]></Node>
<StgValue><ssdm name="sin_basis"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry_ifconv:69 %p_Result_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_1

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:70 %zext_ln541 = zext i8 %p_Result_22

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:71 %second_order_float_sin_cos_K0_V_addr = getelementptr i30 %second_order_float_sin_cos_K0_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K0_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="8">
<![CDATA[
entry_ifconv:72 %second_order_float_sin_cos_K0_V_load = load i8 %second_order_float_sin_cos_K0_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K0_V_load"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:75 %second_order_float_sin_cos_K1_V_addr = getelementptr i23 %second_order_float_sin_cos_K1_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K1_V_addr"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="23" op_0_bw="8">
<![CDATA[
entry_ifconv:76 %second_order_float_sin_cos_K1_V_load = load i8 %second_order_float_sin_cos_K1_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K1_V_load"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:80 %second_order_float_sin_cos_K2_V_addr = getelementptr i15 %second_order_float_sin_cos_K2_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K2_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="8">
<![CDATA[
entry_ifconv:81 %second_order_float_sin_cos_K2_V_load = load i8 %second_order_float_sin_cos_K2_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K2_V_load"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
entry_ifconv:121 %p_Result_27 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_17, i3 %k_V_1

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
entry_ifconv:122 %tmp_4 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_27

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
entry_ifconv:123 %tmp_5 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_27

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:124 %results_sign_V = select i1 %cos_basis, i1 %tmp_4, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="results_sign_V"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:127 %and_ln300 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1

]]></Node>
<StgValue><ssdm name="and_ln300"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:128 %xor_ln307 = xor i1 %do_cos_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln307"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:129 %results_sign_V_2 = and i1 %p_Result_17, i1 %xor_ln307

]]></Node>
<StgValue><ssdm name="results_sign_V_2"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:132 %xor_ln311 = xor i1 %icmp_ln1019_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln311"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:133 %results_sign_V_3 = and i1 %results_sign_V, i1 %xor_ln311

]]></Node>
<StgValue><ssdm name="results_sign_V_3"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:137 %results_sign_V_4 = select i1 %and_ln300, i1 %results_sign_V_2, i1 %results_sign_V_3

]]></Node>
<StgValue><ssdm name="results_sign_V_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:65 %r_V = mul i30 %zext_ln1271, i30 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:66 %B_squared = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %r_V, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="B_squared"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="30" op_0_bw="15">
<![CDATA[
entry_ifconv:67 %zext_ln818 = zext i15 %B_squared

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="8">
<![CDATA[
entry_ifconv:72 %second_order_float_sin_cos_K0_V_load = load i8 %second_order_float_sin_cos_K0_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K0_V_load"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:73 %t1_V = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %second_order_float_sin_cos_K0_V_load, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="t1_V"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="45" op_0_bw="22">
<![CDATA[
entry_ifconv:74 %zext_ln1271_1 = zext i22 %B

]]></Node>
<StgValue><ssdm name="zext_ln1271_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="23" op_0_bw="8">
<![CDATA[
entry_ifconv:76 %second_order_float_sin_cos_K1_V_load = load i8 %second_order_float_sin_cos_K1_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K1_V_load"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="45" op_0_bw="23">
<![CDATA[
entry_ifconv:77 %sext_ln1273 = sext i23 %second_order_float_sin_cos_K1_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry_ifconv:78 %r_V_2 = mul i45 %sext_ln1273, i45 %zext_ln1271_1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="22" op_0_bw="22" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:79 %rhs_1 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %r_V_2, i32 23, i32 44

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="8">
<![CDATA[
entry_ifconv:81 %second_order_float_sin_cos_K2_V_load = load i8 %second_order_float_sin_cos_K2_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_cos_K2_V_load"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="30" op_0_bw="15">
<![CDATA[
entry_ifconv:82 %sext_ln1273_1 = sext i15 %second_order_float_sin_cos_K2_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1273_1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:83 %r_V_4 = mul i30 %zext_ln818, i30 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:83 %r_V_4 = mul i30 %zext_ln818, i30 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:83 %r_V_4 = mul i30 %zext_ln818, i30 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
entry_ifconv:57 %Mx_V_1 = select i1 %cos_basis, i29 536870911, i29 %Mx_V

]]></Node>
<StgValue><ssdm name="Mx_V_1"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:83 %r_V_4 = mul i30 %zext_ln818, i30 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:84 %rhs_2 = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %r_V_4, i32 16, i32 29

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="29">
<![CDATA[
entry_ifconv:85 %sext_ln813 = sext i29 %t1_V

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="22">
<![CDATA[
entry_ifconv:86 %sext_ln813_1 = sext i22 %rhs_1

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:87 %ret_V_1 = add i30 %sext_ln813, i30 %sext_ln813_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="30" op_0_bw="14">
<![CDATA[
entry_ifconv:88 %sext_ln1347 = sext i14 %rhs_2

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:89 %ret_V_2 = add i30 %ret_V_1, i30 %sext_ln1347

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="58" op_0_bw="30">
<![CDATA[
entry_ifconv:90 %sext_ln1270 = sext i30 %ret_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="58" op_0_bw="29">
<![CDATA[
entry_ifconv:91 %zext_ln1273 = zext i29 %Mx_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:92 %r_V_6 = mul i58 %sext_ln1270, i58 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:93 %result_V = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %r_V_6, i32 29, i32 57

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:95 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i58.i32.i32, i58 %r_V_6, i32 42, i32 57

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:97 %tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i58.i32.i32, i58 %r_V_6, i32 29, i32 41

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="100" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:11 %specmemcore_ln404 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln404"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:58 %Ex_V_4 = select i1 %cos_basis, i8 0, i8 %Ex_V_3

]]></Node>
<StgValue><ssdm name="Ex_V_4"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:59 %specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i30 %second_order_float_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln16"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:60 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i23 %second_order_float_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:61 %specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i15 %second_order_float_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:94 %sext_ln186 = sext i8 %Ex_V_4

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:96 %p_Result_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_2, i16 32768

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry_ifconv:98 %p_Result_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_3, i19 262144

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:99 %p_Result_25 = partselect i32 @llvm.part.select.i32, i32 %p_Result_23, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:100 %c = cttz i32 @llvm.cttz.i32, i32 %p_Result_25, i1 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:101 %p_Result_26 = partselect i32 @llvm.part.select.i32, i32 %p_Result_24, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:102 %c_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_26, i1 1

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="29">
<![CDATA[
entry_ifconv:103 %zext_ln1488_1 = zext i29 %result_V

]]></Node>
<StgValue><ssdm name="zext_ln1488_1"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:104 %shl_ln1454_1 = shl i32 %zext_ln1488_1, i32 %c

]]></Node>
<StgValue><ssdm name="shl_ln1454_1"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="28" op_0_bw="32">
<![CDATA[
entry_ifconv:105 %r_V_9 = trunc i32 %shl_ln1454_1

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:106 %icmp_ln321 = icmp_eq  i32 %c, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:107 %add_ln319 = add i32 %c_2, i32 16

]]></Node>
<StgValue><ssdm name="add_ln319"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="28">
<![CDATA[
entry_ifconv:108 %zext_ln1488_2 = zext i28 %r_V_9

]]></Node>
<StgValue><ssdm name="zext_ln1488_2"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:109 %shl_ln1454_2 = shl i32 %zext_ln1488_2, i32 %c_2

]]></Node>
<StgValue><ssdm name="shl_ln1454_2"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:110 %shift_1 = select i1 %icmp_ln321, i32 %add_ln319, i32 %c

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:111 %add_ln329 = add i9 %sext_ln186, i9 127

]]></Node>
<StgValue><ssdm name="add_ln329"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:112 %sext_ln329 = sext i9 %add_ln329

]]></Node>
<StgValue><ssdm name="sext_ln329"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:113 %newexp = sub i32 %sext_ln329, i32 %shift_1

]]></Node>
<StgValue><ssdm name="newexp"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:114 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry_ifconv:115 %icmp_ln1653 = icmp_eq  i29 %result_V, i29 0

]]></Node>
<StgValue><ssdm name="icmp_ln1653"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:116 %or_ln335 = or i1 %tmp_10, i1 %icmp_ln1653

]]></Node>
<StgValue><ssdm name="or_ln335"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:117 %tmp_8 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln1454_2, i32 5, i32 27

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:118 %tmp_9 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln1454_1, i32 5, i32 27

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
entry_ifconv:119 %select_ln321 = select i1 %icmp_ln321, i23 %tmp_8, i23 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln321"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:120 %empty = trunc i32 %newexp

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:130 %select_ln288 = select i1 %do_cos_read, i8 127, i8 0

]]></Node>
<StgValue><ssdm name="select_ln288"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:134 %select_ln311 = select i1 %icmp_ln1019_2, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln311"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %or_ln311 = or i1 %icmp_ln1019_2, i1 %or_ln335

]]></Node>
<StgValue><ssdm name="or_ln311"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:136 %results_exp_V_1 = select i1 %or_ln311, i8 %select_ln311, i8 %empty

]]></Node>
<StgValue><ssdm name="results_exp_V_1"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:138 %results_exp_V = select i1 %and_ln300, i8 %select_ln288, i8 %results_exp_V_1

]]></Node>
<StgValue><ssdm name="results_exp_V"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %and_ln300_1 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1

]]></Node>
<StgValue><ssdm name="and_ln300_1"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %xor_ln300 = xor i1 %and_ln300_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln300"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
entry_ifconv:141 %select_ln300_3 = select i1 %xor_ln300, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="select_ln300_3"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %or_ln300 = or i1 %and_ln300, i1 %icmp_ln1019_2

]]></Node>
<StgValue><ssdm name="or_ln300"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
entry_ifconv:143 %select_ln300 = select i1 %or_ln335, i23 0, i23 %select_ln321

]]></Node>
<StgValue><ssdm name="select_ln300"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
entry_ifconv:144 %results_sig_V = select i1 %or_ln300, i23 %select_ln300_3, i23 %select_ln300

]]></Node>
<StgValue><ssdm name="results_sig_V"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
entry_ifconv:145 %p_Result_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %results_sign_V_4, i8 %results_exp_V, i23 %results_sig_V

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:146 %bitcast_ln356 = bitcast i32 %p_Result_28

]]></Node>
<StgValue><ssdm name="bitcast_ln356"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32">
<![CDATA[
entry_ifconv:147 %ret_ln316 = ret i32 %bitcast_ln356

]]></Node>
<StgValue><ssdm name="ret_ln316"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
