Running: D:\ISESetup\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe --nodebug --prj testlcy.prj -o testmipslcy.exe mips_txt 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\ALU.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\CMP.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\controller.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\CU.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\CU_D.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\DM.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\EXT.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\FORWARD.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\GRF.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\load_write.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\mips.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\mips_tb.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\mult_div.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\MUX.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\MUX_tb.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\NPC.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\PC_IM.v" into library work
Analyzing Verilog file "E:\1-Project\P6\testpoint\modulelcy\staller.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC_IM
Compiling module NPC
Compiling module CU_D
Compiling module controller
Compiling module MUX(WIDTH=5)
Compiling module GRF
Compiling module EXT
Compiling module CMP
Compiling module CU
Compiling module MUX
Compiling module mult_div
Compiling module ALU
Compiling module load_write
Compiling module mips
Compiling module mips_txt
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable testmipslcy.exe
Fuse Memory Usage: 34216 KB
Fuse CPU Usage: 514 ms
