git clone --depth 1 --no-tags https://github.com/wonseobshin/402Project1-Simple-SkyTrain-Gate-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210099176
git clone --depth 1 --no-tags https://github.com/karino2/DDCA_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209543358
git clone --depth 1 --no-tags https://github.com/shenyaming/swerv_eh1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209039243
git clone --depth 1 --no-tags https://github.com/NicolasCanales/Nexys-4ddr_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205955928
git clone --depth 1 --no-tags https://github.com/jigneshrs/uvm-vendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211547951
git clone --depth 1 --no-tags https://github.com/ryan-gits/fpga-fp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190668955
git clone --depth 1 --no-tags https://github.com/JoeBlanchard/Oberon0LSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204029260
git clone --depth 1 --no-tags https://github.com/toddstrader/dpi-compile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200951534
git clone --depth 1 --no-tags https://github.com/ryan-gits/fpga-arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194988423
git clone --depth 1 --no-tags https://github.com/peterltn2015/CSE-371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189539330
git clone --depth 1 --no-tags https://github.com/Jackwin/xc7z035.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199262300
git clone --depth 1 --no-tags https://github.com/Tongxins/MP3-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199413053
git clone --depth 1 --no-tags https://github.com/aranha96/MIPS-CECI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203465907
git clone --depth 1 --no-tags https://github.com/y0sshi/p_WFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203159953
git clone --depth 1 --no-tags https://github.com/markquimpo/DigitalCircuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205743004
git clone --depth 1 --no-tags https://github.com/rnigam04/Ethernet-2X2-Switch-Box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206505613
git clone --depth 1 --no-tags https://github.com/rojomaldit/ArquitecturaFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203605354
git clone --depth 1 --no-tags https://github.com/digital-design-hq/Avalon-Adapter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204626575
git clone --depth 1 --no-tags https://github.com/tallerdigitales2019s2/laboratorio2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204557398
git clone --depth 1 --no-tags https://github.com/rusito-23/arki.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209210882
git clone --depth 1 --no-tags https://github.com/nekoteoj/HWSynLab-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187459331
git clone --depth 1 --no-tags https://github.com/nimamg/MIPS-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188190973
git clone --depth 1 --no-tags https://github.com/AndersonNguyen1/RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192819724
git clone --depth 1 --no-tags https://github.com/deandalo/Digital-Systems-Engineering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194716528
git clone --depth 1 --no-tags https://github.com/jinzh97/ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194923081
git clone --depth 1 --no-tags https://github.com/ph504/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195540467
git clone --depth 1 --no-tags https://github.com/PSS1998/Cache-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195681898
git clone --depth 1 --no-tags https://github.com/yanglei091991/VlogData2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205791612
git clone --depth 1 --no-tags https://github.com/sru-b/CNN-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204215106
git clone --depth 1 --no-tags https://github.com/xakstreet/gmii_switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205850418
git clone --depth 1 --no-tags https://github.com/iremural/cs223-Digital-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208152741
git clone --depth 1 --no-tags https://github.com/mjd001/Sandbox12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192594871
git clone --depth 1 --no-tags https://github.com/Insper/DE10-Standard-v.1.3.0-SystemCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199522763
git clone --depth 1 --no-tags https://github.com/emelrad12/FPGA_Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197647644
git clone --depth 1 --no-tags https://github.com/Artem1199/ECE581-P2P2-Traffic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197707377
git clone --depth 1 --no-tags https://github.com/mstrdm/RTL_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195939112
git clone --depth 1 --no-tags https://github.com/marshray/svl_stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198464858
git clone --depth 1 --no-tags https://github.com/Aya-Amin/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196890576
git clone --depth 1 --no-tags https://github.com/benjaminvf/ELO212-sources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208317838
git clone --depth 1 --no-tags https://github.com/appledore22/Wrap_Boundary_Calculation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202132828
git clone --depth 1 --no-tags https://github.com/VinNikVla/A6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202152520
git clone --depth 1 --no-tags https://github.com/sruthysusan/Monitoring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203116773
git clone --depth 1 --no-tags https://github.com/braamBeresford/NESDecoderFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188302871
git clone --depth 1 --no-tags https://github.com/lit26/CSE-371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189541496
git clone --depth 1 --no-tags https://github.com/ravik0/ECE3829_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208866602
git clone --depth 1 --no-tags https://github.com/Gvascons/HARDWARE-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208314161
git clone --depth 1 --no-tags https://github.com/lucasgrisiq/procRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206836548
git clone --depth 1 --no-tags https://github.com/east1203/uvm_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203694864
git clone --depth 1 --no-tags https://github.com/ybtsao/VLSI_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195834627
git clone --depth 1 --no-tags https://github.com/ThreeBridge/UDP_Image_ips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198370613
git clone --depth 1 --no-tags https://github.com/AlbertoFelix/Processador8b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200904828
git clone --depth 1 --no-tags https://github.com/Ciju94/Master_OpenAMP_De1SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200415730
git clone --depth 1 --no-tags https://github.com/heogih/ETRI-SW-SoC-GihyeonHeo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202998100
git clone --depth 1 --no-tags https://github.com/zif015/cse140hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202293217
git clone --depth 1 --no-tags https://github.com/Bamdres16/Laboratorio2-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206210541
git clone --depth 1 --no-tags https://github.com/Alex-Wolf-7/ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191851812
git clone --depth 1 --no-tags https://github.com/honey-kingdom/sw_arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192344347
git clone --depth 1 --no-tags https://github.com/usman-kakakhel/SingeCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188906379
git clone --depth 1 --no-tags https://github.com/vinithabaddam/ECE593_MESI_ISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188607928
git clone --depth 1 --no-tags https://github.com/AminiAria/CPE133Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193007410
git clone --depth 1 --no-tags https://github.com/codamin/Computer_Architecture_CA_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187847060
git clone --depth 1 --no-tags https://github.com/mjd001/shatest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187882710
git clone --depth 1 --no-tags https://github.com/ishto7/SharifNotes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194854157
git clone --depth 1 --no-tags https://github.com/haosong830/ECE551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197514426
git clone --depth 1 --no-tags https://github.com/cpuex2019-7th/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211244987
git clone --depth 1 --no-tags https://github.com/AlexM117/FPGA_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194971207
git clone --depth 1 --no-tags https://github.com/Guelomon/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203070633
git clone --depth 1 --no-tags https://github.com/jan-gebauer/SystemVerilogStudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205809399
git clone --depth 1 --no-tags https://github.com/khuang38/RISC-V-PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206149514
git clone --depth 1 --no-tags https://github.com/hanhha/Nand2Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204143816
git clone --depth 1 --no-tags https://github.com/aranha96/ADDAC-Completo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199741973
git clone --depth 1 --no-tags https://github.com/nnikolov3/gray_to_binary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196905191
git clone --depth 1 --no-tags https://github.com/barua-anik/System-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209605595
git clone --depth 1 --no-tags https://github.com/sandeep-lingambhotla/Simple_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191071650
git clone --depth 1 --no-tags https://github.com/akki0084/Special-microprocessor-supporting-various-Pseudo-Random-Pattern-Generating-functionalities..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189140516
git clone --depth 1 --no-tags https://github.com/nguyensinhton9x/uvm_env_ver3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192205896
git clone --depth 1 --no-tags https://github.com/Hazlinda/D-Flip-Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194609568
git clone --depth 1 --no-tags https://github.com/AndersonNobrega/CircuitosIntegrados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188625893
git clone --depth 1 --no-tags https://github.com/andrefqms/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195581262
git clone --depth 1 --no-tags https://github.com/Lucas-Pino/grupo_309_digilab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201527663
git clone --depth 1 --no-tags https://github.com/dmishins/PTB_Emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200072078
git clone --depth 1 --no-tags https://github.com/xxxbano/Str_Parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205452549
git clone --depth 1 --no-tags https://github.com/ak-seyam/lhlb-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211925742
git clone --depth 1 --no-tags https://github.com/ak-seyam/fpuGUI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191618200
git clone --depth 1 --no-tags https://github.com/MahmoudEwaisha/Cramers-rule-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198668371
git clone --depth 1 --no-tags https://github.com/Dmitriy0111/enano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197578517
git clone --depth 1 --no-tags https://github.com/jeesonk/fpga_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197513233
git clone --depth 1 --no-tags https://github.com/Hazlinda/Fork-Join.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194769715
git clone --depth 1 --no-tags https://github.com/timchen0618/DCLAB2019_Final_Bomb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193870439
git clone --depth 1 --no-tags https://github.com/saizhang0218/Maestro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193802951
git clone --depth 1 --no-tags https://github.com/mmahdim77/microprogrammed-control-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194798805
git clone --depth 1 --no-tags https://github.com/wofanqiang/VDF_FPGA_Competition_xjtu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209518425
git clone --depth 1 --no-tags https://github.com/braamBeresford/32bitMipsMultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209656446
git clone --depth 1 --no-tags https://github.com/duhjesus/sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201022427
git clone --depth 1 --no-tags https://github.com/iprabhat29/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200168954
git clone --depth 1 --no-tags https://github.com/fpt2019-slab-team/Control_Team_MNZ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201241358
git clone --depth 1 --no-tags https://github.com/ChangminYe/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210998089
git clone --depth 1 --no-tags https://github.com/blcxgreat/FPGA-elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187544979
git clone --depth 1 --no-tags https://github.com/0xD503/ARM_Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189729416
git clone --depth 1 --no-tags https://github.com/amandascm/Infraestrutura-de-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190303635
