{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573321613741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573321613742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 17:46:53 2019 " "Processing started: Sat Nov 09 17:46:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573321613742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573321613742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573321613742 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573321613979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevelIO_pkg " "Found design unit 1: TopLevelIO_pkg" {  } { { "../TopLevelIO_pkg/TopLevelIO_pkg.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/TopLevelIO_pkg/TopLevelIO_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321614318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321614318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3_8-behavioral " "Found design unit 1: Decoder_3_8-behavioral" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321614322 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_8 " "Found entity 1: Decoder_3_8" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321614322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321614322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8_8-behavioral " "Found design unit 1: MUX_8_8-behavioral" {  } { { "MUX_8_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/MUX_8_8.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321614324 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8_8 " "Found entity 1: MUX_8_8" {  } { { "MUX_8_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/MUX_8_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321614324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321614324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_8_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_8_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_8_8-behavioral " "Found design unit 1: DEMUX_8_8-behavioral" {  } { { "DEMUX_8_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/DEMUX_8_8.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321614327 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_8_8 " "Found entity 1: DEMUX_8_8" {  } { { "DEMUX_8_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/DEMUX_8_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321614327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321614327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_8-Behavioral " "Found design unit 1: DFF_8-Behavioral" {  } { { "DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/DFF_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321614328 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_8 " "Found entity 1: DFF_8" {  } { { "DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/DFF_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321614328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321614328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfiletoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfiletoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFileTopLevel-behavioral " "Found design unit 1: RegisterFileTopLevel-behavioral" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321614331 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileTopLevel " "Found entity 1: RegisterFileTopLevel" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321614331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321614331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFileTopLevel " "Elaborating entity \"RegisterFileTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573321614358 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_RF.RB_DATA RegisterFileTopLevel.vhd(11) " "Using initial value X (don't care) for net \"o_RF.RB_DATA\" at RegisterFileTopLevel.vhd(11)" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573321614363 "|RegisterFileTopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_8 DFF_8:\\RegistersGeneration:0:REGn " "Elaborating entity \"DFF_8\" for hierarchy \"DFF_8:\\RegistersGeneration:0:REGn\"" {  } { { "RegisterFileTopLevel.vhd" "\\RegistersGeneration:0:REGn" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573321614466 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST DFF_8.vhd(18) " "VHDL Process Statement warning at DFF_8.vhd(18): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/DFF_8.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573321614467 "|RegisterFileTopLevel|DFF_8:RegistersGeneration:0:REGn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_8 MUX_8_8:OutputMux1 " "Elaborating entity \"MUX_8_8\" for hierarchy \"MUX_8_8:OutputMux1\"" {  } { { "RegisterFileTopLevel.vhd" "OutputMux1" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573321614471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3_8 Decoder_3_8:Decoder " "Elaborating entity \"Decoder_3_8\" for hierarchy \"Decoder_3_8:Decoder\"" {  } { { "RegisterFileTopLevel.vhd" "Decoder" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573321614472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_8_8 DEMUX_8_8:InputDemux " "Elaborating entity \"DEMUX_8_8\" for hierarchy \"DEMUX_8_8:InputDemux\"" {  } { { "RegisterFileTopLevel.vhd" "InputDemux" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573321614474 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux0 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux0" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321614648 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux1 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux1" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321614648 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux2 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux2" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321614648 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux3 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux3" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321614648 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux4 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux4" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321614648 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux5 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux5" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321614648 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux6 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux6" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321614648 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux7 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux7" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321614648 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux7"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1573321614648 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_RF.RB_DATA\[0\] GND " "Pin \"o_RF.RB_DATA\[0\]\" is stuck at GND" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573321614930 "|RegisterFileTopLevel|o_RF.RB_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_RF.RB_DATA\[1\] GND " "Pin \"o_RF.RB_DATA\[1\]\" is stuck at GND" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573321614930 "|RegisterFileTopLevel|o_RF.RB_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_RF.RB_DATA\[2\] GND " "Pin \"o_RF.RB_DATA\[2\]\" is stuck at GND" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573321614930 "|RegisterFileTopLevel|o_RF.RB_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_RF.RB_DATA\[3\] GND " "Pin \"o_RF.RB_DATA\[3\]\" is stuck at GND" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573321614930 "|RegisterFileTopLevel|o_RF.RB_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_RF.RB_DATA\[4\] GND " "Pin \"o_RF.RB_DATA\[4\]\" is stuck at GND" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573321614930 "|RegisterFileTopLevel|o_RF.RB_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_RF.RB_DATA\[5\] GND " "Pin \"o_RF.RB_DATA\[5\]\" is stuck at GND" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573321614930 "|RegisterFileTopLevel|o_RF.RB_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_RF.RB_DATA\[6\] GND " "Pin \"o_RF.RB_DATA\[6\]\" is stuck at GND" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573321614930 "|RegisterFileTopLevel|o_RF.RB_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_RF.RB_DATA\[7\] GND " "Pin \"o_RF.RB_DATA\[7\]\" is stuck at GND" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573321614930 "|RegisterFileTopLevel|o_RF.RB_DATA[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573321614930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573321615032 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RegisterFile " "Ignored assignments for entity \"RegisterFile\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RegisterFile -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573321615212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RegisterFile -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573321615212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity RegisterFile -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573321615212 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1573321615212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573321615383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573321615383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573321615456 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573321615456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573321615456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573321615456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573321615487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 17:46:55 2019 " "Processing ended: Sat Nov 09 17:46:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573321615487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573321615487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573321615487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573321615487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573321616930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573321616931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 17:46:56 2019 " "Processing started: Sat Nov 09 17:46:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573321616931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573321616931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573321616931 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573321616983 ""}
{ "Info" "0" "" "Project  = RegisterFile" {  } {  } 0 0 "Project  = RegisterFile" 0 0 "Fitter" 0 0 1573321616983 ""}
{ "Info" "0" "" "Revision = RegisterFile" {  } {  } 0 0 "Revision = RegisterFile" 0 0 "Fitter" 0 0 1573321616983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1573321617039 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RegisterFile EP4CE40F29I7 " "Selected device EP4CE40F29I7 for design \"RegisterFile\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573321617045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573321617089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573321617089 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573321617170 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573321617180 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573321617423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573321617423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573321617423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573321617423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573321617423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573321617423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573321617423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573321617423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573321617423 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573321617423 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 426 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573321617425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 428 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573321617425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 430 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573321617425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 432 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573321617425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 434 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573321617425 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573321617425 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573321617426 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "No exact pin location assignment(s) for 43 pins of 43 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_DATA\[0\] " "Pin RB_DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RB_DATA[0] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_DATA\[1\] " "Pin RB_DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RB_DATA[1] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_DATA\[2\] " "Pin RB_DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RB_DATA[2] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_DATA\[3\] " "Pin RB_DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RB_DATA[3] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_DATA\[4\] " "Pin RB_DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RB_DATA[4] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_DATA\[5\] " "Pin RB_DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RB_DATA[5] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_DATA\[6\] " "Pin RB_DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RB_DATA[6] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_DATA\[7\] " "Pin RB_DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RB_DATA[7] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RB_DATA\[0\] " "Pin o_RF.RB_DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RB_DATA[0] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RB_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RB_DATA\[1\] " "Pin o_RF.RB_DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RB_DATA[1] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RB_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RB_DATA\[2\] " "Pin o_RF.RB_DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RB_DATA[2] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RB_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RB_DATA\[3\] " "Pin o_RF.RB_DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RB_DATA[3] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RB_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RB_DATA\[4\] " "Pin o_RF.RB_DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RB_DATA[4] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RB_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RB_DATA\[5\] " "Pin o_RF.RB_DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RB_DATA[5] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RB_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RB_DATA\[6\] " "Pin o_RF.RB_DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RB_DATA[6] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RB_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RB_DATA\[7\] " "Pin o_RF.RB_DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RB_DATA[7] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RB_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RA_DATA\[0\] " "Pin o_RF.RA_DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RA_DATA[0] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RA_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RA_DATA\[1\] " "Pin o_RF.RA_DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RA_DATA[1] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RA_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RA_DATA\[2\] " "Pin o_RF.RA_DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RA_DATA[2] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RA_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RA_DATA\[3\] " "Pin o_RF.RA_DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RA_DATA[3] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RA_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RA_DATA\[4\] " "Pin o_RF.RA_DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RA_DATA[4] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RA_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RA_DATA\[5\] " "Pin o_RF.RA_DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RA_DATA[5] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RA_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RA_DATA\[6\] " "Pin o_RF.RA_DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RA_DATA[6] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RA_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RF.RA_DATA\[7\] " "Pin o_RF.RA_DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_RF.RA_DATA[7] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RF.RA_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.RB_ADR\[0\] " "Pin i_RF.RB_ADR\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.RB_ADR[0] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.RB_ADR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.RB_ADR\[1\] " "Pin i_RF.RB_ADR\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.RB_ADR[1] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.RB_ADR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.RB_ADR\[2\] " "Pin i_RF.RB_ADR\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.RB_ADR[2] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.RB_ADR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.RA_ADR\[0\] " "Pin i_RF.RA_ADR\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.RA_ADR[0] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.RA_ADR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.RA_ADR\[1\] " "Pin i_RF.RA_ADR\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.RA_ADR[1] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.RA_ADR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.RA_ADR\[2\] " "Pin i_RF.RA_ADR\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.RA_ADR[2] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.RA_ADR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.DataIN\[0\] " "Pin i_RF.DataIN\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.DataIN[0] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.DataIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.DesReg_ADR\[2\] " "Pin i_RF.DesReg_ADR\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.DesReg_ADR[2] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.DesReg_ADR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.DesReg_ADR\[0\] " "Pin i_RF.DesReg_ADR\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.DesReg_ADR[0] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.DesReg_ADR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.DesReg_ADR\[1\] " "Pin i_RF.DesReg_ADR\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.DesReg_ADR[1] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.DesReg_ADR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.RESET " "Pin i_RF.RESET not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.RESET } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.DataIN\[1\] " "Pin i_RF.DataIN\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.DataIN[1] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.DataIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.DataIN\[2\] " "Pin i_RF.DataIN\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.DataIN[2] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.DataIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.DataIN\[3\] " "Pin i_RF.DataIN\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.DataIN[3] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.DataIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.DataIN\[4\] " "Pin i_RF.DataIN\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.DataIN[4] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.DataIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.DataIN\[5\] " "Pin i_RF.DataIN\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.DataIN[5] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.DataIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.DataIN\[6\] " "Pin i_RF.DataIN\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.DataIN[6] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.DataIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.DataIN\[7\] " "Pin i_RF.DataIN\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.DataIN[7] } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.DataIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RF.WR_Data " "Pin i_RF.WR_Data not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RF.WR_Data } } } { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.WR_Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573321618544 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1573321618544 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegisterFile.sdc " "Synopsys Design Constraints File file not found: 'RegisterFile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573321618765 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573321618765 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573321618768 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1573321618768 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573321618768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder_3_8:Decoder\|OutputDecode\[0\]  " "Automatically promoted node Decoder_3_8:Decoder\|OutputDecode\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573321618793 ""}  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_3_8:Decoder|OutputDecode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573321618793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder_3_8:Decoder\|OutputDecode\[1\]  " "Automatically promoted node Decoder_3_8:Decoder\|OutputDecode\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573321618793 ""}  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_3_8:Decoder|OutputDecode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573321618793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder_3_8:Decoder\|OutputDecode\[2\]  " "Automatically promoted node Decoder_3_8:Decoder\|OutputDecode\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573321618793 ""}  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_3_8:Decoder|OutputDecode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573321618793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder_3_8:Decoder\|OutputDecode\[3\]  " "Automatically promoted node Decoder_3_8:Decoder\|OutputDecode\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573321618793 ""}  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_3_8:Decoder|OutputDecode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573321618793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder_3_8:Decoder\|OutputDecode\[4\]  " "Automatically promoted node Decoder_3_8:Decoder\|OutputDecode\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573321618793 ""}  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_3_8:Decoder|OutputDecode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573321618793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder_3_8:Decoder\|OutputDecode\[5\]  " "Automatically promoted node Decoder_3_8:Decoder\|OutputDecode\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573321618794 ""}  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_3_8:Decoder|OutputDecode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573321618794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder_3_8:Decoder\|OutputDecode\[6\]  " "Automatically promoted node Decoder_3_8:Decoder\|OutputDecode\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573321618794 ""}  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_3_8:Decoder|OutputDecode[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573321618794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder_3_8:Decoder\|OutputDecode\[7\]  " "Automatically promoted node Decoder_3_8:Decoder\|OutputDecode\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573321618794 ""}  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder_3_8:Decoder|OutputDecode[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573321618794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_RF.RESET~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node i_RF.RESET~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573321618794 ""}  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RF.RESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 0 { 0 ""} 0 413 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573321618794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573321619075 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573321619075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573321619075 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573321619076 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573321619077 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573321619077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573321619077 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573321619077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573321619078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1573321619078 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573321619078 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 18 24 0 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 18 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1573321619081 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1573321619081 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573321619081 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 55 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573321619082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573321619082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 64 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573321619082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573321619082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573321619082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573321619082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573321619082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573321619082 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1573321619082 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573321619082 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573321619125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573321620998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573321621094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573321621101 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573321622265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573321622265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573321622541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y33 X10_Y43 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43" {  } { { "loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43"} 0 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1573321623490 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573321623490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573321623940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1573321623941 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1573321623941 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573321623941 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1573321623951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573321624010 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573321624215 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573321624267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573321624556 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573321625081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFile.fit.smsg " "Generated suppressed messages file D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFile.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573321626145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573321626544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 17:47:06 2019 " "Processing ended: Sat Nov 09 17:47:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573321626544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573321626544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573321626544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573321626544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573321627906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573321627906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 17:47:07 2019 " "Processing started: Sat Nov 09 17:47:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573321627906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573321627906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573321627906 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573321629138 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573321629178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573321629626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 17:47:09 2019 " "Processing ended: Sat Nov 09 17:47:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573321629626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573321629626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573321629626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573321629626 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573321630200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573321631072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 17:47:10 2019 " "Processing started: Sat Nov 09 17:47:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573321631072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573321631072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RegisterFile -c RegisterFile " "Command: quartus_sta RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573321631073 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1573321631131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RegisterFile " "Ignored assignments for entity \"RegisterFile\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RegisterFile -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573321631161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RegisterFile -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573321631161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity RegisterFile -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573321631161 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1573321631161 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573321631238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573321631290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573321631290 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegisterFile.sdc " "Synopsys Design Constraints File file not found: 'RegisterFile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1573321631526 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1573321631526 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_RF.DesReg_ADR\[0\] i_RF.DesReg_ADR\[0\] " "create_clock -period 1.000 -name i_RF.DesReg_ADR\[0\] i_RF.DesReg_ADR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631527 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631527 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1573321631528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631529 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1573321631529 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1573321631537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.077 " "Worst-case setup slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 i_RF.DesReg_ADR\[0\]  " "    0.077               0.000 i_RF.DesReg_ADR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573321631553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573321631554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573321631554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.043 " "Worst-case hold slack is -1.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.043             -35.642 i_RF.DesReg_ADR\[0\]  " "   -1.043             -35.642 i_RF.DesReg_ADR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573321631560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573321631567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573321631572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -86.029 i_RF.DesReg_ADR\[0\]  " "   -3.000             -86.029 i_RF.DesReg_ADR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321631577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573321631577 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1573321631640 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1573321631660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1573321632143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.240 " "Worst-case setup slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 i_RF.DesReg_ADR\[0\]  " "    0.240               0.000 i_RF.DesReg_ADR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573321632244 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573321632245 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573321632245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.068 " "Worst-case hold slack is -1.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068             -28.236 i_RF.DesReg_ADR\[0\]  " "   -1.068             -28.236 i_RF.DesReg_ADR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573321632252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573321632259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573321632267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -85.240 i_RF.DesReg_ADR\[0\]  " "   -3.000             -85.240 i_RF.DesReg_ADR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573321632274 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1573321632330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632509 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573321632510 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573321632510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.145 " "Worst-case setup slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -1.010 i_RF.DesReg_ADR\[0\]  " "   -0.145              -1.010 i_RF.DesReg_ADR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573321632518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.564 " "Worst-case hold slack is -0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.564             -21.954 i_RF.DesReg_ADR\[0\]  " "   -0.564             -21.954 i_RF.DesReg_ADR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573321632528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573321632537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573321632546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -84.702 i_RF.DesReg_ADR\[0\]  " "   -3.000             -84.702 i_RF.DesReg_ADR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573321632555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573321632555 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573321632968 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573321632968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573321633076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 17:47:13 2019 " "Processing ended: Sat Nov 09 17:47:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573321633076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573321633076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573321633076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573321633076 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573321634509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573321634510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 17:47:14 2019 " "Processing started: Sat Nov 09 17:47:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573321634510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573321634510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573321634510 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_7_1200mv_100c_slow.vho D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_7_1200mv_100c_slow.vho in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573321634879 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_7_1200mv_-40c_slow.vho D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_7_1200mv_-40c_slow.vho in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573321634926 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_min_1200mv_-40c_fast.vho D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_min_1200mv_-40c_fast.vho in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573321634968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile.vho D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile.vho in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573321635019 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_7_1200mv_100c_vhd_slow.sdo D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_7_1200mv_100c_vhd_slow.sdo in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573321635086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_7_1200mv_-40c_vhd_slow.sdo D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_7_1200mv_-40c_vhd_slow.sdo in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573321635158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_min_1200mv_-40c_vhd_fast.sdo D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_min_1200mv_-40c_vhd_fast.sdo in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573321635229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_vhd.sdo D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_vhd.sdo in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573321635296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573321635356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 17:47:15 2019 " "Processing ended: Sat Nov 09 17:47:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573321635356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573321635356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573321635356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573321635356 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573321635941 ""}
