vendor_name = ModelSim
source_file = 1, /home/kyle/dev/verilog/test/Test.v
source_file = 1, /home/kyle/dev/verilog/test/Waveform.vwf
source_file = 1, /home/kyle/dev/verilog/test/simulation/modelsim/Waveform.vwf
source_file = 1, /home/kyle/dev/verilog/test/db/Test.cbx.xml
design_name = Test
instance = comp, \out~output , out~output, Test, 1
instance = comp, \in~input , in~input, Test, 1
