# RISCV-RV32I-5stage-pipeline
Verilog implementation of a 5-stage pipelined RISC-V RV32I CPU with a modular and scalable pipeline architecture. Includes data forwarding, load-use hazard detection, branch/jump support, and layered unit-to-system-level verification.   
<img width="882" height="410" alt="image" src="https://github.com/user-attachments/assets/da6e22b9-b9ef-4397-aa38-f3410c434e94" />

