Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,102
design__inferred_latch__count,0
design__instance__count,29454
design__instance__area,170435
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,926
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.001100149704143405
power__switching__total,0.00044901264482177794
power__leakage__total,1.8997012318777706e-07
power__total,0.001549352309666574
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.860591
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.860591
timing__hold__ws__corner:nom_tt_025C_1v80,0.311475
timing__setup__ws__corner:nom_tt_025C_1v80,56.867317
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.311475
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,83.924255
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,986
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,926
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.589475
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.589475
timing__hold__ws__corner:nom_ss_100C_1v60,0.887551
timing__setup__ws__corner:nom_ss_100C_1v60,53.314034
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.887551
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,67.194466
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,926
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.576721
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.576721
timing__hold__ws__corner:nom_ff_n40C_1v95,0.101205
timing__setup__ws__corner:nom_ff_n40C_1v95,58.032661
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.101205
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,90.178757
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1096
design__max_fanout_violation__count,926
design__max_cap_violation__count,6
clock__skew__worst_hold,1.624353
clock__skew__worst_setup,0.561393
timing__hold__ws,0.097144
timing__setup__ws,53.258972
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.097144
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,66.711914
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 600.0
design__core__bbox,5.52 10.88 794.42 587.52
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,480000
design__core__area,454911
design__instance__count__stdcell,29454
design__instance__area__stdcell,170435
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.374655
design__instance__utilization__stdcell,0.374655
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,81734779
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,467097
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1556
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,13753
route__net__special,2
route__drc_errors__iter:1,13259
route__wirelength__iter:1,597683
route__drc_errors__iter:2,5266
route__wirelength__iter:2,592322
route__drc_errors__iter:3,5094
route__wirelength__iter:3,590718
route__drc_errors__iter:4,986
route__wirelength__iter:4,589728
route__drc_errors__iter:5,86
route__wirelength__iter:5,589732
route__drc_errors__iter:6,8
route__wirelength__iter:6,589730
route__drc_errors__iter:7,0
route__wirelength__iter:7,589733
route__drc_errors,0
route__wirelength,589733
route__vias,116442
route__vias__singlecut,116442
route__vias__multicut,0
design__disconnected_pin__count,325
design__critical_disconnected_pin__count,0
route__wirelength__max,945.67
timing__unannotated_net__count__corner:nom_tt_025C_1v80,522
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,522
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,522
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,926
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.838386
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.838386
timing__hold__ws__corner:min_tt_025C_1v80,0.305519
timing__setup__ws__corner:min_tt_025C_1v80,56.913979
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.305519
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,84.217247
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,522
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,820
design__max_fanout_violation__count__corner:min_ss_100C_1v60,926
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.552304
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.552304
timing__hold__ws__corner:min_ss_100C_1v60,0.879487
timing__setup__ws__corner:min_ss_100C_1v60,53.396523
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.879487
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,67.681702
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,522
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,926
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.561393
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.561393
timing__hold__ws__corner:min_ff_n40C_1v95,0.097144
timing__setup__ws__corner:min_ff_n40C_1v95,58.062569
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.097144
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,90.377548
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,522
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,926
design__max_cap_violation__count__corner:max_tt_025C_1v80,4
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.882027
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.882027
timing__hold__ws__corner:max_tt_025C_1v80,0.3149
timing__setup__ws__corner:max_tt_025C_1v80,56.835773
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.3149
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,83.676895
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,522
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1096
design__max_fanout_violation__count__corner:max_ss_100C_1v60,926
design__max_cap_violation__count__corner:max_ss_100C_1v60,6
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.624353
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.624353
timing__hold__ws__corner:max_ss_100C_1v60,0.89659
timing__setup__ws__corner:max_ss_100C_1v60,53.258972
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.89659
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,66.711914
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,522
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,926
design__max_cap_violation__count__corner:max_ff_n40C_1v95,5
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.592285
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.592285
timing__hold__ws__corner:max_ff_n40C_1v95,0.10389
timing__setup__ws__corner:max_ff_n40C_1v95,58.011993
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.10389
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,90.001396
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,522
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,522
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000598204
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000586774
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000696726
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000586774
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000006900000000000000005399326818977812081357114948332309722900390625
ir__drop__worst,0.0000597999999999999966586623767472730150984716601669788360595703125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
