source reset.scr
random
# watchall

# watch test.arb_c._s.i
# watch test.arb_c._s.o
# watch test.arb_c._ci
# watch test.arb_c.co
# watch test.arb_c._co
# watch test.arb_c._ci_hat
# watch test.arb_c._si_hat
# watch test.arb_c.cso
# watch test.arb_c.sso
# set_principal test.arb_c._s.i
# set_principal test.arb_c._s.o
# set_principal test.arb_c._ci
# set_principal test.arb_c.co

break-on-warn

