module_name sample
//**option_port is user-defined port for connection to external**//
//option_port{}
//**If you use FIFO (32 bit or 8 bit), the flag is uncommented**//
//**use_fifo_8, use_fifo_32**//
//use_fifo_8
//use_fifo_32
//**Stare machine generation and define register for receive/send data**//
//make_8_alw{}
//make_32_alw{}
//
//r_cycle_32
//rw_condition_32{
//if()
//}
//w_cycle_32
//
//r_cycle_8
//rw_condition_8{
//if()
//w_cycle_8
//}
//reg_list{}
//wire_list{}