$date
	Wed Oct 12 11:10:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder3to8_tb $end
$var wire 8 ! Y [7:0] $end
$var reg 1 " En $end
$var reg 3 # W [2:0] $end
$scope module d24 $end
$var wire 1 " En $end
$var wire 3 $ W [2:0] $end
$var reg 8 % Y [0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#20
1"
#40
b1 !
b1 %
b1 #
b1 $
#60
b111 !
b111 %
b10 #
b10 $
#80
b11 #
b11 $
#100
b100 #
b100 $
#120
b101 #
b101 $
#140
b110 #
b110 $
#160
b111 #
b111 $
#180
