Running: /auto/appy/ensta/pack/xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /auto/d/diallo/Cours/3A/A14/A14-2/project/dev/vhdl/test_bench_isim_beh.exe -prj /auto/d/diallo/Cours/3A/A14/A14-2/project/dev/vhdl/test_bench_beh.prj work.test_bench 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/auto/d/diallo/Cours/3A/A14/A14-2/project/dev/vhdl/Mask.vhd" into library work
Parsing VHDL file "/auto/d/diallo/Cours/3A/A14/A14-2/project/dev/vhdl/Filter.vhd" into library work
Parsing VHDL file "/auto/d/diallo/Cours/3A/A14/A14-2/project/dev/vhdl/test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101484 KB
Fuse CPU Usage: 1030 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture arc1 of entity Mask [mask_default]
Compiling architecture arc1 of entity Filter [filter_default]
Compiling architecture arc1 of entity test_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable /auto/d/diallo/Cours/3A/A14/A14-2/project/dev/vhdl/test_bench_isim_beh.exe
Fuse Memory Usage: 216564 KB
Fuse CPU Usage: 1160 ms
GCC CPU Usage: 270 ms
