Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun  9 21:38:38 2023
| Host         : A-SUSpect running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file APB_bus_wrap_timing_summary_routed.rpt -pb APB_bus_wrap_timing_summary_routed.pb -rpx APB_bus_wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : APB_bus_wrap
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (43)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.235        0.000                      0                   70        0.098        0.000                      0                   70        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
APB_CLK_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
APB_CLK_100         7.235        0.000                      0                   70        0.098        0.000                      0                   70        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  APB_CLK_100
  To Clock:  APB_CLK_100

Setup :            0  Failing Endpoints,  Worst Slack        7.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 APB_BRIDGE_I/penable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/paddr_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (APB_CLK_100 rise@10.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.642ns (25.930%)  route 1.834ns (74.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.973     0.973    APB_BRIDGE_I/pclk_in
    SLICE_X16Y18         FDRE                                         r  APB_BRIDGE_I/penable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  APB_BRIDGE_I/penable_s_reg/Q
                         net (fo=9, routed)           1.279     2.770    APB_BRIDGE_I/penable_int
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.894 r  APB_BRIDGE_I/pwrite_s_i_2/O
                         net (fo=16, routed)          0.555     3.449    APB_BRIDGE_I/pwrite_s_i_2_n_0
    SLICE_X19Y18         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.924    10.924    APB_BRIDGE_I/pclk_in
    SLICE_X19Y18         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y18         FDRE (Setup_fdre_C_CE)      -0.205    10.684    APB_BRIDGE_I/paddr_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 APB_BRIDGE_I/penable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/pwdata_s_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (APB_CLK_100 rise@10.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.642ns (25.930%)  route 1.834ns (74.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.973     0.973    APB_BRIDGE_I/pclk_in
    SLICE_X16Y18         FDRE                                         r  APB_BRIDGE_I/penable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  APB_BRIDGE_I/penable_s_reg/Q
                         net (fo=9, routed)           1.279     2.770    APB_BRIDGE_I/penable_int
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.894 r  APB_BRIDGE_I/pwrite_s_i_2/O
                         net (fo=16, routed)          0.555     3.449    APB_BRIDGE_I/pwrite_s_i_2_n_0
    SLICE_X19Y18         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.924    10.924    APB_BRIDGE_I/pclk_in
    SLICE_X19Y18         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y18         FDRE (Setup_fdre_C_CE)      -0.205    10.684    APB_BRIDGE_I/pwdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 APB_BRIDGE_I/penable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/paddr_s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (APB_CLK_100 rise@10.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.642ns (26.458%)  route 1.784ns (73.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.973     0.973    APB_BRIDGE_I/pclk_in
    SLICE_X16Y18         FDRE                                         r  APB_BRIDGE_I/penable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  APB_BRIDGE_I/penable_s_reg/Q
                         net (fo=9, routed)           1.279     2.770    APB_BRIDGE_I/penable_int
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.894 r  APB_BRIDGE_I/pwrite_s_i_2/O
                         net (fo=16, routed)          0.505     3.399    APB_BRIDGE_I/pwrite_s_i_2_n_0
    SLICE_X18Y17         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.924    10.924    APB_BRIDGE_I/pclk_in
    SLICE_X18Y17         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y17         FDRE (Setup_fdre_C_CE)      -0.205    10.684    APB_BRIDGE_I/paddr_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 APB_BRIDGE_I/penable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/paddr_s_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (APB_CLK_100 rise@10.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.642ns (26.458%)  route 1.784ns (73.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.973     0.973    APB_BRIDGE_I/pclk_in
    SLICE_X16Y18         FDRE                                         r  APB_BRIDGE_I/penable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  APB_BRIDGE_I/penable_s_reg/Q
                         net (fo=9, routed)           1.279     2.770    APB_BRIDGE_I/penable_int
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.894 r  APB_BRIDGE_I/pwrite_s_i_2/O
                         net (fo=16, routed)          0.505     3.399    APB_BRIDGE_I/pwrite_s_i_2_n_0
    SLICE_X18Y17         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.924    10.924    APB_BRIDGE_I/pclk_in
    SLICE_X18Y17         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y17         FDRE (Setup_fdre_C_CE)      -0.205    10.684    APB_BRIDGE_I/paddr_s_reg[5]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 APB_BRIDGE_I/penable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/pwdata_s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (APB_CLK_100 rise@10.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.642ns (26.458%)  route 1.784ns (73.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.973     0.973    APB_BRIDGE_I/pclk_in
    SLICE_X16Y18         FDRE                                         r  APB_BRIDGE_I/penable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  APB_BRIDGE_I/penable_s_reg/Q
                         net (fo=9, routed)           1.279     2.770    APB_BRIDGE_I/penable_int
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.894 r  APB_BRIDGE_I/pwrite_s_i_2/O
                         net (fo=16, routed)          0.505     3.399    APB_BRIDGE_I/pwrite_s_i_2_n_0
    SLICE_X18Y17         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.924    10.924    APB_BRIDGE_I/pclk_in
    SLICE_X18Y17         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y17         FDRE (Setup_fdre_C_CE)      -0.205    10.684    APB_BRIDGE_I/pwdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 APB_BRIDGE_I/penable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/paddr_s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (APB_CLK_100 rise@10.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.642ns (26.209%)  route 1.808ns (73.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.973     0.973    APB_BRIDGE_I/pclk_in
    SLICE_X16Y18         FDRE                                         r  APB_BRIDGE_I/penable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  APB_BRIDGE_I/penable_s_reg/Q
                         net (fo=9, routed)           1.279     2.770    APB_BRIDGE_I/penable_int
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.894 r  APB_BRIDGE_I/pwrite_s_i_2/O
                         net (fo=16, routed)          0.528     3.423    APB_BRIDGE_I/pwrite_s_i_2_n_0
    SLICE_X20Y17         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.924    10.924    APB_BRIDGE_I/pclk_in
    SLICE_X20Y17         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y17         FDRE (Setup_fdre_C_CE)      -0.169    10.720    APB_BRIDGE_I/paddr_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 APB_BRIDGE_I/penable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/pwdata_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (APB_CLK_100 rise@10.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.642ns (26.209%)  route 1.808ns (73.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.973     0.973    APB_BRIDGE_I/pclk_in
    SLICE_X16Y18         FDRE                                         r  APB_BRIDGE_I/penable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  APB_BRIDGE_I/penable_s_reg/Q
                         net (fo=9, routed)           1.279     2.770    APB_BRIDGE_I/penable_int
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.894 r  APB_BRIDGE_I/pwrite_s_i_2/O
                         net (fo=16, routed)          0.528     3.423    APB_BRIDGE_I/pwrite_s_i_2_n_0
    SLICE_X20Y17         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.924    10.924    APB_BRIDGE_I/pclk_in
    SLICE_X20Y17         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y17         FDRE (Setup_fdre_C_CE)      -0.169    10.720    APB_BRIDGE_I/pwdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 APB_BRIDGE_I/penable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/pwdata_s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (APB_CLK_100 rise@10.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.642ns (26.209%)  route 1.808ns (73.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.973     0.973    APB_BRIDGE_I/pclk_in
    SLICE_X16Y18         FDRE                                         r  APB_BRIDGE_I/penable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  APB_BRIDGE_I/penable_s_reg/Q
                         net (fo=9, routed)           1.279     2.770    APB_BRIDGE_I/penable_int
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.894 r  APB_BRIDGE_I/pwrite_s_i_2/O
                         net (fo=16, routed)          0.528     3.423    APB_BRIDGE_I/pwrite_s_i_2_n_0
    SLICE_X20Y17         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.924    10.924    APB_BRIDGE_I/pclk_in
    SLICE_X20Y17         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y17         FDRE (Setup_fdre_C_CE)      -0.169    10.720    APB_BRIDGE_I/pwdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 APB_BRIDGE_I/penable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/paddr_s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (APB_CLK_100 rise@10.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.642ns (26.554%)  route 1.776ns (73.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.973     0.973    APB_BRIDGE_I/pclk_in
    SLICE_X16Y18         FDRE                                         r  APB_BRIDGE_I/penable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  APB_BRIDGE_I/penable_s_reg/Q
                         net (fo=9, routed)           1.279     2.770    APB_BRIDGE_I/penable_int
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.894 r  APB_BRIDGE_I/pwrite_s_i_2/O
                         net (fo=16, routed)          0.496     3.391    APB_BRIDGE_I/pwrite_s_i_2_n_0
    SLICE_X16Y17         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.924    10.924    APB_BRIDGE_I/pclk_in
    SLICE_X16Y17         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X16Y17         FDRE (Setup_fdre_C_CE)      -0.169    10.720    APB_BRIDGE_I/paddr_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 APB_BRIDGE_I/penable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/paddr_s_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (APB_CLK_100 rise@10.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.642ns (26.554%)  route 1.776ns (73.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.973     0.973    APB_BRIDGE_I/pclk_in
    SLICE_X16Y18         FDRE                                         r  APB_BRIDGE_I/penable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  APB_BRIDGE_I/penable_s_reg/Q
                         net (fo=9, routed)           1.279     2.770    APB_BRIDGE_I/penable_int
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.894 r  APB_BRIDGE_I/pwrite_s_i_2/O
                         net (fo=16, routed)          0.496     3.391    APB_BRIDGE_I/pwrite_s_i_2_n_0
    SLICE_X16Y17         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.924    10.924    APB_BRIDGE_I/pclk_in
    SLICE_X16Y17         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X16Y17         FDRE (Setup_fdre_C_CE)      -0.169    10.720    APB_BRIDGE_I/paddr_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                  7.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rom_data_syn_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mstr_rbus_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APB_CLK_100 rise@0.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.410     0.410    pclk_in
    SLICE_X17Y19         FDRE                                         r  rom_data_syn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rom_data_syn_reg[15]/Q
                         net (fo=1, routed)           0.054     0.605    APB_BRIDGE_I/mstr_rbus_out_reg[15][15]
    SLICE_X16Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.650 r  APB_BRIDGE_I/mstr_rbus_out[15]_i_1/O
                         net (fo=1, routed)           0.000     0.650    prdata_int[15]
    SLICE_X16Y19         FDRE                                         r  mstr_rbus_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.432     0.432    pclk_in
    SLICE_X16Y19         FDRE                                         r  mstr_rbus_out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.121     0.553    mstr_rbus_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ram_rdata_syn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mstr_rbus_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APB_CLK_100 rise@0.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.410     0.410    pclk_in
    SLICE_X17Y20         FDRE                                         r  ram_rdata_syn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ram_rdata_syn_reg[4]/Q
                         net (fo=1, routed)           0.087     0.638    APB_BRIDGE_I/mstr_rbus_out_reg[7][4]
    SLICE_X16Y20         LUT4 (Prop_lut4_I0_O)        0.048     0.686 r  APB_BRIDGE_I/mstr_rbus_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.686    prdata_int[4]
    SLICE_X16Y20         FDRE                                         r  mstr_rbus_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.432     0.432    pclk_in
    SLICE_X16Y20         FDRE                                         r  mstr_rbus_out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y20         FDRE (Hold_fdre_C_D)         0.131     0.563    mstr_rbus_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ram_rdata_syn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mstr_rbus_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APB_CLK_100 rise@0.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.410     0.410    pclk_in
    SLICE_X17Y19         FDRE                                         r  ram_rdata_syn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ram_rdata_syn_reg[1]/Q
                         net (fo=1, routed)           0.087     0.638    APB_BRIDGE_I/mstr_rbus_out_reg[7][1]
    SLICE_X16Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.683 r  APB_BRIDGE_I/mstr_rbus_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.683    prdata_int[1]
    SLICE_X16Y19         FDRE                                         r  mstr_rbus_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.432     0.432    pclk_in
    SLICE_X16Y19         FDRE                                         r  mstr_rbus_out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.120     0.552    mstr_rbus_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mstr_data_syn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/pwrite_s_reg/D
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APB_CLK_100 rise@0.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.410     0.410    pclk_in
    SLICE_X16Y18         FDRE                                         r  mstr_data_syn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mstr_data_syn_reg[0]/Q
                         net (fo=1, routed)           0.051     0.625    APB_BRIDGE_I/Q[0]
    SLICE_X17Y18         LUT5 (Prop_lut5_I1_O)        0.045     0.670 r  APB_BRIDGE_I/pwrite_s_i_3/O
                         net (fo=1, routed)           0.000     0.670    APB_BRIDGE_I/pwrite_s_i_3_n_0
    SLICE_X17Y18         FDRE                                         r  APB_BRIDGE_I/pwrite_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.432     0.432    APB_BRIDGE_I/pclk_in
    SLICE_X17Y18         FDRE                                         r  APB_BRIDGE_I/pwrite_s_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y18         FDRE (Hold_fdre_C_D)         0.091     0.523    APB_BRIDGE_I/pwrite_s_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mstr_wbus_syn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/pwdata_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APB_CLK_100 rise@0.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.410     0.410    pclk_in
    SLICE_X19Y17         FDRE                                         r  mstr_wbus_syn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mstr_wbus_syn_reg[1]/Q
                         net (fo=1, routed)           0.059     0.597    APB_BRIDGE_I/pwdata_s_reg[7]_1[1]
    SLICE_X18Y17         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.432     0.432    APB_BRIDGE_I/pclk_in
    SLICE_X18Y17         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y17         FDRE (Hold_fdre_C_D)         0.016     0.448    APB_BRIDGE_I/pwdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 APB_BRIDGE_I/paddr_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_addr_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APB_CLK_100 rise@0.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.410     0.410    APB_BRIDGE_I/pclk_in
    SLICE_X18Y17         FDRE                                         r  APB_BRIDGE_I/paddr_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  APB_BRIDGE_I/paddr_s_reg[5]/Q
                         net (fo=1, routed)           0.112     0.663    paddr_s[5]
    SLICE_X19Y17         FDRE                                         r  rom_addr_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.432     0.432    pclk_in
    SLICE_X19Y17         FDRE                                         r  rom_addr_out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y17         FDRE (Hold_fdre_C_D)         0.078     0.510    rom_addr_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ram_rdata_syn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mstr_rbus_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APB_CLK_100 rise@0.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.410     0.410    pclk_in
    SLICE_X19Y21         FDRE                                         r  ram_rdata_syn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ram_rdata_syn_reg[3]/Q
                         net (fo=1, routed)           0.097     0.648    APB_BRIDGE_I/mstr_rbus_out_reg[7][3]
    SLICE_X18Y21         LUT4 (Prop_lut4_I0_O)        0.048     0.696 r  APB_BRIDGE_I/mstr_rbus_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.696    prdata_int[3]
    SLICE_X18Y21         FDRE                                         r  mstr_rbus_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.432     0.432    pclk_in
    SLICE_X18Y21         FDRE                                         r  mstr_rbus_out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y21         FDRE (Hold_fdre_C_D)         0.107     0.539    mstr_rbus_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mstr_wbus_syn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/pwdata_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APB_CLK_100 rise@0.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.410     0.410    pclk_in
    SLICE_X16Y18         FDRE                                         r  mstr_wbus_syn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mstr_wbus_syn_reg[3]/Q
                         net (fo=1, routed)           0.059     0.617    APB_BRIDGE_I/pwdata_s_reg[7]_1[3]
    SLICE_X17Y18         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.432     0.432    APB_BRIDGE_I/pclk_in
    SLICE_X17Y18         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y18         FDRE (Hold_fdre_C_D)         0.022     0.454    APB_BRIDGE_I/pwdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 APB_BRIDGE_I/pwdata_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_wdata_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APB_CLK_100 rise@0.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.410     0.410    APB_BRIDGE_I/pclk_in
    SLICE_X17Y18         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  APB_BRIDGE_I/pwdata_s_reg[5]/Q
                         net (fo=1, routed)           0.112     0.663    pwdata_s[5]
    SLICE_X17Y19         FDRE                                         r  ram_wdata_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.432     0.432    pclk_in
    SLICE_X17Y19         FDRE                                         r  ram_wdata_out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y19         FDRE (Hold_fdre_C_D)         0.066     0.498    ram_wdata_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mstr_wbus_syn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APB_BRIDGE_I/pwdata_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by APB_CLK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             APB_CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APB_CLK_100 rise@0.000ns - APB_CLK_100 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.410     0.410    pclk_in
    SLICE_X21Y17         FDRE                                         r  mstr_wbus_syn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mstr_wbus_syn_reg[2]/Q
                         net (fo=1, routed)           0.110     0.661    APB_BRIDGE_I/pwdata_s_reg[7]_1[2]
    SLICE_X20Y17         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock APB_CLK_100 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  pclk_in (IN)
                         net (fo=95, unset)           0.432     0.432    APB_BRIDGE_I/pclk_in
    SLICE_X20Y17         FDRE                                         r  APB_BRIDGE_I/pwdata_s_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y17         FDRE (Hold_fdre_C_D)         0.063     0.495    APB_BRIDGE_I/pwdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         APB_CLK_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pclk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y18  APB_BRIDGE_I/paddr_s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y17  APB_BRIDGE_I/paddr_s_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y17  APB_BRIDGE_I/paddr_s_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y17  APB_BRIDGE_I/paddr_s_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y17  APB_BRIDGE_I/paddr_s_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y17  APB_BRIDGE_I/paddr_s_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y17  APB_BRIDGE_I/paddr_s_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y18  APB_BRIDGE_I/penable_s_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y18  APB_BRIDGE_I/psel1_s_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y18  APB_BRIDGE_I/psel2_s_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y18  APB_BRIDGE_I/paddr_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y17  APB_BRIDGE_I/paddr_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y17  APB_BRIDGE_I/paddr_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y17  APB_BRIDGE_I/paddr_s_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y17  APB_BRIDGE_I/paddr_s_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y17  APB_BRIDGE_I/paddr_s_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y17  APB_BRIDGE_I/paddr_s_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y18  APB_BRIDGE_I/penable_s_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y18  APB_BRIDGE_I/psel1_s_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y18  APB_BRIDGE_I/psel2_s_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y18  APB_BRIDGE_I/paddr_s_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y18  APB_BRIDGE_I/paddr_s_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y17  APB_BRIDGE_I/paddr_s_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y17  APB_BRIDGE_I/paddr_s_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y17  APB_BRIDGE_I/paddr_s_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y17  APB_BRIDGE_I/paddr_s_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y17  APB_BRIDGE_I/paddr_s_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y17  APB_BRIDGE_I/paddr_s_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y17  APB_BRIDGE_I/paddr_s_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y17  APB_BRIDGE_I/paddr_s_reg[4]/C



