

================================================================
== Vivado HLS Report for 'fc_snn_top'
================================================================
* Date:           Sun Dec  7 01:45:57 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fc_snn_1206_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.534 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         5|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   3037|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      81|    106|    -|
|Memory           |       20|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    387|    -|
|Register         |        0|      -|    1407|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       20|      0|    1488|   3626|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        7|      0|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |fc_snn_top_CTRL_s_axi_U  |fc_snn_top_CTRL_s_axi  |        0|      0|  81|  106|    0|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |Total                    |                       |        0|      0|  81|  106|    0|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_FC_V_0_U  |fc_snn_top_W_FC_V_0  |        2|  0|   0|    0|  4096|    6|     1|        24576|
    |W_FC_V_1_U  |fc_snn_top_W_FC_V_1  |        2|  0|   0|    0|  4096|    6|     1|        24576|
    |W_FC_V_2_U  |fc_snn_top_W_FC_V_2  |        2|  0|   0|    0|  4096|    6|     1|        24576|
    |W_FC_V_3_U  |fc_snn_top_W_FC_V_3  |        2|  0|   0|    0|  4096|    6|     1|        24576|
    |W_FC_V_4_U  |fc_snn_top_W_FC_V_4  |        2|  0|   0|    0|  4096|    6|     1|        24576|
    |W_FC_V_5_U  |fc_snn_top_W_FC_V_5  |        2|  0|   0|    0|  4096|    6|     1|        24576|
    |W_FC_V_6_U  |fc_snn_top_W_FC_V_6  |        2|  0|   0|    0|  4096|    6|     1|        24576|
    |W_FC_V_7_U  |fc_snn_top_W_FC_V_7  |        2|  0|   0|    0|  4096|    7|     1|        28672|
    |W_FC_V_8_U  |fc_snn_top_W_FC_V_8  |        2|  0|   0|    0|  4096|    7|     1|        28672|
    |W_FC_V_9_U  |fc_snn_top_W_FC_V_9  |        2|  0|   0|    0|  4096|    6|     1|        24576|
    +------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                     |       20|  0|   0|    0| 40960|   62|    10|       253952|
    +------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |acc_0_V_fu_769_p2                 |     +    |      0|  0|   39|          32|          32|
    |acc_1_V_fu_779_p2                 |     +    |      0|  0|   39|          32|          32|
    |acc_2_V_fu_789_p2                 |     +    |      0|  0|   39|          32|          32|
    |acc_3_V_fu_799_p2                 |     +    |      0|  0|   39|          32|          32|
    |acc_4_V_fu_809_p2                 |     +    |      0|  0|   39|          32|          32|
    |acc_5_V_fu_819_p2                 |     +    |      0|  0|   39|          32|          32|
    |acc_6_V_fu_829_p2                 |     +    |      0|  0|   39|          32|          32|
    |acc_7_V_fu_839_p2                 |     +    |      0|  0|   39|          32|          32|
    |acc_8_V_fu_849_p2                 |     +    |      0|  0|   39|          32|          32|
    |acc_9_V_fu_859_p2                 |     +    |      0|  0|   39|          32|          32|
    |add_ln43_1_fu_598_p2              |     +    |      0|  0|   38|           1|          31|
    |add_ln43_fu_567_p2                |     +    |      0|  0|   51|          44|           1|
    |add_ln700_1_fu_994_p2             |     +    |      0|  0|   39|          32|          32|
    |add_ln700_2_fu_1039_p2            |     +    |      0|  0|   39|          32|          32|
    |add_ln700_3_fu_1084_p2            |     +    |      0|  0|   39|          32|          32|
    |add_ln700_4_fu_1129_p2            |     +    |      0|  0|   39|          32|          32|
    |add_ln700_5_fu_1174_p2            |     +    |      0|  0|   39|          32|          32|
    |add_ln700_6_fu_1219_p2            |     +    |      0|  0|   39|          32|          32|
    |add_ln700_7_fu_1264_p2            |     +    |      0|  0|   39|          32|          32|
    |add_ln700_8_fu_1309_p2            |     +    |      0|  0|   39|          32|          32|
    |add_ln700_9_fu_1354_p2            |     +    |      0|  0|   39|          32|          32|
    |add_ln700_fu_949_p2               |     +    |      0|  0|   39|          32|          32|
    |add_ln701_1_fu_1015_p2            |     +    |      0|  0|   39|          32|          10|
    |add_ln701_2_fu_1060_p2            |     +    |      0|  0|   39|          32|          10|
    |add_ln701_3_fu_1105_p2            |     +    |      0|  0|   39|          32|          10|
    |add_ln701_4_fu_1150_p2            |     +    |      0|  0|   39|          32|          10|
    |add_ln701_5_fu_1195_p2            |     +    |      0|  0|   39|          32|          10|
    |add_ln701_6_fu_1240_p2            |     +    |      0|  0|   39|          32|          10|
    |add_ln701_7_fu_1285_p2            |     +    |      0|  0|   39|          32|          10|
    |add_ln701_8_fu_1330_p2            |     +    |      0|  0|   39|          32|          10|
    |add_ln701_9_fu_1375_p2            |     +    |      0|  0|   39|          32|          10|
    |add_ln701_fu_970_p2               |     +    |      0|  0|   39|          32|          10|
    |add_ln96_fu_543_p2                |     +    |      0|  0|   39|          32|           2|
    |i_fu_654_p2                       |     +    |      0|  0|   17|          13|           1|
    |and_ln791_fu_753_p2               |    and   |      0|  0|   32|          32|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state6_io                |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op71_read_state2     |    and   |      0|  0|    2|           1|           1|
    |icmp_ln43_fu_562_p2               |   icmp   |      0|  0|   24|          44|          44|
    |icmp_ln60_1_fu_660_p2             |   icmp   |      0|  0|   13|          13|          14|
    |icmp_ln60_fu_576_p2               |   icmp   |      0|  0|   13|          13|          14|
    |icmp_ln64_fu_620_p2               |   icmp   |      0|  0|   11|           5|           1|
    |icmp_ln891_1_fu_1009_p2           |   icmp   |      0|  0|   18|          24|           1|
    |icmp_ln891_2_fu_1054_p2           |   icmp   |      0|  0|   18|          24|           1|
    |icmp_ln891_3_fu_1099_p2           |   icmp   |      0|  0|   18|          24|           1|
    |icmp_ln891_4_fu_1144_p2           |   icmp   |      0|  0|   18|          24|           1|
    |icmp_ln891_5_fu_1189_p2           |   icmp   |      0|  0|   18|          24|           1|
    |icmp_ln891_6_fu_1234_p2           |   icmp   |      0|  0|   18|          24|           1|
    |icmp_ln891_7_fu_1279_p2           |   icmp   |      0|  0|   18|          24|           1|
    |icmp_ln891_8_fu_1324_p2           |   icmp   |      0|  0|   18|          24|           1|
    |icmp_ln891_9_fu_1369_p2           |   icmp   |      0|  0|   18|          24|           1|
    |icmp_ln891_fu_964_p2              |   icmp   |      0|  0|   18|          24|           1|
    |p_Result_s_fu_759_p2              |   icmp   |      0|  0|   18|          32|           1|
    |y_last_V_fu_666_p2                |   icmp   |      0|  0|   18|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|    2|           1|           1|
    |acc_0_V_1_fu_937_p3               |  select  |      0|  0|   32|           1|          32|
    |acc_1_V_1_fu_929_p3               |  select  |      0|  0|   32|           1|          32|
    |acc_2_V_1_fu_921_p3               |  select  |      0|  0|   32|           1|          32|
    |acc_3_V_1_fu_913_p3               |  select  |      0|  0|   32|           1|          32|
    |acc_4_V_1_fu_905_p3               |  select  |      0|  0|   32|           1|          32|
    |acc_5_V_1_fu_897_p3               |  select  |      0|  0|   32|           1|          32|
    |acc_6_V_1_fu_889_p3               |  select  |      0|  0|   32|           1|          32|
    |acc_7_V_1_fu_881_p3               |  select  |      0|  0|   32|           1|          32|
    |acc_8_V_1_fu_873_p3               |  select  |      0|  0|   32|           1|          32|
    |acc_9_V_1_fu_865_p3               |  select  |      0|  0|   32|           1|          32|
    |out_stream_TDATA_int              |  select  |      0|  0|   32|           1|          32|
    |select_ln43_10_fu_582_p3          |  select  |      0|  0|   32|           1|           1|
    |select_ln43_11_fu_590_p3          |  select  |      0|  0|   13|           1|           1|
    |select_ln43_12_fu_604_p3          |  select  |      0|  0|   31|           1|          31|
    |select_ln43_1_fu_678_p3           |  select  |      0|  0|   32|           1|           1|
    |select_ln43_2_fu_685_p3           |  select  |      0|  0|   32|           1|           1|
    |select_ln43_3_fu_692_p3           |  select  |      0|  0|   32|           1|           1|
    |select_ln43_4_fu_699_p3           |  select  |      0|  0|   32|           1|           1|
    |select_ln43_5_fu_706_p3           |  select  |      0|  0|   32|           1|           1|
    |select_ln43_6_fu_713_p3           |  select  |      0|  0|   32|           1|           1|
    |select_ln43_7_fu_720_p3           |  select  |      0|  0|   32|           1|           1|
    |select_ln43_8_fu_727_p3           |  select  |      0|  0|   32|           1|           1|
    |select_ln43_9_fu_734_p3           |  select  |      0|  0|   32|           1|           1|
    |select_ln43_fu_671_p3             |  select  |      0|  0|   32|           1|           1|
    |select_ln85_fu_976_p3             |  select  |      0|  0|   32|           1|          32|
    |select_ln891_10_fu_1246_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln891_11_fu_1503_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln891_12_fu_1291_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln891_13_fu_1520_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln891_14_fu_1336_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln891_15_fu_1537_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln891_16_fu_1381_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln891_1_fu_1412_p3         |  select  |      0|  0|    2|           1|           2|
    |select_ln891_2_fu_1066_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln891_3_fu_1435_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln891_4_fu_1111_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln891_5_fu_1452_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln891_6_fu_1156_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln891_7_fu_1469_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln891_8_fu_1201_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln891_9_fu_1486_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln891_fu_1021_p3           |  select  |      0|  0|   32|           1|          32|
    |shl_ln791_fu_747_p2               |    shl   |      0|  0|  101|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    2|           2|           1|
    |xor_ln85_fu_1395_p2               |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 3037|        1514|        1907|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |acc_V_0_0_reg_460                   |   9|          2|   32|         64|
    |acc_V_1_0_reg_448                   |   9|          2|   32|         64|
    |acc_V_2_0_reg_436                   |   9|          2|   32|         64|
    |acc_V_3_0_reg_424                   |   9|          2|   32|         64|
    |acc_V_4_0_reg_412                   |   9|          2|   32|         64|
    |acc_V_5_0_reg_400                   |   9|          2|   32|         64|
    |acc_V_6_0_reg_388                   |   9|          2|   32|         64|
    |acc_V_7_0_reg_376                   |   9|          2|   32|         64|
    |acc_V_8_0_reg_364                   |   9|          2|   32|         64|
    |acc_V_9_0_reg_352                   |   9|          2|   32|         64|
    |ap_NS_fsm                           |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4             |   9|          2|    1|          2|
    |ap_phi_mux_acc_V_0_0_phi_fu_464_p4  |   9|          2|   32|         64|
    |ap_phi_mux_acc_V_1_0_phi_fu_452_p4  |   9|          2|   32|         64|
    |ap_phi_mux_acc_V_2_0_phi_fu_440_p4  |   9|          2|   32|         64|
    |ap_phi_mux_acc_V_3_0_phi_fu_428_p4  |   9|          2|   32|         64|
    |ap_phi_mux_acc_V_4_0_phi_fu_416_p4  |   9|          2|   32|         64|
    |ap_phi_mux_acc_V_5_0_phi_fu_404_p4  |   9|          2|   32|         64|
    |ap_phi_mux_acc_V_6_0_phi_fu_392_p4  |   9|          2|   32|         64|
    |ap_phi_mux_acc_V_7_0_phi_fu_380_p4  |   9|          2|   32|         64|
    |ap_phi_mux_acc_V_8_0_phi_fu_368_p4  |   9|          2|   32|         64|
    |ap_phi_mux_acc_V_9_0_phi_fu_356_p4  |   9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_476_p4        |   9|          2|   13|         26|
    |ap_phi_mux_t_0_phi_fu_345_p4        |   9|          2|   31|         62|
    |i_0_reg_472                         |   9|          2|   13|         26|
    |in_stream_TDATA_blk_n               |   9|          2|    1|          2|
    |indvar_flatten_reg_330              |   9|          2|   44|         88|
    |out_stream_TDATA_blk_n              |   9|          2|    1|          2|
    |p_Val2_s_fu_154                     |  15|          3|   32|         96|
    |t_0_reg_341                         |   9|          2|   31|         62|
    |v_mem_V_0                           |   9|          2|   32|         64|
    |v_mem_V_1                           |   9|          2|   32|         64|
    |v_mem_V_2                           |   9|          2|   32|         64|
    |v_mem_V_3                           |   9|          2|   32|         64|
    |v_mem_V_4                           |   9|          2|   32|         64|
    |v_mem_V_5                           |   9|          2|   32|         64|
    |v_mem_V_6                           |   9|          2|   32|         64|
    |v_mem_V_7                           |   9|          2|   32|         64|
    |v_mem_V_8                           |   9|          2|   32|         64|
    |v_mem_V_9                           |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 387|         85| 1129|       2292|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_0_V_1_reg_1738       |  32|   0|   32|          0|
    |acc_1_V_1_reg_1732       |  32|   0|   32|          0|
    |acc_2_V_1_reg_1726       |  32|   0|   32|          0|
    |acc_3_V_1_reg_1720       |  32|   0|   32|          0|
    |acc_4_V_1_reg_1714       |  32|   0|   32|          0|
    |acc_5_V_1_reg_1708       |  32|   0|   32|          0|
    |acc_6_V_1_reg_1702       |  32|   0|   32|          0|
    |acc_7_V_1_reg_1696       |  32|   0|   32|          0|
    |acc_8_V_1_reg_1690       |  32|   0|   32|          0|
    |acc_9_V_1_reg_1684       |  32|   0|   32|          0|
    |acc_V_0_0_reg_460        |  32|   0|   32|          0|
    |acc_V_1_0_reg_448        |  32|   0|   32|          0|
    |acc_V_2_0_reg_436        |  32|   0|   32|          0|
    |acc_V_3_0_reg_424        |  32|   0|   32|          0|
    |acc_V_4_0_reg_412        |  32|   0|   32|          0|
    |acc_V_5_0_reg_400        |  32|   0|   32|          0|
    |acc_V_6_0_reg_388        |  32|   0|   32|          0|
    |acc_V_7_0_reg_376        |  32|   0|   32|          0|
    |acc_V_8_0_reg_364        |  32|   0|   32|          0|
    |acc_V_9_0_reg_352        |  32|   0|   32|          0|
    |add_ln96_reg_1574        |  32|   0|   32|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |bvh_d_index_reg_1612     |   5|   0|    5|          0|
    |i_0_reg_472              |  13|   0|   13|          0|
    |i_reg_1670               |  13|   0|   13|          0|
    |icmp_ln43_reg_1584       |   1|   0|    1|          0|
    |icmp_ln60_1_reg_1675     |   1|   0|    1|          0|
    |icmp_ln60_reg_1593       |   1|   0|    1|          0|
    |icmp_ln891_1_reg_1749    |   1|   0|    1|          0|
    |icmp_ln891_2_reg_1754    |   1|   0|    1|          0|
    |icmp_ln891_3_reg_1759    |   1|   0|    1|          0|
    |icmp_ln891_4_reg_1764    |   1|   0|    1|          0|
    |icmp_ln891_5_reg_1769    |   1|   0|    1|          0|
    |icmp_ln891_6_reg_1774    |   1|   0|    1|          0|
    |icmp_ln891_7_reg_1779    |   1|   0|    1|          0|
    |icmp_ln891_8_reg_1784    |   1|   0|    1|          0|
    |icmp_ln891_9_reg_1789    |   1|   0|    1|          0|
    |icmp_ln891_reg_1744      |   1|   0|    1|          0|
    |indvar_flatten_reg_330   |  44|   0|   44|          0|
    |p_Val2_s_fu_154          |  32|   0|   32|          0|
    |select_ln43_12_reg_1607  |  31|   0|   31|          0|
    |t_0_reg_341              |  31|   0|   31|          0|
    |tmp_reg_1579             |  32|   0|   44|         12|
    |v_mem_V_0                |  32|   0|   32|          0|
    |v_mem_V_1                |  32|   0|   32|          0|
    |v_mem_V_2                |  32|   0|   32|          0|
    |v_mem_V_3                |  32|   0|   32|          0|
    |v_mem_V_4                |  32|   0|   32|          0|
    |v_mem_V_5                |  32|   0|   32|          0|
    |v_mem_V_6                |  32|   0|   32|          0|
    |v_mem_V_7                |  32|   0|   32|          0|
    |v_mem_V_8                |  32|   0|   32|          0|
    |v_mem_V_9                |  32|   0|   32|          0|
    |y_last_V_reg_1679        |   1|   0|    1|          0|
    |icmp_ln43_reg_1584       |  64|  32|    1|          0|
    |icmp_ln60_1_reg_1675     |  64|  32|    1|          0|
    |y_last_V_reg_1679        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1407|  96| 1230|         12|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_AWADDR   |  in |    5|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_ARADDR   |  in |    5|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |         CTRL        |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs |      fc_snn_top     | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |      fc_snn_top     | return value |
|interrupt           | out |    1| ap_ctrl_hs |      fc_snn_top     | return value |
|in_stream_TDATA     |  in |   32|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID    |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TREADY    | out |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TLAST     |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TKEEP     |  in |    4|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB     |  in |    4|    axis    |  in_stream_V_strb_V |    pointer   |
|out_stream_TDATA    | out |   32|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID   | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TREADY   |  in |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TLAST    | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TKEEP    | out |    4|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB    | out |    4|    axis    | out_stream_V_strb_V |    pointer   |
+--------------------+-----+-----+------------+---------------------+--------------+

