INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-1-1/Project-14-1-1.srcs/sources_1/new/Syn_SinglePortRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syn_SinglePortRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-1-1/Project-14-1-1.srcs/sim_1/new/Syn_SinglePortRAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syn_SinglePortRAM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-1-1/Project-14-1-1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
