From 13f391bbd2a5e5e09daafcade2091a83a5e61696 Mon Sep 17 00:00:00 2001
From: John Clark <inindev@gmail.com>
Date: Mon, 13 Nov 2023 11:43:08 +0000
Subject: [PATCH 11/12] assorted devicetree patches from upstream

Signed-off-by: John Clark <inindev@gmail.com>
---
 .../jh7110-starfive-visionfive-2.dtsi         | 52 +++++++++----------
 arch/riscv/boot/dts/starfive/jh7110.dtsi      | 18 ++++---
 2 files changed, 36 insertions(+), 34 deletions(-)

diff --git a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi
index 0b2a114ef..468adb669 100644
--- a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi
+++ b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi
@@ -19,6 +19,8 @@ aliases {
 		i2c6 = &i2c6;
 		mmc0 = &mmc0;
 		mmc1 = &mmc1;
+		pcie0 = &pcie0;
+		pcie1 = &pcie1;
 		serial0 = &uart0;
 	};
 
@@ -233,21 +235,25 @@ &mmc1 {
 };
 
 &pcie0 {
-	perst-gpios = <&sysgpio 26 GPIO_ACTIVE_LOW>;
-	phys = <&pciephy0>;
 	pinctrl-names = "default";
+	perst-gpios = <&sysgpio 26 GPIO_ACTIVE_LOW>;
 	pinctrl-0 = <&pcie0_pins>;
 	status = "okay";
 };
 
 &pcie1 {
-	perst-gpios = <&sysgpio 28 GPIO_ACTIVE_LOW>;
-	phys = <&pciephy1>;
 	pinctrl-names = "default";
+	perst-gpios = <&sysgpio 28 GPIO_ACTIVE_LOW>;
 	pinctrl-0 = <&pcie1_pins>;
 	status = "okay";
 };
 
+&ptc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pwm_pins>;
+	status = "okay";
+};
+
 &qspi {
 	#address-cells = <1>;
 	#size-cells = <0>;
@@ -284,12 +290,6 @@ reserved-data@600000 {
 	};
 };
 
-&pwm {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pwm_pins>;
-	status = "okay";
-};
-
 &spi0 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&spi0_pins>;
@@ -424,22 +424,6 @@ GPOEN_SYS_SDIO1_DATA3,
 		};
 	};
 
-	pwm_pins: pwm-0 {
-		pwm-pins {
-			pinmux = <GPIOMUX(46, GPOUT_SYS_PWM_CHANNEL0,
-					      GPOEN_SYS_PWM0_CHANNEL0,
-					      GPI_NONE)>,
-				 <GPIOMUX(59, GPOUT_SYS_PWM_CHANNEL1,
-					      GPOEN_SYS_PWM0_CHANNEL1,
-					      GPI_NONE)>;
-			bias-disable;
-			drive-strength = <12>;
-			input-disable;
-			input-schmitt-disable;
-			slew-rate = <0>;
-		};
-	};
-
 	pcie0_pins: pcie0-0 {
 		clkreq-pins {
 			pinmux = <GPIOMUX(27, GPOUT_LOW,
@@ -488,6 +472,22 @@ GPOEN_DISABLE,
 		};
 	};
 
+	pwm_pins: pwm-0 {
+		pwm-pins {
+			pinmux = <GPIOMUX(46, GPOUT_SYS_PWM_CHANNEL0,
+					      GPOEN_SYS_PWM0_CHANNEL0,
+					      GPI_NONE)>,
+				 <GPIOMUX(59, GPOUT_SYS_PWM_CHANNEL1,
+					      GPOEN_SYS_PWM0_CHANNEL1,
+					      GPI_NONE)>;
+			bias-disable;
+			drive-strength = <12>;
+			input-disable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
 	spi0_pins: spi0-0 {
 		mosi-pins {
 			pinmux = <GPIOMUX(52, GPOUT_SYS_SPI0_TXD,
diff --git a/arch/riscv/boot/dts/starfive/jh7110.dtsi b/arch/riscv/boot/dts/starfive/jh7110.dtsi
index 6fb292287..e73fd0154 100644
--- a/arch/riscv/boot/dts/starfive/jh7110.dtsi
+++ b/arch/riscv/boot/dts/starfive/jh7110.dtsi
@@ -203,6 +203,13 @@ opp-1500000000 {
 			};
 	};
 
+	stmmac_axi_setup: stmmac-axi-config {
+		snps,lpi_en;
+		snps,wr_osr_lmt = <15>;
+		snps,rd_osr_lmt = <15>;
+		snps,blen = <256 128 64 32 0 0 0>;
+	};
+
 	thermal-zones {
 		cpu-thermal {
 			polling-delay-passive = <250>;
@@ -316,13 +323,6 @@ rtc_osc: rtc-oscillator {
 		#clock-cells = <0>;
 	};
 
-	stmmac_axi_setup: stmmac-axi-config {
-		snps,lpi_en;
-		snps,wr_osr_lmt = <15>;
-		snps,rd_osr_lmt = <15>;
-		snps,blen = <256 128 64 32 0 0 0>;
-	};
-
 	tdm_ext: tdm-ext-clock {
 		compatible = "fixed-clock";
 		clock-output-names = "tdm_ext";
@@ -736,7 +736,7 @@ spi6: spi@120a0000 {
 			status = "disabled";
 		};
 
-		pwm: pwm@120d0000 {
+		ptc: pwm@120d0000 {
 			compatible = "starfive,jh7110-pwm", "opencores,pwm-v1";
 			reg = <0x0 0x120d0000 0x0 0x10000>;
 			clocks = <&syscrg JH7110_SYSCLK_PWM_APB>;
@@ -1087,6 +1087,7 @@ pcie0: pcie@940000000 {
 			ranges = <0x82000000  0x0 0x30000000  0x0 0x30000000 0x0 0x08000000>,
 				 <0xc3000000  0x9 0x00000000  0x9 0x00000000 0x0 0x40000000>;
 			interrupts = <56>;
+			interrupt-parent = <&plic>;
 			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
 			interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc0 0x1>,
 					<0x0 0x0 0x0 0x2 &pcie_intc0 0x2>,
@@ -1130,6 +1131,7 @@ pcie1: pcie@9c0000000 {
 			ranges = <0x82000000  0x0 0x38000000  0x0 0x38000000 0x0 0x08000000>,
 				 <0xc3000000  0x9 0x80000000  0x9 0x80000000 0x0 0x40000000>;
 			interrupts = <57>;
+			interrupt-parent = <&plic>;
 			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
 			interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc1 0x1>,
 					<0x0 0x0 0x0 0x2 &pcie_intc1 0x2>,
-- 
2.40.1

