// Seed: 1293932345
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input tri0 id_7,
    output supply1 id_8,
    output wand id_9,
    output wor id_10,
    output tri1 id_11,
    output tri id_12,
    input tri0 id_13
);
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output uwire id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wand id_10,
    input wor id_11,
    input supply0 id_12,
    input wand id_13,
    input wor id_14,
    input tri id_15,
    input uwire id_16
);
  assign id_3 = 1'h0;
  module_0(
      id_3, id_11, id_13, id_2, id_1, id_5, id_8, id_12, id_2, id_10, id_10, id_2, id_10, id_0
  );
  wire id_18;
endmodule
