# Cache Memory Simulator

An interactive **web-based Cache Memory Simulator** that helps students understand how cache memory works in computer architecture. This project visually demonstrates **memory access sequences**, **cache hits**, and **cache misses** using a simple and beginner-friendly interface.

It is ideal for academic learning, lab experiments, and viva preparation for **Computer Organization & Architecture (COA)**.

---

## ğŸš€ Features

* âœ… Simulates **cache memory behavior**
* âœ… User-defined **memory access sequence**
* âœ… Customizable **cache size (number of lines)**
* âœ… Displays:

  * Cache Hits
  * Cache Misses
  * Final Cache Table
* âœ… Clean, minimal, and responsive UI
* âœ… No backend or installation required

---

## ğŸ§  Concept Covered

This simulator helps you understand:

* What is **Cache Memory**
* How memory blocks are loaded into cache
* Difference between **Cache Hit** and **Cache Miss**
* Basic idea of **Direct Mapping-style cache behavior**

### Definitions:

* **Cache Hit**: Data requested is already present in cache
* **Cache Miss**: Data requested is not present in cache and must be loaded from main memory

---

## ğŸ› ï¸ Technologies Used

* **HTML5** â€“ Structure of the simulator
* **CSS3** â€“ Styling and layout
* **JavaScript (Vanilla JS)** â€“ Cache simulation logic

---

## ğŸ“‚ Project Structure

```
Cache-Memory-Simulator/
â”‚
â”œâ”€â”€ index.html      # Main HTML file
â”œâ”€â”€ style.css       # UI styling
â”œâ”€â”€ script.js       # Cache simulation logic
â””â”€â”€ README.md       # Project documentation
```

---

## â–¶ï¸ How to Run the Project

1. Download or clone the project folder
2. Open `index.html` in any modern web browser
3. Enter:

   * Memory access sequence (comma-separated)
   * Cache size (number of cache lines)
4. Click **Run Simulation**

---

## ğŸ§ª Example Input

**Memory Access Sequence:**

```
5, 7, 5, 8, 7
```

**Cache Size:**

```
4
```

### Output:

* Cache Hits & Misses displayed
* Updated Cache Table shown below

---

## ğŸ¯ Target Audience

* BTech / BCA / MCA students
* COA / Operating Systems learners
* Beginners in Computer Architecture

---

## ğŸ‘¨â€ğŸ’» Author & Contact

- **ByteMasteringHub**
- **Web Developer**
- ğŸ“§ **Email:** [sumitsumit53092@gmail.com](mailto:sumitsumit53092@gmail.com)
- ğŸ”— **LinkedIn:** [https://www.linkedin.com/in/sumit-tak-9049092b5/](https://www.linkedin.com/in/sumit-tak-9049092b5/)

---

## ğŸ“œ License

This project is open-source and free to use for **educational purposes**.

---

â­ If this simulator helped you understand cache memory concepts, feel free to star the repository and share it!
