

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'
================================================================
* Date:           Thu Dec 29 02:37:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.479 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      176|  40.000 ns|  1.760 us|    4|  176|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_503_2  |        2|      173|         3|          3|          1|  0 ~ 57|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_17 = alloca i32 1"   --->   Operation 7 'alloca' 'i_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctr_1 = alloca i32 1"   --->   Operation 8 'alloca' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctr"   --->   Operation 9 'read' 'ctr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctr_cast = zext i8 %ctr_read"   --->   Operation 10 'zext' 'ctr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %ctr_cast, i32 %ctr_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i_17"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i8 %i_17" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ctr_9 = load i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 15 'load' 'ctr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.87ns)   --->   "%add_ln503 = add i8 %i, i8 3" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 17 'add' 'add_ln503' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%icmp_ln503 = icmp_ult  i8 %add_ln503, i8 169" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 18 'icmp' 'icmp_ln503' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln503 = br i1 %icmp_ln503, void %for.cond.i.for.end.i_crit_edge.exitStub, void %for.body.i" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 19 'br' 'br_ln503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_18_cast = zext i8 %i" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 20 'zext' 'i_18_cast' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %i_18_cast" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 21 'getelementptr' 'buf_addr' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 22 'load' 'buf_load' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%add_ln507 = add i8 %i, i8 1" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 23 'add' 'add_ln507' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln507 = zext i8 %add_ln507" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 24 'zext' 'zext_ln507' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln507" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 25 'getelementptr' 'buf_addr_8' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.29ns)   --->   "%buf_load_1 = load i8 %buf_addr_8" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 26 'load' 'buf_load_1' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 27 [1/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 27 'load' 'buf_load' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_3 : Operation 28 [1/2] (1.29ns)   --->   "%buf_load_1 = load i8 %buf_addr_8" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 28 'load' 'buf_load_1' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_3 : Operation 29 [1/1] (0.87ns)   --->   "%add_ln508 = add i8 %i, i8 2" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 29 'add' 'add_ln508' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i8 %add_ln508" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 30 'zext' 'zext_ln508' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln508" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 31 'getelementptr' 'buf_addr_9' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.29ns)   --->   "%buf_load_2 = load i8 %buf_addr_9" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 32 'load' 'buf_load_2' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln504 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 57, i64 28" [HLS_Final_vitis_src/spu.cpp:504]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln504' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 34 'specloopname' 'specloopname_ln506' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (1.29ns)   --->   "%buf_load_2 = load i8 %buf_addr_9" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 35 'load' 'buf_load_2' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln509 = trunc i8 %buf_load_2" [HLS_Final_vitis_src/spu.cpp:509]   --->   Operation 36 'trunc' 'trunc_ln509' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%t = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8, i7 %trunc_ln509, i8 %buf_load_1, i8 %buf_load" [HLS_Final_vitis_src/spu.cpp:509]   --->   Operation 37 'bitconcatenate' 't' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.88ns)   --->   "%icmp_ln510 = icmp_ult  i23 %t, i23 8380417" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 38 'icmp' 'icmp_ln510' <Predicate = (icmp_ln503)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln510 = br i1 %icmp_ln510, void %if.end.i, void %if.then.i20" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 39 'br' 'br_ln510' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i32 %ctr_9" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 40 'zext' 'zext_ln511' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i23 %tmp1, i64 0, i64 %zext_ln511" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 41 'getelementptr' 'tmp1_addr' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln511 = store i23 %t, i8 %tmp1_addr" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 42 'store' 'store_ln511' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_4 : Operation 43 [1/1] (1.14ns)   --->   "%ctr_10 = add i32 %ctr_9, i32 1" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 43 'add' 'ctr_10' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln513 = store i32 %ctr_10, i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:513]   --->   Operation 44 'store' 'store_ln513' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 0.46>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln513 = br void %if.end.i" [HLS_Final_vitis_src/spu.cpp:513]   --->   Operation 45 'br' 'br_ln513' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ctr_11 = load i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 46 'load' 'ctr_11' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_11, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 47 'partselect' 'tmp' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.87ns)   --->   "%icmp_ln514 = icmp_eq  i24 %tmp, i24 0" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 48 'icmp' 'icmp_ln514' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %icmp_ln514, void %if.end.i.for.end.i_crit_edge.exitStub, void %for.inc.i22" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 49 'br' 'br_ln514' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln503 = store i8 %add_ln503, i8 %i_17" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 50 'store' 'store_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.46>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln503 = br void %for.cond.i" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 51 'br' 'br_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln512 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_9" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 52 'write' 'write_ln512' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln503)> <Delay = 0.46>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.cond.i.for.end.i_crit_edge.exitStub, i1 0, void %if.end.i.for.end.i_crit_edge.exitStub"   --->   Operation 54 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.46>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln512 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_9" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 56 'write' 'write_ln512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('ctr') [6]  (0 ns)
	'store' operation ('store_ln0') of variable 'ctr_cast' on local variable 'ctr' [9]  (0.46 ns)

 <State 2>: 2.17ns
The critical path consists of the following:
	'load' operation ('i', HLS_Final_vitis_src/spu.cpp:507) on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln507', HLS_Final_vitis_src/spu.cpp:507) [25]  (0.871 ns)
	'getelementptr' operation ('buf_addr_8', HLS_Final_vitis_src/spu.cpp:507) [27]  (0 ns)
	'load' operation ('buf_load_1', HLS_Final_vitis_src/spu.cpp:507) on array 'buf_r' [28]  (1.3 ns)

 <State 3>: 2.17ns
The critical path consists of the following:
	'add' operation ('add_ln508', HLS_Final_vitis_src/spu.cpp:508) [29]  (0.871 ns)
	'getelementptr' operation ('buf_addr_9', HLS_Final_vitis_src/spu.cpp:508) [31]  (0 ns)
	'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' [32]  (1.3 ns)

 <State 4>: 3.48ns
The critical path consists of the following:
	'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' [32]  (1.3 ns)
	'store' operation ('store_ln511', HLS_Final_vitis_src/spu.cpp:511) of variable 't', HLS_Final_vitis_src/spu.cpp:509 on array 'tmp1' [40]  (1.3 ns)
	blocking operation 0.885 ns on control path)

 <State 5>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [59]  (0.46 ns)
	'phi' operation ('UnifiedRetVal') [59]  (0 ns)

 <State 6>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [59]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
