<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 2006</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca2006">12. HPCA 2006:
Austin, Texas, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/hpca/hpca2006">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/hpca/hpca2006">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/hpca/hpca2006">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca2006">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/hpca/index.html">back to HPCA</a></p> 
<ul>
</ul>

 

<h2>Keynote</h2>
 

<ul>
</ul>



<h2>Chip Multiprocessors (CMPs)</h2>
 

<ul>
<li id="ConstantinidesPBZBMAO06"><a href="http://dblp.dagstuhl.de/pers/hc/c/Constantinides:Kypros">Kypros Constantinides</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Plaza:Stephen">Stephen Plaza</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blome:Jason_A=">Jason A. Blome</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0011:Bin">Bin Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bertacco:Valeria">Valeria Bertacco</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Orshansky:Michael">Michael Orshansky</a>:<br /><b>BulletProof: a defect-tolerant CMP switch architecture.</b> 5-16<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598108"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ConstantinidesPBZBMAO06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ConstantinidesPBZBMAO06.xml">XML</a></small></small></li>
<li id="LiLBHS06"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Yingmin">Yingmin Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Benjamin_C=">Benjamin C. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Zhigang">Zhigang Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Skadron:Kevin">Kevin Skadron</a>:<br /><b>CMP design space exploration subject to physical constraints.</b> 17-28<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598109"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LiLBHS06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LiLBHS06.xml">XML</a></small></small></li>
<li id="PenryFHWSAC06"><a href="http://dblp.dagstuhl.de/pers/hc/p/Penry:David_A=">David A. Penry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fay:Daniel">Daniel Fay</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hodgdon:David">David Hodgdon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wells:Ryan">Ryan Wells</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schelle:Graham">Graham Schelle</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Connors:Dan">Dan Connors</a>:<br /><b>Exploiting parallelism and structure to accelerate the simulation of chip multi-processors.</b> 29-40<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598110"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PenryFHWSAC06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PenryFHWSAC06.xml">XML</a></small></small></li>
</ul>



<h2>Processor Architecture</h2>
 

<ul>
<li id="HuKLS06"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Shiliang">Shiliang Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Ilhyun">Ilhyun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>An approach for implementing efficient superscalar CISC processors.</b> 41-52<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598111"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HuKLS06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HuKLS06.xml">XML</a></small></small></li>
<li id="PericasCGJV06"><a href="http://dblp.dagstuhl.de/pers/hc/p/Peric=agrave=s:Miquel">Miquel Peric&#224;s</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Rub=eacute=n">Rub&#233;n Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>A decoupled KILO-instruction processor.</b> 53-64<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598112"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PericasCGJV06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PericasCGJV06.xml">XML</a></small></small></li>
<li id="SubramaniamL06"><a href="http://dblp.dagstuhl.de/pers/hc/s/Subramaniam:Samantika">Samantika Subramaniam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>:<br /><b>Store vectors for scalable memory dependence prediction and scheduling.</b> 65-76<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598113"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SubramaniamL06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SubramaniamL06.xml">XML</a></small></small></li>
</ul>



<h2>Parallel Architecture</h2>
 

<ul>
<li id="LiM06"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Jian">Jian Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Jos=eacute=_F=">Jos&#233; F. Mart&#237;nez</a>:<br /><b>Dynamic power-performance adaptation of parallel computation on chip multiprocessors.</b> 77-87<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598114"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LiM06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LiM06.xml">XML</a></small></small></li>
<li id="JaleelMJ06"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jaleel:Aamer">Aamer Jaleel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mattina:Matthew">Matthew Mattina</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jacob:Bruce_L=">Bruce L. Jacob</a>:<br /><b>Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads.</b> 88-98<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598115"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JaleelMJ06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JaleelMJ06.xml">XML</a></small></small></li>
<li id="JosephVT06"><a href="http://dblp.dagstuhl.de/pers/hc/j/Joseph:P=_J=">P. J. Joseph</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vaswani:Kapil">Kapil Vaswani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thazhuthaveetil:Matthew_J=">Matthew J. Thazhuthaveetil</a>:<br /><b>Construction and use of linear regression models for processor performance analysis.</b> 99-108<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598116"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JosephVT06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JosephVT06.xml">XML</a></small></small></li>
</ul>



<h2>Keynote</h2>
 

<ul>
</ul>



<h2>Energy and Power</h2>
 

<ul>
<li id="RileyZ06"><a href="http://dblp.dagstuhl.de/pers/hc/r/Riley:Nicholas">Nicholas Riley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zilles:Craig_B=">Craig B. Zilles</a>:<br /><b>Probabilistic counter updates for predictor hysteresis and stratification.</b> 110-120<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598118"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RileyZ06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RileyZ06.xml">XML</a></small></small></li>
<li id="IsciM06"><a href="http://dblp.dagstuhl.de/pers/hc/i/Isci:Canturk">Canturk Isci</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>:<br /><b>Phase characterization for power: evaluating control-flow-based and event-counter-based techniques.</b> 121-132<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598119"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/IsciM06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/IsciM06.xml">XML</a></small></small></li>
<li id="PandeyJZB06"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pandey:Vivek">Vivek Pandey</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Weihang">Weihang Jiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Yuanyuan">Yuanyuan Zhou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bianchini:Ricardo">Ricardo Bianchini</a>:<br /><b>DMA-aware memory energy management.</b> 133-144<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598120"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PandeyJZB06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PandeyJZB06.xml">XML</a></small></small></li>
</ul>



<h2>Memory Systems</h2>
 

<ul>
<li id="PujaraA06"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pujara:Prateek">Prateek Pujara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aggarwal:Aneesh">Aneesh Aggarwal</a>:<br /><b>Increasing the cache efficiency by eliminating noise.</b> 145-154<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598121"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PujaraA06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PujaraA06.xml">XML</a></small></small></li>
<li id="VenkatesanHR06"><a href="http://dblp.dagstuhl.de/pers/hc/v/Venkatesan:Ravi_K=">Ravi K. Venkatesan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Herr:Stephen">Stephen Herr</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>:<br /><b>Retention-aware placement in DRAM (RAPID): software methods for quasi-non-volatile DRAM.</b> 155-165<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598122"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/VenkatesanHR06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/VenkatesanHR06.xml">XML</a></small></small></li>
<li id="ManovitH06"><a href="http://dblp.dagstuhl.de/pers/hc/m/Manovit:Chaiyasit">Chaiyasit Manovit</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hangal:Sudheendra">Sudheendra Hangal</a>:<br /><b>Completely verifying memory consistency of test program executions.</b> 166-175<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598123"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ManovitH06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ManovitH06.xml">XML</a></small></small></li>
</ul>



<h2>Disk and High Performance I/O</h2>
 

<ul>
<li id="KimGS06"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Youngjae">Youngjae Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gurumurthi:Sudhanva">Sudhanva Gurumurthi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>:<br /><b>Understanding the performance-temperature interactions in disk I/O of server workloads.</b> 176-186<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598124"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KimGS06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KimGS06.xml">XML</a></small></small></li>
<li id="YuSHACGMPERTLG06"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yu:Hao">Hao Yu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sahoo:Ramendra_K=">Ramendra K. Sahoo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Howson:C=">C. Howson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Almasi:G=">G. Almasi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Casta=ntilde=os:Jos=eacute=_G=">Jos&#233; G. Casta&#241;os</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Manish">Manish Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moreira:Jos=eacute=_E=">Jos&#233; E. Moreira</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Parker:J=_J=">J. J. Parker</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Engelsiepen:Thomas">Thomas Engelsiepen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ross:Robert_B=">Robert B. Ross</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thakur:Rajeev">Rajeev Thakur</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Latham:Robert">Robert Latham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gropp:William_D=">William D. Gropp</a>:<br /><b>High performance file I/O for the Blue Gene/L supercomputer.</b> 187-196<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598125"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/YuSHACGMPERTLG06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/YuSHACGMPERTLG06.xml">XML</a></small></small></li>
</ul>



<h2>Industrial Perspectives on Challenges for Next-Generation Computer Systems</h2>
 

<ul>
<li id="Yavatkar06"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yavatkar:Raj">Raj Yavatkar</a>:<br /><b>Industrial Perspectives: Platform Design Challenges with Many cores.</b> 201-201<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598126"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Yavatkar06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Yavatkar06.xml">XML</a></small></small></li>
<li id="Recio06"><a href="http://dblp.dagstuhl.de/pers/hc/r/Recio:Renato">Renato Recio</a>:<br /><b>Industrial Perspectives: System IO Network Evolution - Closing Requirement Gaps.</b> 201-201<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598127"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Recio06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Recio06.xml">XML</a></small></small></li>
<li id="Emma06"><a href="http://dblp.dagstuhl.de/pers/hc/e/Emma:Philip_G=">Philip G. Emma</a>:<br /><b>Industrial Perspectives: The Next Roadblocks in SOC Evolution: On-Chip Storage Capacity and Off-Chip Bandwidth.</b> 201-201<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598128"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Emma06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Emma06.xml">XML</a></small></small></li>
</ul>



<h2>Fault-Tolerant Architecture and Security</h2>
 

<ul>
<li id="NakanoMGT06"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nakano:Jun">Jun Nakano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Montesinos:Pablo">Pablo Montesinos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gharachorloo:Kourosh">Kourosh Gharachorloo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>ReViveI/O: efficient handling of I/O in highly-available rollback-recovery servers.</b> 200-211<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598129"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/NakanoMGT06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/NakanoMGT06.xml">XML</a></small></small></li>
<li id="KumarA06"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar:Sumeet">Sumeet Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aggarwal:Aneesh">Aneesh Aggarwal</a>:<br /><b>Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors.</b> 212-221<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598130"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KumarA06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KumarA06.xml">XML</a></small></small></li>
<li id="ShiFGLZY06"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shi:Weidong">Weidong Shi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fryman:Joshua_B=">Joshua B. Fryman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gu:Guofei">Guofei Gu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Youtao">Youtao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang_0002:Jun">Jun Yang</a>:<br /><b>InfoShield: a security architecture for protecting information usage in memory.</b> 222-231<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598131"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ShiFGLZY06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ShiFGLZY06.xml">XML</a></small></small></li>
</ul>



<h2>Hardware/Software Tradeoffs</h2>
 

<ul>
<li id="Prvulovic06"><a href="http://dblp.dagstuhl.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>:<br /><b>CORD: cost-effective (and nearly overhead-free) order-recording and data race detection.</b> 232-243<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598132"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Prvulovic06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Prvulovic06.xml">XML</a></small></small></li>
<li id="HuangGH06"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Ruke">Ruke Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Garg:Alok">Alok Garg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>:<br /><b>Software-hardware cooperative memory disambiguation.</b> 244-253<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598133"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HuangGH06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HuangGH06.xml">XML</a></small></small></li>
<li id="MooreBMHW06"><a href="http://dblp.dagstuhl.de/pers/hc/m/Moore:Kevin_E=">Kevin E. Moore</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bobba:Jayaram">Jayaram Bobba</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moravan:Michelle_J=">Michelle J. Moravan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>LogTM: log-based transactional memory.</b> 254-265<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598134"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MooreBMHW06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MooreBMHW06.xml">XML</a></small></small></li>
</ul>



<h2>Multi-Threaded Systems</h2>
 

<ul>
<li id="ChungCMMCKO06"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chung:JaeWoong">JaeWoong Chung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chafi:Hassan">Hassan Chafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Minh:Chi_Cao">Chi Cao Minh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McDonald:Austen">Austen McDonald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carlstrom:Brian_D=">Brian D. Carlstrom</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>:<br /><b>The common case transactional behavior of multithreaded programs.</b> 266-277<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598135"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChungCMMCKO06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChungCMMCKO06.xml">XML</a></small></small></li>
<li id="GontmakherMSS06"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gontmakher:Alex">Alex Gontmakher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mendelson:Avi">Avi Mendelson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schuster:Assaf">Assaf Schuster</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shklover:Gregory">Gregory Shklover</a>:<br /><b>Speculative synchronization and thread management for fine granularity threads.</b> 278-287<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598136"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GontmakherMSS06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GontmakherMSS06.xml">XML</a></small></small></li>
<li id="SharkeyP06"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sharkey:Joseph_J=">Joseph J. Sharkey</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Ponomarev:Dmitry_V=">Dmitry V. Ponomarev</a>:<br /><b>Efficient instruction schedulers for SMT processors.</b> 288-298<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2006.1598137"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SharkeyP06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SharkeyP06.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
