
---------- Begin Simulation Statistics ----------
final_tick                               1167242335000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78612                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740328                       # Number of bytes of host memory used
host_op_rate                                    78842                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18330.57                       # Real time elapsed on the host
host_tick_rate                               63677352                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1441011696                       # Number of instructions simulated
sim_ops                                    1445216701                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.167242                       # Number of seconds simulated
sim_ticks                                1167242335000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.712046                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167457784                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190917658                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14818605                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258410566                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20588270                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21279527                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          691257                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327118694                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149964                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050455                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9066266                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654031                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30334824                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160611                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       43900095                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250508144                       # Number of instructions committed
system.cpu0.commit.committedOps            1251561889                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2165780515                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.577880                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.297749                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1539964219     71.10%     71.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    371313627     17.14%     88.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     98074188      4.53%     92.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     89825810      4.15%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22335668      1.03%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5624459      0.26%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3675143      0.17%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4632577      0.21%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30334824      1.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2165780515                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112873                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209808182                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697509                       # Number of loads committed
system.cpu0.commit.membars                    2104060                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104066      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699522753     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831886      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747956     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255343     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251561889                       # Class of committed instruction
system.cpu0.commit.refs                     536003327                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250508144                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251561889                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.858840                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.858840                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            266985445                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5777461                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166993443                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1318206344                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               973068466                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                924761206                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9078923                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12886727                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3457041                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327118694                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242407343                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1215998965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4843789                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          180                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1339182704                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          149                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29662570                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140727                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         946520455                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188046054                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.576118                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2177351081                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.615536                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.888517                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1225502858     56.28%     56.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               714061817     32.79%     89.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               121849280      5.60%     94.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96755588      4.44%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12173421      0.56%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2744746      0.13%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   55417      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203769      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4185      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2177351081                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      147144066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9128275                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               318862663                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.552124                       # Inst execution rate
system.cpu0.iew.exec_refs                   555231370                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149141833                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              213473836                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408561435                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056791                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5095709                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           149814221                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1295426711                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406089537                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7229808                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1283408983                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                924469                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9012777                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9078923                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11171196                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       158057                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19645236                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        15770                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11489                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4514488                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19863926                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2508403                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11489                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       406113                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8722162                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                534137998                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1274802018                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.900813                       # average fanout of values written-back
system.cpu0.iew.wb_producers                481158228                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.548421                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1274859480                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1573956260                       # number of integer regfile reads
system.cpu0.int_regfile_writes              816959826                       # number of integer regfile writes
system.cpu0.ipc                              0.537970                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.537970                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106131      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            714939638     55.39%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833841      0.92%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100405      0.16%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411183887     31.86%     88.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148474838     11.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1290638792                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1642868                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001273                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 257223     15.66%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1173808     71.45%     87.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               211835     12.89%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1290175475                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4760382185                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1274801966                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1339302674                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1292265661                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1290638792                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161050                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43864818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           110759                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           439                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21997050                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2177351081                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592756                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.795656                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1223620732     56.20%     56.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          685013213     31.46%     87.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          214941959      9.87%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43570322      2.00%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7879909      0.36%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1092456      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             715722      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             379697      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             137071      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2177351081                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.555234                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12994905                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1280267                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408561435                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          149814221                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2070                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2324495147                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9990250                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              233807134                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800535572                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7795550                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               985889545                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11548449                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25591                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1602131483                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1308107251                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          845517202                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                914687210                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14402535                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9078923                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             33733958                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44981625                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1602131439                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        154311                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6282                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16144223                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6234                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3430881363                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2602511994                       # The number of ROB writes
system.cpu0.timesIdled                       31216497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2037                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.680829                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12370781                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14608715                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1806738                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18187588                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            665589                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         678872                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13283                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21228188                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41944                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050207                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1334464                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16231435                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2127091                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11465052                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67694354                       # Number of instructions committed
system.cpu1.commit.committedOps              68744753                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    303604512                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.226429                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.941213                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    274728999     90.49%     90.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14410939      4.75%     95.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5530753      1.82%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4176256      1.38%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       898432      0.30%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       455039      0.15%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1081132      0.36%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       195871      0.06%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2127091      0.70%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    303604512                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075236                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65729268                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16754402                       # Number of loads committed
system.cpu1.commit.membars                    2100488                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100488      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43611932     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17804609     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5227580      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68744753                       # Class of committed instruction
system.cpu1.commit.refs                      23032201                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67694354                       # Number of Instructions Simulated
system.cpu1.committedOps                     68744753                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.559186                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.559186                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            244897033                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               504239                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11742971                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84765541                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16978910                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40030287                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1336023                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1231907                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2691956                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21228188                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14335073                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    288303261                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               174996                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      88659120                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3616594                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068782                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15822638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13036370                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.287266                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         305934209                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.293234                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.724093                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               249126946     81.43%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35978170     11.76%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11517665      3.76%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7242722      2.37%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1435645      0.47%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  576395      0.19%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   53919      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1299      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1448      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           305934209                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2696952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1406304                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17882852                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.248347                       # Inst execution rate
system.cpu1.iew.exec_refs                    25952585                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6628417                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              204017132                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19838631                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051043                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1154288                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6923275                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80174928                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19324168                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1319376                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76647499                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1036728                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8453299                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1336023                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10651713                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        72419                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          659659                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        15055                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2227                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11222                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3084229                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       645476                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2227                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       406495                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        999809                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42243885                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75609101                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841288                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35539254                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.244982                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75653947                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97460264                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50709577                       # number of integer regfile writes
system.cpu1.ipc                              0.219337                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.219337                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100693      2.69%      2.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49499537     63.49%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20731144     26.59%     92.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5635346      7.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77966875                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1454845                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018660                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 310180     21.32%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                934553     64.24%     85.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               210110     14.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77321013                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         463458436                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75609089                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91606676                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  77023284                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77966875                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151644                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11430174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           135658                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           338                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4831680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    305934209                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.254849                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.730014                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          258378388     84.46%     84.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29492720      9.64%     94.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11318258      3.70%     97.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3535685      1.16%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1997672      0.65%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             454450      0.15%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             438480      0.14%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             211682      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             106874      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      305934209                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.252622                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7133838                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          754090                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19838631                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6923275                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu1.numCycles                       308631161                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2025847420                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              223974571                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45698076                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7256726                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19148771                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4739352                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                51668                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105499289                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82851604                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55546334                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39947311                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9558267                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1336023                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21496570                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9848258                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105499277                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30963                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               813                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14537084                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           811                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   381686199                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162756062                       # The number of ROB writes
system.cpu1.timesIdled                          24383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            81.724198                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               12076066                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14776610                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2066350                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18569401                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            620432                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         632016                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           11584                       # Number of indirect misses.
system.cpu2.branchPred.lookups               21359448                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31163                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050218                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1419461                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15110045                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2104492                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151376                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14843847                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64224809                       # Number of instructions committed
system.cpu2.commit.committedOps              65275240                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    287359688                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.227155                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.946126                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    260072196     90.50%     90.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13518880      4.70%     95.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5329646      1.85%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3939030      1.37%     98.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       844509      0.29%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       425766      0.15%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       939007      0.33%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       186162      0.06%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2104492      0.73%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    287359688                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1014515                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62373808                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15867223                       # Number of loads committed
system.cpu2.commit.membars                    2100518                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100518      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41221275     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16917441     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5035862      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65275240                       # Class of committed instruction
system.cpu2.commit.refs                      21953315                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64224809                       # Number of Instructions Simulated
system.cpu2.committedOps                     65275240                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.546100                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.546100                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            228042020                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               696703                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11240133                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              85450131                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                17064025                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 41220383                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1420890                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1305375                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2379675                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   21359448                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14442651                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    272011095                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               189702                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      92372523                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4135558                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.073156                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16048118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12696498                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.316374                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         290126993                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.323808                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.772996                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               231819563     79.90%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36462165     12.57%     92.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11976475      4.13%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7317915      2.52%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1364608      0.47%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1000499      0.34%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  184807      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     830      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           290126993                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1845404                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1487907                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17110631                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.251639                       # Inst execution rate
system.cpu2.iew.exec_refs                    24710236                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6419188                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              190884683                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19970526                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1273638                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1319981                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7108134                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           80086976                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18291048                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1253834                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             73471672                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                810530                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8213594                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1420890                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10191446                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        71903                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          587862                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        15383                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2063                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        13077                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4103303                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1022042                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2063                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       484005                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1003902                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 40348875                       # num instructions consuming a value
system.cpu2.iew.wb_count                     72501113                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.844390                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34070190                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.248315                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72543878                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93790425                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48555043                       # number of integer regfile writes
system.cpu2.ipc                              0.219969                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.219969                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100731      2.81%      2.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47541646     63.62%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19654780     26.30%     92.74% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5428202      7.26%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74725506                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1425588                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019078                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 300996     21.11%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                916180     64.27%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               208410     14.62%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              74050349                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         441126531                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     72501101                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         94900153                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  76240306                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74725506                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3846670                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14811735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122964                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        695294                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7731136                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    290126993                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.257561                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.736021                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          244801454     84.38%     84.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27898851      9.62%     93.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10944703      3.77%     97.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3337715      1.15%     98.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1929718      0.67%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             484987      0.17%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             424966      0.15%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             206291      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              98308      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      290126993                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.255933                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8238479                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          892906                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19970526                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7108134                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       291972397                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2042506890                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              208963618                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43516020                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5990991                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19336855                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               4490398                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                50133                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            105797409                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              83156496                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           55806312                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 40514891                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9223374                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1420890                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             19856701                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12290292                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       105797397                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         34038                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               823                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13600671                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           821                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   365373217                       # The number of ROB reads
system.cpu2.rob.rob_writes                  163011017                       # The number of ROB writes
system.cpu2.timesIdled                          18034                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.113983                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10127912                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11761054                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1326271                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15029698                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            517304                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         527950                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           10646                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17300767                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18975                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050218                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           942543                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13577041                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1984900                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151405                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8675089                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58584389                       # Number of instructions committed
system.cpu3.commit.committedOps              59634819                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    252480646                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.236196                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.979290                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    228260566     90.41%     90.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11900857      4.71%     95.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4545039      1.80%     96.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3418263      1.35%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       757285      0.30%     98.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       373998      0.15%     98.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1067401      0.42%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       172337      0.07%     99.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1984900      0.79%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    252480646                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              866578                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56882606                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14738186                       # Number of loads committed
system.cpu3.commit.membars                    2100510                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100510      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37276169     62.51%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15788404     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4469592      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59634819                       # Class of committed instruction
system.cpu3.commit.refs                      20258008                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58584389                       # Number of Instructions Simulated
system.cpu3.committedOps                     59634819                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.359540                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.359540                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            205896413                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               405259                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9632387                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71525943                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13135641                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31579915                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                943790                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1011112                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2640611                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17300767                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11371076                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    240521439                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                96826                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      74360741                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2655036                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.067740                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12347400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10645216                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.291153                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         254196370                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.296669                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.729008                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               206434602     81.21%     81.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30512051     12.00%     93.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9255256      3.64%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6126605      2.41%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1360212      0.54%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  477656      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29465      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     376      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     147      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           254196370                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1204592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              997523                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14871699                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.257348                       # Inst execution rate
system.cpu3.iew.exec_refs                    22521406                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5732804                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              166006036                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17084289                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051152                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           819108                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5922210                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68284518                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16788602                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           953548                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65726896                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                708159                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7763589                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                943790                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9810327                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        68127                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          494640                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13043                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1567                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11921                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2346103                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       402388                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1567                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       256960                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        740563                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 36710274                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64919823                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.849303                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31178151                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.254188                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64955475                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83442589                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43801699                       # number of integer regfile writes
system.cpu3.ipc                              0.229382                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.229382                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100741      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41785687     62.67%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18075157     27.11%     92.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4718713      7.08%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66680444                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1400552                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021004                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 289917     20.70%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                904628     64.59%     85.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               206005     14.71%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65980241                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         389068019                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64919811                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76935342                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65132719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66680444                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151799                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8649698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           110235                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           394                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3511573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    254196370                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.262319                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.748558                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          214045149     84.20%     84.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24773145      9.75%     93.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9443614      3.72%     97.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2912195      1.15%     98.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1897491      0.75%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             430758      0.17%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             405293      0.16%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             201826      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              86899      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      254196370                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.261081                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6751881                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          640756                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17084289                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5922210                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    231                       # number of misc regfile reads
system.cpu3.numCycles                       255400962                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2079077618                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185448189                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39907023                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7191100                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14808481                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               4409697                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                48342                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89188140                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70184609                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47358091                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31787569                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9232630                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                943790                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             21174392                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7451068                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89188128                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         33949                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               893                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 15682440                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           893                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   318804354                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138339620                       # The number of ROB writes
system.cpu3.timesIdled                          12298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         11747298                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             11076210                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            26678429                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3035020                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2153970                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14279085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28403161                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       834142                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       250833                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69239668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5840787                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139267395                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6091620                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11301845                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3780575                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10343403                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              959                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            559                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2969248                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2969211                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11301846                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6533                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     42674179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42674179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1155304384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1155304384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1373                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14279145                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14279145    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14279145                       # Request fanout histogram
system.membus.respLayer1.occupancy        73447214905                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         47182312061                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7793547931.297709                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   49847319631.308578                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 501806939500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   146287556000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1020954779000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14409440                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14409440                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14409440                       # number of overall hits
system.cpu2.icache.overall_hits::total       14409440                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        33211                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         33211                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        33211                       # number of overall misses
system.cpu2.icache.overall_misses::total        33211                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2044179500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2044179500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2044179500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2044179500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14442651                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14442651                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14442651                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14442651                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002300                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002300                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002300                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002300                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61551.278191                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61551.278191                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61551.278191                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61551.278191                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          355                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    59.166667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25496                       # number of writebacks
system.cpu2.icache.writebacks::total            25496                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7683                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7683                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7683                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7683                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25528                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25528                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25528                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25528                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1627772000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1627772000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1627772000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1627772000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001768                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001768                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001768                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001768                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63764.180508                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63764.180508                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63764.180508                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63764.180508                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25496                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14409440                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14409440                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        33211                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        33211                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2044179500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2044179500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14442651                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14442651                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002300                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002300                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61551.278191                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61551.278191                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7683                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7683                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25528                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25528                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1627772000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1627772000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001768                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001768                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63764.180508                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63764.180508                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.991647                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14081065                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25496                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           552.285260                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        301437000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.991647                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999739                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999739                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28910830                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28910830                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17754963                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17754963                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17754963                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17754963                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4674961                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4674961                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4674961                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4674961                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 446289300317                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 446289300317                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 446289300317                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 446289300317                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22429924                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22429924                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22429924                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22429924                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.208425                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.208425                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.208425                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.208425                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 95463.748322                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95463.748322                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 95463.748322                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95463.748322                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      6253464                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       413826                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            77746                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3264                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.434543                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   126.784926                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1465484                       # number of writebacks
system.cpu2.dcache.writebacks::total          1465484                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3623095                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3623095                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3623095                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3623095                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1051866                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1051866                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1051866                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1051866                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 101034803548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 101034803548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 101034803548                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 101034803548                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.046896                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046896                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.046896                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046896                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 96052.922661                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96052.922661                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 96052.922661                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96052.922661                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1465484                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14815625                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14815625                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2578852                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2578852                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 232764335000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 232764335000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17394477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17394477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.148257                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.148257                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90258.896207                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90258.896207                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1988596                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1988596                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       590256                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       590256                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50362753000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50362753000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033934                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033934                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85323.576550                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85323.576550                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2939338                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2939338                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2096109                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2096109                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 213524965317                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 213524965317                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5035447                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5035447                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.416271                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.416271                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 101867.300468                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101867.300468                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1634499                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1634499                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461610                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461610                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  50672050548                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  50672050548                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091672                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091672                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 109772.428128                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 109772.428128                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          346                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          346                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          217                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          217                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6925500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6925500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.385435                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.385435                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 31914.746544                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 31914.746544                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          113                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          104                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3527000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3527000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.184725                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.184725                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 33913.461538                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33913.461538                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1095500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1095500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.452196                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.452196                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         6260                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         6260                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       963500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       963500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.436693                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.436693                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5701.183432                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5701.183432                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       454000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       454000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       417000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       417000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634847                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634847                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415371                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415371                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  48197789000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  48197789000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050218                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050218                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395509                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395509                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 116035.517646                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 116035.517646                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415371                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415371                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  47782418000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  47782418000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395509                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395509                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 115035.517646                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 115035.517646                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.639422                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19856828                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1467116                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.534600                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        301448500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.639422                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.863732                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.863732                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48429332                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48429332                       # Number of data accesses
system.cpu3.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7933090606.870229                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   49847161205.580711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 501806973000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   128007465500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1039234869500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11351725                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11351725                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11351725                       # number of overall hits
system.cpu3.icache.overall_hits::total       11351725                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        19351                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         19351                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        19351                       # number of overall misses
system.cpu3.icache.overall_misses::total        19351                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1251826999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1251826999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1251826999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1251826999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11371076                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11371076                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11371076                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11371076                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001702                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001702                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001702                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001702                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64690.558576                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64690.558576                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64690.558576                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64690.558576                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          481                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    43.727273                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16300                       # number of writebacks
system.cpu3.icache.writebacks::total            16300                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3019                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3019                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3019                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3019                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16332                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16332                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16332                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16332                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1063510999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1063510999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1063510999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1063510999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001436                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001436                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001436                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001436                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65118.234080                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65118.234080                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65118.234080                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65118.234080                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16300                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11351725                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11351725                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        19351                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        19351                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1251826999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1251826999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11371076                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11371076                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001702                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001702                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64690.558576                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64690.558576                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3019                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3019                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16332                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16332                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1063510999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1063510999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001436                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001436                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65118.234080                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65118.234080                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.991548                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10318323                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16300                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           633.025951                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        307064000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.991548                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999736                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999736                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22758484                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22758484                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15990828                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15990828                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15990828                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15990828                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4481432                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4481432                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4481432                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4481432                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 432998855696                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 432998855696                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 432998855696                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 432998855696                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20472260                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20472260                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20472260                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20472260                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.218903                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.218903                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.218903                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.218903                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 96620.646190                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96620.646190                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 96620.646190                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96620.646190                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      6045560                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       395468                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            73852                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3179                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    81.860478                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   124.400126                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1332990                       # number of writebacks
system.cpu3.dcache.writebacks::total          1332990                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3505707                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3505707                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3505707                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3505707                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       975725                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       975725                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       975725                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       975725                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  93307726258                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  93307726258                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  93307726258                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  93307726258                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047661                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047661                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047661                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047661                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 95629.123224                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95629.123224                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 95629.123224                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95629.123224                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1332990                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13523703                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13523703                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2479399                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2479399                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 227085732000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 227085732000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     16003102                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     16003102                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.154932                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.154932                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 91589.022985                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91589.022985                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1922353                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1922353                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       557046                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       557046                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  47772975500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  47772975500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034809                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034809                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85761.275550                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85761.275550                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2467125                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2467125                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2002033                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2002033                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 205913123696                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 205913123696                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4469158                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4469158                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.447966                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.447966                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102852.012777                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102852.012777                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1583354                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1583354                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418679                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418679                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  45534750758                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  45534750758                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093682                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093682                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 108758.143489                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108758.143489                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          364                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          364                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          221                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          221                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7011000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7011000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.377778                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.377778                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31723.981900                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31723.981900                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          115                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3562000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3562000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.181197                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.181197                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33603.773585                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33603.773585                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          232                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          232                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1043000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1043000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          412                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          412                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.436893                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.436893                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5794.444444                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5794.444444                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       911000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       911000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.415049                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.415049                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5327.485380                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5327.485380                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       444500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       444500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       405500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       405500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691387                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691387                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358831                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358831                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39505817500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39505817500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050218                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050218                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341673                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341673                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110095.887758                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110095.887758                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358831                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358831                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39146986500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39146986500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341673                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341673                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109095.887758                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109095.887758                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.454530                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           18016545                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1334392                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.501688                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        307075500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.454530                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.857954                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.857954                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44381367                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44381367                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    356795142.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   610949617.136698                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1650626500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1162247203000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4995132000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    205667389                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       205667389                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    205667389                       # number of overall hits
system.cpu0.icache.overall_hits::total      205667389                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36739954                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36739954                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36739954                       # number of overall misses
system.cpu0.icache.overall_misses::total     36739954                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 481889850495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 481889850495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 481889850495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 481889850495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242407343                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242407343                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242407343                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242407343                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151563                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151563                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151563                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151563                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13116.234454                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13116.234454                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13116.234454                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13116.234454                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1905                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          741                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.844828                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   185.250000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34630224                       # number of writebacks
system.cpu0.icache.writebacks::total         34630224                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2109695                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2109695                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2109695                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2109695                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34630259                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34630259                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34630259                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34630259                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 426394229996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 426394229996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 426394229996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 426394229996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142860                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142860                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142860                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142860                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12312.764684                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12312.764684                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12312.764684                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12312.764684                       # average overall mshr miss latency
system.cpu0.icache.replacements              34630224                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    205667389                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      205667389                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36739954                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36739954                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 481889850495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 481889850495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242407343                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242407343                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151563                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151563                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13116.234454                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13116.234454                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2109695                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2109695                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34630259                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34630259                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 426394229996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 426394229996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142860                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142860                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12312.764684                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12312.764684                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999954                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          240297412                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34630225                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.938950                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999954                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        519444943                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       519444943                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481842650                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481842650                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481842650                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481842650                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45720950                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45720950                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45720950                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45720950                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1157812219391                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1157812219391                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1157812219391                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1157812219391                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527563600                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527563600                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527563600                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527563600                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.086664                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086664                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.086664                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086664                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25323.450615                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25323.450615                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25323.450615                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25323.450615                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10470204                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       358486                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           173690                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2848                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.280983                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   125.872893                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30512222                       # number of writebacks
system.cpu0.dcache.writebacks::total         30512222                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15673779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15673779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15673779                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15673779                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30047171                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30047171                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30047171                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30047171                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 506989828619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 506989828619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 506989828619                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 506989828619                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056955                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056955                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056955                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056955                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16873.130206                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16873.130206                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16873.130206                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16873.130206                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30512222                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    344562510                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      344562510                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36749780                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36749780                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 774914622500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 774914622500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381312290                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381312290                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.096377                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.096377                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21086.238407                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21086.238407                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9944620                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9944620                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26805160                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26805160                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 403333909500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 403333909500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070297                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070297                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15046.875658                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15046.875658                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137280140                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137280140                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8971170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8971170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 382897596891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 382897596891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061341                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061341                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42680.898577                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42680.898577                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5729159                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5729159                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3242011                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3242011                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 103655919119                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 103655919119                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31972.722831                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31972.722831                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          986                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          986                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7466500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7466500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.236168                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.236168                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7572.515213                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7572.515213                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          930                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          930                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           56                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1690000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1690000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013413                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013413                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 30178.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30178.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          221                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          221                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1877000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1877000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4052                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4052                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.054541                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054541                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8493.212670                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8493.212670                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          218                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          218                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1659000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1659000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.053801                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.053801                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7610.091743                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7610.091743                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584139                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584139                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466316                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466316                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54288951499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54288951499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050455                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050455                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443918                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443918                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 116420.949526                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 116420.949526                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466316                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466316                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  53822635499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  53822635499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443918                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443918                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 115420.949526                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 115420.949526                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996678                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          512946673                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30513244                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.810624                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996678                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999896                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1087757840                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1087757840                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34546839                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28850064                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               13204                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              424643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               13312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              415905                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8379                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              421718                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64694064                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34546839                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28850064                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              13204                       # number of overall hits
system.l2.overall_hits::.cpu1.data             424643                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              13312                       # number of overall hits
system.l2.overall_hits::.cpu2.data             415905                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8379                       # number of overall hits
system.l2.overall_hits::.cpu3.data             421718                       # number of overall hits
system.l2.overall_hits::total                64694064                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             83418                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1658782                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16868                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1118847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12216                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1046604                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              7953                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            908451                       # number of demand (read+write) misses
system.l2.demand_misses::total                4853139                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            83418                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1658782                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16868                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1118847                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12216                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1046604                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             7953                       # number of overall misses
system.l2.overall_misses::.cpu3.data           908451                       # number of overall misses
system.l2.overall_misses::total               4853139                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7935479911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 193047616866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2046066866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 148887764796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1432825946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 140026450285                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    939053460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 123917770631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     618233028761                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7935479911                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 193047616866                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2046066866                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 148887764796                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1432825946                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 140026450285                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    939053460                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 123917770631                       # number of overall miss cycles
system.l2.overall_miss_latency::total    618233028761                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34630257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30508846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30072                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1543490                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1462509                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1330169                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69547203                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34630257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30508846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30072                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1543490                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1462509                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1330169                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69547203                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.054371                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.560920                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.724881                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.478533                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.715622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.486958                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.682959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069782                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.054371                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.560920                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.724881                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.478533                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.715622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.486958                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.682959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069782                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95129.107759                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116379.136539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 121298.723382                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 133072.497666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 117290.925508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 133791.243187                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 118075.375330                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 136405.563570                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127388.279784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95129.107759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116379.136539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 121298.723382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 133072.497666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 117290.925508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 133791.243187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 118075.375330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 136405.563570                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127388.279784                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            7218224                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    253238                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.503716                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8393243                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3780576                       # number of writebacks
system.l2.writebacks::total                   3780576                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            643                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         183000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1210                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          54533                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1192                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          54676                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            864                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          54638                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              350756                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           643                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        183000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1210                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         54533                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1192                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         54676                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           864                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         54638                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             350756                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        82775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1475782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1064314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       991928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       853813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4502383                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        82775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1475782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1064314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       991928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       853813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9940041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14442424                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7060745415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 165152602806                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1802172874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 132984226586                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1230949454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 124998879262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    804793968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 110175828441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 544210198806                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7060745415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 165152602806                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1802172874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 132984226586                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1230949454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 124998879262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    804793968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 110175828441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1070740291428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1614950490234                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.048372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.520684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.689550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.431840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.678237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.434056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.641883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064739                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.048372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.520684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.689550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.431840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.678237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.434056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.641883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.207664                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85300.458049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 111908.535818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 115095.981224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 124948.301522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 111660.872097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 126016.081068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 113527.150233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 129039.764493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 120871.591512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85300.458049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 111908.535818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 115095.981224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 124948.301522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 111660.872097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 126016.081068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 113527.150233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 129039.764493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 107719.906933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111819.905733                       # average overall mshr miss latency
system.l2.replacements                       20028251                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8096422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8096422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8096422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8096422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61031849                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61031849                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61031849                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61031849                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9940041                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9940041                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1070740291428                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1070740291428                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 107719.906933                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 107719.906933                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  105                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            72                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                116                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       152000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       103000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       285500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.986301                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.277778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.209302                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.392157                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.524887                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2111.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2033.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         5150                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2461.206897                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           115                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1453500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       302500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       186500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       442500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2385000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.986301                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.277778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.209302                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.372549                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.520362                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20187.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20722.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 23289.473684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20739.130435                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 62                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       147000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       147000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.235294                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.515625                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        18375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2227.272727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       696000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       276500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       245000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       242500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1460000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.205882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.507812                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20470.588235                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        39500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20416.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20208.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22461.538462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2682570                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           141582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           147463                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           166739                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3138354                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1024928                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         786117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         725514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         607136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3143695                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 122040654946                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 101454218578                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  94517373192                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  80732649510                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  398744896226                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3707498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       927699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       872977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       773875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6282049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.276447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.847384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.831080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.784540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 119072.417717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129057.403132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130276.429114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132972.924534                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126839.561798                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       102112                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        24958                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        24952                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        25153                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           177175                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       922816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       761159                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       700562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       581983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2966520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 104611712686                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91319314237                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  85072257379                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  72385195681                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 353388479983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.248905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.820481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.802498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.752037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.472222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 113361.398899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119974.032018                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 121434.301859                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124376.821455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119125.601709                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34546839                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         13204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         13312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34581734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        83418                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16868                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         7953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           120455                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7935479911                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2046066866                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1432825946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    939053460                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12353426183                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34630257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34702189                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.560920                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.478533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.486958                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95129.107759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 121298.723382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 117290.925508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 118075.375330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102556.358665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          643                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1210                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1192                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          864                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3909                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        82775                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11024                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7089                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116546                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7060745415                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1802172874                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1230949454                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    804793968                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10898661711                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002390                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.520684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.431840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.434056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85300.458049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 115095.981224                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 111660.872097                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 113527.150233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93513.820389                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26167494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       283061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       268442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       254979                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26973976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       633854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       332730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       321090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       301315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1588989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  71006961920                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47433546218                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  45509077093                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43185121121                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 207134706352                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26801348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       615791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       556294                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28562965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023650                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.540329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.544652                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.541647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055631                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112024.160012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 142558.669846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 141733.087586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 143322.174870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130356.287144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        80888                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        29575                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        29724                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        29485                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       169672                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       552966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       303155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       291366                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       271830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1419317                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  60540890120                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41664912349                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  39926621883                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  37790632760                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 179923057112                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.492302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.494233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.488644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109483.928704                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 137437.655157                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 137032.535996                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 139023.039252                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 126767.351559                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          929                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          842                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          859                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          824                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3454                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2082                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1979                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1978                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1946                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            7985                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     29583261                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     30606262                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     29362739                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     34006231                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    123558493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3011                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         2821                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         2837                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         2770                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         11439                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.691465                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.701524                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.697215                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.702527                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.698051                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14209.059078                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15465.518949                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 14844.660768                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 17474.938849                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15473.825047                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          350                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          363                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          365                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          374                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1452                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1732                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1616                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1613                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1572                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6533                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     35883329                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     33553367                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     33543099                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     32715629                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    135695424                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.575224                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.572847                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.568558                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.567509                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.571116                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20717.857390                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20763.222153                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20795.473652                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20811.468830                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20770.767488                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                   148096885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20033157                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.392588                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.680733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.639372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.688937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.548136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.009167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.483486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.393106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.540077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.416886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.352189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1129531357                       # Number of tag accesses
system.l2.tags.data_accesses               1129531357                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5297600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      94566720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1002176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      68153216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        705536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      63523136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        453760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      54681280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    624964160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          913347584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5297600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1002176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       705536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       453760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7459072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241956800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241956800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          82775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1477605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1064894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         992549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         854395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9765065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14271056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3780575                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3780575                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4538561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         81017212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           858584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58388232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           604447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         54421549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           388745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         46846553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    535419374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             782483257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4538561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       858584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       604447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       388745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6390337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      207289260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            207289260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      207289260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4538561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        81017212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          858584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58388232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          604447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        54421549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          388745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        46846553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    535419374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            989772517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3737372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     82774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1428139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1059002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    986410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    847531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9759900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002341881250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230797                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230797                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20207070                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3528422                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14271057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3780575                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14271057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3780575                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  73528                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 43203                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            840507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            846202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            845287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            896609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1095137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            987442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            874287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            884461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            841285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            998181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           855248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           878200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           828044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           846169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           818909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           861561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            237792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            247450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           236308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           226812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           231344                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 849267262093                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                70987645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1115470930843                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     59817.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78567.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        38                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10507916                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1631125                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14271057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3780575                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  969699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1114620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1174832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1096615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  881775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  699989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  542412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  458532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  408971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  434074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 870549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2583233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1388634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 442070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 371428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 311196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 239133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 140516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  45277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  23974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 109768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 149705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 179170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 198379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 218886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 225652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 233414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 214425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  39138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  23317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  17983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  31799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  38755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  43808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  47043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  48645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  49413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  49940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  50127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  50244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  51393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  58680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  33809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     66                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5795821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    198.044057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.783841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.373854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2668121     46.04%     46.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1959659     33.81%     79.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       286415      4.94%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       192798      3.33%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       197479      3.41%     91.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       107598      1.86%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        82845      1.43%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46297      0.80%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       254609      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5795821                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.514638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.257632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    306.418782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230792    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230797                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.193230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.176241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.803373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214158     92.79%     92.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1377      0.60%     93.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9379      4.06%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2961      1.28%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1290      0.56%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              665      0.29%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              394      0.17%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              267      0.12%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              109      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               96      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               46      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               25      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               15      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230797                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              908641856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4705792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239190336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               913347648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241956800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       778.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    782.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1167242323500                       # Total gap between requests
system.mem_ctrls.avgGap                      64661.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5297536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     91400896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1002176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     67776128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       705536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     63130240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       453760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     54241984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    624633600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239190336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4538505.707985650748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 78304987.113065943122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 858584.348724808660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58065172.901735089719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 604446.890627900255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 54084947.150241941214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 388745.324251797283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 46470199.352390691638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 535136176.327943027020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204919174.731612175703                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        82775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1477605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1064894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       992549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       854395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9765066                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3780575                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3618348333                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 103866109951                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1137914822                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  88333693012                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    763145437                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  83380182264                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    503686373                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  74362547080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 759505303571                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28541077542279                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43713.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70293.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     72668.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     82950.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     69225.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     84006.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     71041.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     87035.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     77777.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7549401.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20284054560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10781200320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         49463042580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9724050900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92140682400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     170596603590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     304560758880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       657550393230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.336656                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 789867168584                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38976600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 338398566416                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21098221620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11213940375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         51907314480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9784910880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92140682400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     286621366140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     206855695680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       679622131575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.245958                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 534605456868                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38976600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 593660278132                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8036758980.158731                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   50813557865.110519                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 501806883500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   154610703500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1012631631500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14298091                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14298091                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14298091                       # number of overall hits
system.cpu1.icache.overall_hits::total       14298091                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36982                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36982                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36982                       # number of overall misses
system.cpu1.icache.overall_misses::total        36982                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2678982499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2678982499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2678982499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2678982499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14335073                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14335073                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14335073                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14335073                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002580                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002580                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002580                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002580                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72440.173571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72440.173571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72440.173571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72440.173571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          140                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30040                       # number of writebacks
system.cpu1.icache.writebacks::total            30040                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6910                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6910                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6910                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6910                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30072                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30072                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30072                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30072                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2252148499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2252148499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2252148499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2252148499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002098                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002098                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002098                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002098                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74891.876131                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74891.876131                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74891.876131                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74891.876131                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30040                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14298091                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14298091                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36982                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36982                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2678982499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2678982499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14335073                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14335073                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002580                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002580                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72440.173571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72440.173571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6910                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6910                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30072                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30072                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2252148499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2252148499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002098                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002098                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74891.876131                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74891.876131                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991732                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13423578                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30040                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           446.856791                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        295200000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991732                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999742                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999742                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28700218                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28700218                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18753195                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18753195                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18753195                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18753195                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4824004                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4824004                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4824004                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4824004                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 467774722149                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 467774722149                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 467774722149                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 467774722149                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23577199                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23577199                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23577199                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23577199                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.204605                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.204605                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.204605                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.204605                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96968.145580                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96968.145580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96968.145580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96968.145580                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6379615                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       383993                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78861                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3199                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.896958                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   120.035324                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1546136                       # number of writebacks
system.cpu1.dcache.writebacks::total          1546136                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3722552                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3722552                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3722552                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3722552                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1101452                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1101452                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1101452                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1101452                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 106126143258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 106126143258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 106126143258                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 106126143258                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046717                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046717                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046717                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046717                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96351.128563                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96351.128563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96351.128563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96351.128563                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1546136                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15680131                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15680131                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2669882                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2669882                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 243840388000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 243840388000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18350013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18350013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.145498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.145498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 91330.024323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91330.024323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2053578                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2053578                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       616304                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       616304                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52496368500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52496368500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033586                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033586                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85179.340877                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85179.340877                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3073064                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3073064                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2154122                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2154122                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 223934334149                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 223934334149                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5227186                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5227186                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.412100                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.412100                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 103956.198465                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103956.198465                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1668974                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1668974                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       485148                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       485148                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53629774758                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53629774758                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092812                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092812                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110543.122424                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110543.122424                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          186                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6030000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6030000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.357006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.357006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32419.354839                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32419.354839                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3430500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3430500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.153551                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.153551                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 42881.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42881.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1170000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1170000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.443299                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.443299                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6802.325581                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6802.325581                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          172                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1031000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1031000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.443299                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.443299                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5994.186047                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5994.186047                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       419500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       419500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       386500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       386500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603707                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603707                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446500                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446500                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52231060000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52231060000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050207                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050207                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425154                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425154                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 116978.857783                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 116978.857783                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446500                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446500                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  51784560000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  51784560000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425154                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425154                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 115978.857783                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 115978.857783                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.669718                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20904721                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1547807                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.506026                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        295211500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.669718                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927179                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927179                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50804465                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50804465                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1167242335000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63268048                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11876998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61462470                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16247675                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16318265                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1064                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           621                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1685                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          109                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6285268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6285268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34702190                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28565860                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        11439                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        11439                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103890738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91537947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        90184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4640758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4398428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4000864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208684435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4432670720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3905348352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3847168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197736064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3265536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187391616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2088448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170442240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8902790144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        36354078                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242355328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        105983926                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074829                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.336483                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               99448609     93.83%     93.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5884965      5.55%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  94031      0.09%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 369642      0.35%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 184643      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2036      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          105983926                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139260607161                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2201801366                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38950570                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2002676126                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24958959                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45771983751                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51947561622                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2322955170                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45776545                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1836517282000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128505                       # Simulator instruction rate (inst/s)
host_mem_usage                                 784360                       # Number of bytes of host memory used
host_op_rate                                   129255                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19167.66                       # Real time elapsed on the host
host_tick_rate                               34916876                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463148011                       # Number of instructions simulated
sim_ops                                    2477519203                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.669275                       # Number of seconds simulated
sim_ticks                                669274947000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.134105                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               88984745                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            98724833                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10460686                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123316467                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9034401                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9138408                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          104007                       # Number of indirect misses.
system.cpu0.branchPred.lookups              167408159                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       138227                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24190                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10090338                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67321369                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9390694                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5850899                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      270248881                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           274727047                       # Number of instructions committed
system.cpu0.commit.committedOps             277628204                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1282127561                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.216537                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.914962                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1161367261     90.58%     90.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     63128061      4.92%     95.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23683486      1.85%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14627313      1.14%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4686356      0.37%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3142545      0.25%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1045384      0.08%     99.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1056461      0.08%     99.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9390694      0.73%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1282127561                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7496457                       # Number of function calls committed.
system.cpu0.commit.int_insts                263543188                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63721157                       # Number of loads committed
system.cpu0.commit.membars                    4357700                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4358535      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203531859     73.31%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63744875     22.96%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5886687      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        277628204                       # Class of committed instruction
system.cpu0.commit.refs                      69632100                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  274727047                       # Number of Instructions Simulated
system.cpu0.committedOps                    277628204                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.852651                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.852651                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            912247118                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               380570                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74862889                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             589984208                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                97353920                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                296348753                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10091874                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               412525                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9127189                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  167408159                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                101209285                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1199523099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1661896                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     686182858                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                6571                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        40312                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               20937532                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.125573                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         115130065                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          98019146                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.514706                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1325168854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.525331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.934423                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               886549430     66.90%     66.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               260333459     19.65%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               141513830     10.68%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                16994872      1.28%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5143991      0.39%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9846855      0.74%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1531398      0.12%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3232858      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22161      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1325168854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2202                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1399                       # number of floating regfile writes
system.cpu0.idleCycles                        7985662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10702835                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107602556                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.347999                       # Inst execution rate
system.cpu0.iew.exec_refs                   116637853                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7027863                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              154570620                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            124912463                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3040652                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5708817                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9462437                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          546997366                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109609990                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9600448                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            463935848                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1020286                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             55192620                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10091874                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             56741223                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1040692                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          186071                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          635                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1235                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11391                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61191306                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3551494                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1235                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4898367                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5804468                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                339553877                       # num instructions consuming a value
system.cpu0.iew.wb_count                    449927963                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754826                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256304040                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.337491                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     451225399                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               602942656                       # number of integer regfile reads
system.cpu0.int_regfile_writes              340987837                       # number of integer regfile writes
system.cpu0.ipc                              0.206073                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.206073                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4365843      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349046445     73.71%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32515      0.01%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82402      0.02%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 92      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                877      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                50      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           112963280     23.86%     98.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7043494      1.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            553      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             473536295                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2361                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4677                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2285                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2631                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1336291                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002822                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 526133     39.37%     39.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    65      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     96      0.01%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     39.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                779470     58.33%     97.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                30482      2.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               29      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             470504382                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2274347953                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    449925678                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        816364938                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 536608537                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                473536295                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10388829                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      269369165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           774894                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4537930                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    126039068                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1325168854                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.357340                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.851977                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1051976846     79.38%     79.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          147064877     11.10%     90.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84989277      6.41%     96.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22416711      1.69%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9382564      0.71%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5723097      0.43%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2574632      0.19%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             677602      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             363248      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1325168854                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.355200                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5992337                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          945642                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           124912463                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9462437                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3405                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1333154516                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5395459                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              281475589                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205289924                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5592620                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               105362713                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              60254234                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1354208                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            755124734                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             569193385                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          428388332                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                294515607                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4451845                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10091874                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             73595211                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               223098413                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2368                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       755122366                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     560127860                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3211811                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29405770                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3212826                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1820606152                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1139123588                       # The number of ROB writes
system.cpu0.timesIdled                         334345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  681                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.007878                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               89589671                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           100653642                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         11342160                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        116176297                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           9598336                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       10103957                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          505621                       # Number of indirect misses.
system.cpu1.branchPred.lookups              159821118                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       127077                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1678                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         10076285                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64207677                       # Number of branches committed
system.cpu1.commit.bw_lim_events              8960702                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5798441                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      228485457                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259458335                       # Number of instructions committed
system.cpu1.commit.committedOps             262356294                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1164877091                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.225222                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.923138                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1047179417     89.90%     89.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     63805427      5.48%     95.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22908250      1.97%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13589119      1.17%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4305088      0.37%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2649642      0.23%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       543290      0.05%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       936156      0.08%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      8960702      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1164877091                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7127943                       # Number of function calls committed.
system.cpu1.commit.int_insts                248363859                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60579483                       # Number of loads committed
system.cpu1.commit.membars                    4347251                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4347251      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192968563     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             50      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60581161     23.09%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4459173      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262356294                       # Class of committed instruction
system.cpu1.commit.refs                      65040334                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259458335                       # Number of Instructions Simulated
system.cpu1.committedOps                    262356294                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.634945                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.634945                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            805306969                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1270846                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            74094133                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             543524610                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                90189252                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                289846327                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              10076862                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               411660                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6729946                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  159821118                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 96904690                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1087052352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1637254                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     640618999                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               22685474                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132899                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         103754267                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          99188007                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.532706                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1202149356                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.544467                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.954388                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               791009028     65.80%     65.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               242825319     20.20%     86.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               136065905     11.32%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13953707      1.16%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3244314      0.27%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 8673244      0.72%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3282730      0.27%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 3088155      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6954      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1202149356                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         425716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10569695                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               100366014                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.355344                       # Inst execution rate
system.cpu1.iew.exec_refs                   106118447                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5251222                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              103013460                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            112676627                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2690847                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12201026                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7242354                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          489950218                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            100867225                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          9044059                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            427327614                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                684502                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             57976586                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              10076862                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             58906549                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       996278                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11686                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     52097144                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2781503                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           191                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4275306                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       6294389                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                305146548                       # num instructions consuming a value
system.cpu1.iew.wb_count                    413805625                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768514                       # average fanout of values written-back
system.cpu1.iew.wb_producers                234509287                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.344100                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     414822350                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               554843439                       # number of integer regfile reads
system.cpu1.int_regfile_writes              312863775                       # number of integer regfile writes
system.cpu1.ipc                              0.215752                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.215752                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4347767      1.00%      1.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            322958826     74.01%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  93      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           103802381     23.79%     98.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5262510      1.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             436371673                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1306379                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002994                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 559750     42.85%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     42.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                746614     57.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   15      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             433330285                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2077017527                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    413805625                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        717544222                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 480348627                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                436371673                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9601591                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      227593924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           818446                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3803150                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     95406150                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1202149356                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.362993                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.841374                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          945519769     78.65%     78.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          139153246     11.58%     90.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           82357266      6.85%     97.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           19662919      1.64%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7765695      0.65%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5017192      0.42%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1695577      0.14%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             628600      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             349092      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1202149356                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.362864                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5727737                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          808157                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           112676627                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7242354                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    516                       # number of misc regfile reads
system.cpu1.numCycles                      1202575072                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   135770520                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              230427912                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194355646                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3629703                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                98918344                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              56529869                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1051730                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            681041071                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             516604828                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          386971285                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                285607927                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4161644                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              10076862                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             67342375                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               192615639                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       681041071                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     509775936                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           3039603                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25839899                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       3041361                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1646754981                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1019088267                       # The number of ROB writes
system.cpu1.timesIdled                           4686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.404085                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               84426300                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            93387705                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10280978                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        106474968                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8450562                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        8503804                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           53242                       # Number of indirect misses.
system.cpu2.branchPred.lookups              147846666                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       131350                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1701                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9179364                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61488932                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9413180                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4955446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      213358507                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249463158                       # Number of instructions committed
system.cpu2.commit.committedOps             251939675                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   1017595215                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.247583                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.983746                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    907627155     89.19%     89.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     59037242      5.80%     94.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20965956      2.06%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12610469      1.24%     98.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4247546      0.42%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2264297      0.22%     98.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       483585      0.05%     98.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       945785      0.09%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9413180      0.93%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   1017595215                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6582947                       # Number of function calls committed.
system.cpu2.commit.int_insts                238579664                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58322044                       # Number of loads committed
system.cpu2.commit.membars                    3715104                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3715104      1.47%      1.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185654488     73.69%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             50      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58323745     23.15%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4246192      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251939675                       # Class of committed instruction
system.cpu2.commit.refs                      62569937                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249463158                       # Number of Instructions Simulated
system.cpu2.committedOps                    251939675                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.220190                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.220190                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            674976371                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1105943                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            71150732                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             513324700                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84332630                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                277492765                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9179861                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               477188                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6304708                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  147846666                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 90858998                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    945046484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1559983                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     598625727                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               20562950                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.140434                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          96958376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          92876862                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.568613                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        1052286335                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.578156                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.942912                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               664637364     63.16%     63.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               226803515     21.55%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               133219215     12.66%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                13220668      1.26%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2968552      0.28%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 7294674      0.69%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1871182      0.18%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2262379      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    8786      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          1052286335                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         495694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9657802                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                96119862                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.389458                       # Inst execution rate
system.cpu2.iew.exec_refs                   101905443                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5056265                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               82069557                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            107019091                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2132387                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11776418                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6681414                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          464409549                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             96849178                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8470766                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            410014906                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                588303                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             60288569                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9179861                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             61042455                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       983260                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11885                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     48697047                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2433521                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           130                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3827124                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5830678                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                290268329                       # num instructions consuming a value
system.cpu2.iew.wb_count                    396941443                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.775255                       # average fanout of values written-back
system.cpu2.iew.wb_producers                225031856                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.377040                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     397949365                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               532428904                       # number of integer regfile reads
system.cpu2.int_regfile_writes              300269835                       # number of integer regfile writes
system.cpu2.ipc                              0.236956                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.236956                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3715549      0.89%      0.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            310091203     74.10%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  70      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            99609909     23.80%     98.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5068845      1.21%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             418485672                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1410974                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003372                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 662327     46.94%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     46.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                748622     53.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   25      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             416181097                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1891513015                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    396941443                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        676879499                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 456642578                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                418485672                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7766971                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      212469874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           844362                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2811525                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     84542064                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   1052286335                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.397692                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.878852                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          807934240     76.78%     76.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          131281312     12.48%     89.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           79280570      7.53%     96.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18578313      1.77%     98.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7283648      0.69%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5140325      0.49%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1791224      0.17%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             648904      0.06%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             347799      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     1052286335                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.397505                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5019924                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          764032                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           107019091                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6681414                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    445                       # number of misc regfile reads
system.cpu2.numCycles                      1052782029                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   285562859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              215415081                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            187019583                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2837893                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92358677                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              55685061                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              1009539                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            645256095                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             489947370                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          367216449                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                273683647                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4201824                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9179861                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             65624270                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               180196866                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       645256095                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     396024799                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2320834                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 22328110                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2322951                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1473478254                       # The number of ROB reads
system.cpu2.rob.rob_writes                  965395979                       # The number of ROB writes
system.cpu2.timesIdled                           4932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.342900                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               74422716                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            81476191                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7657144                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         94455622                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6511050                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6527279                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           16229                       # Number of indirect misses.
system.cpu3.branchPred.lookups              130702515                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       127168                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1698                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7430733                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58326026                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10711869                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3783605                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      204154387                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238487775                       # Number of instructions committed
system.cpu3.commit.committedOps             240378329                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    861991831                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.278864                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.091755                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    766055037     88.87%     88.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     48824570      5.66%     94.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17523531      2.03%     96.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11242760      1.30%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3870222      0.45%     98.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2063467      0.24%     98.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       617383      0.07%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1082992      0.13%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10711869      1.24%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    861991831                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5756065                       # Number of function calls committed.
system.cpu3.commit.int_insts                227892722                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55640672                       # Number of loads committed
system.cpu3.commit.membars                    2836139                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2836139      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       177932889     74.02%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             76      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55642370     23.15%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3966759      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240378329                       # Class of committed instruction
system.cpu3.commit.refs                      59609129                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238487775                       # Number of Instructions Simulated
system.cpu3.committedOps                    240378329                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.751631                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.751631                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            559335561                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               228559                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            64906271                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             476350676                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71033480                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                249489309                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7431308                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               205881                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              6970406                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  130702515                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 78582155                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    804030408                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1372210                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     538952470                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               15315438                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.146082                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          82571937                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          80933766                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.602371                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         894260064                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.610414                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.943613                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               542875690     60.71%     60.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               205659349     23.00%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               123787924     13.84%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 9846408      1.10%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2538052      0.28%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6187672      0.69%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1553514      0.17%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1808597      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2858      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           894260064                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         458088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7930515                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                90792141                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.437432                       # Inst execution rate
system.cpu3.iew.exec_refs                    97287405                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4772935                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81637088                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            101990967                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1755092                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4526263                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6346676                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          443754576                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             92514470                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7539534                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            391378451                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                662695                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             58701486                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7431308                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             59564443                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       950000                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12196                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     46350295                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2378219                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           139                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3338679                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4591836                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                280754283                       # num instructions consuming a value
system.cpu3.iew.wb_count                    379202998                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.773967                       # average fanout of values written-back
system.cpu3.iew.wb_producers                217294544                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.423824                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     380373438                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               509201299                       # number of integer regfile reads
system.cpu3.int_regfile_writes              288126672                       # number of integer regfile writes
system.cpu3.ipc                              0.266551                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.266551                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2836640      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            296082512     74.22%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 114      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            95213739     23.87%     98.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4784884      1.20%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             398917985                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1610581                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004037                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 868329     53.91%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     53.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                742224     46.08%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   28      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             397691926                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1694544005                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    379202998                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        647130922                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 437625783                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                398917985                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6128793                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      203376247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           837390                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2345188                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     82864160                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    894260064                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.446087                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.945796                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          668168027     74.72%     74.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          118553100     13.26%     87.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72791412      8.14%     96.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18222481      2.04%     98.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7599193      0.85%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5226384      0.58%     99.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2654222      0.30%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             701366      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             343879      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      894260064                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.445859                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4640912                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          813934                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           101990967                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6346676                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    501                       # number of misc regfile reads
system.cpu3.numCycles                       894718152                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   443627441                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              217213586                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179073174                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2901008                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77320275                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              55413381                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               985476                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            609502070                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             460804365                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          348566639                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                247915235                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4349817                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7431308                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             65504585                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               169493465                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       609502070                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     278875075                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1901998                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 21856812                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1904232                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1295809636                       # The number of ROB reads
system.cpu3.rob.rob_writes                  921537982                       # The number of ROB writes
system.cpu3.timesIdled                           4980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         48500659                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             14065166                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            66542838                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            2748854                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3942189                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     70098197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     139235345                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2405314                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1272267                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31081182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26140394                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64355648                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27412661                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           69965822                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5165917                       # Transaction distribution
system.membus.trans_dist::CleanEvict         63984882                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            16789                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5464                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95767                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95692                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      69965824                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           563                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    209296720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              209296720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4814555584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4814555584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4419                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          70084407                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                70084407    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            70084407                       # Request fanout histogram
system.membus.respLayer1.occupancy       361089679220                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             54.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        181327033656                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                588                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          295                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    484352815.254237                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1380077887.296861                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          295    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5936219500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            295                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   526390866500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 142884080500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     90852846                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        90852846                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     90852846                       # number of overall hits
system.cpu2.icache.overall_hits::total       90852846                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6152                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6152                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6152                       # number of overall misses
system.cpu2.icache.overall_misses::total         6152                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    456015000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    456015000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    456015000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    456015000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     90858998                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     90858998                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     90858998                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     90858998                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000068                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000068                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 74124.674902                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74124.674902                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 74124.674902                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74124.674902                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1011                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    67.400000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5789                       # number of writebacks
system.cpu2.icache.writebacks::total             5789                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          363                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          363                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          363                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          363                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5789                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5789                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5789                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5789                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    429938000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    429938000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    429938000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    429938000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 74268.094662                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 74268.094662                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 74268.094662                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 74268.094662                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5789                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     90852846                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       90852846                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6152                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6152                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    456015000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    456015000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     90858998                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     90858998                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 74124.674902                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74124.674902                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          363                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          363                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5789                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5789                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    429938000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    429938000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 74268.094662                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 74268.094662                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           91212538                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5821                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15669.565023                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        181723785                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       181723785                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     78545224                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78545224                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     78545224                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78545224                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     15327625                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      15327625                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     15327625                       # number of overall misses
system.cpu2.dcache.overall_misses::total     15327625                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1511552431070                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1511552431070                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1511552431070                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1511552431070                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     93872849                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     93872849                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     93872849                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     93872849                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.163281                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.163281                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.163281                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.163281                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 98616.219478                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98616.219478                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 98616.219478                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98616.219478                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     96116560                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       312291                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1115681                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3917                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    86.150575                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.727087                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6944147                       # number of writebacks
system.cpu2.dcache.writebacks::total          6944147                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      8374880                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8374880                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      8374880                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8374880                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6952745                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6952745                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6952745                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6952745                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 802205144665                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 802205144665                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 802205144665                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 802205144665                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.074066                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.074066                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.074066                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.074066                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115379.629868                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115379.629868                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115379.629868                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115379.629868                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6944146                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76588418                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76588418                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     14276435                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     14276435                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1424273829000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1424273829000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     90864853                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     90864853                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.157117                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.157117                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99763.969717                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99763.969717                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7437978                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7437978                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6838457                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6838457                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 793809443500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 793809443500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.075260                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.075260                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 116080.198135                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116080.198135                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1956806                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1956806                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1051190                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1051190                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  87278602070                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  87278602070                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3007996                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3007996                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.349465                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.349465                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 83028.379332                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83028.379332                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       936902                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       936902                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114288                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114288                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   8395701165                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   8395701165                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037995                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037995                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 73460.915975                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73460.915975                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1234759                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1234759                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3823                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3823                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     84045000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     84045000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1238582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1238582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003087                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003087                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21984.043945                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21984.043945                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          287                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          287                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3536                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3536                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     75335000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     75335000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002855                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002855                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 21305.147059                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21305.147059                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1236520                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1236520                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1603                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1603                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     30377000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     30377000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1238123                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1238123                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001295                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001295                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 18950.093575                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 18950.093575                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1588                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1588                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     28851000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     28851000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001283                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001283                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 18168.136020                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18168.136020                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       669000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       669000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       607000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       607000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          356                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            356                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1345                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1345                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     60332999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     60332999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1701                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1701                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.790711                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.790711                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 44857.248327                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 44857.248327                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1345                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1345                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     58987999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     58987999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.790711                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.790711                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 43857.248327                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 43857.248327                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.482530                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87991704                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6952752                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.655666                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.482530                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983829                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983829                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        199655230                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       199655230                       # Number of data accesses
system.cpu3.numPwrStateTransitions                542                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          272                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    815867670.955882                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2131143374.437175                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          272    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8208026000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            272                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   447358940500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 221916006500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     78575956                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        78575956                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     78575956                       # number of overall hits
system.cpu3.icache.overall_hits::total       78575956                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6199                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6199                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6199                       # number of overall misses
system.cpu3.icache.overall_misses::total         6199                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    418432500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    418432500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    418432500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    418432500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     78582155                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     78582155                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     78582155                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     78582155                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst        67500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        67500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst        67500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        67500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          406                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          406                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5799                       # number of writebacks
system.cpu3.icache.writebacks::total             5799                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          400                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          400                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          400                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          400                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5799                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5799                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5799                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5799                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    392113500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    392113500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    392113500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    392113500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 67617.434040                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67617.434040                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 67617.434040                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67617.434040                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5799                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     78575956                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       78575956                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6199                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6199                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    418432500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    418432500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     78582155                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     78582155                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst        67500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        67500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          400                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          400                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5799                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5799                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    392113500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    392113500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 67617.434040                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67617.434040                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           79631489                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5831                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13656.575030                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        157170109                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       157170109                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     75023430                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        75023430                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     75023430                       # number of overall hits
system.cpu3.dcache.overall_hits::total       75023430                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     14895413                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      14895413                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     14895413                       # number of overall misses
system.cpu3.dcache.overall_misses::total     14895413                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1441403718139                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1441403718139                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1441403718139                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1441403718139                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     89918843                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     89918843                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     89918843                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     89918843                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.165654                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.165654                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.165654                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.165654                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 96768.294920                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96768.294920                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 96768.294920                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96768.294920                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     92445801                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       297489                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1071988                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3740                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.237720                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    79.542513                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6203864                       # number of writebacks
system.cpu3.dcache.writebacks::total          6203864                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      8682974                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      8682974                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      8682974                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      8682974                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6212439                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6212439                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6212439                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6212439                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 714613297221                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 714613297221                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 714613297221                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 714613297221                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.069089                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.069089                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.069089                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.069089                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115029.426803                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115029.426803                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115029.426803                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115029.426803                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6203863                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     73046941                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       73046941                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     13850410                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     13850410                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1351975832500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1351975832500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     86897351                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86897351                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.159388                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.159388                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 97612.693956                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97612.693956                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7752089                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7752089                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6098321                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6098321                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 706032911500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 706032911500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.070178                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.070178                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115774.966831                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115774.966831                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1976489                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1976489                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1045003                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1045003                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  89427885639                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  89427885639                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021492                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021492                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.345857                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.345857                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 85576.678382                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85576.678382                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       930885                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       930885                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114118                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114118                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8580385721                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8580385721                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037769                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037769                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 75188.714497                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75188.714497                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       941980                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       941980                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3643                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3643                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     82972000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     82972000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       945623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       945623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003852                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003852                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22775.734285                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22775.734285                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          266                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          266                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3377                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3377                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     71680000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     71680000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003571                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003571                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 21225.940184                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21225.940184                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       943791                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       943791                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1427                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1427                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     27018000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     27018000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       945218                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       945218                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001510                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001510                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 18933.426769                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 18933.426769                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1414                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1414                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     25670000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     25670000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001496                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001496                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 18154.172560                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 18154.172560                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       858000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       858000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       792000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       792000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          374                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            374                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1324                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1324                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     61979499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     61979499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1698                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1698                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.779741                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.779741                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 46812.310423                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 46812.310423                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1324                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1324                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     60655499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     60655499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.779741                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.779741                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 45812.310423                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 45812.310423                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.473398                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           83142555                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6212475                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.383161                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.473398                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.983544                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983544                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        189835214                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       189835214                       # Number of data accesses
system.cpu0.numPwrStateTransitions                168                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    32116327.380952                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   33068320.811589                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           84    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    166672500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   666577175500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2697771500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    100758116                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       100758116                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    100758116                       # number of overall hits
system.cpu0.icache.overall_hits::total      100758116                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       451168                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        451168                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       451168                       # number of overall misses
system.cpu0.icache.overall_misses::total       451168                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10234046499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10234046499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10234046499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10234046499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    101209284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    101209284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    101209284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    101209284                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004458                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004458                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004458                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004458                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22683.449400                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22683.449400                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22683.449400                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22683.449400                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3179                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.460317                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       407392                       # number of writebacks
system.cpu0.icache.writebacks::total           407392                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43774                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43774                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43774                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43774                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       407394                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       407394                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       407394                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       407394                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9078244999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9078244999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9078244999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9078244999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004025                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22283.698334                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22283.698334                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22283.698334                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22283.698334                       # average overall mshr miss latency
system.cpu0.icache.replacements                407392                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    100758116                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      100758116                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       451168                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       451168                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10234046499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10234046499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    101209284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    101209284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004458                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004458                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22683.449400                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22683.449400                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43774                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43774                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       407394                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       407394                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9078244999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9078244999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22283.698334                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22283.698334                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101165744                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           407426                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           248.304585                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        202825962                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       202825962                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89652587                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89652587                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89652587                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89652587                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17996801                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17996801                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17996801                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17996801                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1695731837981                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1695731837981                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1695731837981                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1695731837981                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    107649388                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107649388                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    107649388                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107649388                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167180                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167180                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167180                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167180                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 94224.070043                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94224.070043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 94224.070043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94224.070043                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    104028515                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       242078                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1281037                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3203                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    81.206487                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.578520                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9584769                       # number of writebacks
system.cpu0.dcache.writebacks::total          9584769                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8405436                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8405436                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8405436                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8405436                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9591365                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9591365                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9591365                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9591365                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1016751562843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1016751562843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1016751562843                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1016751562843                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.089098                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.089098                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.089098                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089098                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 106006.972192                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106006.972192                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 106006.972192                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106006.972192                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9584768                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86444890                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86444890                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16785238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16785238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1600742612500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1600742612500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103230128                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103230128                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.162600                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.162600                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 95366.095643                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95366.095643                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7363683                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7363683                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9421555                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9421555                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1006408450500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1006408450500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091267                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091267                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 106819.781926                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106819.781926                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3207697                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3207697                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1211563                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1211563                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  94989225481                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  94989225481                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419260                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419260                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.274155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.274155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78402.217203                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78402.217203                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1041753                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1041753                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       169810                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       169810                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  10343112343                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10343112343                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038425                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038425                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60909.913097                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60909.913097                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1475755                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1475755                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         9043                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9043                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    131825000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    131825000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1484798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1484798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006090                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006090                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14577.573814                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14577.573814                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5597                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5597                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3446                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3446                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     68745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     68745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002321                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002321                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19949.216483                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19949.216483                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1465937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1465937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1541                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1541                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     31891000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     31891000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1467478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1467478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001050                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001050                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 20695.003245                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20695.003245                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1531                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1531                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     30367000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     30367000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001043                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001043                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 19834.748530                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19834.748530                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        99500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        99500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2959                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2959                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     84136997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     84136997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24190                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24190                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.122323                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.122323                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 28434.267320                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 28434.267320                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2959                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2959                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     81177997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     81177997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.122323                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.122323                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 27434.267320                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 27434.267320                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986860                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          102233250                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9592192                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.657965                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986860                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999589                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999589                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        230843868                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       230843868                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              360862                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1728947                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1278381                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2036                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1109296                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1061859                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5545963                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             360862                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1728947                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2291                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1278381                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2036                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1109296                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2291                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1061859                       # number of overall hits
system.l2.overall_hits::total                 5545963                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             46533                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7851188                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3537                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6679915                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3753                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           5831530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5138600                       # number of demand (read+write) misses
system.l2.demand_misses::total               25558564                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            46533                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7851188                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3537                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6679915                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3753                       # number of overall misses
system.l2.overall_misses::.cpu2.data          5831530                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3508                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5138600                       # number of overall misses
system.l2.overall_misses::total              25558564                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4117386942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 971664536562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    354482969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 860202500939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    396088975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 768723167695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    354866468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 683076934002                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3288889964552                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4117386942                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 971664536562                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    354482969                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 860202500939                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    396088975                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 768723167695                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    354866468                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 683076934002                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3288889964552                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          407395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9580135                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5828                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7958296                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5789                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6940826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6200459                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31104527                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         407395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9580135                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5828                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7958296                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5789                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6940826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6200459                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31104527                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.114221                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.819528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.606898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.839365                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.648298                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.840178                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.604932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.828745                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.821699                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.114221                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.819528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.606898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.839365                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.648298                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.840178                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.604932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.828745                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.821699                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88483.161240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 123760.192287                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100221.365281                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128774.468079                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 105539.295230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 131821.866250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101159.198404                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 132930.551902                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128680.545767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88483.161240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 123760.192287                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100221.365281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128774.468079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 105539.295230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 131821.866250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101159.198404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 132930.551902                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128680.545767                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           59659712                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3821239                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.612662                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  42362023                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5165916                       # number of writebacks
system.l2.writebacks::total                   5165916                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            232                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         103565                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            546                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96762                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            602                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          91771                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            520                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          96676                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              390674                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           232                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        103565                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           546                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96762                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           602                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         91771                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           520                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         96676                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             390674                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        46301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7747623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6583153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      5739759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5041924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          25167890                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        46301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7747623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6583153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      5739759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5041924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     45457155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         70625045                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3640468444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 885561107073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    285034469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 786254339946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    318826476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 703498727832                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    287090475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 624453317446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3004298912161                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3640468444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 885561107073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    285034469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 786254339946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    318826476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 703498727832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    287090475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 624453317446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4826320429692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7830619341853                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.113651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.808718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.513212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.827206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.544308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.826956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.515261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.813153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.809139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.113651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.808718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.513212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.827206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.544308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.826956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.515261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.813153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.270571                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78626.129976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114301.006525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95297.381812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 119434.310572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 101182.632815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 122565.900037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 96081.149598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 123852.187666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119370.313211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78626.129976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114301.006525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95297.381812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 119434.310572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 101182.632815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 122565.900037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 96081.149598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 123852.187666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 106172.954064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110875.955433                       # average overall mshr miss latency
system.l2.replacements                       95730191                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5466686                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5466686                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5466686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5466686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24278938                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24278938                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24278938                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24278938                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     45457155                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       45457155                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4826320429692                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4826320429692                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 106172.954064                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 106172.954064                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1621                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2355                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1577                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1353                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6906                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3485                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          5414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3016                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2891                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              14806                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     74126956                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    103972384                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     57633442                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     53980440                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    289713222                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7769                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4593                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4244                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21712                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.682530                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.696872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.656651                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.681197                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.681927                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21270.288666                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 19204.356114                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 19109.231432                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 18671.892079                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19567.285020                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           28                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           69                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           24                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           26                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             147                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3457                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         5345                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         2992                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2865                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         14659                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     71635971                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    112520946                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     61850478                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     59202470                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    305209865                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.677047                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.687991                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.651426                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.675071                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.675157                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20722.004918                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21051.626941                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20671.951203                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20664.038394                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20820.647043                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           130                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           175                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           175                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           128                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                608                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          782                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          911                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          743                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          657                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3093                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9770494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     12022990                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8633488                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      7244492                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     37671464                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          912                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1086                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          918                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          785                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3701                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.857456                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.838858                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.809368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.836943                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.835720                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 12494.237852                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 13197.574094                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 11619.768506                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 11026.624049                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 12179.587456                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            66                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          761                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          895                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          726                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          645                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3027                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     16636994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     18872999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     15522493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     13492493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     64524979                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.834430                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.824125                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.790850                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.821656                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.817887                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21862.015769                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21087.149721                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21380.844353                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20918.593798                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21316.478031                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            91993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            51906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            52009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            52017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                247925                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          74534                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          58697                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          58895                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          58776                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              250902                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8834904407                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7458427857                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7533683438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7718607408                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31545623110                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       166527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            498827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.447579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.530700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.531045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.530503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.502984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118535.224287                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127066.593812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127917.199049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 131322.434463                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125728.862703                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        41495                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        38205                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        38555                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        38003                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           156258                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        33039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        20340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        20773                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          94644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4192213644                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3258416116                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   3250977190                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   3345014170                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14046621120                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.198400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.185275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.183402                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.187494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.189733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 126886.819940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 159009.179973                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 159831.720256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 161027.014394                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 148415.336630                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        360862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2036                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             367480                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        46533                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3537                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3753                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4117386942                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    354482969                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    396088975                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    354866468                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5222825354                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       407395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5828                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         424811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.114221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.606898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.648298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.604932                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.134956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88483.161240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100221.365281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 105539.295230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101159.198404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91099.498596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          232                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          546                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          602                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          520                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1900                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        46301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2991                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2988                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        55431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3640468444                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    285034469                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    318826476                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    287090475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4531419864                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.113651                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.513212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.544308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.515261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.130484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78626.129976                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95297.381812                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 101182.632815                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 96081.149598                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81748.838448                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1636954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1226475                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1057287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1009842                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4930558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7776654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6621218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      5772635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5079824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        25250331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 962829632155                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 852744073082                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 761189484257                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 675358326594                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3252121516088                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9413608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7847693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6829922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6089666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30180889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.826108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.843715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.845198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.834171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.836633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123810.270092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 128789.608359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 131861.703409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 132949.158592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128795.203361                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        62070                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        58557                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        53216                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        58673                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       232516                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7714584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6562661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      5719419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5021151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     25017815                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 881368893429                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 782995923830                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 700247750642                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 621108303276                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2985720871177                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.819514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.836254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.837406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.824536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.828929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114247.105668                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 119310.737494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 122433.371404                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 123698.391719                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 119343.790462                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          561                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          114                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          128                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          129                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               932                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          538                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          183                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          154                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          173                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1048                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15886450                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4437958                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      3727450                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      5399194                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     29451052                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1099                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          297                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          282                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          302                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1980                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.489536                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.616162                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.546099                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.572848                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.529293                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29528.717472                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24251.136612                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 24204.220779                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 31209.213873                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28102.148855                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          293                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           62                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           65                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           69                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          489                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          245                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           89                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          104                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          559                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5026468                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2599459                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1914972                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      2221220                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11762119                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.222930                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.407407                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.315603                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.344371                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.282323                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20516.195918                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21483.132231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21516.539326                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21357.884615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21041.357782                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999852                       # Cycle average of tags in use
system.l2.tags.total_refs                   105371931                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  95731672                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.100701                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.988037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.217436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.718294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.070535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.089846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.563516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.341041                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.265438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.104973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.063602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.048279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.040055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.474079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 582754016                       # Number of tag accesses
system.l2.tags.data_accesses                582754016                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2963520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     495891584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        191424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     421352192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        201664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     367375296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        191232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     322716096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2873053888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4483936896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2963520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       191424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       201664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       191232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3547840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330618688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330618688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          46305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7748306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6583628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        5740239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5042439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     44891467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            70061514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5165917                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5165917                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4427956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        740938513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           286017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        629565164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           301317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        548915356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           285730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        482187623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4292785649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6699693326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4427956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       286017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       301317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       285730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5301020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      493995315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            493995315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      493995315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4427956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       740938513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          286017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       629565164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          301317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       548915356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          285730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       482187623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4292785649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7193688641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5153372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     46306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7697897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6563375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   5717321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5021535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  44808166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000642479500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319463                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319463                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            82769799                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4875506                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    70061516                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5165917                       # Number of write requests accepted
system.mem_ctrls.readBursts                  70061516                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5165917                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 197786                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12545                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4264270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4182000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4162128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4074301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4154803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5078959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4780244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4632553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4664776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4909694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4636698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4472975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4031362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3997460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3905106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3916401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293865                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4050811653890                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               349318650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5360756591390                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     57981.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76731.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       139                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 45693734                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3235814                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              70061516                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5165917                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2099009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2736630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2736361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2840103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2635111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2604547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2501510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2475443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2438244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2616609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5199252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               14242665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               13962094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4132416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2744103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1896567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1129231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 591054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 192051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  90730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  90280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 162263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 210020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 238682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 256384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 267964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 276271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 282015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 286987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 292419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 291417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 292276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 292194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 292596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 292977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 294919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 100028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  70959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  55177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  45543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  38987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  34740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  37531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  38960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  39198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  39297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  39755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  40344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  40707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  40487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  40178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  39960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  40685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  40206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  41284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  39974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  38732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  37156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  20887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    250                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     26087554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.037776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.904732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   185.002189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8916844     34.18%     34.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11556750     44.30%     78.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1927124      7.39%     85.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1272203      4.88%     90.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1197873      4.59%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       549965      2.11%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       245135      0.94%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       109813      0.42%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       311847      1.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     26087554                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     218.691304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.252554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        169961     53.20%     53.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        68539     21.45%     74.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        38407     12.02%     86.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        15787      4.94%     91.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         7361      2.30%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         4485      1.40%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         3411      1.07%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         2631      0.82%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         2120      0.66%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1671      0.52%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1227      0.38%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          945      0.30%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          694      0.22%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          599      0.19%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          451      0.14%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          361      0.11%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          230      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          187      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431          135      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           91      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           87      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           34      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           28      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319463                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.131349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.119505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.672888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           302895     94.81%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4156      1.30%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6167      1.93%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3148      0.99%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1541      0.48%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              718      0.22%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              364      0.11%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              177      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              118      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               67      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               46      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319463                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4471278720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12658304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329815616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4483937024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330618688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6680.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       492.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6699.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    494.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        56.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    52.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  669274943000                       # Total gap between requests
system.mem_ctrls.avgGap                       8896.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2963584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    492665408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       191424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    420056000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       201664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    365908544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       191232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    321378240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2867722624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329815616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4428051.600144536234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 736118108.422187805176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 286016.981299017614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 627628453.571862101555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 301317.120719894534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 546723802.586920976639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 285730.103684876172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 480188660.042581856251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4284819918.711225986481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 492795401.170156121254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        46306                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7748306                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6583628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      5740239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5042439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     44891468                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5165917                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1724253654                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 562919799979                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    158740812                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 511641559407                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    185795313                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 464010379795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    161303781                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 414035188544                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3405919570105                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18847536595110                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37236.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     72650.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53072.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     77714.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     58963.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     80834.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53983.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     82110.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     75870.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3648439.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          92455096020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          49141056525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        246576130080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13245342840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      52831995840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     303318254730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1575681120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       759143557155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1134.277565                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1636695666                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22348560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 645289691334                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          93810018120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          49861210905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        252250880700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13655243340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      52831995840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     302399418720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2349437760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       767158205385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1146.252686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3660256912                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22348560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 643266130088                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                546                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          274                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    248129737.226277                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   665901181.999886                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          274    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2766567500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            274                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   601287399000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  67987548000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     96898424                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        96898424                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     96898424                       # number of overall hits
system.cpu1.icache.overall_hits::total       96898424                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6266                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6266                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6266                       # number of overall misses
system.cpu1.icache.overall_misses::total         6266                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    421233000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    421233000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    421233000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    421233000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     96904690                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     96904690                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     96904690                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     96904690                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000065                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000065                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67225.183530                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67225.183530                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67225.183530                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67225.183530                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          481                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    68.714286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5828                       # number of writebacks
system.cpu1.icache.writebacks::total             5828                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          438                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          438                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          438                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          438                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5828                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5828                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5828                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5828                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    391738000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    391738000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    391738000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    391738000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67216.540837                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67216.540837                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67216.540837                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67216.540837                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5828                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     96898424                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       96898424                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6266                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6266                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    421233000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    421233000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     96904690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     96904690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67225.183530                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67225.183530                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          438                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          438                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5828                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5828                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    391738000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    391738000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67216.540837                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67216.540837                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           97808837                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5860                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16690.927816                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        193815208                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       193815208                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     81564519                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81564519                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     81564519                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81564519                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16117564                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16117564                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16117564                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16117564                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1578854137143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1578854137143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1578854137143                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1578854137143                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     97682083                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     97682083                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     97682083                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97682083                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.165000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.165000                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.165000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.165000                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97958.608208                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97958.608208                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97958.608208                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97958.608208                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     97959913                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       252371                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1150905                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3166                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    85.115551                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.712887                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7960656                       # number of writebacks
system.cpu1.dcache.writebacks::total          7960656                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8148096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8148096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8148096                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8148096                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7969468                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7969468                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7969468                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7969468                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 897480753743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 897480753743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 897480753743                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 897480753743                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.081586                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.081586                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.081586                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.081586                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 112614.888942                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112614.888942                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 112614.888942                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112614.888942                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7960655                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     79605731                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       79605731                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15066175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15066175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1492196184500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1492196184500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     94671906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     94671906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159141                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159141                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99042.801806                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99042.801806                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7214031                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7214031                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7852144                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7852144                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 889057080500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 889057080500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.082941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.082941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 113224.754984                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 113224.754984                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1958788                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1958788                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1051389                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1051389                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  86657952643                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  86657952643                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010177                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010177                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.349278                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.349278                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82422.350474                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82422.350474                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       934065                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       934065                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117324                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117324                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8423673243                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8423673243                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038976                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038976                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71798.380920                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71798.380920                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1445641                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1445641                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3798                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3798                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     79788500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     79788500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1449439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1449439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002620                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002620                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21008.030542                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21008.030542                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          304                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          304                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3494                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3494                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     70722500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     70722500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002411                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002411                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 20241.127647                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20241.127647                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1447167                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1447167                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1759                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1759                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     36822000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     36822000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1448926                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1448926                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001214                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001214                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20933.484935                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20933.484935                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1743                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1743                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     35134000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     35134000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001203                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001203                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 20157.200229                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20157.200229                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       655000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       655000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       600000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       600000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          328                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            328                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1350                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1350                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     56245000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     56245000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1678                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1678                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.804529                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.804529                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41662.962963                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41662.962963                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1350                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1350                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     54895000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     54895000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.804529                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.804529                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40662.962963                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40662.962963                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.953976                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           92458974                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7966227                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.606369                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.953976                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998562                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998562                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        209130451                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       209130451                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 669274947000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30646097                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10632602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25651538                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        90564275                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         69450465                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              29                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23671                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6086                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29757                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           500074                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          500074                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        424811                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30221289                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1980                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1980                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1222181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28771341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23904210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20850040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18628253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93428273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52146304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1226554176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       745984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1018813248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       740992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    888638528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       742272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    793876352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3982257856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       165226866                       # Total snoops (count)
system.tol2bus.snoopTraffic                 333298048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        197584342                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.169487                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.466690                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              168659058     85.36%     85.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26704811     13.52%     98.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 584058      0.30%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 930588      0.47%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 705826      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          197584342                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64285313658                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10447340623                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8985750                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9335117872                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8955892                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14407849486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         611275123                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11970444153                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9020285                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            43518                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
