{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628989266120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628989266120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 14 18:01:06 2021 " "Processing started: Sat Aug 14 18:01:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628989266120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989266120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPRO_System -c FPRO_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPRO_System -c FPRO_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989266120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628989266999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628989266999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/fpro.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/fpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro " "Found entity 1: fpro" {  } { { "fpro/synthesis/fpro.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fpro/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fpro/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_irq_mapper " "Found entity 1: fpro_irq_mapper" {  } { { "fpro/synthesis/submodules/fpro_irq_mapper.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0 " "Found entity 1: fpro_mm_interconnect_0" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter_004" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fpro/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "fpro/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "fpro/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_rsp_mux " "Found entity 1: fpro_mm_interconnect_0_rsp_mux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fpro/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276605 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fpro/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_rsp_demux " "Found entity 1: fpro_mm_interconnect_0_rsp_demux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_cmd_mux " "Found entity 1: fpro_mm_interconnect_0_cmd_mux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_cmd_demux " "Found entity 1: fpro_mm_interconnect_0_cmd_demux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276667 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276667 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276667 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276667 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628989276683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "fpro/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "fpro/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628989276705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "fpro/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "fpro/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpro_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628989276721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpro_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628989276721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_router_006_default_decode " "Found entity 1: fpro_mm_interconnect_0_router_006_default_decode" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276721 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_mm_interconnect_0_router_006 " "Found entity 2: fpro_mm_interconnect_0_router_006" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpro_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628989276721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpro_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628989276721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_router_002_default_decode " "Found entity 1: fpro_mm_interconnect_0_router_002_default_decode" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276736 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_mm_interconnect_0_router_002 " "Found entity 2: fpro_mm_interconnect_0_router_002" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpro_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628989276736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpro_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628989276736 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 fpro_mm_interconnect_0_router.sv(233) " "Verilog HDL Expression warning at fpro_mm_interconnect_0_router.sv(233): truncated literal to match 32 bits" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 233 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1628989276736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_router_default_decode " "Found entity 1: fpro_mm_interconnect_0_router_default_decode" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276736 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_mm_interconnect_0_router " "Found entity 2: fpro_mm_interconnect_0_router" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fpro/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fpro/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fpro/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fpro/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fpro/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_sysid_qsys_0 " "Found entity 1: fpro_sysid_qsys_0" {  } { { "fpro/synthesis/submodules/fpro_sysid_qsys_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file fpro/synthesis/submodules/fpro_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_sdram_pll_dffpipe_l2c " "Found entity 1: fpro_sdram_pll_dffpipe_l2c" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276821 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_sdram_pll_stdsync_sv6 " "Found entity 2: fpro_sdram_pll_stdsync_sv6" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276821 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpro_sdram_pll_altpll_vg92 " "Found entity 3: fpro_sdram_pll_altpll_vg92" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276821 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpro_sdram_pll " "Found entity 4: fpro_sdram_pll" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_sdram_input_efifo_module " "Found entity 1: fpro_sdram_input_efifo_module" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276837 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_sdram " "Found entity 2: fpro_sdram" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_onchip_memory2_0 " "Found entity 1: fpro_onchip_memory2_0" {  } { { "fpro/synthesis/submodules/fpro_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0 " "Found entity 1: fpro_nios2_gen2_0" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: fpro_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: fpro_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpro_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: fpro_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpro_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: fpro_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpro_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: fpro_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpro_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: fpro_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpro_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: fpro_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpro_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: fpro_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpro_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: fpro_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpro_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: fpro_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpro_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: fpro_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpro_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: fpro_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpro_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: fpro_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpro_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: fpro_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpro_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: fpro_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpro_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: fpro_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpro_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: fpro_nios2_gen2_0_cpu_nios2_oci" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpro_nios2_gen2_0_cpu " "Found entity 21: fpro_nios2_gen2_0_cpu" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: fpro_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: fpro_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: fpro_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_test_bench " "Found entity 1: fpro_nios2_gen2_0_cpu_test_bench" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/avalon_to_fpro_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/avalon_to_fpro_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_to_fpro_bridge " "Found entity 1: avalon_to_fpro_bridge" {  } { { "fpro/synthesis/submodules/avalon_to_fpro_bridge.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/avalon_to_fpro_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_gpo.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_gpo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_gpo " "Found entity 1: chu_gpo" {  } { { "chu_gpo.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_gpo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_timer " "Found entity 1: chu_timer" {  } { { "chu_timer.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_mmio_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_mmio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_mmio_controller " "Found entity 1: chu_mmio_controller" {  } { { "chu_mmio_controller.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_mmio_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_gpi.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_gpi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_gpi " "Found entity 1: chu_gpi" {  } { { "chu_gpi.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_gpi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio_sys_vanilla.sv 1 1 " "Found 1 design units, including 1 entities, in source file mmio_sys_vanilla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mmio_sys_vanilla " "Found entity 1: mmio_sys_vanilla" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "baud_gen.sv" "" { Text "C:/Users/augh/Documents/FPRO/baud_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifocontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifocontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifoController " "Found entity 1: fifoController" {  } { { "fifoController.sv" "" { Text "C:/Users/augh/Documents/FPRO/fifoController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/augh/Documents/FPRO/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989276990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989276990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.sv" "" { Text "C:/Users/augh/Documents/FPRO/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989277006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989277006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989277006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989277006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_uart " "Found entity 1: chu_uart" {  } { { "chu_uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989277022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989277022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_to_fpro_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_to_fpro_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_to_fpro_bridge " "Found entity 1: avalon_to_fpro_bridge" {  } { { "avalon_to_fpro_bridge.sv" "" { Text "C:/Users/augh/Documents/FPRO/avalon_to_fpro_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989277022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989277022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcs_top_vanilla.sv 1 1 " "Found 1 design units, including 1 entities, in source file mcs_top_vanilla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcs_top_vanilla " "Found entity 1: mcs_top_vanilla" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989277022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989277022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_done_tick uart.sv(42) " "Verilog HDL Implicit Net warning at uart.sv(42): created implicit net for \"wr_done_tick\"" {  } { { "uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset mcs_top_vanilla.sv(44) " "Verilog HDL Implicit Net warning at mcs_top_vanilla.sv(44): created implicit net for \"reset\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277022 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(318) " "Verilog HDL or VHDL warning at fpro_sdram.v(318): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628989277037 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(328) " "Verilog HDL or VHDL warning at fpro_sdram.v(328): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628989277037 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(338) " "Verilog HDL or VHDL warning at fpro_sdram.v(338): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628989277037 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(682) " "Verilog HDL or VHDL warning at fpro_sdram.v(682): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628989277037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcs_top_vanilla " "Elaborating entity \"mcs_top_vanilla\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628989277269 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcs_top_vanilla.sv(18) " "Output port \"HEX0\" at mcs_top_vanilla.sv(18) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628989277269 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcs_top_vanilla.sv(19) " "Output port \"HEX1\" at mcs_top_vanilla.sv(19) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628989277269 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcs_top_vanilla.sv(20) " "Output port \"HEX2\" at mcs_top_vanilla.sv(20) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628989277269 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcs_top_vanilla.sv(21) " "Output port \"HEX3\" at mcs_top_vanilla.sv(21) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628989277269 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 mcs_top_vanilla.sv(22) " "Output port \"HEX4\" at mcs_top_vanilla.sv(22) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628989277269 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 mcs_top_vanilla.sv(23) " "Output port \"HEX5\" at mcs_top_vanilla.sv(23) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628989277269 "|mcs_top_vanilla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmio_sys_vanilla mmio_sys_vanilla:mmio_unit " "Elaborating entity \"mmio_sys_vanilla\" for hierarchy \"mmio_sys_vanilla:mmio_unit\"" {  } { { "mcs_top_vanilla.sv" "mmio_unit" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chu_mmio_controller mmio_sys_vanilla:mmio_unit\|chu_mmio_controller:ctrl_unit " "Elaborating entity \"chu_mmio_controller\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_mmio_controller:ctrl_unit\"" {  } { { "mmio_sys_vanilla.sv" "ctrl_unit" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chu_timer mmio_sys_vanilla:mmio_unit\|chu_timer:timer_slot0 " "Elaborating entity \"chu_timer\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_timer:timer_slot0\"" {  } { { "mmio_sys_vanilla.sv" "timer_slot0" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chu_uart mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1 " "Elaborating entity \"chu_uart\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\"" {  } { { "mmio_sys_vanilla.sv" "uart_slot1" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277438 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rx 0 chu_uart.sv(17) " "Net \"rx\" at chu_uart.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "chu_uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_uart.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628989277438 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit " "Elaborating entity \"uart\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\"" {  } { { "chu_uart.sv" "uart_unit" { Text "C:/Users/augh/Documents/FPRO/chu_uart.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277470 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_done_tick 0 uart.sv(42) " "Net \"wr_done_tick\" at uart.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628989277470 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_gen mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|baud_gen:baud_gen_unit " "Elaborating entity \"baud_gen\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|baud_gen:baud_gen_unit\"" {  } { { "uart.sv" "baud_gen_unit" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 baud_gen.sv(21) " "Verilog HDL assignment warning at baud_gen.sv(21): truncated value with size 32 to match size of target (11)" {  } { { "baud_gen.sv" "" { Text "C:/Users/augh/Documents/FPRO/baud_gen.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628989277485 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|baud_gen:baud_gen_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|uart_rx:uart_rx_unit " "Elaborating entity \"uart_rx\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|uart_rx:uart_rx_unit\"" {  } { { "uart.sv" "uart_rx_unit" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(59) " "Verilog HDL assignment warning at uart_rx.sv(59): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_rx.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628989277492 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(68) " "Verilog HDL assignment warning at uart_rx.sv(68): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_rx.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628989277492 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(71) " "Verilog HDL assignment warning at uart_rx.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_rx.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628989277492 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(79) " "Verilog HDL assignment warning at uart_rx.sv(79): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_rx.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628989277492 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_rx:uart_rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|uart_tx:uart_tx_unit " "Elaborating entity \"uart_tx\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|uart_tx:uart_tx_unit\"" {  } { { "uart.sv" "uart_tx_unit" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(68) " "Verilog HDL assignment warning at uart_tx.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_tx.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628989277523 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_tx:uart_tx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(79) " "Verilog HDL assignment warning at uart_tx.sv(79): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_tx.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628989277523 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_tx:uart_tx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(82) " "Verilog HDL assignment warning at uart_tx.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_tx.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628989277523 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_tx:uart_tx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(92) " "Verilog HDL assignment warning at uart_tx.sv(92): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_tx.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628989277523 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_tx:uart_tx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit " "Elaborating entity \"fifo\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit\"" {  } { { "uart.sv" "fifo_rx_unit" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoController mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit\|fifoController:c_unit " "Elaborating entity \"fifoController\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit\|fifoController:c_unit\"" {  } { { "fifo.sv" "c_unit" { Text "C:/Users/augh/Documents/FPRO/fifo.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fifoController.sv(36) " "Verilog HDL assignment warning at fifoController.sv(36): truncated value with size 32 to match size of target (8)" {  } { { "fifoController.sv" "" { Text "C:/Users/augh/Documents/FPRO/fifoController.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628989277554 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|fifo:fifo_rx_unit|fifoController:c_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fifoController.sv(37) " "Verilog HDL assignment warning at fifoController.sv(37): truncated value with size 32 to match size of target (8)" {  } { { "fifoController.sv" "" { Text "C:/Users/augh/Documents/FPRO/fifoController.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628989277554 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|fifo:fifo_rx_unit|fifoController:c_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit\|reg_file:reg_unit " "Elaborating entity \"reg_file\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit\|reg_file:reg_unit\"" {  } { { "fifo.sv" "reg_unit" { Text "C:/Users/augh/Documents/FPRO/fifo.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chu_gpo mmio_sys_vanilla:mmio_unit\|chu_gpo:gpo_slot2 " "Elaborating entity \"chu_gpo\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_gpo:gpo_slot2\"" {  } { { "mmio_sys_vanilla.sv" "gpo_slot2" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chu_gpi mmio_sys_vanilla:mmio_unit\|chu_gpi:gpi_slot3 " "Elaborating entity \"chu_gpi\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_gpi:gpi_slot3\"" {  } { { "mmio_sys_vanilla.sv" "gpi_slot3" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277639 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "din 0 chu_gpi.sv(17) " "Net \"din\" at chu_gpi.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "chu_gpi.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_gpi.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628989277639 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_gpi:gpi_slot3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro fpro:u0 " "Elaborating entity \"fpro\" for hierarchy \"fpro:u0\"" {  } { { "mcs_top_vanilla.sv" "u0" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_to_fpro_bridge fpro:u0\|avalon_to_fpro_bridge:avalon_to_fpro_bridge_0 " "Elaborating entity \"avalon_to_fpro_bridge\" for hierarchy \"fpro:u0\|avalon_to_fpro_bridge:avalon_to_fpro_bridge_0\"" {  } { { "fpro/synthesis/fpro.v" "avalon_to_fpro_bridge_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0 fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"fpro_nios2_gen2_0\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\"" {  } { { "fpro/synthesis/fpro.v" "nios2_gen2_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu " "Elaborating entity \"fpro_nios2_gen2_0_cpu\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0.v" "cpu" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_test_bench fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_test_bench:the_fpro_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"fpro_nios2_gen2_0_cpu_test_bench\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_test_bench:the_fpro_nios2_gen2_0_cpu_test_bench\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_register_bank_a_module fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"fpro_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "fpro_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989277940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989277940 ""}  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628989277940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/augh/Documents/FPRO/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989277993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989277993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_register_bank_b_module fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_b_module:fpro_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"fpro_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_b_module:fpro_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "fpro_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_debug fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278156 ""}  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628989278156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_break fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_break:the_fpro_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_break:the_fpro_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_xbrk fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fpro_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fpro_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_dbrk fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fpro_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fpro_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_itrace fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_itrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_itrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_dtrace fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_td_mode fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_dtrace\|fpro_nios2_gen2_0_cpu_nios2_oci_td_mode:fpro_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_dtrace\|fpro_nios2_gen2_0_cpu_nios2_oci_td_mode:fpro_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "fpro_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_fifo fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_pib fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_pib:the_fpro_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_pib:the_fpro_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_im fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_im:the_fpro_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_im:the_fpro_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_avalon_reg fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_avalon_reg:the_fpro_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_avalon_reg:the_fpro_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_ocimem fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_ociram_sp_ram_module fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"fpro_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "fpro_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278488 ""}  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628989278488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/augh/Documents/FPRO/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989278541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989278541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_debug_slave_wrapper fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"fpro_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_debug_slave_tck fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|fpro_nios2_gen2_0_cpu_debug_slave_tck:the_fpro_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"fpro_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|fpro_nios2_gen2_0_cpu_debug_slave_tck:the_fpro_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fpro_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_debug_slave_sysclk fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|fpro_nios2_gen2_0_cpu_debug_slave_sysclk:the_fpro_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"fpro_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|fpro_nios2_gen2_0_cpu_debug_slave_sysclk:the_fpro_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fpro_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "fpro_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989278742 ""}  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628989278742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989278757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_onchip_memory2_0 fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"fpro_onchip_memory2_0\" for hierarchy \"fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\"" {  } { { "fpro/synthesis/fpro.v" "onchip_memory2_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpro_onchip_memory2_0.hex " "Parameter \"init_file\" = \"fpro_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628989279523 ""}  } { { "fpro/synthesis/submodules/fpro_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628989279523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqf1 " "Found entity 1: altsyncram_uqf1" {  } { { "db/altsyncram_uqf1.tdf" "" { Text "C:/Users/augh/Documents/FPRO/db/altsyncram_uqf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628989279583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989279583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqf1 fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uqf1:auto_generated " "Elaborating entity \"altsyncram_uqf1\" for hierarchy \"fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram fpro:u0\|fpro_sdram:sdram " "Elaborating entity \"fpro_sdram\" for hierarchy \"fpro:u0\|fpro_sdram:sdram\"" {  } { { "fpro/synthesis/fpro.v" "sdram" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram_input_efifo_module fpro:u0\|fpro_sdram:sdram\|fpro_sdram_input_efifo_module:the_fpro_sdram_input_efifo_module " "Elaborating entity \"fpro_sdram_input_efifo_module\" for hierarchy \"fpro:u0\|fpro_sdram:sdram\|fpro_sdram_input_efifo_module:the_fpro_sdram_input_efifo_module\"" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "the_fpro_sdram_input_efifo_module" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram_pll fpro:u0\|fpro_sdram_pll:sdram_pll " "Elaborating entity \"fpro_sdram_pll\" for hierarchy \"fpro:u0\|fpro_sdram_pll:sdram_pll\"" {  } { { "fpro/synthesis/fpro.v" "sdram_pll" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram_pll_stdsync_sv6 fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"fpro_sdram_pll_stdsync_sv6\" for hierarchy \"fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "stdsync2" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram_pll_dffpipe_l2c fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_stdsync_sv6:stdsync2\|fpro_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"fpro_sdram_pll_dffpipe_l2c\" for hierarchy \"fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_stdsync_sv6:stdsync2\|fpro_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "dffpipe3" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram_pll_altpll_vg92 fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"fpro_sdram_pll_altpll_vg92\" for hierarchy \"fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_altpll_vg92:sd1\"" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "sd1" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sysid_qsys_0 fpro:u0\|fpro_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"fpro_sysid_qsys_0\" for hierarchy \"fpro:u0\|fpro_sysid_qsys_0:sysid_qsys_0\"" {  } { { "fpro/synthesis/fpro.v" "sysid_qsys_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0 fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fpro_mm_interconnect_0\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\"" {  } { { "fpro/synthesis/fpro.v" "mm_interconnect_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989279971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_to_fpro_bridge_0_avalon_mm_interface_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_to_fpro_bridge_0_avalon_mm_interface_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "avalon_to_fpro_bridge_0_avalon_mm_interface_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_to_fpro_bridge_0_avalon_mm_interface_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_to_fpro_bridge_0_avalon_mm_interface_agent\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "avalon_to_fpro_bridge_0_avalon_mm_interface_agent" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_to_fpro_bridge_0_avalon_mm_interface_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_to_fpro_bridge_0_avalon_mm_interface_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fpro/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_to_fpro_bridge_0_avalon_mm_interface_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_to_fpro_bridge_0_avalon_mm_interface_agent_rsp_fifo\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "avalon_to_fpro_bridge_0_avalon_mm_interface_agent_rsp_fifo" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fpro/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_router fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router:router " "Elaborating entity \"fpro_mm_interconnect_0_router\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router:router\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "router" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280638 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "34 33 0 address fpro_mm_interconnect_0_router.sv(202) " "Verilog HDL error at fpro_mm_interconnect_0_router.sv(202): index 34 cannot fall outside the declared range \[33:0\] for vector \"address\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280653 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router:router " "Can't elaborate user hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router:router\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "router" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2054 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628989280653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/augh/Documents/FPRO/output_files/FPRO_System.map.smsg " "Generated suppressed messages file C:/Users/augh/Documents/FPRO/output_files/FPRO_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989280920 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628989282698 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 14 18:01:22 2021 " "Processing ended: Sat Aug 14 18:01:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628989282698 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628989282698 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628989282698 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989282698 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 28 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 28 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628989283388 ""}
