--
-- Definition of a single port ROM for KCPSM program defined by 1029_s3kit_example2.ind_tabs.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 1029_s3kit_example2.ind_tabs.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 1029_s3kit_example2.ind_tabs.full_inst.asm;
--
architecture low_level_definition of 1029_s3kit_example2.ind_tabs.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "610100006001000001FF0000999B00000F000000810200009106000001010000";
attribute INIT_01 of ram_256_x_16 : label is  "C100000091190000C110000040010000911E0000911B0000C000000062010000";
attribute INIT_02 of ram_256_x_16 : label is  "C1200000010B0000813200004010000060100000000000008132000095240000";
attribute INIT_03 of ram_256_x_16 : label is  "0104000091390000C11000004001000091410000913B0000C0200000912A0000";
attribute INIT_04 of ram_256_x_16 : label is  "91480000C14000000104000081500000401000006010000000000000838D0000";
attribute INIT_05 of ram_256_x_16 : label is  "838D00000104000091570000C130000040010000915F000091590000C0400000";
attribute INIT_06 of ram_256_x_16 : label is  "C170000091660000C160000001040000816E0000401000006010000000000000";
attribute INIT_07 of ram_256_x_16 : label is  "838D000001040000817F0000401000006010000000000000817F000095740000";
attribute INIT_08 of ram_256_x_16 : label is  "9080000001000000838D000001040000818B0000402000006020000000000000";
attribute INIT_09 of ram_256_x_16 : label is  "000100000000000000010000D10E00006001000081910000D106000060010000";
attribute INIT_0A of ram_256_x_16 : label is  "810A00000053000095B0000083DD00000041000095B0000083DD000000000000";
attribute INIT_0B of ram_256_x_16 : label is  "00410000950A000083DD00000000000000010000000000000001000060010000";
attribute INIT_0C of ram_256_x_16 : label is  "0218000081CA000091CE00000101000000FF0000004C0000950A000083DD0000";
attribute INIT_0D of ram_256_x_16 : label is  "91DD0000A001000081C900006001000000000000610100006201000063010000";
attribute INIT_0E of ram_256_x_16 : label is  "D2000000C0500000C1000000D2000000C0700000C10000004101000080800000";
attribute INIT_0F of ram_256_x_16 : label is  "81E2000080F00000D2000000C0100000C1000000D2000000C0300000C1000000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"610100006001000001FF0000999B00000F000000810200009106000001010000",
               INIT_01 => X"C100000091190000C110000040010000911E0000911B0000C000000062010000",
               INIT_02 => X"C1200000010B0000813200004010000060100000000000008132000095240000",
               INIT_03 => X"0104000091390000C11000004001000091410000913B0000C0200000912A0000",
               INIT_04 => X"91480000C14000000104000081500000401000006010000000000000838D0000",
               INIT_05 => X"838D00000104000091570000C130000040010000915F000091590000C0400000",
               INIT_06 => X"C170000091660000C160000001040000816E0000401000006010000000000000",
               INIT_07 => X"838D000001040000817F0000401000006010000000000000817F000095740000",
               INIT_08 => X"9080000001000000838D000001040000818B0000402000006020000000000000",
               INIT_09 => X"000100000000000000010000D10E00006001000081910000D106000060010000",
               INIT_0A => X"810A00000053000095B0000083DD00000041000095B0000083DD000000000000",
               INIT_0B => X"00410000950A000083DD00000000000000010000000000000001000060010000",
               INIT_0C => X"0218000081CA000091CE00000101000000FF0000004C0000950A000083DD0000",
               INIT_0D => X"91DD0000A001000081C900006001000000000000610100006201000063010000",
               INIT_0E => X"D2000000C0500000C1000000D2000000C0700000C10000004101000080800000",
               INIT_0F => X"81E2000080F00000D2000000C0100000C1000000D2000000C0300000C1000000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 1029_s3kit_example2.ind_tabs.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

