Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: gcd_placed.def
Notice 0: Design: gcd
Notice 0:     Created 54 pins.
Notice 0:     Created 571 components and 2554 component-terminals.
Notice 0:     Created 5 special nets and 1142 connections.
Notice 0:     Created 528 nets and 1412 connections.
Notice 0: Finished DEF file: gcd_placed.def
worst slack 9.33
Inserted 35 input buffers.
Inserted 18 output buffers.
No hold violations found.
Startpoint: _893_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _869_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _893_/CK (DFF_X1)
   0.08    0.08 ^ _893_/Q (DFF_X1)
   0.04    0.12 ^ _734_/Z (BUF_X1)
   0.05    0.17 ^ _486_/ZN (XNOR2_X1)
   0.02    0.19 v _487_/ZN (INV_X1)
   0.08    0.27 ^ _488_/ZN (NOR3_X1)
   0.04    0.31 v _493_/ZN (NAND4_X1)
   0.05    0.36 ^ _496_/ZN (NOR3_X1)
   0.02    0.38 v _542_/ZN (AOI21_X2)
   0.07    0.45 ^ _543_/ZN (NOR2_X1)
   0.07    0.52 ^ _544_/Z (BUF_X2)
   0.03    0.55 v _584_/ZN (NAND3_X1)
   0.03    0.58 ^ _585_/ZN (OAI211_X2)
   0.04    0.61 ^ _586_/Z (MUX2_X1)
   0.02    0.63 ^ _781_/Z (BUF_X1)
   0.00    0.63 ^ _869_/D (DFF_X1)
           0.63   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _869_/CK (DFF_X1)
  -0.03    9.97   library setup time
           9.97   data required time
---------------------------------------------------------
           9.97   data required time
          -0.63   data arrival time
---------------------------------------------------------
           9.33   slack (MET)


max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_763_/Z                                 0.20    0.06    0.14 (MET)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_460_/Z                                 100     10     90 (MET)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_449_/ZN                               10.47    2.91    7.56 (MET)

worst slack 9.33
Driver    length delay
_759_/Z manhtn 105.4 steiner 105.4 0.00
_850_/Z manhtn 95.8 steiner 95.8 0.00
_786_/Z manhtn 80.4 steiner 80.4 0.00
_813_/Z manhtn 78.4 steiner 78.4 0.00
_847_/Z manhtn 77.7 steiner 77.7 0.00
_839_/Z manhtn 76.3 steiner 76.3 0.00
_551_/Z manhtn 73.6 steiner 73.6 0.00
_851_/Z manhtn 69.5 steiner 69.5 0.00
_725_/Z manhtn 67.2 steiner 67.2 0.00
_849_/Z manhtn 64.8 steiner 64.8 0.00
_860_/Z manhtn 64.5 steiner 64.5 0.00
Design area 742 u^2 12% utilization.
