Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 12 10:27:24 2024
| Host         : DESKTOP-D2C712Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file board_top_timing_summary_routed.rpt -rpx board_top_timing_summary_routed.rpx
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: in_rst (HIGH)

 There are 1320 register/latch pins with no clock driven by root clock pin: clk_divider_uut/out_clk_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_uut/pipe_id_ex_uut/out_alu_sel_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_uut/pipe_id_ex_uut/out_alu_sel_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_uut/pipe_id_ex_uut/out_alu_sel_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_floors_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_resistance_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7/cnt_reg[12]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3758 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     87.847        0.000                      0                   29        0.324        0.000                      0                   29       49.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            87.847        0.000                      0                   29        0.324        0.000                      0                   29       49.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       87.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.847ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 4.006ns (58.948%)  route 2.790ns (41.052%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.719     5.322    seg7/in_clk_IBUF_BUFG
    SLICE_X5Y85          FDPE                                         r  seg7/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDPE (Prop_fdpe_C_Q)         0.456     5.778 r  seg7/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           2.790     8.568    o_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.118 r  o_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.118    o_seg[3]
    K13                                                               r  o_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.118    
  -------------------------------------------------------------------
                         slack                                 87.847    

Slack (MET) :             87.930ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 4.033ns (60.063%)  route 2.682ns (39.937%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.717     5.320    seg7/in_clk_IBUF_BUFG
    SLICE_X4Y84          FDPE                                         r  seg7/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDPE (Prop_fdpe_C_Q)         0.456     5.776 r  seg7/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           2.682     8.457    o_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.034 r  o_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.034    o_seg[0]
    T10                                                               r  o_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.034    
  -------------------------------------------------------------------
                         slack                                 87.930    

Slack (MET) :             88.071ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 4.017ns (61.102%)  route 2.557ns (38.898%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.717     5.320    seg7/in_clk_IBUF_BUFG
    SLICE_X5Y84          FDPE                                         r  seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDPE (Prop_fdpe_C_Q)         0.456     5.776 r  seg7/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           2.557     8.333    o_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.893 r  o_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.893    o_seg[5]
    T11                                                               r  o_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                 88.071    

Slack (MET) :             88.129ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 4.011ns (61.562%)  route 2.505ns (38.438%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.717     5.320    seg7/in_clk_IBUF_BUFG
    SLICE_X5Y84          FDPE                                         r  seg7/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDPE (Prop_fdpe_C_Q)         0.456     5.776 r  seg7/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           2.505     8.280    o_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.836 r  o_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.836    o_seg[1]
    R10                                                               r  o_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                 88.129    

Slack (MET) :             88.447ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 3.949ns (63.744%)  route 2.246ns (36.256%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.720     5.323    seg7/in_clk_IBUF_BUFG
    SLICE_X3Y85          FDPE                                         r  seg7/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDPE (Prop_fdpe_C_Q)         0.456     5.779 r  seg7/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           2.246     8.025    o_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.518 r  o_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.518    o_seg[2]
    K16                                                               r  o_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                 88.447    

Slack (MET) :             88.716ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 3.990ns (67.287%)  route 1.940ns (32.713%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.717     5.320    seg7/in_clk_IBUF_BUFG
    SLICE_X5Y84          FDPE                                         r  seg7/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDPE (Prop_fdpe_C_Q)         0.456     5.776 r  seg7/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           1.940     7.715    o_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.249 r  o_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.249    o_seg[4]
    P15                                                               r  o_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.249    
  -------------------------------------------------------------------
                         slack                                 88.716    

Slack (MET) :             88.776ns  (required time - arrival time)
  Source:                 seg7/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 3.993ns (68.075%)  route 1.873ns (31.925%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.720     5.323    seg7/in_clk_IBUF_BUFG
    SLICE_X3Y85          FDPE                                         r  seg7/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDPE (Prop_fdpe_C_Q)         0.456     5.779 r  seg7/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           1.873     7.651    o_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.189 r  o_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.189    o_seg[6]
    L18                                                               r  o_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                 88.776    

Slack (MET) :             96.253ns  (required time - arrival time)
  Source:                 seg7/i_data_store_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.828ns (22.350%)  route 2.877ns (77.650%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 105.023 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.717     5.320    seg7/in_clk_IBUF_BUFG
    SLICE_X7Y84          FDCE                                         r  seg7/i_data_store_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  seg7/i_data_store_reg[14]/Q
                         net (fo=7, routed)           1.304     7.080    seg7/i_data_store[14]
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.204 r  seg7/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.798     8.002    seg7/o_seg_r[6]_i_6_n_1
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.124     8.126 r  seg7/o_seg_r[6]_i_2/O
                         net (fo=1, routed)           0.775     8.900    seg7/o_seg_r[6]_i_2_n_1
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.024 r  seg7/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     9.024    seg7/o_seg_r[6]_i_1_n_1
    SLICE_X3Y85          FDPE                                         r  seg7/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  in_clk (IN)
                         net (fo=0)                   0.000   100.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.600   105.023    seg7/in_clk_IBUF_BUFG
    SLICE_X3Y85          FDPE                                         r  seg7/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.282    
                         clock uncertainty           -0.035   105.246    
    SLICE_X3Y85          FDPE (Setup_fdpe_C_D)        0.031   105.277    seg7/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.277    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                 96.253    

Slack (MET) :             96.341ns  (required time - arrival time)
  Source:                 seg7/i_data_store_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.890ns (24.666%)  route 2.718ns (75.334%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 105.020 - 100.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.720     5.323    seg7/in_clk_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  seg7/i_data_store_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  seg7/i_data_store_reg[7]/Q
                         net (fo=7, routed)           0.947     6.788    seg7/i_data_store[7]
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.124     6.912 r  seg7/o_seg_r[0]_i_7/O
                         net (fo=1, routed)           0.808     7.720    seg7/o_seg_r[0]_i_7_n_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.844 r  seg7/o_seg_r[0]_i_3/O
                         net (fo=1, routed)           0.963     8.807    seg7/o_seg_r[0]_i_3_n_1
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.124     8.931 r  seg7/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.931    seg7/o_seg_r[0]_i_1_n_1
    SLICE_X4Y84          FDPE                                         r  seg7/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  in_clk (IN)
                         net (fo=0)                   0.000   100.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.597   105.020    seg7/in_clk_IBUF_BUFG
    SLICE_X4Y84          FDPE                                         r  seg7/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.279    
                         clock uncertainty           -0.035   105.243    
    SLICE_X4Y84          FDPE (Setup_fdpe_C_D)        0.029   105.272    seg7/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.272    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                 96.341    

Slack (MET) :             96.406ns  (required time - arrival time)
  Source:                 seg7/i_data_store_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.060ns (29.731%)  route 2.505ns (70.269%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 105.020 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.717     5.320    seg7/in_clk_IBUF_BUFG
    SLICE_X7Y84          FDCE                                         r  seg7/i_data_store_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  seg7/i_data_store_reg[14]/Q
                         net (fo=7, routed)           1.076     6.852    seg7/i_data_store[14]
    SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.153     7.005 r  seg7/o_seg_r[5]_i_6/O
                         net (fo=1, routed)           0.622     7.627    seg7/o_seg_r[5]_i_6_n_1
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.327     7.954 r  seg7/o_seg_r[5]_i_2/O
                         net (fo=1, routed)           0.807     8.761    seg7/o_seg_r[5]_i_2_n_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  seg7/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.885    seg7/o_seg_r[5]_i_1_n_1
    SLICE_X5Y84          FDPE                                         r  seg7/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  in_clk (IN)
                         net (fo=0)                   0.000   100.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.597   105.020    seg7/in_clk_IBUF_BUFG
    SLICE_X5Y84          FDPE                                         r  seg7/o_seg_r_reg[5]/C
                         clock pessimism              0.276   105.296    
                         clock uncertainty           -0.035   105.260    
    SLICE_X5Y84          FDPE (Setup_fdpe_C_D)        0.031   105.291    seg7/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.291    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 96.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.600     1.519    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  seg7/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.833    seg7/cnt_reg_n_1_[0]
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  seg7/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.878    seg7/cnt[0]_i_5_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.948 r  seg7/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    seg7/cnt_reg[0]_i_1_n_8
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.871     2.036    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[0]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.105     1.624    seg7/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.600     1.519    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  seg7/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183     1.843    seg7/cnt_reg_n_1_[3]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.951 r  seg7/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.951    seg7/cnt_reg[0]_i_1_n_5
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.871     2.036    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[3]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.105     1.624    seg7/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.600     1.519    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  seg7/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  seg7/cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.837    seg7/cnt_reg_n_1_[4]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.952 r  seg7/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    seg7/cnt_reg[4]_i_1_n_8
    SLICE_X0Y85          FDCE                                         r  seg7/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.872     2.037    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  seg7/cnt_reg[4]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.105     1.624    seg7/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.600     1.519    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  seg7/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  seg7/cnt_reg[8]/Q
                         net (fo=1, routed)           0.176     1.837    seg7/cnt_reg_n_1_[8]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.952 r  seg7/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    seg7/cnt_reg[8]_i_1_n_8
    SLICE_X0Y86          FDCE                                         r  seg7/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.872     2.037    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  seg7/cnt_reg[8]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.105     1.624    seg7/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  seg7/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  seg7/cnt_reg[12]/Q
                         net (fo=4, routed)           0.189     1.850    seg7/seg7_clk
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.965 r  seg7/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    seg7/cnt_reg[12]_i_1_n_8
    SLICE_X0Y87          FDCE                                         r  seg7/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.873     2.038    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  seg7/cnt_reg[12]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.105     1.625    seg7/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 seg7/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.231ns (49.917%)  route 0.232ns (50.083%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.599     1.518    seg7/in_clk_IBUF_BUFG
    SLICE_X7Y84          FDCE                                         r  seg7/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7/i_data_store_reg[30]/Q
                         net (fo=7, routed)           0.138     1.797    seg7/i_data_store[30]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  seg7/o_seg_r[4]_i_2/O
                         net (fo=1, routed)           0.094     1.936    seg7/o_seg_r[4]_i_2_n_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.981 r  seg7/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.981    seg7/o_seg_r[4]_i_1_n_1
    SLICE_X5Y84          FDPE                                         r  seg7/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.868     2.033    seg7/in_clk_IBUF_BUFG
    SLICE_X5Y84          FDPE                                         r  seg7/o_seg_r_reg[4]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y84          FDPE (Hold_fdpe_C_D)         0.092     1.624    seg7/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.600     1.519    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  seg7/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.833    seg7/cnt_reg_n_1_[0]
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  seg7/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.878    seg7/cnt[0]_i_5_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.984 r  seg7/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    seg7/cnt_reg[0]_i_1_n_7
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.871     2.036    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[1]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.105     1.624    seg7/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.600     1.519    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  seg7/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  seg7/cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.837    seg7/cnt_reg_n_1_[4]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.988 r  seg7/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    seg7/cnt_reg[4]_i_1_n_7
    SLICE_X0Y85          FDCE                                         r  seg7/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.872     2.037    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  seg7/cnt_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.105     1.624    seg7/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.600     1.519    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  seg7/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  seg7/cnt_reg[8]/Q
                         net (fo=1, routed)           0.176     1.837    seg7/cnt_reg_n_1_[8]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.988 r  seg7/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    seg7/cnt_reg[8]_i_1_n_7
    SLICE_X0Y86          FDCE                                         r  seg7/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.872     2.037    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  seg7/cnt_reg[9]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.105     1.624    seg7/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.600     1.519    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  seg7/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.833    seg7/cnt_reg_n_1_[0]
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  seg7/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.878    seg7/cnt[0]_i_5_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.024 r  seg7/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    seg7/cnt_reg[0]_i_1_n_6
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.871     2.036    seg7/in_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  seg7/cnt_reg[2]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.105     1.624    seg7/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { in_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  in_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y96    clk_divider_uut/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y96    clk_divider_uut/out_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y88     init_floors_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y81     init_floors_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X14Y80    init_floors_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X14Y94    init_floors_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y88     init_floors_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y88     init_floors_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y88     init_floors_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y86     seg7/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y86     seg7/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y85     seg7/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y85     seg7/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y85     seg7/cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y85     seg7/cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y86     seg7/cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y86     seg7/cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y85     seg7/i_data_store_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y85     seg7/i_data_store_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y96    clk_divider_uut/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y96    clk_divider_uut/out_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y88     init_floors_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X14Y94    init_floors_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y88     init_floors_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y88     init_floors_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y88     init_floors_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y88     init_floors_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y88     init_floors_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y88     init_resistance_reg[0]/C



