Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/altera/13.1/project/MTL_HPS-test/ --output-directory=C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/ --report-file=bsf:C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS.qsys
Progress: Loading MTL_HPS-test/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.1]
Progress: Parameterizing module clk_50
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding pll_sys [altera_pll 13.1]
Progress: Parameterizing module pll_sys
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 13.1]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 13.1]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding TERASIC_MULTI_TOUCH_0 [TERASIC_MULTI_TOUCH 1.0]
Progress: Parameterizing module TERASIC_MULTI_TOUCH_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SoC_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE1_SoC_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings
Warning: DE1_SoC_QSYS.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Warning: DE1_SoC_QSYS.hps_0: hps_0.h2f_warm_reset_handshake must be exported, or connected to a matching conduit.
Warning: DE1_SoC_QSYS.timer: Interrupt sender timer.irq is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/altera/13.1/project/MTL_HPS-test/ --output-directory=C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS.html --report-file=sopcinfo:C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS.sopcinfo --report-file=cmp:C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS.cmp --report-file=qip:C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.qip --report-file=svd --report-file=regmap:C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.regmap --report-file=debuginfo:C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS.qsys --language=VERILOG
Progress: Loading MTL_HPS-test/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.1]
Progress: Parameterizing module clk_50
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding pll_sys [altera_pll 13.1]
Progress: Parameterizing module pll_sys
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 13.1]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 13.1]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding TERASIC_MULTI_TOUCH_0 [TERASIC_MULTI_TOUCH 1.0]
Progress: Parameterizing module TERASIC_MULTI_TOUCH_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SoC_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE1_SoC_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings
Warning: DE1_SoC_QSYS.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Warning: DE1_SoC_QSYS.hps_0: hps_0.h2f_warm_reset_handshake must be exported, or connected to a matching conduit.
Warning: DE1_SoC_QSYS.timer: Interrupt sender timer.irq is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 29 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 9 modules, 19 connections
Info: merlin_translator_transform: After transform: 15 modules, 37 connections
Info: merlin_domain_transform: After transform: 35 modules, 132 connections
Info: merlin_router_transform: After transform: 43 modules, 156 connections
Info: merlin_traffic_limiter_transform: After transform: 45 modules, 164 connections
Info: merlin_burst_transform: After transform: 51 modules, 182 connections
Info: merlin_network_to_switch_transform: After transform: 66 modules, 222 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src1 and rsp_xbar_mux_001.sink4
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 70 modules, 242 connections
Info: merlin_pipeline_transform: After transform: 86 modules, 290 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 91 modules, 382 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 35 connections
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 4 connections
Info: merlin_translator_transform: After transform: 5 modules, 7 connections
Info: merlin_domain_transform: After transform: 8 modules, 24 connections
Info: merlin_router_transform: After transform: 11 modules, 33 connections
Info: merlin_traffic_limiter_transform: After transform: 12 modules, 37 connections
Info: merlin_network_to_switch_transform: After transform: 17 modules, 47 connections
Info: merlin_width_transform: After transform: 21 modules, 59 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src0 and cmd_xbar_mux.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src1 and cmd_xbar_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux.src0 and rsp_xbar_mux.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src0 and rsp_xbar_mux.sink1
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 25 modules, 79 connections
Info: merlin_pipeline_transform: After transform: 31 modules, 97 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 35 modules, 133 connections
Info: merlin_hierarchy_transform: After transform: 12 modules, 40 connections
Info: merlin_mm_transform: After transform: 12 modules, 40 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 14 modules, 42 connections
Info: reset_adaptation_transform: After transform: 19 modules, 59 connections
Info: timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'
Info: timer:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/ylin/AppData/Local/Temp/alt6398_1906755581451679731.dir/0041_timer_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ylin/AppData/Local/Temp/alt6398_1906755581451679731.dir/0041_timer_gen//DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'
Info: timer: "DE1_SoC_QSYS" instantiated altera_avalon_timer "timer"
Info: onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/ylin/AppData/Local/Temp/alt6398_1906755581451679731.dir/0042_onchip_memory2_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ylin/AppData/Local/Temp/alt6398_1906755581451679731.dir/0042_onchip_memory2_gen//DE1_SoC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'
Info: onchip_memory2: "DE1_SoC_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/ylin/AppData/Local/Temp/alt6398_1906755581451679731.dir/0043_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ylin/AppData/Local/Temp/alt6398_1906755581451679731.dir/0043_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart: "DE1_SoC_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid: "DE1_SoC_QSYS" instantiated altera_avalon_sysid_qsys "sysid"
Info: pll_sys: "DE1_SoC_QSYS" instantiated altera_pll "pll_sys"
Info: hps_0: "Doing Pretransform for module: hps_0"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "DE1_SoC_QSYS" instantiated altera_hps "hps_0"
Info: alt_vip_itc_0: "DE1_SoC_QSYS" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_vfr_0: "DE1_SoC_QSYS" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: TERASIC_MULTI_TOUCH_0: "DE1_SoC_QSYS" instantiated TERASIC_MULTI_TOUCH "TERASIC_MULTI_TOUCH_0"
Info: pipeline_bridge_swap_transform: After transform: 82 modules, 273 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 273 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 273 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 273 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 273 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 273 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 273 connections
Info: mm_interconnect_0: "DE1_SoC_QSYS" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 31 modules, 94 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 31 modules, 94 connections
Info: mm_interconnect_1: "DE1_SoC_QSYS" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "DE1_SoC_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "DE1_SoC_QSYS" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "DE1_SoC_QSYS" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: timer_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "timer_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: timer_s1_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "timer_s1_translator_avalon_universal_slave_0_agent"
Info: timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_004: "mm_interconnect_0" instantiated altera_merlin_router "id_router_004"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_004"
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_004"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: DE1_SoC_QSYS: Done "DE1_SoC_QSYS" with 45 modules, 130 files, 3790141 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
