Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sun Mar  3 22:38:36 2019
****************************************


Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)


Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
sync_counter           ForQA             saed32rvt_ff1p16v125c


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -18.2994 uW  (109%)
  Net Switching Power  =   1.4710 uW   (-8%)
                         ---------
Total Dynamic Power    = -16.8284 uW  (100%)

Cell Leakage Power     =   1.5648 mW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential     -2.0642e+01            0.1472        1.4384e+09        1.4179e+03 (  91.60%)
combinational      2.3422            1.3239        1.2635e+08          130.0156  (   8.40%)
--------------------------------------------------------------------------------------------------
Total          -1.8299e+01 uW         1.4710 uW     1.5648e+09 pW     1.5479e+03 uW
1
