19:23:34 **** Incremental Build of configuration Debug for project mpsoc_uart_loop_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/export/mpsoc_uart_loop_platform/mpsoc_uart_loop_platform.xpfm -domains standalone_domain -bifpath /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/export/mpsoc_uart_loop_platform/mpsoc_uart_loop_platform.xpfm --sys_config mpsoc_uart_loop_platform --bif /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_system/Debug/system.bif --bitstream /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_app/_ide/bitstream/mpsoc_uart_loop_hw_export.bit --elf /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_app/Debug/mpsoc_uart_loop_app.elf,ps7_cortexa9_0
creating BOOT.BIN using /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_app/_ide/bitstream/mpsoc_uart_loop_hw_export.bit
Running /home/varun/tools/XilinX/Vitis/2020.2/bin/bootgen  -image /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

19:23:42 Build Finished (took 7s.791ms)

