OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement       2340.7 u
average displacement        5.5 u
max displacement           38.5 u
original HPWL            9332.7 u
legalized HPWL          11864.8 u
delta HPWL                   27 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 423 cells, 32 terminals, 345 edges and 1051 pins.
[INFO DPO-0109] Network stats: inst 455, edges 345, pins 1051
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 50400 10080 units.
[INFO DPO-0320] Collected 151 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 304 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4480, 10080) - (412160, 403200)
[INFO DPO-0310] Assigned 304 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 2.369372e+07.
[INFO DPO-0301] Pass   2 of matching; objective is 2.341544e+07.
[INFO DPO-0302] End of matching; objective is 2.341544e+07, improvement is 1.17 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 2.253240e+07.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 2.234210e+07.
[INFO DPO-0307] End of global swaps; objective is 2.234210e+07, improvement is 4.58 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 2.227724e+07.
[INFO DPO-0309] End of vertical swaps; objective is 2.227724e+07, improvement is 0.29 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 2.208259e+07.
[INFO DPO-0305] End of reordering; objective is 2.208259e+07, improvement is 0.87 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 6080 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 6080, swaps 864, moves  1433 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.208259e+07, Scratch cost 2.171694e+07, Incremental cost 2.171694e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.171694e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.66 percent.
[INFO DPO-0332] End of pass, Generator displacement called 6080 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 12160, swaps 1725, moves  2923 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.171694e+07, Scratch cost 2.165282e+07, Incremental cost 2.165282e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.165282e+07.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.30 percent.
[INFO DPO-0328] End of random improver; improvement is 1.946194 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 153 cell orientations for row compatibility.
[INFO DPO-0383] Performed 95 cell flips.
[INFO DPO-0384] End of flipping; objective is 2.104091e+07, improvement is 2.83 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            11864.8 u
Final HPWL               10486.4 u
Delta HPWL                 -11.6 %

[INFO DPL-0020] Mirrored 17 instances
[INFO DPL-0021] HPWL before           10486.4 u
[INFO DPL-0022] HPWL after            10444.7 u
[INFO DPL-0023] HPWL delta               -0.4 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place check_setup
--------------------------------------------------------------------------

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 1.98

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.37    0.37 v _514_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net20 (net)
                  0.07    0.00    0.37 v _366_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.11    0.48 ^ _366_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _099_ (net)
                  0.14    0.00    0.48 ^ _369_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.05    0.05    0.53 v _369_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _017_ (net)
                  0.05    0.00    0.53 v _514_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.53   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.00    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.18    0.70    1.90 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.18    0.00    1.91 v _260_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.16    0.13    2.04 ^ _260_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _200_ (net)
                  0.16    0.00    2.04 ^ _482_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.18    0.26    2.30 ^ _482_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _202_ (net)
                  0.18    0.00    2.31 ^ _271_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.12    0.25    2.56 ^ _271_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _224_ (net)
                  0.12    0.00    2.56 ^ _278_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.03    0.17    0.28    2.84 ^ _278_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _240_ (net)
                  0.17    0.00    2.84 ^ _288_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    2.99 ^ _288_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _256_ (net)
                  0.06    0.00    2.99 ^ _496_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.21    3.20 ^ _496_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _257_ (net)
                  0.12    0.00    3.20 ^ _449_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.11    0.29    3.49 v _449_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _161_ (net)
                  0.11    0.00    3.49 v _450_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.37    0.27    3.77 ^ _450_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _162_ (net)
                  0.37    0.00    3.77 ^ _451_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.19    0.12    3.89 v _451_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _038_ (net)
                  0.19    0.00    3.89 v _535_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.89   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    5.87   library setup time
                                  5.87   data required time
-----------------------------------------------------------------------------
                                  5.87   data required time
                                 -3.89   data arrival time
-----------------------------------------------------------------------------
                                  1.98   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.00    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.18    0.70    1.90 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.18    0.00    1.91 v _260_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.16    0.13    2.04 ^ _260_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _200_ (net)
                  0.16    0.00    2.04 ^ _482_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.18    0.26    2.30 ^ _482_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _202_ (net)
                  0.18    0.00    2.31 ^ _271_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.12    0.25    2.56 ^ _271_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _224_ (net)
                  0.12    0.00    2.56 ^ _278_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.03    0.17    0.28    2.84 ^ _278_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _240_ (net)
                  0.17    0.00    2.84 ^ _288_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    2.99 ^ _288_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _256_ (net)
                  0.06    0.00    2.99 ^ _496_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.21    3.20 ^ _496_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _257_ (net)
                  0.12    0.00    3.20 ^ _449_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.11    0.29    3.49 v _449_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _161_ (net)
                  0.11    0.00    3.49 v _450_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.37    0.27    3.77 ^ _450_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _162_ (net)
                  0.37    0.00    3.77 ^ _451_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.19    0.12    3.89 v _451_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _038_ (net)
                  0.19    0.00    3.89 v _535_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.89   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    5.87   library setup time
                                  5.87   data required time
-----------------------------------------------------------------------------
                                  5.87   data required time
                                 -3.89   data arrival time
-----------------------------------------------------------------------------
                                  1.98   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.284236431121826

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8158

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.28002268075942993

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9593

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.8900

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
1.9800

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
50.899743

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.03e-02   1.65e-03   1.30e-08   1.19e-02  30.6%
Combinational          1.76e-02   9.37e-03   6.47e-08   2.70e-02  69.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.79e-02   1.10e-02   7.77e-08   3.89e-02 100.0%
                          71.7%      28.3%       0.0%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 14329 u^2 36% utilization.

Elapsed time: 0:00.54[h:]min:sec. CPU time: user 0.51 sys 0.03 (99%). Peak memory: 116868KB.
