;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @727, 136
	JMP @72, #201
	JMP -7, @-221
	SLT 9, 402
	CMP @127, 106
	SUB @127, 106
	SUB 0, 12
	SUB <-7, <-62
	SUB @121, 103
	SUB @127, 106
	SUB @0, @2
	SLT #270, <1
	SLT #270, <1
	CMP #50, <-106
	JMP 12, 260
	MOV -7, <-20
	DJN -1, @-20
	SLT #270, <1
	SUB @30, @32
	ADD #270, <1
	JMP <121, 103
	SUB @2, @0
	SUB @0, @2
	SUB @0, @2
	ADD 30, 9
	ADD 30, 9
	SUB @0, @2
	CMP @127, 106
	CMP 121, 103
	MOV 1, <20
	JMP <-7, @-20
	MOV -7, <-20
	CMP @121, 106
	MOV -7, <-20
	SUB 702, 10
	ADD -1, <-20
	SPL 0, <402
	SPL 0, <402
	CMP @21, 6
	CMP @25, 6
	CMP @127, 106
	JMP @72, #201
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
