Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 30 01:40:41 2019
| Host         : DESKTOP-A8381IE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FSM_timing_summary_routed.rpt -pb FSM_timing_summary_routed.pb -rpx FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: _assign (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: assignButton[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: assignButton[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: assignButton[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: assignButton[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: data[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: data[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: data[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: data[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: restartButton (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: selectDigit[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: selectDigit[1] (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: selectFileReg[0] (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: selectFileReg[1] (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line443/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: nolabel_line443/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: nolabel_line443/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: nolabel_line443/cells_clr_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: nolabel_line443/cells_ld_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line443/count_ld_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line443/num_clr_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line443/num_ld_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_1/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_1/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_2/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line445/FileB/REG_FILE_3/MEMORY_3/Q_reg[3]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line445/cells_reg[15]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line445/cells_reg[15]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line445/cells_reg[15]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line445/cells_reg[16]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line445/cells_reg[16]_P/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: nolabel_line460/counter_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 531 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.571        0.000                      0                  285        0.140        0.000                      0                  285        4.500        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.571        0.000                      0                  253        0.140        0.000                      0                  253        4.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.586        0.000                      0                   32        0.864        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 nolabel_line460/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line460/shcp_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.690ns (21.291%)  route 2.551ns (78.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    nolabel_line460/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line460/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  nolabel_line460/counter_reg[7]/Q
                         net (fo=3, routed)           0.793     6.287    nolabel_line460_n_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.271     6.558 r  i_reg[0]_i_2/O
                         net (fo=39, routed)          1.758     8.316    nolabel_line460/f
    SLICE_X36Y45         FDRE                                         r  nolabel_line460/shcp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.445     9.786    nolabel_line460/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  nolabel_line460/shcp_reg/C  (IS_INVERTED)
                         clock pessimism              0.180     9.966    
                         clock uncertainty           -0.035     9.931    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)       -0.044     9.887    nolabel_line460/shcp_reg
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 nolabel_line460/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line460/stcp_reg/D
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.718ns (56.806%)  route 0.546ns (43.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    nolabel_line460/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line460/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.419     5.494 f  nolabel_line460/counter_reg[7]/Q
                         net (fo=3, routed)           0.546     6.040    nolabel_line460/Q[0]
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.299     6.339 r  nolabel_line460/stcp_i_1/O
                         net (fo=1, routed)           0.000     6.339    nolabel_line460/p_1_in
    SLICE_X36Y45         FDSE                                         r  nolabel_line460/stcp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.445     9.786    nolabel_line460/clk_IBUF_BUFG
    SLICE_X36Y45         FDSE                                         r  nolabel_line460/stcp_reg/C  (IS_INVERTED)
                         clock pessimism              0.180     9.966    
                         clock uncertainty           -0.035     9.931    
    SLICE_X36Y45         FDSE (Setup_fdse_C_D)        0.032     9.963    nolabel_line460/stcp_reg
  -------------------------------------------------------------------
                         required time                          9.963    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 nolabel_line443/nolabel_line177/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line443/nolabel_line177/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.472ns (40.958%)  route 2.122ns (59.042%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line443/nolabel_line177/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.353    nolabel_line443/nolabel_line177/count_reg[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  nolabel_line443/nolabel_line177/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.477    nolabel_line443/nolabel_line177/count0_carry_i_3_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  nolabel_line443/nolabel_line177/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    nolabel_line443/nolabel_line177/count0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  nolabel_line443/nolabel_line177/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    nolabel_line443/nolabel_line177/count0_carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  nolabel_line443/nolabel_line177/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    nolabel_line443/nolabel_line177/count0_carry__1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  nolabel_line443/nolabel_line177/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.299     8.669    nolabel_line443/nolabel_line177/clear
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[0]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X45Y57         FDRE (Setup_fdre_C_R)       -0.335    14.705    nolabel_line443/nolabel_line177/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 nolabel_line443/nolabel_line177/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line443/nolabel_line177/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.472ns (40.958%)  route 2.122ns (59.042%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line443/nolabel_line177/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.353    nolabel_line443/nolabel_line177/count_reg[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  nolabel_line443/nolabel_line177/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.477    nolabel_line443/nolabel_line177/count0_carry_i_3_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  nolabel_line443/nolabel_line177/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    nolabel_line443/nolabel_line177/count0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  nolabel_line443/nolabel_line177/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    nolabel_line443/nolabel_line177/count0_carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  nolabel_line443/nolabel_line177/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    nolabel_line443/nolabel_line177/count0_carry__1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  nolabel_line443/nolabel_line177/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.299     8.669    nolabel_line443/nolabel_line177/clear
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[1]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X45Y57         FDRE (Setup_fdre_C_R)       -0.335    14.705    nolabel_line443/nolabel_line177/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 nolabel_line443/nolabel_line177/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line443/nolabel_line177/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.472ns (40.958%)  route 2.122ns (59.042%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line443/nolabel_line177/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.353    nolabel_line443/nolabel_line177/count_reg[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  nolabel_line443/nolabel_line177/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.477    nolabel_line443/nolabel_line177/count0_carry_i_3_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  nolabel_line443/nolabel_line177/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    nolabel_line443/nolabel_line177/count0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  nolabel_line443/nolabel_line177/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    nolabel_line443/nolabel_line177/count0_carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  nolabel_line443/nolabel_line177/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    nolabel_line443/nolabel_line177/count0_carry__1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  nolabel_line443/nolabel_line177/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.299     8.669    nolabel_line443/nolabel_line177/clear
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[2]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X45Y57         FDRE (Setup_fdre_C_R)       -0.335    14.705    nolabel_line443/nolabel_line177/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 nolabel_line443/nolabel_line177/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line443/nolabel_line177/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.472ns (40.958%)  route 2.122ns (59.042%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line443/nolabel_line177/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.353    nolabel_line443/nolabel_line177/count_reg[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  nolabel_line443/nolabel_line177/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.477    nolabel_line443/nolabel_line177/count0_carry_i_3_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  nolabel_line443/nolabel_line177/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    nolabel_line443/nolabel_line177/count0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  nolabel_line443/nolabel_line177/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    nolabel_line443/nolabel_line177/count0_carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  nolabel_line443/nolabel_line177/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    nolabel_line443/nolabel_line177/count0_carry__1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  nolabel_line443/nolabel_line177/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.299     8.669    nolabel_line443/nolabel_line177/clear
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[3]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X45Y57         FDRE (Setup_fdre_C_R)       -0.335    14.705    nolabel_line443/nolabel_line177/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 nolabel_line443/nolabel_line177/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line443/nolabel_line177/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.472ns (42.629%)  route 1.981ns (57.371%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line443/nolabel_line177/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.353    nolabel_line443/nolabel_line177/count_reg[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  nolabel_line443/nolabel_line177/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.477    nolabel_line443/nolabel_line177/count0_carry_i_3_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  nolabel_line443/nolabel_line177/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    nolabel_line443/nolabel_line177/count0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  nolabel_line443/nolabel_line177/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    nolabel_line443/nolabel_line177/count0_carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  nolabel_line443/nolabel_line177/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    nolabel_line443/nolabel_line177/count0_carry__1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  nolabel_line443/nolabel_line177/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     8.528    nolabel_line443/nolabel_line177/clear
    SLICE_X45Y58         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[4]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X45Y58         FDRE (Setup_fdre_C_R)       -0.335    14.680    nolabel_line443/nolabel_line177/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 nolabel_line443/nolabel_line177/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line443/nolabel_line177/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.472ns (42.629%)  route 1.981ns (57.371%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line443/nolabel_line177/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.353    nolabel_line443/nolabel_line177/count_reg[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  nolabel_line443/nolabel_line177/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.477    nolabel_line443/nolabel_line177/count0_carry_i_3_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  nolabel_line443/nolabel_line177/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    nolabel_line443/nolabel_line177/count0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  nolabel_line443/nolabel_line177/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    nolabel_line443/nolabel_line177/count0_carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  nolabel_line443/nolabel_line177/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    nolabel_line443/nolabel_line177/count0_carry__1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  nolabel_line443/nolabel_line177/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     8.528    nolabel_line443/nolabel_line177/clear
    SLICE_X45Y58         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[5]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X45Y58         FDRE (Setup_fdre_C_R)       -0.335    14.680    nolabel_line443/nolabel_line177/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 nolabel_line443/nolabel_line177/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line443/nolabel_line177/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.472ns (42.629%)  route 1.981ns (57.371%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line443/nolabel_line177/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.353    nolabel_line443/nolabel_line177/count_reg[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  nolabel_line443/nolabel_line177/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.477    nolabel_line443/nolabel_line177/count0_carry_i_3_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  nolabel_line443/nolabel_line177/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    nolabel_line443/nolabel_line177/count0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  nolabel_line443/nolabel_line177/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    nolabel_line443/nolabel_line177/count0_carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  nolabel_line443/nolabel_line177/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    nolabel_line443/nolabel_line177/count0_carry__1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  nolabel_line443/nolabel_line177/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     8.528    nolabel_line443/nolabel_line177/clear
    SLICE_X45Y58         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[6]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X45Y58         FDRE (Setup_fdre_C_R)       -0.335    14.680    nolabel_line443/nolabel_line177/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 nolabel_line443/nolabel_line177/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line443/nolabel_line177/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.472ns (42.629%)  route 1.981ns (57.371%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line443/nolabel_line177/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.353    nolabel_line443/nolabel_line177/count_reg[3]
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  nolabel_line443/nolabel_line177/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.477    nolabel_line443/nolabel_line177/count0_carry_i_3_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  nolabel_line443/nolabel_line177/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    nolabel_line443/nolabel_line177/count0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  nolabel_line443/nolabel_line177/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    nolabel_line443/nolabel_line177/count0_carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  nolabel_line443/nolabel_line177/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    nolabel_line443/nolabel_line177/count0_carry__1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  nolabel_line443/nolabel_line177/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     8.528    nolabel_line443/nolabel_line177/clear
    SLICE_X45Y58         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[7]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X45Y58         FDRE (Setup_fdre_C_R)       -0.335    14.680    nolabel_line443/nolabel_line177/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line445/num_reg[13]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[13]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     1.434    nolabel_line445/clk_IBUF_BUFG
    SLICE_X53Y74         FDPE                                         r  nolabel_line445/num_reg[13]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  nolabel_line445/num_reg[13]_P/Q
                         net (fo=1, routed)           0.087     1.662    nolabel_line445/num_reg[13]_P_n_0
    SLICE_X52Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.707 r  nolabel_line445/num[13]_C_i_1/O
                         net (fo=3, routed)           0.000     1.707    nolabel_line445/chosenNum[13]
    SLICE_X52Y74         FDCE                                         r  nolabel_line445/num_reg[13]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.818     1.946    nolabel_line445/clk_IBUF_BUFG
    SLICE_X52Y74         FDCE                                         r  nolabel_line445/num_reg[13]_C/C
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y74         FDCE (Hold_fdce_C_D)         0.120     1.567    nolabel_line445/num_reg[13]_C
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line445/num_reg[14]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[14]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.552     1.435    nolabel_line445/clk_IBUF_BUFG
    SLICE_X52Y76         FDCE                                         r  nolabel_line445/num_reg[14]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  nolabel_line445/num_reg[14]_C/Q
                         net (fo=1, routed)           0.082     1.681    nolabel_line445/num_reg[14]_C_n_0
    SLICE_X53Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.726 r  nolabel_line445/num[14]_C_i_1/O
                         net (fo=3, routed)           0.000     1.726    nolabel_line445/chosenNum[14]
    SLICE_X53Y76         FDPE                                         r  nolabel_line445/num_reg[14]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     1.947    nolabel_line445/clk_IBUF_BUFG
    SLICE_X53Y76         FDPE                                         r  nolabel_line445/num_reg[14]_P/C
                         clock pessimism             -0.499     1.448    
    SLICE_X53Y76         FDPE (Hold_fdpe_C_D)         0.091     1.539    nolabel_line445/num_reg[14]_P
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line445/num_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.552     1.435    nolabel_line445/clk_IBUF_BUFG
    SLICE_X52Y73         FDCE                                         r  nolabel_line445/num_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  nolabel_line445/num_reg[4]_C/Q
                         net (fo=1, routed)           0.082     1.681    nolabel_line445/num_reg[4]_C_n_0
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.726 r  nolabel_line445/num[4]_C_i_1/O
                         net (fo=3, routed)           0.000     1.726    nolabel_line445/chosenNum[4]
    SLICE_X53Y73         FDPE                                         r  nolabel_line445/num_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     1.947    nolabel_line445/clk_IBUF_BUFG
    SLICE_X53Y73         FDPE                                         r  nolabel_line445/num_reg[4]_P/C
                         clock pessimism             -0.499     1.448    
    SLICE_X53Y73         FDPE (Hold_fdpe_C_D)         0.091     1.539    nolabel_line445/num_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line445/num_reg[12]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[12]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.555     1.438    nolabel_line445/clk_IBUF_BUFG
    SLICE_X50Y79         FDCE                                         r  nolabel_line445/num_reg[12]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  nolabel_line445/num_reg[12]_C/Q
                         net (fo=1, routed)           0.082     1.684    nolabel_line445/num_reg[12]_C_n_0
    SLICE_X51Y79         LUT3 (Prop_lut3_I2_O)        0.045     1.729 r  nolabel_line445/num[12]_C_i_1/O
                         net (fo=3, routed)           0.000     1.729    nolabel_line445/chosenNum[12]
    SLICE_X51Y79         FDPE                                         r  nolabel_line445/num_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.823     1.951    nolabel_line445/clk_IBUF_BUFG
    SLICE_X51Y79         FDPE                                         r  nolabel_line445/num_reg[12]_P/C
                         clock pessimism             -0.500     1.451    
    SLICE_X51Y79         FDPE (Hold_fdpe_C_D)         0.091     1.542    nolabel_line445/num_reg[12]_P
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 nolabel_line445/num_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.554     1.437    nolabel_line445/clk_IBUF_BUFG
    SLICE_X49Y78         FDPE                                         r  nolabel_line445/num_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  nolabel_line445/num_reg[7]_P/Q
                         net (fo=1, routed)           0.136     1.714    nolabel_line445/num_reg[7]_P_n_0
    SLICE_X49Y77         LUT3 (Prop_lut3_I0_O)        0.045     1.759 r  nolabel_line445/num[7]_C_i_1/O
                         net (fo=3, routed)           0.000     1.759    nolabel_line445/chosenNum[7]
    SLICE_X49Y77         FDCE                                         r  nolabel_line445/num_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.820     1.948    nolabel_line445/clk_IBUF_BUFG
    SLICE_X49Y77         FDCE                                         r  nolabel_line445/num_reg[7]_C/C
                         clock pessimism             -0.498     1.450    
    SLICE_X49Y77         FDCE (Hold_fdce_C_D)         0.091     1.541    nolabel_line445/num_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line460/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line460/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.444    nolabel_line460/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line460/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line460/counter_reg[0]/Q
                         net (fo=7, routed)           0.127     1.735    nolabel_line460/counter_reg_n_0_[0]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.048     1.783 r  nolabel_line460/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.783    nolabel_line460/p_0_in[2]
    SLICE_X35Y50         FDRE                                         r  nolabel_line460/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.829     1.957    nolabel_line460/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  nolabel_line460/counter_reg[2]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.107     1.564    nolabel_line460/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 nolabel_line460/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line460/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.444    nolabel_line460/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line460/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line460/counter_reg[0]/Q
                         net (fo=7, routed)           0.128     1.736    nolabel_line460/counter_reg_n_0_[0]
    SLICE_X35Y50         LUT5 (Prop_lut5_I1_O)        0.049     1.785 r  nolabel_line460/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.785    nolabel_line460/p_0_in[4]
    SLICE_X35Y50         FDRE                                         r  nolabel_line460/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.829     1.957    nolabel_line460/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  nolabel_line460/counter_reg[4]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.107     1.564    nolabel_line460/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nolabel_line443/nolabel_line177/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line443/nolabel_line177/clkP_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.519%)  route 0.143ns (43.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  nolabel_line443/nolabel_line177/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line443/nolabel_line177/count_reg[28]/Q
                         net (fo=4, routed)           0.143     1.725    nolabel_line443/nolabel_line177/count_reg[28]
    SLICE_X44Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  nolabel_line443/nolabel_line177/clkP_i_1/O
                         net (fo=1, routed)           0.000     1.770    nolabel_line443/nolabel_line177/clkP_i_1_n_0
    SLICE_X44Y63         FDRE                                         r  nolabel_line443/nolabel_line177/clkP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.826     1.954    nolabel_line443/nolabel_line177/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  nolabel_line443/nolabel_line177/clkP_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X44Y63         FDRE (Hold_fdre_C_D)         0.091     1.547    nolabel_line443/nolabel_line177/clkP_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line460/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line460/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.444    nolabel_line460/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line460/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line460/counter_reg[0]/Q
                         net (fo=7, routed)           0.127     1.735    nolabel_line460/counter_reg_n_0_[0]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.780 r  nolabel_line460/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.780    nolabel_line460/p_0_in[1]
    SLICE_X35Y50         FDRE                                         r  nolabel_line460/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.829     1.957    nolabel_line460/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  nolabel_line460/counter_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091     1.548    nolabel_line460/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line460/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line460/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.444    nolabel_line460/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line460/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line460/counter_reg[0]/Q
                         net (fo=7, routed)           0.128     1.736    nolabel_line460/counter_reg_n_0_[0]
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.781 r  nolabel_line460/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.781    nolabel_line460/p_0_in[3]
    SLICE_X35Y50         FDRE                                         r  nolabel_line460/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.829     1.957    nolabel_line460/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  nolabel_line460/counter_reg[3]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.092     1.549    nolabel_line460/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y61   nolabel_line443/nolabel_line177/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y61   nolabel_line443/nolabel_line177/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y61   nolabel_line443/nolabel_line177/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y57   nolabel_line443/nolabel_line177/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y62   nolabel_line443/nolabel_line177/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y62   nolabel_line443/nolabel_line177/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y62   nolabel_line443/nolabel_line177/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y62   nolabel_line443/nolabel_line177/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y63   nolabel_line443/nolabel_line177/count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X30Y68   nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_P/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y67   nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_P/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y78   nolabel_line445/FileB/REG_FILE_2/MEMORY_3/Q_reg[3]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69   nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y81   nolabel_line445/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X30Y69   nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_P/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y78   nolabel_line445/num_reg[8]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y79   nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[0]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70   nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[1]_C/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   nolabel_line460/shcp_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   nolabel_line460/stcp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   nolabel_line443/nolabel_line177/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   nolabel_line443/nolabel_line177/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   nolabel_line443/nolabel_line177/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y57   nolabel_line443/nolabel_line177/count_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y67   nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y67   nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y74   nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[3]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y74   nolabel_line445/FileB/REG_FILE_1/MEMORY_0/Q_reg[3]_P/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.864ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[9]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.828ns (16.814%)  route 4.096ns (83.186%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.533     5.054    nolabel_line445/FileB/REG_FILE_0/MEMORY_2/clk_IBUF_BUFG
    SLICE_X32Y75         FDCE                                         r  nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDCE (Prop_fdce_C_Q)         0.456     5.510 f  nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/Q
                         net (fo=3, routed)           0.681     6.191    nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C_n_0
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.124     6.315 f  nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q[1]_C_i_1__13/O
                         net (fo=3, routed)           0.918     7.233    nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_P[9]
    SLICE_X30Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.357 f  nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[9]_LDC_i_3/O
                         net (fo=2, routed)           1.346     8.703    nolabel_line443/num_reg[9]_P
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.124     8.827 f  nolabel_line443/num_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           1.151     9.978    nolabel_line445/num_reg[9]_P_0
    SLICE_X45Y83         FDPE                                         f  nolabel_line445/num_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.431    14.772    nolabel_line445/clk_IBUF_BUFG
    SLICE_X45Y83         FDPE                                         r  nolabel_line445/num_reg[9]_P/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X45Y83         FDPE (Recov_fdpe_C_PRE)     -0.359    14.564    nolabel_line445/num_reg[9]_P
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[7]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.854ns (18.764%)  route 3.697ns (81.236%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.535     5.056    nolabel_line445/FileB/REG_FILE_2/MEMORY_1/clk_IBUF_BUFG
    SLICE_X35Y77         FDPE                                         r  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.512 r  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P/Q
                         net (fo=3, routed)           0.821     6.333    nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P_n_0
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.457 r  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q[3]_C_i_1__4/O
                         net (fo=3, routed)           1.337     7.794    nolabel_line445/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_P[3]
    SLICE_X39Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.918 r  nolabel_line445/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_LDC_i_3/O
                         net (fo=2, routed)           1.048     8.965    nolabel_line443/num_reg[7]_P
    SLICE_X48Y78         LUT3 (Prop_lut3_I1_O)        0.150     9.115 f  nolabel_line443/num_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.492     9.607    nolabel_line445/num_reg[7]_C_0
    SLICE_X49Y77         FDCE                                         f  nolabel_line445/num_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.427    14.768    nolabel_line445/clk_IBUF_BUFG
    SLICE_X49Y77         FDCE                                         r  nolabel_line445/num_reg[7]_C/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X49Y77         FDCE (Recov_fdce_C_CLR)     -0.607    14.312    nolabel_line445/num_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[11]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 0.828ns (17.288%)  route 3.961ns (82.712%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550     5.071    nolabel_line445/FileB/REG_FILE_1/MEMORY_2/clk_IBUF_BUFG
    SLICE_X47Y63         FDCE                                         r  nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_C/Q
                         net (fo=3, routed)           0.809     6.336    nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_C_n_0
    SLICE_X47Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.460 f  nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q[3]_C_i_1__9/O
                         net (fo=3, routed)           0.970     7.430    nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_P[7]
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.554 f  nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           1.200     8.754    nolabel_line443/num_reg[11]_P
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.124     8.878 f  nolabel_line443/num_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.982     9.860    nolabel_line445/num_reg[11]_P_0
    SLICE_X54Y69         FDPE                                         f  nolabel_line445/num_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.431    14.772    nolabel_line445/clk_IBUF_BUFG
    SLICE_X54Y69         FDPE                                         r  nolabel_line445/num_reg[11]_P/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X54Y69         FDPE (Recov_fdpe_C_PRE)     -0.361    14.634    nolabel_line445/num_reg[11]_P
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.854ns (18.991%)  route 3.643ns (81.009%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.540     5.061    nolabel_line445/FileB/REG_FILE_0/MEMORY_0/clk_IBUF_BUFG
    SLICE_X37Y79         FDCE                                         r  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[3]_C/Q
                         net (fo=3, routed)           0.436     5.953    nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[3]_C_n_0
    SLICE_X37Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.077 r  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q[3]_C_i_1__11/O
                         net (fo=3, routed)           1.188     7.265    nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[3]_P[11]
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[3]_LDC_i_3/O
                         net (fo=2, routed)           1.377     8.766    nolabel_line443/num_reg[3]_P
    SLICE_X51Y71         LUT3 (Prop_lut3_I1_O)        0.150     8.916 f  nolabel_line443/num_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.642     9.558    nolabel_line445/num_reg[3]_C_0
    SLICE_X53Y70         FDCE                                         f  nolabel_line445/num_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.431    14.772    nolabel_line445/clk_IBUF_BUFG
    SLICE_X53Y70         FDCE                                         r  nolabel_line445/num_reg[3]_C/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X53Y70         FDCE (Recov_fdce_C_CLR)     -0.607    14.388    nolabel_line445/num_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[9]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.605%)  route 3.510ns (80.395%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.533     5.054    nolabel_line445/FileB/REG_FILE_0/MEMORY_2/clk_IBUF_BUFG
    SLICE_X32Y75         FDCE                                         r  nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/Q
                         net (fo=3, routed)           0.681     6.191    nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C_n_0
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.124     6.315 r  nolabel_line445/FileB/REG_FILE_0/MEMORY_2/Q[1]_C_i_1__13/O
                         net (fo=3, routed)           0.918     7.233    nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_P[9]
    SLICE_X30Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.357 r  nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[9]_LDC_i_3/O
                         net (fo=2, routed)           1.346     8.703    nolabel_line443/num_reg[9]_P
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.152     8.855 f  nolabel_line443/num_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.565     9.420    nolabel_line445/num_reg[9]_C_0
    SLICE_X44Y82         FDCE                                         f  nolabel_line445/num_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.430    14.771    nolabel_line445/clk_IBUF_BUFG
    SLICE_X44Y82         FDCE                                         r  nolabel_line445/num_reg[9]_C/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X44Y82         FDCE (Recov_fdce_C_CLR)     -0.607    14.315    nolabel_line445/num_reg[9]_C
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[7]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.109%)  route 3.744ns (81.891%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.535     5.056    nolabel_line445/FileB/REG_FILE_2/MEMORY_1/clk_IBUF_BUFG
    SLICE_X35Y77         FDPE                                         r  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.512 f  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P/Q
                         net (fo=3, routed)           0.821     6.333    nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P_n_0
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.457 f  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q[3]_C_i_1__4/O
                         net (fo=3, routed)           1.337     7.794    nolabel_line445/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_P[3]
    SLICE_X39Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.918 f  nolabel_line445/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_LDC_i_3/O
                         net (fo=2, routed)           1.048     8.965    nolabel_line443/num_reg[7]_P
    SLICE_X48Y78         LUT3 (Prop_lut3_I2_O)        0.124     9.089 f  nolabel_line443/num_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.539     9.628    nolabel_line445/num_reg[7]_P_0
    SLICE_X49Y78         FDPE                                         f  nolabel_line445/num_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.429    14.770    nolabel_line445/clk_IBUF_BUFG
    SLICE_X49Y78         FDPE                                         r  nolabel_line445/num_reg[7]_P/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X49Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    14.562    nolabel_line445/num_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.854ns (20.083%)  route 3.398ns (79.917%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.539     5.060    nolabel_line445/FileB/REG_FILE_0/MEMORY_0/clk_IBUF_BUFG
    SLICE_X33Y71         FDPE                                         r  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.516 r  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[2]_P/Q
                         net (fo=3, routed)           0.414     5.930    nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[2]_P_n_0
    SLICE_X33Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q[2]_C_i_1__11/O
                         net (fo=3, routed)           1.004     7.059    nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[3]_P[10]
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.183 r  nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[2]_LDC_i_3/O
                         net (fo=2, routed)           1.347     8.529    nolabel_line443/num_reg[2]_P
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.150     8.679 f  nolabel_line443/num_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.633     9.312    nolabel_line445/num_reg[2]_C_0
    SLICE_X49Y63         FDCE                                         f  nolabel_line445/num_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.436    14.777    nolabel_line445/clk_IBUF_BUFG
    SLICE_X49Y63         FDCE                                         r  nolabel_line445/num_reg[2]_C/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X49Y63         FDCE (Recov_fdce_C_CLR)     -0.607    14.321    nolabel_line445/num_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.916ns (21.683%)  route 3.309ns (78.317%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.542     5.063    nolabel_line445/FileB/REG_FILE_2/MEMORY_0/clk_IBUF_BUFG
    SLICE_X30Y68         FDPE                                         r  nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDPE (Prop_fdpe_C_Q)         0.518     5.581 r  nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_P/Q
                         net (fo=3, routed)           0.669     6.250    nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_P_n_0
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.374 r  nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q[1]_C_i_1__3/O
                         net (fo=3, routed)           0.863     7.237    nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[3]_P[1]
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.361 r  nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[1]_LDC_i_3/O
                         net (fo=2, routed)           1.187     8.548    nolabel_line443/num_reg[1]_P
    SLICE_X50Y70         LUT3 (Prop_lut3_I1_O)        0.150     8.698 f  nolabel_line443/num_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.589     9.287    nolabel_line445/num_reg[1]_C_0
    SLICE_X51Y70         FDCE                                         f  nolabel_line445/num_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.431    14.772    nolabel_line445/clk_IBUF_BUFG
    SLICE_X51Y70         FDCE                                         r  nolabel_line445/num_reg[1]_C/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X51Y70         FDCE (Recov_fdce_C_CLR)     -0.609    14.314    nolabel_line445/num_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[11]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.854ns (19.715%)  route 3.478ns (80.285%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550     5.071    nolabel_line445/FileB/REG_FILE_1/MEMORY_2/clk_IBUF_BUFG
    SLICE_X47Y63         FDCE                                         r  nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_C/Q
                         net (fo=3, routed)           0.809     6.336    nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_C_n_0
    SLICE_X47Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q[3]_C_i_1__9/O
                         net (fo=3, routed)           0.970     7.430    nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_P[7]
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.554 r  nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           1.200     8.754    nolabel_line443/num_reg[11]_P
    SLICE_X53Y68         LUT3 (Prop_lut3_I1_O)        0.150     8.904 f  nolabel_line443/num_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.498     9.403    nolabel_line445/num_reg[11]_C_0
    SLICE_X54Y68         FDCE                                         f  nolabel_line445/num_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.432    14.773    nolabel_line445/clk_IBUF_BUFG
    SLICE_X54Y68         FDCE                                         r  nolabel_line445/num_reg[11]_C/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X54Y68         FDCE (Recov_fdce_C_CLR)     -0.521    14.475    nolabel_line445/num_reg[11]_C
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[13]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.890ns (19.794%)  route 3.606ns (80.206%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.535     5.056    nolabel_line445/FileB/REG_FILE_0/MEMORY_3/clk_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.518     5.574 f  nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[1]_P/Q
                         net (fo=3, routed)           0.895     6.469    nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q_reg[1]_P_n_0
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.124     6.593 f  nolabel_line445/FileB/REG_FILE_0/MEMORY_3/Q[1]_C_i_1__14/O
                         net (fo=3, routed)           1.172     7.765    nolabel_line445/FileB/REG_FILE_3/MEMORY_3/num_reg[15]_P[9]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.889 f  nolabel_line445/FileB/REG_FILE_3/MEMORY_3/num_reg[13]_LDC_i_3/O
                         net (fo=2, routed)           0.813     8.703    nolabel_line443/num_reg[13]_P
    SLICE_X52Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.827 f  nolabel_line443/num_reg[13]_LDC_i_1/O
                         net (fo=2, routed)           0.725     9.552    nolabel_line445/num_reg[13]_P_0
    SLICE_X53Y74         FDPE                                         f  nolabel_line445/num_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425    14.766    nolabel_line445/clk_IBUF_BUFG
    SLICE_X53Y74         FDPE                                         r  nolabel_line445/num_reg[13]_P/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X53Y74         FDPE (Recov_fdpe_C_PRE)     -0.359    14.630    nolabel_line445/num_reg[13]_P
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[6]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.279ns (36.497%)  route 0.485ns (63.503%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.559     1.442    nolabel_line445/FileB/REG_FILE_2/MEMORY_1/clk_IBUF_BUFG
    SLICE_X49Y66         FDCE                                         r  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_C/Q
                         net (fo=3, routed)           0.125     1.708    nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_C_n_0
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.045     1.753 r  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q[2]_C_i_1__4/O
                         net (fo=3, routed)           0.101     1.854    nolabel_line445/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_P[2]
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.899 r  nolabel_line445/FileB/REG_FILE_3/MEMORY_1/num_reg[6]_LDC_i_3/O
                         net (fo=2, routed)           0.133     2.032    nolabel_line443/num_reg[6]_P
    SLICE_X52Y67         LUT3 (Prop_lut3_I1_O)        0.048     2.080 f  nolabel_line443/num_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.126     2.207    nolabel_line445/num_reg[6]_C_0
    SLICE_X52Y68         FDCE                                         f  nolabel_line445/num_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.825     1.953    nolabel_line445/clk_IBUF_BUFG
    SLICE_X52Y68         FDCE                                         r  nolabel_line445/num_reg[6]_C/C
                         clock pessimism             -0.478     1.475    
    SLICE_X52Y68         FDCE (Remov_fdce_C_CLR)     -0.133     1.342    nolabel_line445/num_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[6]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.276ns (31.350%)  route 0.604ns (68.650%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.559     1.442    nolabel_line445/FileB/REG_FILE_2/MEMORY_1/clk_IBUF_BUFG
    SLICE_X49Y66         FDCE                                         r  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_C/Q
                         net (fo=3, routed)           0.125     1.708    nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_C_n_0
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.045     1.753 f  nolabel_line445/FileB/REG_FILE_2/MEMORY_1/Q[2]_C_i_1__4/O
                         net (fo=3, routed)           0.101     1.854    nolabel_line445/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_P[2]
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.899 f  nolabel_line445/FileB/REG_FILE_3/MEMORY_1/num_reg[6]_LDC_i_3/O
                         net (fo=2, routed)           0.133     2.032    nolabel_line443/num_reg[6]_P
    SLICE_X52Y67         LUT3 (Prop_lut3_I2_O)        0.045     2.077 f  nolabel_line443/num_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.245     2.323    nolabel_line445/num_reg[6]_P_0
    SLICE_X52Y67         FDPE                                         f  nolabel_line445/num_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.826     1.954    nolabel_line445/clk_IBUF_BUFG
    SLICE_X52Y67         FDPE                                         r  nolabel_line445/num_reg[6]_P/C
                         clock pessimism             -0.478     1.476    
    SLICE_X52Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     1.405    nolabel_line445/num_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.274ns (25.368%)  route 0.806ns (74.632%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.557     1.440    nolabel_line445/FileB/REG_FILE_0/MEMORY_0/clk_IBUF_BUFG
    SLICE_X33Y65         FDPE                                         r  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_P/Q
                         net (fo=3, routed)           0.147     1.729    nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_P_n_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.774 f  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q[0]_C_i_1__11/O
                         net (fo=3, routed)           0.125     1.898    nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[3]_P[8]
    SLICE_X34Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.943 f  nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[0]_LDC_i_3/O
                         net (fo=2, routed)           0.340     2.283    nolabel_line443/num_reg[0]_P
    SLICE_X46Y66         LUT3 (Prop_lut3_I2_O)        0.043     2.326 f  nolabel_line443/num_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.194     2.520    nolabel_line445/num_reg[0]_P_0
    SLICE_X47Y66         FDPE                                         f  nolabel_line445/num_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.825     1.952    nolabel_line445/clk_IBUF_BUFG
    SLICE_X47Y66         FDPE                                         r  nolabel_line445/num_reg[0]_P/C
                         clock pessimism             -0.249     1.703    
    SLICE_X47Y66         FDPE (Remov_fdpe_C_PRE)     -0.161     1.542    nolabel_line445/num_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.276ns (23.387%)  route 0.904ns (76.613%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.557     1.440    nolabel_line445/FileB/REG_FILE_0/MEMORY_0/clk_IBUF_BUFG
    SLICE_X33Y65         FDPE                                         r  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_P/Q
                         net (fo=3, routed)           0.147     1.729    nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_P_n_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.774 r  nolabel_line445/FileB/REG_FILE_0/MEMORY_0/Q[0]_C_i_1__11/O
                         net (fo=3, routed)           0.125     1.898    nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[3]_P[8]
    SLICE_X34Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.943 r  nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[0]_LDC_i_3/O
                         net (fo=2, routed)           0.340     2.283    nolabel_line443/num_reg[0]_P
    SLICE_X46Y66         LUT3 (Prop_lut3_I1_O)        0.045     2.328 f  nolabel_line443/num_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.292     2.620    nolabel_line445/num_reg[0]_C_0
    SLICE_X46Y67         FDCE                                         f  nolabel_line445/num_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.823     1.951    nolabel_line445/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  nolabel_line445/num_reg[0]_C/C
                         clock pessimism             -0.249     1.702    
    SLICE_X46Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.635    nolabel_line445/num_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[9]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.275ns (22.988%)  route 0.921ns (77.012%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.548     1.431    nolabel_line445/FileB/REG_FILE_1/MEMORY_2/clk_IBUF_BUFG
    SLICE_X29Y74         FDPE                                         r  nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.572 r  nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[1]_P/Q
                         net (fo=3, routed)           0.125     1.697    nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q_reg[1]_P_n_0
    SLICE_X30Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.742 r  nolabel_line445/FileB/REG_FILE_1/MEMORY_2/Q[1]_C_i_1__9/O
                         net (fo=3, routed)           0.076     1.819    nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_P[5]
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[9]_LDC_i_3/O
                         net (fo=2, routed)           0.503     2.366    nolabel_line443/num_reg[9]_P
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.044     2.410 f  nolabel_line443/num_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.217     2.628    nolabel_line445/num_reg[9]_C_0
    SLICE_X44Y82         FDCE                                         f  nolabel_line445/num_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.823     1.951    nolabel_line445/clk_IBUF_BUFG
    SLICE_X44Y82         FDCE                                         r  nolabel_line445/num_reg[9]_C/C
                         clock pessimism             -0.249     1.702    
    SLICE_X44Y82         FDCE (Remov_fdce_C_CLR)     -0.154     1.548    nolabel_line445/num_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.276ns (21.989%)  route 0.979ns (78.011%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    nolabel_line445/FileB/REG_FILE_3/MEMORY_0/clk_IBUF_BUFG
    SLICE_X32Y73         FDCE                                         r  nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.141     1.573 f  nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[3]_C/Q
                         net (fo=3, routed)           0.131     1.704    nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q_reg[3]_C_n_0
    SLICE_X32Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.749 f  nolabel_line445/FileB/REG_FILE_3/MEMORY_0/Q[3]_C_i_1/O
                         net (fo=3, routed)           0.122     1.872    nolabel_line445/FileB/REG_FILE_3/MEMORY_0/numMemory[3]
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.917 f  nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[3]_LDC_i_3/O
                         net (fo=2, routed)           0.542     2.459    nolabel_line443/num_reg[3]_P
    SLICE_X51Y71         LUT3 (Prop_lut3_I2_O)        0.045     2.504 f  nolabel_line443/num_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.184     2.687    nolabel_line445/num_reg[3]_P_0
    SLICE_X51Y71         FDPE                                         f  nolabel_line445/num_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.822     1.950    nolabel_line445/clk_IBUF_BUFG
    SLICE_X51Y71         FDPE                                         r  nolabel_line445/num_reg[3]_P/C
                         clock pessimism             -0.249     1.701    
    SLICE_X51Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     1.606    nolabel_line445/num_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.276ns (21.238%)  route 1.024ns (78.762%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.554     1.437    nolabel_line445/FileB/REG_FILE_2/MEMORY_0/clk_IBUF_BUFG
    SLICE_X35Y67         FDPE                                         r  nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_P/Q
                         net (fo=3, routed)           0.147     1.726    nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_P_n_0
    SLICE_X35Y67         LUT3 (Prop_lut3_I0_O)        0.045     1.771 f  nolabel_line445/FileB/REG_FILE_2/MEMORY_0/Q[2]_C_i_1__3/O
                         net (fo=3, routed)           0.094     1.864    nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[3]_P[2]
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.909 f  nolabel_line445/FileB/REG_FILE_3/MEMORY_0/num_reg[2]_LDC_i_3/O
                         net (fo=2, routed)           0.531     2.440    nolabel_line443/num_reg[2]_P
    SLICE_X48Y66         LUT3 (Prop_lut3_I2_O)        0.045     2.485 f  nolabel_line443/num_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.252     2.737    nolabel_line445/num_reg[2]_P_0
    SLICE_X50Y64         FDPE                                         f  nolabel_line445/num_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.829     1.957    nolabel_line445/clk_IBUF_BUFG
    SLICE_X50Y64         FDPE                                         r  nolabel_line445/num_reg[2]_P/C
                         clock pessimism             -0.249     1.708    
    SLICE_X50Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     1.637    nolabel_line445/num_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.276ns (21.592%)  route 1.002ns (78.408%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.548     1.431    nolabel_line445/FileB/REG_FILE_2/MEMORY_2/clk_IBUF_BUFG
    SLICE_X35Y73         FDPE                                         r  nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.572 f  nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_P/Q
                         net (fo=3, routed)           0.147     1.720    nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_P_n_0
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.765 f  nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q[0]_C_i_1__5/O
                         net (fo=3, routed)           0.333     2.098    nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_P[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.045     2.143 f  nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[8]_LDC_i_3/O
                         net (fo=2, routed)           0.339     2.482    nolabel_line443/num_reg[8]_P
    SLICE_X46Y78         LUT3 (Prop_lut3_I2_O)        0.045     2.527 f  nolabel_line443/num_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.183     2.709    nolabel_line445/num_reg[8]_P_0
    SLICE_X47Y78         FDPE                                         f  nolabel_line445/num_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.820     1.947    nolabel_line445/clk_IBUF_BUFG
    SLICE_X47Y78         FDPE                                         r  nolabel_line445/num_reg[8]_P/C
                         clock pessimism             -0.249     1.698    
    SLICE_X47Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     1.603    nolabel_line445/num_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[8]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.274ns (22.337%)  route 0.953ns (77.663%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.548     1.431    nolabel_line445/FileB/REG_FILE_2/MEMORY_2/clk_IBUF_BUFG
    SLICE_X35Y73         FDPE                                         r  nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.572 r  nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_P/Q
                         net (fo=3, routed)           0.147     1.720    nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_P_n_0
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.765 r  nolabel_line445/FileB/REG_FILE_2/MEMORY_2/Q[0]_C_i_1__5/O
                         net (fo=3, routed)           0.333     2.098    nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_P[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.045     2.143 r  nolabel_line445/FileB/REG_FILE_3/MEMORY_2/num_reg[8]_LDC_i_3/O
                         net (fo=2, routed)           0.339     2.482    nolabel_line443/num_reg[8]_P
    SLICE_X46Y78         LUT3 (Prop_lut3_I1_O)        0.043     2.525 f  nolabel_line443/num_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.133     2.658    nolabel_line445/num_reg[8]_C_0
    SLICE_X47Y79         FDCE                                         f  nolabel_line445/num_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.821     1.948    nolabel_line445/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  nolabel_line445/num_reg[8]_C/C
                         clock pessimism             -0.249     1.699    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.158     1.541    nolabel_line445/num_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line445/num_reg[14]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.277ns (26.905%)  route 0.753ns (73.095%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.552     1.435    nolabel_line445/FileB/REG_FILE_1/MEMORY_3/clk_IBUF_BUFG
    SLICE_X49Y76         FDPE                                         r  nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.576 r  nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[2]_P/Q
                         net (fo=3, routed)           0.145     1.721    nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q_reg[2]_P_n_0
    SLICE_X49Y76         LUT3 (Prop_lut3_I0_O)        0.045     1.766 r  nolabel_line445/FileB/REG_FILE_1/MEMORY_3/Q[2]_C_i_1__10/O
                         net (fo=3, routed)           0.293     2.060    nolabel_line445/FileB/REG_FILE_3/MEMORY_3/num_reg[15]_P[6]
    SLICE_X51Y75         LUT6 (Prop_lut6_I3_O)        0.045     2.105 r  nolabel_line445/FileB/REG_FILE_3/MEMORY_3/num_reg[14]_LDC_i_3/O
                         net (fo=2, routed)           0.185     2.290    nolabel_line443/num_reg[14]_P
    SLICE_X52Y75         LUT3 (Prop_lut3_I1_O)        0.046     2.336 f  nolabel_line443/num_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.129     2.465    nolabel_line445/num_reg[14]_C_0
    SLICE_X52Y76         FDCE                                         f  nolabel_line445/num_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     1.947    nolabel_line445/clk_IBUF_BUFG
    SLICE_X52Y76         FDCE                                         r  nolabel_line445/num_reg[14]_C/C
                         clock pessimism             -0.478     1.469    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.133     1.336    nolabel_line445/num_reg[14]_C
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.129    





