

================================================================
== Vitis HLS Report for 'read_inputs'
================================================================
* Date:           Thu Jan  8 20:12:43 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.333 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      30|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     129|    -|
|Register         |        -|    -|     145|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     145|     159|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_131_p2                     |         +|   0|  0|  11|          11|           1|
    |icmp_ln12_fu_125_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          28|          19|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  17|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  13|          3|    1|          3|
    |din_data_i0_TDATA_blk_n       |   9|          2|    1|          2|
    |din_data_i1_TDATA_blk_n       |   9|          2|    1|          2|
    |din_data_i2_TDATA_blk_n       |   9|          2|    1|          2|
    |din_data_i3_TDATA_blk_n       |   9|          2|    1|          2|
    |din_data_q0_TDATA_blk_n       |   9|          2|    1|          2|
    |din_data_q1_TDATA_blk_n       |   9|          2|    1|          2|
    |din_data_q2_TDATA_blk_n       |   9|          2|    1|          2|
    |din_data_q3_TDATA_blk_n       |   9|          2|    1|          2|
    |i_fu_58                       |   9|          2|   11|         22|
    |stream_read_to_compute_blk_n  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 129|         29|   23|         49|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_58                  |  11|   0|   11|          0|
    |pack_i_1_reg_175         |  16|   0|   16|          0|
    |pack_i_2_reg_185         |  16|   0|   16|          0|
    |pack_i_3_reg_195         |  16|   0|   16|          0|
    |pack_i_reg_165           |  16|   0|   16|          0|
    |pack_q_1_reg_180         |  16|   0|   16|          0|
    |pack_q_2_reg_190         |  16|   0|   16|          0|
    |pack_q_3_reg_200         |  16|   0|   16|          0|
    |pack_q_reg_170           |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 145|   0|  145|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|             read_inputs|  return value|
|din_data_i0_TDATA                      |   in|   16|        axis|             din_data_i0|       pointer|
|din_data_i0_TVALID                     |   in|    1|        axis|             din_data_i0|       pointer|
|din_data_i0_TREADY                     |  out|    1|        axis|             din_data_i0|       pointer|
|din_data_q0_TDATA                      |   in|   16|        axis|             din_data_q0|       pointer|
|din_data_q0_TVALID                     |   in|    1|        axis|             din_data_q0|       pointer|
|din_data_q0_TREADY                     |  out|    1|        axis|             din_data_q0|       pointer|
|din_data_i1_TDATA                      |   in|   16|        axis|             din_data_i1|       pointer|
|din_data_i1_TVALID                     |   in|    1|        axis|             din_data_i1|       pointer|
|din_data_i1_TREADY                     |  out|    1|        axis|             din_data_i1|       pointer|
|din_data_q1_TDATA                      |   in|   16|        axis|             din_data_q1|       pointer|
|din_data_q1_TVALID                     |   in|    1|        axis|             din_data_q1|       pointer|
|din_data_q1_TREADY                     |  out|    1|        axis|             din_data_q1|       pointer|
|din_data_i2_TDATA                      |   in|   16|        axis|             din_data_i2|       pointer|
|din_data_i2_TVALID                     |   in|    1|        axis|             din_data_i2|       pointer|
|din_data_i2_TREADY                     |  out|    1|        axis|             din_data_i2|       pointer|
|din_data_q2_TDATA                      |   in|   16|        axis|             din_data_q2|       pointer|
|din_data_q2_TVALID                     |   in|    1|        axis|             din_data_q2|       pointer|
|din_data_q2_TREADY                     |  out|    1|        axis|             din_data_q2|       pointer|
|din_data_i3_TDATA                      |   in|   16|        axis|             din_data_i3|       pointer|
|din_data_i3_TVALID                     |   in|    1|        axis|             din_data_i3|       pointer|
|din_data_i3_TREADY                     |  out|    1|        axis|             din_data_i3|       pointer|
|din_data_q3_TDATA                      |   in|   16|        axis|             din_data_q3|       pointer|
|din_data_q3_TVALID                     |   in|    1|        axis|             din_data_q3|       pointer|
|din_data_q3_TREADY                     |  out|    1|        axis|             din_data_q3|       pointer|
|stream_read_to_compute_din             |  out|  128|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_num_data_valid  |   in|    5|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_fifo_cap        |   in|    5|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_full_n          |   in|    1|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_write           |  out|    1|     ap_fifo|  stream_read_to_compute|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

