[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Apr  6 2022, 21:23:38
The image is /home/jy/oscpu/bin/non-output/riscv-tests/jalr-riscv-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
No instruction of core 0 commits for 5000 cycles, maybe get stuck
(please also check whether a fence.i instruction requires more than 5000 cycles to flush the icache)
Let REF run one more instruction.

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 00800000a0 cmtcnt 2
commit group [01]: pc 00800000a8 cmtcnt 1
commit group [02]: pc 00800000b0 cmtcnt 2
commit group [03]: pc 00800000b8 cmtcnt 1
commit group [04]: pc 0080000098 cmtcnt 2
commit group [05]: pc 00800000a0 cmtcnt 2
commit group [06]: pc 00800000a8 cmtcnt 1
commit group [07]: pc 00800000b0 cmtcnt 2
commit group [08]: pc 00800000b8 cmtcnt 2
commit group [09]: pc 00800000c0 cmtcnt 2
commit group [10]: pc 00800000c8 cmtcnt 1
commit group [11]: pc 00800000d8 cmtcnt 2
commit group [12]: pc 00800000e0 cmtcnt 2
commit group [13]: pc 00800000e8 cmtcnt 2
commit group [14]: pc 00800000f0 cmtcnt 1
commit group [15]: pc 00800000fc cmtcnt 1 <--

============== Commit Instr Trace ==============
commit inst [00]: pc 00800000c0 inst 00000317 wen 1 dst 00000006 data 00000000800000c0
commit inst [01]: pc 00800000c4 inst 01c30313 wen 1 dst 00000006 data 00000000800000c0
commit inst [02]: pc 00800000c8 inst ffc30067 wen 1 dst 00000000 data 00000000800000cc
commit inst [03]: pc 00800000d8 inst 00128293 wen 1 dst 00000005 data 0000000000000002
commit inst [04]: pc 00800000dc inst 00128293 wen 1 dst 00000005 data 0000000000000002
commit inst [05]: pc 00800000e0 inst 00128293 wen 1 dst 00000005 data 0000000000000004
commit inst [06]: pc 00800000e4 inst 00400393 wen 1 dst 00000007 data 0000000000000004
commit inst [07]: pc 00800000e8 inst 00700193 wen 1 dst 00000003 data 0000000000000007
commit inst [08]: pc 00800000ec inst 00729463 wen 0 dst 00000000 data 00000000800000cc
commit inst [09]: pc 00800000f0 inst 00301663 wen 0 dst 00000000 data 00000000800000cc
commit inst [10]: pc 00800000fc inst 00000513 wen 1 dst 0000000a data 0000000000000000 <--
commit inst [11]: pc 0080000088 inst 00200293 wen 1 dst 00000005 data 0000000000000002
commit inst [12]: pc 008000008c inst fe5212e3 wen 0 dst 00000000 data 0000000000000000
commit inst [13]: pc 0080000090 inst 00600193 wen 1 dst 00000003 data 0000000000000006
commit inst [14]: pc 0080000094 inst 00000213 wen 1 dst 00000004 data 0000000000000000
commit inst [15]: pc 0080000098 inst 00000317 wen 1 dst 00000006 data 0000000080000098
commit inst [16]: pc 008000009c inst 01830313 wen 1 dst 00000006 data 0000000080000098
commit inst [17]: pc 00800000a0 inst 00000013 wen 1 dst 00000000 data 0000000000000000
commit inst [18]: pc 00800000a4 inst 00000013 wen 1 dst 00000000 data 0000000000000000
commit inst [19]: pc 00800000a8 inst 000306e7 wen 1 dst 0000000d data 00000000800000ac
commit inst [20]: pc 00800000b0 inst 00120213 wen 1 dst 00000004 data 0000000000000001
commit inst [21]: pc 00800000b4 inst 00200293 wen 1 dst 00000005 data 0000000000000002
commit inst [22]: pc 00800000b8 inst fe5210e3 wen 0 dst 00000000 data 0000000000000000
commit inst [23]: pc 0080000098 inst 00000317 wen 1 dst 00000006 data 0000000080000098
commit inst [24]: pc 008000009c inst 01830313 wen 1 dst 00000006 data 0000000080000098
commit inst [25]: pc 00800000a0 inst 00000013 wen 1 dst 00000000 data 0000000000000000
commit inst [26]: pc 00800000a4 inst 00000013 wen 1 dst 00000000 data 0000000000000000
commit inst [27]: pc 00800000a8 inst 000306e7 wen 1 dst 0000000d data 00000000800000ac
commit inst [28]: pc 00800000b0 inst 00120213 wen 1 dst 00000004 data 0000000000000002
commit inst [29]: pc 00800000b4 inst 00200293 wen 1 dst 00000005 data 0000000000000002
commit inst [30]: pc 00800000b8 inst fe5210e3 wen 0 dst 00000000 data 0000000000000000
commit inst [31]: pc 00800000bc inst 00100293 wen 1 dst 00000005 data 0000000000000001

==============  REF Regs  ==============
  $0: 0x0000000000000000   ra: 0x922f52ffe30e9cca   sp: 0xb7e1ce94f3632551   gp: 0x0000000000000007 
  tp: 0x0000000000000002   t0: 0x0000000000000004   t1: 0x00000000800000dc   t2: 0x0000000000000004 
  s0: 0xc5c736b04bf007d7   s1: 0x4c6f09c3e239678b   a0: 0x0000000000000000   a1: 0x988f2f95aba3c3ef 
  a2: 0x34cce484bac9e74c   a3: 0x00000000800000ac   a4: 0x0e3cb81c72e80a24   a5: 0x3a212caf110f3604 
  a6: 0xfcce25b7ab139c6a   a7: 0x06cf420f17948f63   s2: 0x785e855ec41363dd   s3: 0x31603d1b8247c96d 
  s4: 0x4d09a824069a8b32   s5: 0x27952c0e91ac55a3   s6: 0xbb29ac834851233e   s7: 0xdf8ba668ad202545 
  s8: 0xc1315413a981515b   s9: 0x041bbe9e8d235b31  s10: 0x01755294bba2f68d  s11: 0xd2d7090bb8df39fd 
  t3: 0xe1d8eb07db4ac2bd   t4: 0x40790328a498b0ef   t5: 0x1c6a2f2ce11044de   t6: 0x5c97d52a714ec403 
 ft0: 0x0000000000000000  ft1: 0x0000000000000000  ft2: 0x0000000000000000  ft3: 0x0000000000000000 
 ft4: 0x0000000000000000  ft5: 0x0000000000000000  ft6: 0x0000000000000000  ft7: 0x0000000000000000 
 fs0: 0x0000000000000000  fs1: 0x0000000000000000  fa0: 0x0000000000000000  fa1: 0x0000000000000000 
 fa2: 0x0000000000000000  fa3: 0x0000000000000000  fa4: 0x0000000000000000  fa5: 0x0000000000000000 
 fa6: 0x0000000000000000  fa7: 0x0000000000000000  fs2: 0x0000000000000000  fs3: 0x0000000000000000 
 fs4: 0x0000000000000000  fs5: 0x0000000000000000  fs6: 0x0000000000000000  fs7: 0x0000000000000000 
 fs8: 0x0000000000000000  fs9: 0x0000000000000000 fs10: 0x0000000000000000 fs11: 0x0000000000000000 
 ft8: 0x0000000000000000  ft9: 0x0000000000000000 ft10: 0x0000000000000000 ft11: 0x0000000000000000 
pc: 0x0000000080000144 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
aluValid id:1
aluValid id:1
priviledgeMode: 3
Core 0: [31mABORT at pc = 0x800000fc
[0m[35mtotal guest instructions = 75
[0m[35minstrCnt = 75, cycleCnt = 5,813, IPC = 0.012902
[0m[34mSeed=0 Guest cycle spent: 5,814 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 17ms
[0m