read -sv run_verilog_mid/adder_32b_8_87_fea829f7da270cbfaec803a438df8376.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_fea829f7da270cbfaec803a438df8376_yosys.v
