* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     May 20 2023 16:54:09

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40UP
    Device:        iCE40UP5K
    Package:       UWG30

Design statistics:
------------------
    FFs:                  29
    LUTs:                 48
    RAMs:                 0
    IOBs:                 6
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0
    SPIs:                 0
    I2Cs:                 0
    HFOSCs:               0
    LFOSCs:               0
    RGBA_DRVs:            0
    LEDDA_IPs:            0
    DSPs:                 0
    SPRAMs:               0
    FILTER_50NSs:         0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 53/5280
        Combinational Logic Cells: 24       out of   5280      0.454545%
        Sequential Logic Cells:    29       out of   5280      0.549242%
        Logic Tiles:               10       out of   660       1.51515%
    Registers: 
        Logic Registers:           29       out of   5280      0.549242%
        IO Registers:              0        out of   480       0
    Block RAMs:                    0        out of   30        0%
    Warm Boots:                    0        out of   1         0%
    SPIs:                          0        out of   2         0%
    I2Cs:                          0        out of   2         0%
    HFOSCs:                        0        out of   1         0%
    LFOSCs:                        0        out of   1         0%
    RGBA_DRVs:                     0        out of   1         0%
    LEDDA_IPs:                     0        out of   1         0%
    DSPs:                          0        out of   8         0%
    SPRAMs:                        0        out of   4         0%
    FILTER_50NSs:                  0        out of   2         0%
    Pins:
        Input Pins:                1        out of   21        4.7619%
        Output Pins:               5        out of   21        23.8095%
        InOut Pins:                0        out of   21        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   0         0%
    Bank 1: 0        out of   0         0%
    Bank 0: 2        out of   7         28.5714%
    Bank 2: 4        out of   14        28.5714%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    F5          Input      SB_LVCMOS    No       2        Simple Input   clk         

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    A2          Output     SB_LVCMOS    No       0        Simple Output  count_o[0]  
    A4          Output     SB_LVCMOS    No       0        Simple Output  count_o[3]  
    C1          Output     SB_LVCMOS    No       2        Simple Output  count_o[2]  
    F1          Output     SB_LVCMOS    No       2        Simple Output  count_o[1]  
    F2          Output     SB_LVCMOS    No       2        Simple Output  count_o[4]  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    1              2        IO         29      clk_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 6 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      336 out of 110555      0.303921%
                          Span 4       23 out of  23008      0.0999652%
                         Span 12        7 out of   4464      0.15681%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect        5 out of   4620      0.108225%

