#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Oct  9 18:11:06 2021
# Process ID: 100438
# Current directory: /users/students/r0822930/Downloads/pack/package/hw_project/project_hw/project_hw.runs/synth_1
# Command line: vivado -log hweval_adder.vds -tempDir /tmp -product Vivado -mode batch -messageDb vivado.pb -notrace -source hweval_adder.tcl
# Log file: /users/students/r0822930/Downloads/pack/package/hw_project/project_hw/project_hw.runs/synth_1/hweval_adder.vds
# Journal file: /users/students/r0822930/Downloads/pack/package/hw_project/project_hw/project_hw.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source hweval_adder.tcl -notrace
Command: synth_design -top hweval_adder -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 100450 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1527.941 ; gain = 84.898 ; free physical = 5881 ; free virtual = 41351
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hweval_adder' [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/hweval_adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'mpadder' [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/adder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mpadder' (1#1) [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/adder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hweval_adder' (2#1) [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/hweval_adder.v:3]
WARNING: [Synth 8-3331] design mpadder has unconnected port subtract
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1576.566 ; gain = 133.523 ; free physical = 5886 ; free virtual = 41357
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1576.566 ; gain = 133.523 ; free physical = 5889 ; free virtual = 41359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1576.566 ; gain = 133.523 ; free physical = 5889 ; free virtual = 41359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/users/students/r0822930/Downloads/pack/package/hw_project/tcl/constraints.tcl]
Constraints for hw_evals
INFO: [Vivado 12-1808] Property 'PACKAGE_PIN' is not supported for elaborated designs for objects of type 'port'. [/users/students/r0822930/Downloads/pack/package/hw_project/tcl/constraints.tcl:7]
Finished Sourcing Tcl File [/users/students/r0822930/Downloads/pack/package/hw_project/tcl/constraints.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/users/students/r0822930/Downloads/pack/package/hw_project/tcl/constraints.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/tmp/.Xil_r0822930/Vivado-100438-pc-klas1-9.esat.kuleuven.be/hweval_adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [/tmp/.Xil_r0822930/Vivado-100438-pc-klas1-9.esat.kuleuven.be/hweval_adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1974.746 ; gain = 0.000 ; free physical = 5546 ; free virtual = 41016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1974.746 ; gain = 531.703 ; free physical = 5705 ; free virtual = 41175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1974.746 ; gain = 531.703 ; free physical = 5705 ; free virtual = 41175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1974.746 ; gain = 531.703 ; free physical = 5707 ; free virtual = 41177
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regDone" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hweval_adder'
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'hweval_adder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1974.746 ; gain = 531.703 ; free physical = 5695 ; free virtual = 41166
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register regB_Q_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/adder.v:39]
INFO: [Synth 8-3538] Detected potentially large (wide) register regA_Q_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/adder.v:26]
INFO: [Synth 8-3538] Detected potentially large (wide) register regRes_Q_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/adder.v:86]
INFO: [Synth 8-3538] Detected potentially large (wide) register result_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/adder.v:110]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_b_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/hweval_adder.v:22]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_a_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/hweval_adder.v:21]
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    161 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input   1027 Bit         XORs := 1     
+---Registers : 
	             1120 Bit    Registers := 1     
	             1028 Bit    Registers := 1     
	             1027 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   1120 Bit        Muxes := 2     
	   2 Input   1027 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register regB_Q_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/adder.v:39]
INFO: [Synth 8-3538] Detected potentially large (wide) register regA_Q_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/adder.v:26]
INFO: [Synth 8-3538] Detected potentially large (wide) register regRes_Q_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/adder.v:86]
INFO: [Synth 8-3538] Detected potentially large (wide) register result_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/adder.v:110]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_b_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/hweval_adder.v:22]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_a_reg [/users/students/r0822930/Downloads/pack/package/hw_project/src/rtl/hweval_adder.v:21]
Hierarchical RTL Component report 
Module hweval_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input   1027 Bit         XORs := 1     
+---Registers : 
	             1027 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mpadder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    161 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	             1120 Bit    Registers := 1     
	             1028 Bit    Registers := 1     
	             1027 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1120 Bit        Muxes := 2     
	   2 Input   1027 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mpadder has unconnected port subtract
WARNING: [Synth 8-3332] Sequential element (subtract_reg) is unused and will be removed from module hweval_adder.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1974.746 ; gain = 531.703 ; free physical = 5671 ; free virtual = 41146
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading /tmp/.Xil_r0822930/Vivado-100438-pc-klas1-9.esat.kuleuven.be/realtime/hweval_adder_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1974.746 ; gain = 531.703 ; free physical = 5545 ; free virtual = 41021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2074.668 ; gain = 631.625 ; free physical = 5467 ; free virtual = 40943
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 2074.668 ; gain = 631.625 ; free physical = 5465 ; free virtual = 40941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2074.668 ; gain = 631.625 ; free physical = 5464 ; free virtual = 40940
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2074.668 ; gain = 631.625 ; free physical = 5464 ; free virtual = 40940
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2074.668 ; gain = 631.625 ; free physical = 5463 ; free virtual = 40938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2074.668 ; gain = 631.625 ; free physical = 5463 ; free virtual = 40938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2074.668 ; gain = 631.625 ; free physical = 5465 ; free virtual = 40941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2074.668 ; gain = 631.625 ; free physical = 5465 ; free virtual = 40941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    41|
|3     |LUT1   |     1|
|4     |LUT2   |  1188|
|5     |LUT3   |  1125|
|6     |LUT4   |   344|
|7     |LUT5   |  1738|
|8     |LUT6   |     1|
|9     |FDRE   |  6264|
|10    |FDSE   |     2|
|11    |IBUF   |     2|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        | 10708|
|2     |  dut    |mpadder |  8646|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2074.668 ; gain = 631.625 ; free physical = 5465 ; free virtual = 40941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2074.668 ; gain = 233.445 ; free physical = 5523 ; free virtual = 40999
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2074.676 ; gain = 631.625 ; free physical = 5529 ; free virtual = 41005
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hweval_adder' is not ideal for floorplanning, since the cellview 'mpadder' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 2090.676 ; gain = 659.188 ; free physical = 5578 ; free virtual = 41054
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/users/students/r0822930/Downloads/pack/package/hw_project/project_hw/project_hw.runs/synth_1/hweval_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hweval_adder_utilization_synth.rpt -pb hweval_adder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2114.688 ; gain = 0.000 ; free physical = 5570 ; free virtual = 41047
INFO: [Common 17-206] Exiting Vivado at Sat Oct  9 18:12:10 2021...
