<!DOCTYPE html>
<html>
	<head>
		<title>uhd-firmware - Details</title>
		<link rel="stylesheet" href="../../assets/css/bootstrap.min.css">
		<link rel="stylesheet" href="../../assets/css/main.css">
		<link href="https://apps.fedoraproject.org/global/fedora-bootstrap-fonts/open-sans.css" type="text/css" rel="stylesheet" />
		<meta name="viewport" content="width=device-width, initial-scale=1.0">
	</head>
	<body>
		<div class="container">
			<div>
				<div class="row">
					<a href="/" class="col-md-6">
						<div>
							<img src="../../../assets/images/logo.png" style="margin-top: -30px;">
						</div>
					</a>
					<div class="col-md-6">
						
					</div>
				</div>
			</div>

			<hr />

			<h1>
				uhd-firmware
				<small class="text-muted"> in Fedora 33</small>
			</h1>
			<p>
			This page displays detailed information for a specific version of uhd-firmware. You might
			want go back to <a href=".">the main page of uhd-firmware</a>.
			</p>

			<h2>Changelog</h2>
			<table class="table table-striped table-borderless">
				<thead>
					<tr>
						<th scope="col">Date</th>
						<th scope="col">Author</th>
						<th scope="col">Change</th>
					</tr>
				</thead>
				
				<tr scope="row">
					<td>2020-08-05</td>
					<td>Jaroslav Škarvada <jskarvad at redhat dot com> - 3.15.0.0-0.8.rc2</td>
					<td>- Fixed FTBFS
  Resolves: rhbz#1865590
- Made doc arch due to bug in doxygen</td>
				</tr>
				
				<tr scope="row">
					<td>2020-08-01</td>
					<td>Fedora Release Engineering <releng at fedoraproject dot org> - 3.15.0.0-0.7.rc2</td>
					<td>- Second attempt - Rebuilt for
  https://fedoraproject.org/wiki/Fedora_33_Mass_Rebuild</td>
				</tr>
				
				<tr scope="row">
					<td>2020-07-29</td>
					<td>Fedora Release Engineering <releng at fedoraproject dot org> - 3.15.0.0-0.6.rc2</td>
					<td>- Rebuilt for https://fedoraproject.org/wiki/Fedora_33_Mass_Rebuild</td>
				</tr>
				
				<tr scope="row">
					<td>2020-06-03</td>
					<td>Jonathan Wakely <jwakely at redhat dot com> - 3.15.0.0-0.5.rc2</td>
					<td>- Rebuilt and patched for Boost 1.73</td>
				</tr>
				
				<tr scope="row">
					<td>2020-05-26</td>
					<td>Miro Hrončok <mhroncok at redhat dot com> - 3.15.0.0-0.4.rc2</td>
					<td>- Rebuilt for Python 3.9</td>
				</tr>
				
				<tr scope="row">
					<td>2020-04-16</td>
					<td>Jaroslav Škarvada <jskarvad at redhat dot com> - 3.15.0.0-0.3.rc2</td>
					<td>- Provided uhd modules directory</td>
				</tr>
				
				<tr scope="row">
					<td>2020-01-31</td>
					<td>Fedora Release Engineering <releng at fedoraproject dot org> - 3.15.0.0-0.2.rc2</td>
					<td>- Rebuilt for https://fedoraproject.org/wiki/Fedora_32_Mass_Rebuild</td>
				</tr>
				
				<tr scope="row">
					<td>2019-11-08</td>
					<td>Jaroslav Škarvada <jskarvad at redhat dot com> - 3.15.0.0-0.1.rc2</td>
					<td>- New version
- Switched to Python 3
  Resolves: rhbz#1738157</td>
				</tr>
				
				<tr scope="row">
					<td>2019-08-02</td>
					<td>Jaroslav Škarvada <jskarvad at redhat dot com> - 3.14.1.0-1</td>
					<td>- New version
- Disabled tests
  Resolves: rhbz#1736932</td>
				</tr>
				
				<tr scope="row">
					<td>2019-07-27</td>
					<td>Fedora Release Engineering <releng at fedoraproject dot org> - 3.14.0.0-3.201904023gitc52f3f41</td>
					<td>- Rebuilt for https://fedoraproject.org/wiki/Fedora_31_Mass_Rebuild</td>
				</tr>
				
				<tbody>
				</tbody>
			</table>

			<h2>Files</h2>

			<table class="table table-striped table-borderless">
				<thead>
					<tr>
						<th scope="col">Type</th>
						<th scope="col">Path</th>
					</tr>
				</thead>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/uhd/images</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/LICENSE</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/uhd/images/bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/inventory.json</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/octoclock_bootloader.hex</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/octoclock_r4_fw.hex</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp1_fpga.rbf</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp1_fpga_4rx.rbf</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp1_fw.ihx</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp2_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp2_fw.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_b100_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_b100_fpga_2rx.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_b100_fw.ihx</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_b200_bl.img</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_b200_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_b200_fw.hex</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_b200mini_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_b205mini_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_b210_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e310_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e310_fpga.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e310_fpga.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e310_fpga_sg3.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e310_fpga_sg3.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e310_fpga_sg3.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_1G.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_1G.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_1G.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_1G.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_1G.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_AA.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_AA.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_AA.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_AA.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_AA.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_XG.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_XG.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_XG.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_XG.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e320_fpga_XG.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e3xx_fpga_idle.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e3xx_fpga_idle.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e3xx_fpga_idle.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e3xx_fpga_idle_sg3.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e3xx_fpga_idle_sg3.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_e3xx_fpga_idle_sg3.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n200_fw.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n200_r2_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n200_r3_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n200_r4_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n210_fw.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n210_r2_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n210_r3_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n210_r4_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n230_fpga.bin</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n230_fpga.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n230_fpga.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_AA.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_AA.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_AA.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_AA.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_AA.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_HG.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_HG.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_HG.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_HG.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_HG.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_WX.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_WX.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_WX.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_WX.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_WX.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_XG.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_XG.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_XG.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_XG.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n300_fpga_XG.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_AA.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_AA.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_AA.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_AA.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_AA.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_HG.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_HG.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_HG.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_HG.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_HG.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_WX.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_WX.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_WX.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_WX.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_WX.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_XG.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_XG.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_XG.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_XG.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n310_fpga_XG.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_AQ.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_AQ.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_AQ.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_AQ.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_AQ.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_HG.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_HG.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_HG.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_HG.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_HG.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_WX.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_WX.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_WX.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_WX.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_WX.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_XG.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_XG.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_XG.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_XG.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_XG.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_XQ.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_XQ.bit.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_XQ.dts</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_XQ.dts.md5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_n320_fpga_XQ.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x300_fpga_HG.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x300_fpga_HG.lvbitx</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x300_fpga_HG.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x300_fpga_XG.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x300_fpga_XG.lvbitx</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x300_fpga_XG.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x310_fpga_HG.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x310_fpga_HG.lvbitx</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x310_fpga_HG.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x310_fpga_XG.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x310_fpga_XG.lvbitx</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/usrp_x310_fpga_XG.rpt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/bit/usrp_n200_r3_fpga.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/bit/usrp_n200_r4_fpga.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/bit/usrp_n210_r3_fpga.bit</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/uhd/images/bit/usrp_n210_r4_fpga.bit</td>
				</tr>
				
				<tbody>
		</div>
	</body>
</html>