\hypertarget{group__gpio__registers}{}\doxysection{GPIO Registers}
\label{group__gpio__registers}\index{GPIO Registers@{GPIO Registers}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__gpio__registers_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}}))(\mbox{\hyperlink{group__gpio__addresses_ga034245d27ea38f0c5b26e72f78b18d8c}{GPIOA\+\_\+\+BASE\+\_\+\+ADDRESS}}))
\item 
\#define \mbox{\hyperlink{group__gpio__registers_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}}))(\mbox{\hyperlink{group__gpio__addresses_gabbde468c4be08bb6288f992d2ba4b0b2}{GPIOB\+\_\+\+BASE\+\_\+\+ADDRESS}}))
\item 
\#define \mbox{\hyperlink{group__gpio__registers_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}}))(\mbox{\hyperlink{group__gpio__addresses_gacc0899208f96ee70b8f7bdab8d9045a4}{GPIOC\+\_\+\+BASE\+\_\+\+ADDRESS}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__gpio__registers_gac485358099728ddae050db37924dd6b7}\label{group__gpio__registers_gac485358099728ddae050db37924dd6b7}} 
\index{GPIO Registers@{GPIO Registers}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!GPIO Registers@{GPIO Registers}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \#define GPIOA~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}}))(\mbox{\hyperlink{group__gpio__addresses_ga034245d27ea38f0c5b26e72f78b18d8c}{GPIOA\+\_\+\+BASE\+\_\+\+ADDRESS}}))}



{\ttfamily \#include $<$\mbox{\hyperlink{_g_p_i_o__private_8h}{COTS/\+MCAL/\+GPIO/\+GPIO\+\_\+private.\+h}}$>$}

GPIO register for port A 

Definition at line \mbox{\hyperlink{_g_p_i_o__private_8h_source_l00112}{112}} of file \mbox{\hyperlink{_g_p_i_o__private_8h_source}{GPIO\+\_\+private.\+h}}.

\mbox{\Hypertarget{group__gpio__registers_ga68b66ac73be4c836db878a42e1fea3cd}\label{group__gpio__registers_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{GPIO Registers@{GPIO Registers}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!GPIO Registers@{GPIO Registers}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \#define GPIOB~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}}))(\mbox{\hyperlink{group__gpio__addresses_gabbde468c4be08bb6288f992d2ba4b0b2}{GPIOB\+\_\+\+BASE\+\_\+\+ADDRESS}}))}



{\ttfamily \#include $<$\mbox{\hyperlink{_g_p_i_o__private_8h}{COTS/\+MCAL/\+GPIO/\+GPIO\+\_\+private.\+h}}$>$}

GPIO register for port B 

Definition at line \mbox{\hyperlink{_g_p_i_o__private_8h_source_l00119}{119}} of file \mbox{\hyperlink{_g_p_i_o__private_8h_source}{GPIO\+\_\+private.\+h}}.

\mbox{\Hypertarget{group__gpio__registers_ga2dca03332d620196ba943bc2346eaa08}\label{group__gpio__registers_ga2dca03332d620196ba943bc2346eaa08}} 
\index{GPIO Registers@{GPIO Registers}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!GPIO Registers@{GPIO Registers}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \#define GPIOC~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}}))(\mbox{\hyperlink{group__gpio__addresses_gacc0899208f96ee70b8f7bdab8d9045a4}{GPIOC\+\_\+\+BASE\+\_\+\+ADDRESS}}))}



{\ttfamily \#include $<$\mbox{\hyperlink{_g_p_i_o__private_8h}{COTS/\+MCAL/\+GPIO/\+GPIO\+\_\+private.\+h}}$>$}

GPIO register for port C 

Definition at line \mbox{\hyperlink{_g_p_i_o__private_8h_source_l00126}{126}} of file \mbox{\hyperlink{_g_p_i_o__private_8h_source}{GPIO\+\_\+private.\+h}}.

