
Arduino_Brailler.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004a  00800100  00000a58  00000aec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a58  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000c2  0080014a  0080014a  00000b36  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b36  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b68  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000290  00000000  00000000  00000ba8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007927  00000000  00000000  00000e38  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001876  00000000  00000000  0000875f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000017a9  00000000  00000000  00009fd5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000774  00000000  00000000  0000b780  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001f62  00000000  00000000  0000bef4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002bc6  00000000  00000000  0000de56  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000250  00000000  00000000  00010a1c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__ctors_end>
   4:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
   8:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
   c:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  10:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  14:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  18:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  1c:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  20:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  24:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  28:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  2c:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  30:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  34:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  38:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  3c:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  40:	0c 94 c0 03 	jmp	0x780	; 0x780 <__vector_16>
  44:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  48:	0c 94 41 02 	jmp	0x482	; 0x482 <__vector_18>
  4c:	0c 94 73 02 	jmp	0x4e6	; 0x4e6 <__vector_19>
  50:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  54:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  58:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  5c:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  60:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>
  64:	0c 94 8a 00 	jmp	0x114	; 0x114 <__bad_interrupt>

00000068 <__trampolines_end>:
  68:	00 00       	nop
  6a:	00 08       	sbc	r0, r0
  6c:	00 02       	muls	r16, r16
  6e:	01 00       	.word	0x0001	; ????
  70:	00 03       	mulsu	r16, r16
  72:	04 07       	cpc	r16, r20
	...

0000007c <digital_pin_to_bit_mask_PGM>:
  7c:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
  8c:	04 08 10 20                                         ... 

00000090 <digital_pin_to_port_PGM>:
  90:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
  a0:	03 03 03 03                                         ....

000000a4 <port_to_input_PGM>:
  a4:	00 00 00 00 23 00 26 00 29 00                       ....#.&.).

000000ae <port_to_output_PGM>:
  ae:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

000000b8 <port_to_mode_PGM>:
  b8:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

000000c2 <__ctors_start>:
  c2:	a3 02       	muls	r26, r19

000000c4 <__ctors_end>:
  c4:	11 24       	eor	r1, r1
  c6:	1f be       	out	0x3f, r1	; 63
  c8:	cf ef       	ldi	r28, 0xFF	; 255
  ca:	d8 e0       	ldi	r29, 0x08	; 8
  cc:	de bf       	out	0x3e, r29	; 62
  ce:	cd bf       	out	0x3d, r28	; 61

000000d0 <__do_copy_data>:
  d0:	11 e0       	ldi	r17, 0x01	; 1
  d2:	a0 e0       	ldi	r26, 0x00	; 0
  d4:	b1 e0       	ldi	r27, 0x01	; 1
  d6:	e8 e5       	ldi	r30, 0x58	; 88
  d8:	fa e0       	ldi	r31, 0x0A	; 10
  da:	02 c0       	rjmp	.+4      	; 0xe0 <__do_copy_data+0x10>
  dc:	05 90       	lpm	r0, Z+
  de:	0d 92       	st	X+, r0
  e0:	aa 34       	cpi	r26, 0x4A	; 74
  e2:	b1 07       	cpc	r27, r17
  e4:	d9 f7       	brne	.-10     	; 0xdc <__do_copy_data+0xc>

000000e6 <__do_clear_bss>:
  e6:	22 e0       	ldi	r18, 0x02	; 2
  e8:	aa e4       	ldi	r26, 0x4A	; 74
  ea:	b1 e0       	ldi	r27, 0x01	; 1
  ec:	01 c0       	rjmp	.+2      	; 0xf0 <.do_clear_bss_start>

000000ee <.do_clear_bss_loop>:
  ee:	1d 92       	st	X+, r1

000000f0 <.do_clear_bss_start>:
  f0:	ac 30       	cpi	r26, 0x0C	; 12
  f2:	b2 07       	cpc	r27, r18
  f4:	e1 f7       	brne	.-8      	; 0xee <.do_clear_bss_loop>

000000f6 <__do_global_ctors>:
  f6:	10 e0       	ldi	r17, 0x00	; 0
  f8:	c2 e6       	ldi	r28, 0x62	; 98
  fa:	d0 e0       	ldi	r29, 0x00	; 0
  fc:	04 c0       	rjmp	.+8      	; 0x106 <__do_global_ctors+0x10>
  fe:	21 97       	sbiw	r28, 0x01	; 1
 100:	fe 01       	movw	r30, r28
 102:	0e 94 24 05 	call	0xa48	; 0xa48 <__tablejump2__>
 106:	c1 36       	cpi	r28, 0x61	; 97
 108:	d1 07       	cpc	r29, r17
 10a:	c9 f7       	brne	.-14     	; 0xfe <__do_global_ctors+0x8>
 10c:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <main>
 110:	0c 94 2a 05 	jmp	0xa54	; 0xa54 <_exit>

00000114 <__bad_interrupt>:
 114:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000118 <setup>:
  public:
    inline HardwareSerial(
      volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
      volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
      volatile uint8_t *ucsrc, volatile uint8_t *udr);
    void begin(unsigned long baud) { begin(baud, SERIAL_8N1); }
 118:	26 e0       	ldi	r18, 0x06	; 6
 11a:	40 e8       	ldi	r20, 0x80	; 128
 11c:	55 e2       	ldi	r21, 0x25	; 37
 11e:	60 e0       	ldi	r22, 0x00	; 0
 120:	70 e0       	ldi	r23, 0x00	; 0
 122:	86 e6       	ldi	r24, 0x66	; 102
 124:	91 e0       	ldi	r25, 0x01	; 1
 126:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <_ZN14HardwareSerial5beginEmh>


void setup(void)
{
  Serial.begin(9600);
  pinMode(ack,OUTPUT);
 12a:	61 e0       	ldi	r22, 0x01	; 1
 12c:	88 e0       	ldi	r24, 0x08	; 8
 12e:	0e 94 6e 04 	call	0x8dc	; 0x8dc <pinMode>
  pinMode(rx1,INPUT);
 132:	60 e0       	ldi	r22, 0x00	; 0
 134:	89 e0       	ldi	r24, 0x09	; 9
 136:	0e 94 6e 04 	call	0x8dc	; 0x8dc <pinMode>
  pinMode(rx2,INPUT);
 13a:	60 e0       	ldi	r22, 0x00	; 0
 13c:	8a e0       	ldi	r24, 0x0A	; 10
 13e:	0e 94 6e 04 	call	0x8dc	; 0x8dc <pinMode>
  pinMode(mode,INPUT);
 142:	60 e0       	ldi	r22, 0x00	; 0
 144:	8b e0       	ldi	r24, 0x0B	; 11
 146:	0c 94 6e 04 	jmp	0x8dc	; 0x8dc <pinMode>

0000014a <_Z5ackjpv>:

}

void ackjp(void)
{
  digitalWrite(ack,HIGH);
 14a:	61 e0       	ldi	r22, 0x01	; 1
 14c:	88 e0       	ldi	r24, 0x08	; 8
 14e:	0c 94 aa 04 	jmp	0x954	; 0x954 <digitalWrite>

00000152 <loop>:
void loop(void) 

{


while (digitalRead(mode)==HIGH)
 152:	8b e0       	ldi	r24, 0x0B	; 11
 154:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <digitalRead>
 158:	01 97       	sbiw	r24, 0x01	; 1
 15a:	09 f0       	breq	.+2      	; 0x15e <loop+0xc>
 15c:	4b c0       	rjmp	.+150    	; 0x1f4 <loop+0xa2>
{
   Serial.print("Transmission Begins");
 15e:	60 e0       	ldi	r22, 0x00	; 0
 160:	71 e0       	ldi	r23, 0x01	; 1
 162:	86 e6       	ldi	r24, 0x66	; 102
 164:	91 e0       	ldi	r25, 0x01	; 1
 166:	0e 94 1f 03 	call	0x63e	; 0x63e <_ZN5Print5printEPKc>
   for (int i=0;i<=12;i+2)
   {
    if (digitalRead(rx1)==HIGH)
 16a:	89 e0       	ldi	r24, 0x09	; 9
 16c:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <digitalRead>
 170:	81 30       	cpi	r24, 0x01	; 1
 172:	91 05       	cpc	r25, r1
 174:	29 f4       	brne	.+10     	; 0x180 <loop+0x2e>
    {
      RB[i]=1;
 176:	90 93 4b 01 	sts	0x014B, r25	; 0x80014b <__data_end+0x1>
 17a:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <__data_end>
 17e:	04 c0       	rjmp	.+8      	; 0x188 <loop+0x36>
    }
    else
    {
      RB[i]=0;
 180:	10 92 4b 01 	sts	0x014B, r1	; 0x80014b <__data_end+0x1>
 184:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__data_end>
    }

    
    if (digitalRead(rx2)==HIGH)
 188:	8a e0       	ldi	r24, 0x0A	; 10
 18a:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <digitalRead>
 18e:	81 30       	cpi	r24, 0x01	; 1
 190:	91 05       	cpc	r25, r1
 192:	29 f4       	brne	.+10     	; 0x19e <loop+0x4c>
    {
      RB[i+1]=1;
 194:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__data_end+0x3>
 198:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__data_end+0x2>
 19c:	04 c0       	rjmp	.+8      	; 0x1a6 <loop+0x54>
    }
     else
    {
      RB[i+1]=0;
 19e:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <__data_end+0x3>
 1a2:	10 92 4c 01 	sts	0x014C, r1	; 0x80014c <__data_end+0x2>
    }
    ackjp();
 1a6:	0e 94 a5 00 	call	0x14a	; 0x14a <_Z5ackjpv>
    Serial.print(RB[i]);
 1aa:	60 91 4a 01 	lds	r22, 0x014A	; 0x80014a <__data_end>
 1ae:	70 91 4b 01 	lds	r23, 0x014B	; 0x80014b <__data_end+0x1>
 1b2:	4a e0       	ldi	r20, 0x0A	; 10
 1b4:	50 e0       	ldi	r21, 0x00	; 0
 1b6:	86 e6       	ldi	r24, 0x66	; 102
 1b8:	91 e0       	ldi	r25, 0x01	; 1
 1ba:	0e 94 b9 03 	call	0x772	; 0x772 <_ZN5Print5printEii>
    Serial.print(RB[i+1]);
 1be:	60 91 4c 01 	lds	r22, 0x014C	; 0x80014c <__data_end+0x2>
 1c2:	70 91 4d 01 	lds	r23, 0x014D	; 0x80014d <__data_end+0x3>
 1c6:	4a e0       	ldi	r20, 0x0A	; 10
 1c8:	50 e0       	ldi	r21, 0x00	; 0
 1ca:	86 e6       	ldi	r24, 0x66	; 102
 1cc:	91 e0       	ldi	r25, 0x01	; 1
 1ce:	0e 94 b9 03 	call	0x772	; 0x772 <_ZN5Print5printEii>
    Serial.print("\n End OF PAcKET RECEPTION");
 1d2:	64 e1       	ldi	r22, 0x14	; 20
 1d4:	71 e0       	ldi	r23, 0x01	; 1
 1d6:	86 e6       	ldi	r24, 0x66	; 102
 1d8:	91 e0       	ldi	r25, 0x01	; 1
 1da:	0e 94 1f 03 	call	0x63e	; 0x63e <_ZN5Print5printEPKc>

    digitalWrite(ack,LOW);
 1de:	60 e0       	ldi	r22, 0x00	; 0
 1e0:	88 e0       	ldi	r24, 0x08	; 8
 1e2:	0e 94 aa 04 	call	0x954	; 0x954 <digitalWrite>
    break;
   }

Serial.print("\n IAM OUT");
 1e6:	6e e2       	ldi	r22, 0x2E	; 46
 1e8:	71 e0       	ldi	r23, 0x01	; 1
 1ea:	86 e6       	ldi	r24, 0x66	; 102
 1ec:	91 e0       	ldi	r25, 0x01	; 1
 1ee:	0e 94 1f 03 	call	0x63e	; 0x63e <_ZN5Print5printEPKc>
void loop(void) 

{


while (digitalRead(mode)==HIGH)
 1f2:	af cf       	rjmp	.-162    	; 0x152 <loop>
   }

Serial.print("\n IAM OUT");
 
}
 Serial.print("\n IAM OUT");
 1f4:	6e e2       	ldi	r22, 0x2E	; 46
 1f6:	71 e0       	ldi	r23, 0x01	; 1
 1f8:	86 e6       	ldi	r24, 0x66	; 102
 1fa:	91 e0       	ldi	r25, 0x01	; 1
 1fc:	0c 94 1f 03 	jmp	0x63e	; 0x63e <_ZN5Print5printEPKc>

00000200 <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
 200:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
 202:	91 8d       	ldd	r25, Z+25	; 0x19
 204:	22 8d       	ldd	r18, Z+26	; 0x1a
 206:	89 2f       	mov	r24, r25
 208:	90 e0       	ldi	r25, 0x00	; 0
 20a:	80 5c       	subi	r24, 0xC0	; 192
 20c:	9f 4f       	sbci	r25, 0xFF	; 255
 20e:	82 1b       	sub	r24, r18
 210:	91 09       	sbc	r25, r1
}
 212:	8f 73       	andi	r24, 0x3F	; 63
 214:	99 27       	eor	r25, r25
 216:	08 95       	ret

00000218 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
 218:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
 21a:	91 8d       	ldd	r25, Z+25	; 0x19
 21c:	82 8d       	ldd	r24, Z+26	; 0x1a
 21e:	98 17       	cp	r25, r24
 220:	31 f0       	breq	.+12     	; 0x22e <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
 222:	82 8d       	ldd	r24, Z+26	; 0x1a
 224:	e8 0f       	add	r30, r24
 226:	f1 1d       	adc	r31, r1
 228:	85 8d       	ldd	r24, Z+29	; 0x1d
 22a:	90 e0       	ldi	r25, 0x00	; 0
 22c:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
 22e:	8f ef       	ldi	r24, 0xFF	; 255
 230:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
 232:	08 95       	ret

00000234 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
 234:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
 236:	91 8d       	ldd	r25, Z+25	; 0x19
 238:	82 8d       	ldd	r24, Z+26	; 0x1a
 23a:	98 17       	cp	r25, r24
 23c:	61 f0       	breq	.+24     	; 0x256 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
 23e:	82 8d       	ldd	r24, Z+26	; 0x1a
 240:	df 01       	movw	r26, r30
 242:	a8 0f       	add	r26, r24
 244:	b1 1d       	adc	r27, r1
 246:	5d 96       	adiw	r26, 0x1d	; 29
 248:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
 24a:	92 8d       	ldd	r25, Z+26	; 0x1a
 24c:	9f 5f       	subi	r25, 0xFF	; 255
 24e:	9f 73       	andi	r25, 0x3F	; 63
 250:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
 252:	90 e0       	ldi	r25, 0x00	; 0
 254:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
 256:	8f ef       	ldi	r24, 0xFF	; 255
 258:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
 25a:	08 95       	ret

0000025c <_ZN14HardwareSerial17availableForWriteEv>:
{
  tx_buffer_index_t head;
  tx_buffer_index_t tail;

  TX_BUFFER_ATOMIC {
    head = _tx_buffer_head;
 25c:	fc 01       	movw	r30, r24
 25e:	53 8d       	ldd	r21, Z+27	; 0x1b
    tail = _tx_buffer_tail;
 260:	44 8d       	ldd	r20, Z+28	; 0x1c
 262:	25 2f       	mov	r18, r21
 264:	30 e0       	ldi	r19, 0x00	; 0
 266:	84 2f       	mov	r24, r20
 268:	90 e0       	ldi	r25, 0x00	; 0
  }
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
 26a:	82 1b       	sub	r24, r18
 26c:	93 0b       	sbc	r25, r19
 26e:	54 17       	cp	r21, r20
 270:	10 f0       	brcs	.+4      	; 0x276 <_ZN14HardwareSerial17availableForWriteEv+0x1a>
 272:	cf 96       	adiw	r24, 0x3f	; 63
 274:	08 95       	ret
  return tail - head - 1;
 276:	01 97       	sbiw	r24, 0x01	; 1
}
 278:	08 95       	ret

0000027a <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
 27a:	89 e9       	ldi	r24, 0x99	; 153
 27c:	92 e0       	ldi	r25, 0x02	; 2
 27e:	89 2b       	or	r24, r25
 280:	49 f0       	breq	.+18     	; 0x294 <_Z14serialEventRunv+0x1a>
 282:	80 e0       	ldi	r24, 0x00	; 0
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	89 2b       	or	r24, r25
 288:	29 f0       	breq	.+10     	; 0x294 <_Z14serialEventRunv+0x1a>
 28a:	0e 94 99 02 	call	0x532	; 0x532 <_Z17Serial0_availablev>
 28e:	81 11       	cpse	r24, r1
 290:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
 294:	08 95       	ret

00000296 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
#endif

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
 296:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
 298:	84 8d       	ldd	r24, Z+28	; 0x1c
 29a:	df 01       	movw	r26, r30
 29c:	a8 0f       	add	r26, r24
 29e:	b1 1d       	adc	r27, r1
 2a0:	a3 5a       	subi	r26, 0xA3	; 163
 2a2:	bf 4f       	sbci	r27, 0xFF	; 255
 2a4:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
 2a6:	84 8d       	ldd	r24, Z+28	; 0x1c
 2a8:	90 e0       	ldi	r25, 0x00	; 0
 2aa:	01 96       	adiw	r24, 0x01	; 1
 2ac:	8f 73       	andi	r24, 0x3F	; 63
 2ae:	99 27       	eor	r25, r25
 2b0:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
 2b2:	a6 89       	ldd	r26, Z+22	; 0x16
 2b4:	b7 89       	ldd	r27, Z+23	; 0x17
 2b6:	2c 93       	st	X, r18
  // location". This makes sure flush() won't return until the bytes
  // actually got written. Other r/w bits are preserved, and zeroes
  // written to the rest.

#ifdef MPCM0
  *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << MPCM0))) | (1 << TXC0);
 2b8:	a0 89       	ldd	r26, Z+16	; 0x10
 2ba:	b1 89       	ldd	r27, Z+17	; 0x11
 2bc:	8c 91       	ld	r24, X
 2be:	83 70       	andi	r24, 0x03	; 3
 2c0:	80 64       	ori	r24, 0x40	; 64
 2c2:	8c 93       	st	X, r24
#else
  *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << TXC0)));
#endif

  if (_tx_buffer_head == _tx_buffer_tail) {
 2c4:	93 8d       	ldd	r25, Z+27	; 0x1b
 2c6:	84 8d       	ldd	r24, Z+28	; 0x1c
 2c8:	98 13       	cpse	r25, r24
 2ca:	06 c0       	rjmp	.+12     	; 0x2d8 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x42>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
 2cc:	02 88       	ldd	r0, Z+18	; 0x12
 2ce:	f3 89       	ldd	r31, Z+19	; 0x13
 2d0:	e0 2d       	mov	r30, r0
 2d2:	80 81       	ld	r24, Z
 2d4:	8f 7d       	andi	r24, 0xDF	; 223
 2d6:	80 83       	st	Z, r24
 2d8:	08 95       	ret

000002da <_ZN14HardwareSerial5writeEh>:
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}

size_t HardwareSerial::write(uint8_t c)
{
 2da:	ef 92       	push	r14
 2dc:	ff 92       	push	r15
 2de:	0f 93       	push	r16
 2e0:	1f 93       	push	r17
 2e2:	cf 93       	push	r28
 2e4:	df 93       	push	r29
 2e6:	ec 01       	movw	r28, r24
  _written = true;
 2e8:	81 e0       	ldi	r24, 0x01	; 1
 2ea:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
 2ec:	9b 8d       	ldd	r25, Y+27	; 0x1b
 2ee:	8c 8d       	ldd	r24, Y+28	; 0x1c
 2f0:	98 13       	cpse	r25, r24
 2f2:	05 c0       	rjmp	.+10     	; 0x2fe <_ZN14HardwareSerial5writeEh+0x24>
 2f4:	e8 89       	ldd	r30, Y+16	; 0x10
 2f6:	f9 89       	ldd	r31, Y+17	; 0x11
 2f8:	80 81       	ld	r24, Z
 2fa:	85 fd       	sbrc	r24, 5
 2fc:	26 c0       	rjmp	.+76     	; 0x34a <_ZN14HardwareSerial5writeEh+0x70>
 2fe:	f6 2e       	mov	r15, r22
      *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << TXC0)));
#endif
    }
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
 300:	0b 8d       	ldd	r16, Y+27	; 0x1b
 302:	10 e0       	ldi	r17, 0x00	; 0
 304:	0f 5f       	subi	r16, 0xFF	; 255
 306:	1f 4f       	sbci	r17, 0xFF	; 255
 308:	0f 73       	andi	r16, 0x3F	; 63
 30a:	11 27       	eor	r17, r17
 30c:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
 30e:	8c 8d       	ldd	r24, Y+28	; 0x1c
 310:	e8 12       	cpse	r14, r24
 312:	0c c0       	rjmp	.+24     	; 0x32c <_ZN14HardwareSerial5writeEh+0x52>
    if (bit_is_clear(SREG, SREG_I)) {
 314:	0f b6       	in	r0, 0x3f	; 63
 316:	07 fc       	sbrc	r0, 7
 318:	fa cf       	rjmp	.-12     	; 0x30e <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
 31a:	e8 89       	ldd	r30, Y+16	; 0x10
 31c:	f9 89       	ldd	r31, Y+17	; 0x11
 31e:	80 81       	ld	r24, Z
 320:	85 ff       	sbrs	r24, 5
 322:	f5 cf       	rjmp	.-22     	; 0x30e <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
 324:	ce 01       	movw	r24, r28
 326:	0e 94 4b 01 	call	0x296	; 0x296 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
 32a:	f1 cf       	rjmp	.-30     	; 0x30e <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
 32c:	8b 8d       	ldd	r24, Y+27	; 0x1b
 32e:	fe 01       	movw	r30, r28
 330:	e8 0f       	add	r30, r24
 332:	f1 1d       	adc	r31, r1
 334:	e3 5a       	subi	r30, 0xA3	; 163
 336:	ff 4f       	sbci	r31, 0xFF	; 255
 338:	f0 82       	st	Z, r15

  // make atomic to prevent execution of ISR between setting the
  // head pointer and setting the interrupt flag resulting in buffer
  // retransmission
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
 33a:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 33c:	f8 94       	cli
    _tx_buffer_head = i;
 33e:	0b 8f       	std	Y+27, r16	; 0x1b
    sbi(*_ucsrb, UDRIE0);
 340:	ea 89       	ldd	r30, Y+18	; 0x12
 342:	fb 89       	ldd	r31, Y+19	; 0x13
 344:	80 81       	ld	r24, Z
 346:	80 62       	ori	r24, 0x20	; 32
 348:	0a c0       	rjmp	.+20     	; 0x35e <_ZN14HardwareSerial5writeEh+0x84>
    // So writing UDR must happen first.
    // Writing UDR and clearing TC must be done atomically, otherwise
    // interrupts might delay the TXC clear so the byte written to UDR
    // is transmitted (setting TXC) before clearing TXC. Then TXC will
    // be cleared when no bytes are left, causing flush() to hang
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
 34a:	9f b7       	in	r25, 0x3f	; 63
 34c:	f8 94       	cli
      *_udr = c;
 34e:	ee 89       	ldd	r30, Y+22	; 0x16
 350:	ff 89       	ldd	r31, Y+23	; 0x17
 352:	60 83       	st	Z, r22
#ifdef MPCM0
      *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << MPCM0))) | (1 << TXC0);
 354:	e8 89       	ldd	r30, Y+16	; 0x10
 356:	f9 89       	ldd	r31, Y+17	; 0x11
 358:	80 81       	ld	r24, Z
 35a:	83 70       	andi	r24, 0x03	; 3
 35c:	80 64       	ori	r24, 0x40	; 64
 35e:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 360:	9f bf       	out	0x3f, r25	; 63
    _tx_buffer_head = i;
    sbi(*_ucsrb, UDRIE0);
  }
  
  return 1;
}
 362:	81 e0       	ldi	r24, 0x01	; 1
 364:	90 e0       	ldi	r25, 0x00	; 0
 366:	df 91       	pop	r29
 368:	cf 91       	pop	r28
 36a:	1f 91       	pop	r17
 36c:	0f 91       	pop	r16
 36e:	ff 90       	pop	r15
 370:	ef 90       	pop	r14
 372:	08 95       	ret

00000374 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
 374:	cf 93       	push	r28
 376:	df 93       	push	r29
 378:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
 37a:	88 8d       	ldd	r24, Y+24	; 0x18
 37c:	88 23       	and	r24, r24
 37e:	c9 f0       	breq	.+50     	; 0x3b2 <_ZN14HardwareSerial5flushEv+0x3e>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
 380:	ea 89       	ldd	r30, Y+18	; 0x12
 382:	fb 89       	ldd	r31, Y+19	; 0x13
 384:	80 81       	ld	r24, Z
 386:	85 fd       	sbrc	r24, 5
 388:	05 c0       	rjmp	.+10     	; 0x394 <_ZN14HardwareSerial5flushEv+0x20>
 38a:	a8 89       	ldd	r26, Y+16	; 0x10
 38c:	b9 89       	ldd	r27, Y+17	; 0x11
 38e:	8c 91       	ld	r24, X
 390:	86 fd       	sbrc	r24, 6
 392:	0f c0       	rjmp	.+30     	; 0x3b2 <_ZN14HardwareSerial5flushEv+0x3e>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
 394:	0f b6       	in	r0, 0x3f	; 63
 396:	07 fc       	sbrc	r0, 7
 398:	f5 cf       	rjmp	.-22     	; 0x384 <_ZN14HardwareSerial5flushEv+0x10>
 39a:	80 81       	ld	r24, Z
 39c:	85 ff       	sbrs	r24, 5
 39e:	f2 cf       	rjmp	.-28     	; 0x384 <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
 3a0:	a8 89       	ldd	r26, Y+16	; 0x10
 3a2:	b9 89       	ldd	r27, Y+17	; 0x11
 3a4:	8c 91       	ld	r24, X
 3a6:	85 ff       	sbrs	r24, 5
 3a8:	ed cf       	rjmp	.-38     	; 0x384 <_ZN14HardwareSerial5flushEv+0x10>
	  _tx_udr_empty_irq();
 3aa:	ce 01       	movw	r24, r28
 3ac:	0e 94 4b 01 	call	0x296	; 0x296 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
 3b0:	e7 cf       	rjmp	.-50     	; 0x380 <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
 3b2:	df 91       	pop	r29
 3b4:	cf 91       	pop	r28
 3b6:	08 95       	ret

000003b8 <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
 3b8:	cf 92       	push	r12
 3ba:	df 92       	push	r13
 3bc:	ef 92       	push	r14
 3be:	ff 92       	push	r15
 3c0:	1f 93       	push	r17
 3c2:	cf 93       	push	r28
 3c4:	df 93       	push	r29
 3c6:	ec 01       	movw	r28, r24
 3c8:	6a 01       	movw	r12, r20
 3ca:	7b 01       	movw	r14, r22
 3cc:	12 2f       	mov	r17, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
 3ce:	e8 89       	ldd	r30, Y+16	; 0x10
 3d0:	f9 89       	ldd	r31, Y+17	; 0x11
 3d2:	82 e0       	ldi	r24, 0x02	; 2
 3d4:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
 3d6:	41 15       	cp	r20, r1
 3d8:	51 4e       	sbci	r21, 0xE1	; 225
 3da:	61 05       	cpc	r22, r1
 3dc:	71 05       	cpc	r23, r1
 3de:	b1 f0       	breq	.+44     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
 3e0:	60 e0       	ldi	r22, 0x00	; 0
 3e2:	79 e0       	ldi	r23, 0x09	; 9
 3e4:	8d e3       	ldi	r24, 0x3D	; 61
 3e6:	90 e0       	ldi	r25, 0x00	; 0
 3e8:	a7 01       	movw	r20, r14
 3ea:	96 01       	movw	r18, r12
 3ec:	0e 94 02 05 	call	0xa04	; 0xa04 <__udivmodsi4>
 3f0:	da 01       	movw	r26, r20
 3f2:	c9 01       	movw	r24, r18
 3f4:	01 97       	sbiw	r24, 0x01	; 1
 3f6:	a1 09       	sbc	r26, r1
 3f8:	b1 09       	sbc	r27, r1
 3fa:	b6 95       	lsr	r27
 3fc:	a7 95       	ror	r26
 3fe:	97 95       	ror	r25
 400:	87 95       	ror	r24
 402:	9c 01       	movw	r18, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
 404:	21 15       	cp	r18, r1
 406:	80 e1       	ldi	r24, 0x10	; 16
 408:	38 07       	cpc	r19, r24
 40a:	a8 f0       	brcs	.+42     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
  {
    *_ucsra = 0;
 40c:	e8 89       	ldd	r30, Y+16	; 0x10
 40e:	f9 89       	ldd	r31, Y+17	; 0x11
 410:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
 412:	60 e8       	ldi	r22, 0x80	; 128
 414:	74 e8       	ldi	r23, 0x84	; 132
 416:	8e e1       	ldi	r24, 0x1E	; 30
 418:	90 e0       	ldi	r25, 0x00	; 0
 41a:	a7 01       	movw	r20, r14
 41c:	96 01       	movw	r18, r12
 41e:	0e 94 02 05 	call	0xa04	; 0xa04 <__udivmodsi4>
 422:	da 01       	movw	r26, r20
 424:	c9 01       	movw	r24, r18
 426:	01 97       	sbiw	r24, 0x01	; 1
 428:	a1 09       	sbc	r26, r1
 42a:	b1 09       	sbc	r27, r1
 42c:	b6 95       	lsr	r27
 42e:	a7 95       	ror	r26
 430:	97 95       	ror	r25
 432:	87 95       	ror	r24
 434:	9c 01       	movw	r18, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
 436:	ec 85       	ldd	r30, Y+12	; 0x0c
 438:	fd 85       	ldd	r31, Y+13	; 0x0d
 43a:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
 43c:	ee 85       	ldd	r30, Y+14	; 0x0e
 43e:	ff 85       	ldd	r31, Y+15	; 0x0f
 440:	20 83       	st	Z, r18

  _written = false;
 442:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
 444:	ec 89       	ldd	r30, Y+20	; 0x14
 446:	fd 89       	ldd	r31, Y+21	; 0x15
 448:	10 83       	st	Z, r17
  
  sbi(*_ucsrb, RXEN0);
 44a:	ea 89       	ldd	r30, Y+18	; 0x12
 44c:	fb 89       	ldd	r31, Y+19	; 0x13
 44e:	80 81       	ld	r24, Z
 450:	80 61       	ori	r24, 0x10	; 16
 452:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
 454:	ea 89       	ldd	r30, Y+18	; 0x12
 456:	fb 89       	ldd	r31, Y+19	; 0x13
 458:	80 81       	ld	r24, Z
 45a:	88 60       	ori	r24, 0x08	; 8
 45c:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
 45e:	ea 89       	ldd	r30, Y+18	; 0x12
 460:	fb 89       	ldd	r31, Y+19	; 0x13
 462:	80 81       	ld	r24, Z
 464:	80 68       	ori	r24, 0x80	; 128
 466:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
 468:	ea 89       	ldd	r30, Y+18	; 0x12
 46a:	fb 89       	ldd	r31, Y+19	; 0x13
 46c:	80 81       	ld	r24, Z
 46e:	8f 7d       	andi	r24, 0xDF	; 223
 470:	80 83       	st	Z, r24
}
 472:	df 91       	pop	r29
 474:	cf 91       	pop	r28
 476:	1f 91       	pop	r17
 478:	ff 90       	pop	r15
 47a:	ef 90       	pop	r14
 47c:	df 90       	pop	r13
 47e:	cf 90       	pop	r12
 480:	08 95       	ret

00000482 <__vector_18>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
 482:	1f 92       	push	r1
 484:	0f 92       	push	r0
 486:	0f b6       	in	r0, 0x3f	; 63
 488:	0f 92       	push	r0
 48a:	11 24       	eor	r1, r1
 48c:	2f 93       	push	r18
 48e:	8f 93       	push	r24
 490:	9f 93       	push	r25
 492:	ef 93       	push	r30
 494:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
 496:	e0 91 76 01 	lds	r30, 0x0176	; 0x800176 <Serial+0x10>
 49a:	f0 91 77 01 	lds	r31, 0x0177	; 0x800177 <Serial+0x11>
 49e:	80 81       	ld	r24, Z
 4a0:	e0 91 7c 01 	lds	r30, 0x017C	; 0x80017c <Serial+0x16>
 4a4:	f0 91 7d 01 	lds	r31, 0x017D	; 0x80017d <Serial+0x17>
 4a8:	82 fd       	sbrc	r24, 2
 4aa:	12 c0       	rjmp	.+36     	; 0x4d0 <__vector_18+0x4e>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
 4ac:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
 4ae:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <Serial+0x19>
 4b2:	8f 5f       	subi	r24, 0xFF	; 255
 4b4:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
 4b6:	20 91 80 01 	lds	r18, 0x0180	; 0x800180 <Serial+0x1a>
 4ba:	82 17       	cp	r24, r18
 4bc:	51 f0       	breq	.+20     	; 0x4d2 <__vector_18+0x50>
      _rx_buffer[_rx_buffer_head] = c;
 4be:	e0 91 7f 01 	lds	r30, 0x017F	; 0x80017f <Serial+0x19>
 4c2:	f0 e0       	ldi	r31, 0x00	; 0
 4c4:	ea 59       	subi	r30, 0x9A	; 154
 4c6:	fe 4f       	sbci	r31, 0xFE	; 254
 4c8:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
 4ca:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <Serial+0x19>
 4ce:	01 c0       	rjmp	.+2      	; 0x4d2 <__vector_18+0x50>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
 4d0:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
 4d2:	ff 91       	pop	r31
 4d4:	ef 91       	pop	r30
 4d6:	9f 91       	pop	r25
 4d8:	8f 91       	pop	r24
 4da:	2f 91       	pop	r18
 4dc:	0f 90       	pop	r0
 4de:	0f be       	out	0x3f, r0	; 63
 4e0:	0f 90       	pop	r0
 4e2:	1f 90       	pop	r1
 4e4:	18 95       	reti

000004e6 <__vector_19>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
 4e6:	1f 92       	push	r1
 4e8:	0f 92       	push	r0
 4ea:	0f b6       	in	r0, 0x3f	; 63
 4ec:	0f 92       	push	r0
 4ee:	11 24       	eor	r1, r1
 4f0:	2f 93       	push	r18
 4f2:	3f 93       	push	r19
 4f4:	4f 93       	push	r20
 4f6:	5f 93       	push	r21
 4f8:	6f 93       	push	r22
 4fa:	7f 93       	push	r23
 4fc:	8f 93       	push	r24
 4fe:	9f 93       	push	r25
 500:	af 93       	push	r26
 502:	bf 93       	push	r27
 504:	ef 93       	push	r30
 506:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
 508:	86 e6       	ldi	r24, 0x66	; 102
 50a:	91 e0       	ldi	r25, 0x01	; 1
 50c:	0e 94 4b 01 	call	0x296	; 0x296 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
 510:	ff 91       	pop	r31
 512:	ef 91       	pop	r30
 514:	bf 91       	pop	r27
 516:	af 91       	pop	r26
 518:	9f 91       	pop	r25
 51a:	8f 91       	pop	r24
 51c:	7f 91       	pop	r23
 51e:	6f 91       	pop	r22
 520:	5f 91       	pop	r21
 522:	4f 91       	pop	r20
 524:	3f 91       	pop	r19
 526:	2f 91       	pop	r18
 528:	0f 90       	pop	r0
 52a:	0f be       	out	0x3f, r0	; 63
 52c:	0f 90       	pop	r0
 52e:	1f 90       	pop	r1
 530:	18 95       	reti

00000532 <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
 532:	86 e6       	ldi	r24, 0x66	; 102
 534:	91 e0       	ldi	r25, 0x01	; 1
 536:	0e 94 00 01 	call	0x200	; 0x200 <_ZN14HardwareSerial9availableEv>
 53a:	21 e0       	ldi	r18, 0x01	; 1
 53c:	89 2b       	or	r24, r25
 53e:	09 f4       	brne	.+2      	; 0x542 <_Z17Serial0_availablev+0x10>
 540:	20 e0       	ldi	r18, 0x00	; 0
}
 542:	82 2f       	mov	r24, r18
 544:	08 95       	ret

00000546 <_GLOBAL__sub_I___vector_18>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
 546:	e6 e6       	ldi	r30, 0x66	; 102
 548:	f1 e0       	ldi	r31, 0x01	; 1
 54a:	13 82       	std	Z+3, r1	; 0x03
 54c:	12 82       	std	Z+2, r1	; 0x02
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
 54e:	88 ee       	ldi	r24, 0xE8	; 232
 550:	93 e0       	ldi	r25, 0x03	; 3
 552:	a0 e0       	ldi	r26, 0x00	; 0
 554:	b0 e0       	ldi	r27, 0x00	; 0
 556:	84 83       	std	Z+4, r24	; 0x04
 558:	95 83       	std	Z+5, r25	; 0x05
 55a:	a6 83       	std	Z+6, r26	; 0x06
 55c:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
 55e:	8c e3       	ldi	r24, 0x3C	; 60
 560:	91 e0       	ldi	r25, 0x01	; 1
 562:	91 83       	std	Z+1, r25	; 0x01
 564:	80 83       	st	Z, r24
 566:	85 ec       	ldi	r24, 0xC5	; 197
 568:	90 e0       	ldi	r25, 0x00	; 0
 56a:	95 87       	std	Z+13, r25	; 0x0d
 56c:	84 87       	std	Z+12, r24	; 0x0c
 56e:	84 ec       	ldi	r24, 0xC4	; 196
 570:	90 e0       	ldi	r25, 0x00	; 0
 572:	97 87       	std	Z+15, r25	; 0x0f
 574:	86 87       	std	Z+14, r24	; 0x0e
 576:	80 ec       	ldi	r24, 0xC0	; 192
 578:	90 e0       	ldi	r25, 0x00	; 0
 57a:	91 8b       	std	Z+17, r25	; 0x11
 57c:	80 8b       	std	Z+16, r24	; 0x10
 57e:	81 ec       	ldi	r24, 0xC1	; 193
 580:	90 e0       	ldi	r25, 0x00	; 0
 582:	93 8b       	std	Z+19, r25	; 0x13
 584:	82 8b       	std	Z+18, r24	; 0x12
 586:	82 ec       	ldi	r24, 0xC2	; 194
 588:	90 e0       	ldi	r25, 0x00	; 0
 58a:	95 8b       	std	Z+21, r25	; 0x15
 58c:	84 8b       	std	Z+20, r24	; 0x14
 58e:	86 ec       	ldi	r24, 0xC6	; 198
 590:	90 e0       	ldi	r25, 0x00	; 0
 592:	97 8b       	std	Z+23, r25	; 0x17
 594:	86 8b       	std	Z+22, r24	; 0x16
 596:	11 8e       	std	Z+25, r1	; 0x19
 598:	12 8e       	std	Z+26, r1	; 0x1a
 59a:	13 8e       	std	Z+27, r1	; 0x1b
 59c:	14 8e       	std	Z+28, r1	; 0x1c
 59e:	08 95       	ret

000005a0 <initVariant>:
 5a0:	08 95       	ret

000005a2 <main>:
void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
	init();
 5a2:	0e 94 0a 04 	call	0x814	; 0x814 <init>

	initVariant();
 5a6:	0e 94 d0 02 	call	0x5a0	; 0x5a0 <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
 5aa:	0e 94 8c 00 	call	0x118	; 0x118 <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
 5ae:	cd e3       	ldi	r28, 0x3D	; 61
 5b0:	d1 e0       	ldi	r29, 0x01	; 1
#endif
	
	setup();
    
	for (;;) {
		loop();
 5b2:	0e 94 a9 00 	call	0x152	; 0x152 <loop>
		if (serialEventRun) serialEventRun();
 5b6:	20 97       	sbiw	r28, 0x00	; 0
 5b8:	e1 f3       	breq	.-8      	; 0x5b2 <main+0x10>
 5ba:	0e 94 3d 01 	call	0x27a	; 0x27a <_Z14serialEventRunv>
 5be:	f9 cf       	rjmp	.-14     	; 0x5b2 <main+0x10>

000005c0 <_ZN5Print5writeEPKhj>:
size_t Print::println(unsigned long num, int base)
{
  size_t n = print(num, base);
  n += println();
  return n;
}
 5c0:	cf 92       	push	r12
 5c2:	df 92       	push	r13
 5c4:	ef 92       	push	r14
 5c6:	ff 92       	push	r15
 5c8:	0f 93       	push	r16
 5ca:	1f 93       	push	r17
 5cc:	cf 93       	push	r28
 5ce:	df 93       	push	r29
 5d0:	6c 01       	movw	r12, r24
 5d2:	7a 01       	movw	r14, r20
 5d4:	8b 01       	movw	r16, r22
 5d6:	c0 e0       	ldi	r28, 0x00	; 0
 5d8:	d0 e0       	ldi	r29, 0x00	; 0
 5da:	ce 15       	cp	r28, r14
 5dc:	df 05       	cpc	r29, r15
 5de:	81 f0       	breq	.+32     	; 0x600 <_ZN5Print5writeEPKhj+0x40>
 5e0:	d8 01       	movw	r26, r16
 5e2:	6d 91       	ld	r22, X+
 5e4:	8d 01       	movw	r16, r26
 5e6:	d6 01       	movw	r26, r12
 5e8:	ed 91       	ld	r30, X+
 5ea:	fc 91       	ld	r31, X
 5ec:	01 90       	ld	r0, Z+
 5ee:	f0 81       	ld	r31, Z
 5f0:	e0 2d       	mov	r30, r0
 5f2:	c6 01       	movw	r24, r12
 5f4:	09 95       	icall
 5f6:	89 2b       	or	r24, r25
 5f8:	11 f0       	breq	.+4      	; 0x5fe <_ZN5Print5writeEPKhj+0x3e>
 5fa:	21 96       	adiw	r28, 0x01	; 1
 5fc:	ee cf       	rjmp	.-36     	; 0x5da <_ZN5Print5writeEPKhj+0x1a>
 5fe:	7e 01       	movw	r14, r28
 600:	c7 01       	movw	r24, r14
 602:	df 91       	pop	r29
 604:	cf 91       	pop	r28
 606:	1f 91       	pop	r17
 608:	0f 91       	pop	r16
 60a:	ff 90       	pop	r15
 60c:	ef 90       	pop	r14
 60e:	df 90       	pop	r13
 610:	cf 90       	pop	r12
 612:	08 95       	ret

00000614 <_ZN5Print5writeEPKc>:
 614:	61 15       	cp	r22, r1
 616:	71 05       	cpc	r23, r1
 618:	79 f0       	breq	.+30     	; 0x638 <_ZN5Print5writeEPKc+0x24>
 61a:	fb 01       	movw	r30, r22
 61c:	01 90       	ld	r0, Z+
 61e:	00 20       	and	r0, r0
 620:	e9 f7       	brne	.-6      	; 0x61c <_ZN5Print5writeEPKc+0x8>
 622:	31 97       	sbiw	r30, 0x01	; 1
 624:	af 01       	movw	r20, r30
 626:	46 1b       	sub	r20, r22
 628:	57 0b       	sbc	r21, r23
 62a:	dc 01       	movw	r26, r24
 62c:	ed 91       	ld	r30, X+
 62e:	fc 91       	ld	r31, X
 630:	02 80       	ldd	r0, Z+2	; 0x02
 632:	f3 81       	ldd	r31, Z+3	; 0x03
 634:	e0 2d       	mov	r30, r0
 636:	09 94       	ijmp
 638:	80 e0       	ldi	r24, 0x00	; 0
 63a:	90 e0       	ldi	r25, 0x00	; 0
 63c:	08 95       	ret

0000063e <_ZN5Print5printEPKc>:
 63e:	0c 94 0a 03 	jmp	0x614	; 0x614 <_ZN5Print5writeEPKc>

00000642 <_ZN5Print5printEc>:
 642:	dc 01       	movw	r26, r24
 644:	ed 91       	ld	r30, X+
 646:	fc 91       	ld	r31, X
 648:	01 90       	ld	r0, Z+
 64a:	f0 81       	ld	r31, Z
 64c:	e0 2d       	mov	r30, r0
 64e:	09 94       	ijmp

00000650 <_ZN5Print11printNumberEmh>:
 650:	8f 92       	push	r8
 652:	9f 92       	push	r9
 654:	af 92       	push	r10
 656:	bf 92       	push	r11
 658:	ef 92       	push	r14
 65a:	ff 92       	push	r15
 65c:	0f 93       	push	r16
 65e:	1f 93       	push	r17
 660:	cf 93       	push	r28
 662:	df 93       	push	r29
 664:	cd b7       	in	r28, 0x3d	; 61
 666:	de b7       	in	r29, 0x3e	; 62
 668:	a1 97       	sbiw	r28, 0x21	; 33
 66a:	0f b6       	in	r0, 0x3f	; 63
 66c:	f8 94       	cli
 66e:	de bf       	out	0x3e, r29	; 62
 670:	0f be       	out	0x3f, r0	; 63
 672:	cd bf       	out	0x3d, r28	; 61
 674:	7c 01       	movw	r14, r24
 676:	fa 01       	movw	r30, r20
 678:	cb 01       	movw	r24, r22
 67a:	19 a2       	std	Y+33, r1	; 0x21
 67c:	22 30       	cpi	r18, 0x02	; 2
 67e:	08 f4       	brcc	.+2      	; 0x682 <_ZN5Print11printNumberEmh+0x32>
 680:	2a e0       	ldi	r18, 0x0A	; 10
 682:	8e 01       	movw	r16, r28
 684:	0f 5d       	subi	r16, 0xDF	; 223
 686:	1f 4f       	sbci	r17, 0xFF	; 255
 688:	82 2e       	mov	r8, r18
 68a:	91 2c       	mov	r9, r1
 68c:	a1 2c       	mov	r10, r1
 68e:	b1 2c       	mov	r11, r1
 690:	bf 01       	movw	r22, r30
 692:	a5 01       	movw	r20, r10
 694:	94 01       	movw	r18, r8
 696:	0e 94 02 05 	call	0xa04	; 0xa04 <__udivmodsi4>
 69a:	f9 01       	movw	r30, r18
 69c:	ca 01       	movw	r24, r20
 69e:	01 50       	subi	r16, 0x01	; 1
 6a0:	11 09       	sbc	r17, r1
 6a2:	6a 30       	cpi	r22, 0x0A	; 10
 6a4:	10 f4       	brcc	.+4      	; 0x6aa <_ZN5Print11printNumberEmh+0x5a>
 6a6:	60 5d       	subi	r22, 0xD0	; 208
 6a8:	01 c0       	rjmp	.+2      	; 0x6ac <_ZN5Print11printNumberEmh+0x5c>
 6aa:	69 5c       	subi	r22, 0xC9	; 201
 6ac:	d8 01       	movw	r26, r16
 6ae:	6c 93       	st	X, r22
 6b0:	23 2b       	or	r18, r19
 6b2:	24 2b       	or	r18, r20
 6b4:	25 2b       	or	r18, r21
 6b6:	61 f7       	brne	.-40     	; 0x690 <_ZN5Print11printNumberEmh+0x40>
 6b8:	b8 01       	movw	r22, r16
 6ba:	c7 01       	movw	r24, r14
 6bc:	0e 94 0a 03 	call	0x614	; 0x614 <_ZN5Print5writeEPKc>
 6c0:	a1 96       	adiw	r28, 0x21	; 33
 6c2:	0f b6       	in	r0, 0x3f	; 63
 6c4:	f8 94       	cli
 6c6:	de bf       	out	0x3e, r29	; 62
 6c8:	0f be       	out	0x3f, r0	; 63
 6ca:	cd bf       	out	0x3d, r28	; 61
 6cc:	df 91       	pop	r29
 6ce:	cf 91       	pop	r28
 6d0:	1f 91       	pop	r17
 6d2:	0f 91       	pop	r16
 6d4:	ff 90       	pop	r15
 6d6:	ef 90       	pop	r14
 6d8:	bf 90       	pop	r11
 6da:	af 90       	pop	r10
 6dc:	9f 90       	pop	r9
 6de:	8f 90       	pop	r8
 6e0:	08 95       	ret

000006e2 <_ZN5Print5printEli>:
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
{
 6e2:	cf 92       	push	r12
 6e4:	df 92       	push	r13
 6e6:	ef 92       	push	r14
 6e8:	ff 92       	push	r15
 6ea:	0f 93       	push	r16
 6ec:	1f 93       	push	r17
 6ee:	cf 93       	push	r28
 6f0:	df 93       	push	r29
  if (base == 0) {
 6f2:	21 15       	cp	r18, r1
 6f4:	31 05       	cpc	r19, r1
 6f6:	81 f4       	brne	.+32     	; 0x718 <_ZN5Print5printEli+0x36>
    return write(n);
 6f8:	dc 01       	movw	r26, r24
 6fa:	ed 91       	ld	r30, X+
 6fc:	fc 91       	ld	r31, X
 6fe:	01 90       	ld	r0, Z+
 700:	f0 81       	ld	r31, Z
 702:	e0 2d       	mov	r30, r0
 704:	64 2f       	mov	r22, r20
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
  }
}
 706:	df 91       	pop	r29
 708:	cf 91       	pop	r28
 70a:	1f 91       	pop	r17
 70c:	0f 91       	pop	r16
 70e:	ff 90       	pop	r15
 710:	ef 90       	pop	r14
 712:	df 90       	pop	r13
 714:	cf 90       	pop	r12
}

size_t Print::print(long n, int base)
{
  if (base == 0) {
    return write(n);
 716:	09 94       	ijmp
  } else if (base == 10) {
 718:	2a 30       	cpi	r18, 0x0A	; 10
 71a:	31 05       	cpc	r19, r1
 71c:	01 f5       	brne	.+64     	; 0x75e <_ZN5Print5printEli+0x7c>
    if (n < 0) {
 71e:	77 ff       	sbrs	r23, 7
 720:	1d c0       	rjmp	.+58     	; 0x75c <_ZN5Print5printEli+0x7a>
 722:	6a 01       	movw	r12, r20
 724:	7b 01       	movw	r14, r22
 726:	ec 01       	movw	r28, r24
      int t = print('-');
 728:	6d e2       	ldi	r22, 0x2D	; 45
 72a:	0e 94 21 03 	call	0x642	; 0x642 <_ZN5Print5printEc>
 72e:	8c 01       	movw	r16, r24
      n = -n;
      return printNumber(n, 10) + t;
 730:	44 27       	eor	r20, r20
 732:	55 27       	eor	r21, r21
 734:	ba 01       	movw	r22, r20
 736:	4c 19       	sub	r20, r12
 738:	5d 09       	sbc	r21, r13
 73a:	6e 09       	sbc	r22, r14
 73c:	7f 09       	sbc	r23, r15
 73e:	2a e0       	ldi	r18, 0x0A	; 10
 740:	ce 01       	movw	r24, r28
 742:	0e 94 28 03 	call	0x650	; 0x650 <_ZN5Print11printNumberEmh>
 746:	80 0f       	add	r24, r16
 748:	91 1f       	adc	r25, r17
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
  }
}
 74a:	df 91       	pop	r29
 74c:	cf 91       	pop	r28
 74e:	1f 91       	pop	r17
 750:	0f 91       	pop	r16
 752:	ff 90       	pop	r15
 754:	ef 90       	pop	r14
 756:	df 90       	pop	r13
 758:	cf 90       	pop	r12
 75a:	08 95       	ret
    if (n < 0) {
      int t = print('-');
      n = -n;
      return printNumber(n, 10) + t;
    }
    return printNumber(n, 10);
 75c:	2a e0       	ldi	r18, 0x0A	; 10
  } else {
    return printNumber(n, base);
  }
}
 75e:	df 91       	pop	r29
 760:	cf 91       	pop	r28
 762:	1f 91       	pop	r17
 764:	0f 91       	pop	r16
 766:	ff 90       	pop	r15
 768:	ef 90       	pop	r14
 76a:	df 90       	pop	r13
 76c:	cf 90       	pop	r12
      n = -n;
      return printNumber(n, 10) + t;
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
 76e:	0c 94 28 03 	jmp	0x650	; 0x650 <_ZN5Print11printNumberEmh>

00000772 <_ZN5Print5printEii>:
{
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
{
 772:	9a 01       	movw	r18, r20
  return print((long) n, base);
 774:	ab 01       	movw	r20, r22
 776:	77 0f       	add	r23, r23
 778:	66 0b       	sbc	r22, r22
 77a:	77 0b       	sbc	r23, r23
 77c:	0c 94 71 03 	jmp	0x6e2	; 0x6e2 <_ZN5Print5printEli>

00000780 <__vector_16>:
	

#endif

	// busy wait
	__asm__ __volatile__ (
 780:	1f 92       	push	r1
 782:	0f 92       	push	r0
 784:	0f b6       	in	r0, 0x3f	; 63
 786:	0f 92       	push	r0
 788:	11 24       	eor	r1, r1
 78a:	2f 93       	push	r18
 78c:	3f 93       	push	r19
 78e:	8f 93       	push	r24
 790:	9f 93       	push	r25
 792:	af 93       	push	r26
 794:	bf 93       	push	r27
 796:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <timer0_millis>
 79a:	90 91 05 02 	lds	r25, 0x0205	; 0x800205 <timer0_millis+0x1>
 79e:	a0 91 06 02 	lds	r26, 0x0206	; 0x800206 <timer0_millis+0x2>
 7a2:	b0 91 07 02 	lds	r27, 0x0207	; 0x800207 <timer0_millis+0x3>
 7a6:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <timer0_fract>
 7aa:	23 e0       	ldi	r18, 0x03	; 3
 7ac:	23 0f       	add	r18, r19
 7ae:	2d 37       	cpi	r18, 0x7D	; 125
 7b0:	20 f4       	brcc	.+8      	; 0x7ba <__vector_16+0x3a>
 7b2:	01 96       	adiw	r24, 0x01	; 1
 7b4:	a1 1d       	adc	r26, r1
 7b6:	b1 1d       	adc	r27, r1
 7b8:	05 c0       	rjmp	.+10     	; 0x7c4 <__vector_16+0x44>
 7ba:	26 e8       	ldi	r18, 0x86	; 134
 7bc:	23 0f       	add	r18, r19
 7be:	02 96       	adiw	r24, 0x02	; 2
 7c0:	a1 1d       	adc	r26, r1
 7c2:	b1 1d       	adc	r27, r1
 7c4:	20 93 03 02 	sts	0x0203, r18	; 0x800203 <timer0_fract>
 7c8:	80 93 04 02 	sts	0x0204, r24	; 0x800204 <timer0_millis>
 7cc:	90 93 05 02 	sts	0x0205, r25	; 0x800205 <timer0_millis+0x1>
 7d0:	a0 93 06 02 	sts	0x0206, r26	; 0x800206 <timer0_millis+0x2>
 7d4:	b0 93 07 02 	sts	0x0207, r27	; 0x800207 <timer0_millis+0x3>
 7d8:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <timer0_overflow_count>
 7dc:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <timer0_overflow_count+0x1>
 7e0:	a0 91 0a 02 	lds	r26, 0x020A	; 0x80020a <timer0_overflow_count+0x2>
 7e4:	b0 91 0b 02 	lds	r27, 0x020B	; 0x80020b <timer0_overflow_count+0x3>
 7e8:	01 96       	adiw	r24, 0x01	; 1
 7ea:	a1 1d       	adc	r26, r1
 7ec:	b1 1d       	adc	r27, r1
 7ee:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <timer0_overflow_count>
 7f2:	90 93 09 02 	sts	0x0209, r25	; 0x800209 <timer0_overflow_count+0x1>
 7f6:	a0 93 0a 02 	sts	0x020A, r26	; 0x80020a <timer0_overflow_count+0x2>
 7fa:	b0 93 0b 02 	sts	0x020B, r27	; 0x80020b <timer0_overflow_count+0x3>
 7fe:	bf 91       	pop	r27
 800:	af 91       	pop	r26
 802:	9f 91       	pop	r25
 804:	8f 91       	pop	r24
 806:	3f 91       	pop	r19
 808:	2f 91       	pop	r18
 80a:	0f 90       	pop	r0
 80c:	0f be       	out	0x3f, r0	; 63
 80e:	0f 90       	pop	r0
 810:	1f 90       	pop	r1
 812:	18 95       	reti

00000814 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
 814:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
 816:	84 b5       	in	r24, 0x24	; 36
 818:	82 60       	ori	r24, 0x02	; 2
 81a:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
 81c:	84 b5       	in	r24, 0x24	; 36
 81e:	81 60       	ori	r24, 0x01	; 1
 820:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
 822:	85 b5       	in	r24, 0x25	; 37
 824:	82 60       	ori	r24, 0x02	; 2
 826:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
 828:	85 b5       	in	r24, 0x25	; 37
 82a:	81 60       	ori	r24, 0x01	; 1
 82c:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
 82e:	ee e6       	ldi	r30, 0x6E	; 110
 830:	f0 e0       	ldi	r31, 0x00	; 0
 832:	80 81       	ld	r24, Z
 834:	81 60       	ori	r24, 0x01	; 1
 836:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
 838:	e1 e8       	ldi	r30, 0x81	; 129
 83a:	f0 e0       	ldi	r31, 0x00	; 0
 83c:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
 83e:	80 81       	ld	r24, Z
 840:	82 60       	ori	r24, 0x02	; 2
 842:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
 844:	80 81       	ld	r24, Z
 846:	81 60       	ori	r24, 0x01	; 1
 848:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
 84a:	e0 e8       	ldi	r30, 0x80	; 128
 84c:	f0 e0       	ldi	r31, 0x00	; 0
 84e:	80 81       	ld	r24, Z
 850:	81 60       	ori	r24, 0x01	; 1
 852:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
 854:	e1 eb       	ldi	r30, 0xB1	; 177
 856:	f0 e0       	ldi	r31, 0x00	; 0
 858:	80 81       	ld	r24, Z
 85a:	84 60       	ori	r24, 0x04	; 4
 85c:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
 85e:	e0 eb       	ldi	r30, 0xB0	; 176
 860:	f0 e0       	ldi	r31, 0x00	; 0
 862:	80 81       	ld	r24, Z
 864:	81 60       	ori	r24, 0x01	; 1
 866:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
 868:	ea e7       	ldi	r30, 0x7A	; 122
 86a:	f0 e0       	ldi	r31, 0x00	; 0
 86c:	80 81       	ld	r24, Z
 86e:	84 60       	ori	r24, 0x04	; 4
 870:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
 872:	80 81       	ld	r24, Z
 874:	82 60       	ori	r24, 0x02	; 2
 876:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
 878:	80 81       	ld	r24, Z
 87a:	81 60       	ori	r24, 0x01	; 1
 87c:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
 87e:	80 81       	ld	r24, Z
 880:	80 68       	ori	r24, 0x80	; 128
 882:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
 884:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
 888:	08 95       	ret

0000088a <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
 88a:	83 30       	cpi	r24, 0x03	; 3
 88c:	81 f0       	breq	.+32     	; 0x8ae <turnOffPWM+0x24>
 88e:	28 f4       	brcc	.+10     	; 0x89a <turnOffPWM+0x10>
 890:	81 30       	cpi	r24, 0x01	; 1
 892:	99 f0       	breq	.+38     	; 0x8ba <turnOffPWM+0x30>
 894:	82 30       	cpi	r24, 0x02	; 2
 896:	a1 f0       	breq	.+40     	; 0x8c0 <turnOffPWM+0x36>
 898:	08 95       	ret
 89a:	87 30       	cpi	r24, 0x07	; 7
 89c:	a9 f0       	breq	.+42     	; 0x8c8 <turnOffPWM+0x3e>
 89e:	88 30       	cpi	r24, 0x08	; 8
 8a0:	b9 f0       	breq	.+46     	; 0x8d0 <turnOffPWM+0x46>
 8a2:	84 30       	cpi	r24, 0x04	; 4
 8a4:	d1 f4       	brne	.+52     	; 0x8da <turnOffPWM+0x50>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
 8a6:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
 8aa:	8f 7d       	andi	r24, 0xDF	; 223
 8ac:	03 c0       	rjmp	.+6      	; 0x8b4 <turnOffPWM+0x2a>
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
 8ae:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
 8b2:	8f 77       	andi	r24, 0x7F	; 127
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
 8b4:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
 8b8:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
 8ba:	84 b5       	in	r24, 0x24	; 36
 8bc:	8f 77       	andi	r24, 0x7F	; 127
 8be:	02 c0       	rjmp	.+4      	; 0x8c4 <turnOffPWM+0x3a>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
 8c0:	84 b5       	in	r24, 0x24	; 36
 8c2:	8f 7d       	andi	r24, 0xDF	; 223
 8c4:	84 bd       	out	0x24, r24	; 36
 8c6:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
 8c8:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
 8cc:	8f 77       	andi	r24, 0x7F	; 127
 8ce:	03 c0       	rjmp	.+6      	; 0x8d6 <turnOffPWM+0x4c>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
 8d0:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
 8d4:	8f 7d       	andi	r24, 0xDF	; 223
 8d6:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
 8da:	08 95       	ret

000008dc <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
 8dc:	cf 93       	push	r28
 8de:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
 8e0:	90 e0       	ldi	r25, 0x00	; 0
 8e2:	fc 01       	movw	r30, r24
 8e4:	e4 58       	subi	r30, 0x84	; 132
 8e6:	ff 4f       	sbci	r31, 0xFF	; 255
 8e8:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
 8ea:	fc 01       	movw	r30, r24
 8ec:	e0 57       	subi	r30, 0x70	; 112
 8ee:	ff 4f       	sbci	r31, 0xFF	; 255
 8f0:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
 8f2:	88 23       	and	r24, r24
 8f4:	61 f1       	breq	.+88     	; 0x94e <__stack+0x4f>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
 8f6:	90 e0       	ldi	r25, 0x00	; 0
 8f8:	88 0f       	add	r24, r24
 8fa:	99 1f       	adc	r25, r25
 8fc:	fc 01       	movw	r30, r24
 8fe:	e8 54       	subi	r30, 0x48	; 72
 900:	ff 4f       	sbci	r31, 0xFF	; 255
 902:	c5 91       	lpm	r28, Z+
 904:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
 906:	fc 01       	movw	r30, r24
 908:	e2 55       	subi	r30, 0x52	; 82
 90a:	ff 4f       	sbci	r31, 0xFF	; 255
 90c:	a5 91       	lpm	r26, Z+
 90e:	b4 91       	lpm	r27, Z

	if (mode == INPUT) { 
 910:	61 11       	cpse	r22, r1
 912:	09 c0       	rjmp	.+18     	; 0x926 <__stack+0x27>
		uint8_t oldSREG = SREG;
 914:	9f b7       	in	r25, 0x3f	; 63
                cli();
 916:	f8 94       	cli
		*reg &= ~bit;
 918:	88 81       	ld	r24, Y
 91a:	20 95       	com	r18
 91c:	82 23       	and	r24, r18
 91e:	88 83       	st	Y, r24
		*out &= ~bit;
 920:	ec 91       	ld	r30, X
 922:	2e 23       	and	r18, r30
 924:	0b c0       	rjmp	.+22     	; 0x93c <__stack+0x3d>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
 926:	62 30       	cpi	r22, 0x02	; 2
 928:	61 f4       	brne	.+24     	; 0x942 <__stack+0x43>
		uint8_t oldSREG = SREG;
 92a:	9f b7       	in	r25, 0x3f	; 63
                cli();
 92c:	f8 94       	cli
		*reg &= ~bit;
 92e:	88 81       	ld	r24, Y
 930:	32 2f       	mov	r19, r18
 932:	30 95       	com	r19
 934:	83 23       	and	r24, r19
 936:	88 83       	st	Y, r24
		*out |= bit;
 938:	ec 91       	ld	r30, X
 93a:	2e 2b       	or	r18, r30
 93c:	2c 93       	st	X, r18
		SREG = oldSREG;
 93e:	9f bf       	out	0x3f, r25	; 63
 940:	06 c0       	rjmp	.+12     	; 0x94e <__stack+0x4f>
	} else {
		uint8_t oldSREG = SREG;
 942:	8f b7       	in	r24, 0x3f	; 63
                cli();
 944:	f8 94       	cli
		*reg |= bit;
 946:	e8 81       	ld	r30, Y
 948:	2e 2b       	or	r18, r30
 94a:	28 83       	st	Y, r18
		SREG = oldSREG;
 94c:	8f bf       	out	0x3f, r24	; 63
	}
}
 94e:	df 91       	pop	r29
 950:	cf 91       	pop	r28
 952:	08 95       	ret

00000954 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
 954:	1f 93       	push	r17
 956:	cf 93       	push	r28
 958:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
 95a:	28 2f       	mov	r18, r24
 95c:	30 e0       	ldi	r19, 0x00	; 0
 95e:	f9 01       	movw	r30, r18
 960:	e8 59       	subi	r30, 0x98	; 152
 962:	ff 4f       	sbci	r31, 0xFF	; 255
 964:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
 966:	f9 01       	movw	r30, r18
 968:	e4 58       	subi	r30, 0x84	; 132
 96a:	ff 4f       	sbci	r31, 0xFF	; 255
 96c:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
 96e:	f9 01       	movw	r30, r18
 970:	e0 57       	subi	r30, 0x70	; 112
 972:	ff 4f       	sbci	r31, 0xFF	; 255
 974:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
 976:	cc 23       	and	r28, r28
 978:	c1 f0       	breq	.+48     	; 0x9aa <digitalWrite+0x56>
 97a:	16 2f       	mov	r17, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
 97c:	81 11       	cpse	r24, r1
 97e:	0e 94 45 04 	call	0x88a	; 0x88a <turnOffPWM>

	out = portOutputRegister(port);
 982:	ec 2f       	mov	r30, r28
 984:	f0 e0       	ldi	r31, 0x00	; 0
 986:	ee 0f       	add	r30, r30
 988:	ff 1f       	adc	r31, r31
 98a:	e2 55       	subi	r30, 0x52	; 82
 98c:	ff 4f       	sbci	r31, 0xFF	; 255
 98e:	a5 91       	lpm	r26, Z+
 990:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
 992:	9f b7       	in	r25, 0x3f	; 63
	cli();
 994:	f8 94       	cli

	if (val == LOW) {
 996:	11 11       	cpse	r17, r1
 998:	04 c0       	rjmp	.+8      	; 0x9a2 <digitalWrite+0x4e>
		*out &= ~bit;
 99a:	8c 91       	ld	r24, X
 99c:	d0 95       	com	r29
 99e:	d8 23       	and	r29, r24
 9a0:	02 c0       	rjmp	.+4      	; 0x9a6 <digitalWrite+0x52>
	} else {
		*out |= bit;
 9a2:	ec 91       	ld	r30, X
 9a4:	de 2b       	or	r29, r30
 9a6:	dc 93       	st	X, r29
	}

	SREG = oldSREG;
 9a8:	9f bf       	out	0x3f, r25	; 63
}
 9aa:	df 91       	pop	r29
 9ac:	cf 91       	pop	r28
 9ae:	1f 91       	pop	r17
 9b0:	08 95       	ret

000009b2 <digitalRead>:

int digitalRead(uint8_t pin)
{
 9b2:	cf 93       	push	r28
 9b4:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
 9b6:	28 2f       	mov	r18, r24
 9b8:	30 e0       	ldi	r19, 0x00	; 0
 9ba:	f9 01       	movw	r30, r18
 9bc:	e8 59       	subi	r30, 0x98	; 152
 9be:	ff 4f       	sbci	r31, 0xFF	; 255
 9c0:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
 9c2:	f9 01       	movw	r30, r18
 9c4:	e4 58       	subi	r30, 0x84	; 132
 9c6:	ff 4f       	sbci	r31, 0xFF	; 255
 9c8:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
 9ca:	f9 01       	movw	r30, r18
 9cc:	e0 57       	subi	r30, 0x70	; 112
 9ce:	ff 4f       	sbci	r31, 0xFF	; 255
 9d0:	c4 91       	lpm	r28, Z

	if (port == NOT_A_PIN) return LOW;
 9d2:	cc 23       	and	r28, r28
 9d4:	91 f0       	breq	.+36     	; 0x9fa <digitalRead+0x48>

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
 9d6:	81 11       	cpse	r24, r1
 9d8:	0e 94 45 04 	call	0x88a	; 0x88a <turnOffPWM>

	if (*portInputRegister(port) & bit) return HIGH;
 9dc:	ec 2f       	mov	r30, r28
 9de:	f0 e0       	ldi	r31, 0x00	; 0
 9e0:	ee 0f       	add	r30, r30
 9e2:	ff 1f       	adc	r31, r31
 9e4:	ec 55       	subi	r30, 0x5C	; 92
 9e6:	ff 4f       	sbci	r31, 0xFF	; 255
 9e8:	a5 91       	lpm	r26, Z+
 9ea:	b4 91       	lpm	r27, Z
 9ec:	ec 91       	ld	r30, X
{
	uint8_t timer = digitalPinToTimer(pin);
	uint8_t bit = digitalPinToBitMask(pin);
	uint8_t port = digitalPinToPort(pin);

	if (port == NOT_A_PIN) return LOW;
 9ee:	ed 23       	and	r30, r29
 9f0:	81 e0       	ldi	r24, 0x01	; 1
 9f2:	90 e0       	ldi	r25, 0x00	; 0
 9f4:	21 f4       	brne	.+8      	; 0x9fe <digitalRead+0x4c>
 9f6:	80 e0       	ldi	r24, 0x00	; 0
 9f8:	02 c0       	rjmp	.+4      	; 0x9fe <digitalRead+0x4c>
 9fa:	80 e0       	ldi	r24, 0x00	; 0
 9fc:	90 e0       	ldi	r25, 0x00	; 0
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	if (*portInputRegister(port) & bit) return HIGH;
	return LOW;
}
 9fe:	df 91       	pop	r29
 a00:	cf 91       	pop	r28
 a02:	08 95       	ret

00000a04 <__udivmodsi4>:
 a04:	a1 e2       	ldi	r26, 0x21	; 33
 a06:	1a 2e       	mov	r1, r26
 a08:	aa 1b       	sub	r26, r26
 a0a:	bb 1b       	sub	r27, r27
 a0c:	fd 01       	movw	r30, r26
 a0e:	0d c0       	rjmp	.+26     	; 0xa2a <__udivmodsi4_ep>

00000a10 <__udivmodsi4_loop>:
 a10:	aa 1f       	adc	r26, r26
 a12:	bb 1f       	adc	r27, r27
 a14:	ee 1f       	adc	r30, r30
 a16:	ff 1f       	adc	r31, r31
 a18:	a2 17       	cp	r26, r18
 a1a:	b3 07       	cpc	r27, r19
 a1c:	e4 07       	cpc	r30, r20
 a1e:	f5 07       	cpc	r31, r21
 a20:	20 f0       	brcs	.+8      	; 0xa2a <__udivmodsi4_ep>
 a22:	a2 1b       	sub	r26, r18
 a24:	b3 0b       	sbc	r27, r19
 a26:	e4 0b       	sbc	r30, r20
 a28:	f5 0b       	sbc	r31, r21

00000a2a <__udivmodsi4_ep>:
 a2a:	66 1f       	adc	r22, r22
 a2c:	77 1f       	adc	r23, r23
 a2e:	88 1f       	adc	r24, r24
 a30:	99 1f       	adc	r25, r25
 a32:	1a 94       	dec	r1
 a34:	69 f7       	brne	.-38     	; 0xa10 <__udivmodsi4_loop>
 a36:	60 95       	com	r22
 a38:	70 95       	com	r23
 a3a:	80 95       	com	r24
 a3c:	90 95       	com	r25
 a3e:	9b 01       	movw	r18, r22
 a40:	ac 01       	movw	r20, r24
 a42:	bd 01       	movw	r22, r26
 a44:	cf 01       	movw	r24, r30
 a46:	08 95       	ret

00000a48 <__tablejump2__>:
 a48:	ee 0f       	add	r30, r30
 a4a:	ff 1f       	adc	r31, r31
 a4c:	05 90       	lpm	r0, Z+
 a4e:	f4 91       	lpm	r31, Z
 a50:	e0 2d       	mov	r30, r0
 a52:	09 94       	ijmp

00000a54 <_exit>:
 a54:	f8 94       	cli

00000a56 <__stop_program>:
 a56:	ff cf       	rjmp	.-2      	; 0xa56 <__stop_program>
