Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Tue Nov 14 21:53:05 2017
| Host             : Berna running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.726 |
| Dynamic (W)              | 1.594 |
| Device Static (W)        | 0.132 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.1  |
| Junction Temperature (C) | 44.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |        3 |       --- |             --- |
| Slice Logic              |     0.012 |    12085 |       --- |             --- |
|   LUT as Logic           |     0.009 |     4014 |     17600 |           22.81 |
|   LUT as Distributed RAM |     0.003 |      544 |      6000 |            9.07 |
|   Register               |    <0.001 |     5354 |     35200 |           15.21 |
|   CARRY4                 |    <0.001 |       68 |      4400 |            1.55 |
|   LUT as Shift Register  |    <0.001 |      170 |      6000 |            2.83 |
|   F7/F8 Muxes            |    <0.001 |       10 |     17600 |            0.06 |
|   Others                 |     0.000 |      609 |       --- |             --- |
| Signals                  |     0.015 |     8316 |       --- |             --- |
| Block RAM                |     0.023 |       16 |        60 |           26.67 |
| I/O                      |     0.002 |        9 |       100 |            9.00 |
| PS7                      |     1.519 |        1 |       --- |             --- |
| Static Power             |     0.132 |          |           |                 |
| Total                    |     1.726 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.079 |       0.071 |      0.008 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.743 |       0.713 |      0.031 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------+-----------+
| Name                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                          |     1.594 |
|   btn_tri_iobuf_0                                                                       |    <0.001 |
|   leds_4bits_tri_iobuf_0                                                                |    <0.001 |
|   leds_4bits_tri_iobuf_1                                                                |    <0.001 |
|   leds_4bits_tri_iobuf_2                                                                |    <0.001 |
|   leds_4bits_tri_iobuf_3                                                                |    <0.001 |
|   system_i                                                                              |     1.592 |
|     axi_bram_ctrl_0_bram                                                                |     0.024 |
|       U0                                                                                |     0.024 |
|         inst_blk_mem_gen                                                                |     0.024 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                         |     0.024 |
|             valid.cstr                                                                  |     0.024 |
|               ramloop[0].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[10].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[11].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[12].ram.r                                                         |     0.002 |
|                 prim_noinit.ram                                                         |     0.002 |
|               ramloop[13].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[14].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[15].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[1].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[2].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[3].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[4].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[5].ram.r                                                          |     0.002 |
|                 prim_noinit.ram                                                         |     0.002 |
|               ramloop[6].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[7].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[8].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[9].ram.r                                                          |     0.002 |
|                 prim_noinit.ram                                                         |     0.002 |
|     axi_bram_ctrl_1                                                                     |     0.003 |
|       U0                                                                                |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                      |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                           |     0.003 |
|             GEN_ARB.I_SNG_PORT                                                          |    <0.001 |
|             I_RD_CHNL                                                                   |     0.002 |
|               I_WRAP_BRST                                                               |    <0.001 |
|             I_WR_CHNL                                                                   |    <0.001 |
|               BID_FIFO                                                                  |    <0.001 |
|               I_WRAP_BRST                                                               |    <0.001 |
|     axi_cdma_0                                                                          |     0.006 |
|       U0                                                                                |     0.006 |
|         GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                                              |     0.006 |
|           GEN_DM_FULL.I_DATAMOVER_FULL                                                  |     0.005 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                           |     0.002 |
|               I_ADDR_CNTL                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_CMD_STATUS                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                      |    <0.001 |
|                 I_CMD_FIFO                                                              |    <0.001 |
|               I_MSTR_PCC                                                                |     0.001 |
|               I_RD_DATA_CNTL                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                         |    <0.001 |
|               I_RESET                                                                   |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                           |     0.003 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                |     0.001 |
|               I_ADDR_CNTL                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_CMD_STATUS                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                      |    <0.001 |
|                 I_CMD_FIFO                                                              |    <0.001 |
|               I_RESET                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                         |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|           I_SIMPLE_DMA_CNTLR                                                            |    <0.001 |
|           I_SIMPLE_REG_MODULE                                                           |    <0.001 |
|             I_AXI_LITE                                                                  |    <0.001 |
|             I_REGISTER_BLOCK                                                            |    <0.001 |
|           I_SIMPLE_RST_MODULE                                                           |    <0.001 |
|             I_SOFT_RST_CLR_PULSE                                                        |    <0.001 |
|             I_SOFT_RST_POS_EDGE_DTCT                                                    |    <0.001 |
|             I_SOFT_RST_PULSEGEN                                                         |    <0.001 |
|     axi_smc_1                                                                           |     0.034 |
|       inst                                                                              |     0.034 |
|         clk_map                                                                         |    <0.001 |
|           psr_aclk                                                                      |    <0.001 |
|             U0                                                                          |    <0.001 |
|               EXT_LPF                                                                   |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|               SEQ                                                                       |    <0.001 |
|                 SEQ_COUNTER                                                             |    <0.001 |
|         m00_exit_pipeline                                                               |     0.005 |
|           m00_exit                                                                      |     0.005 |
|             inst                                                                        |     0.005 |
|               ar_reg                                                                    |    <0.001 |
|               aw_reg                                                                    |    <0.001 |
|               b_reg                                                                     |    <0.001 |
|               exit_inst                                                                 |    <0.001 |
|                 b_cmd_split                                                             |    <0.001 |
|                 r_cmd_fifo                                                              |    <0.001 |
|                   gen_srls[12].srl_nx1                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                  |    <0.001 |
|                   gen_srls[16].srl_nx1                                                  |    <0.001 |
|                 r_cmd_split                                                             |    <0.001 |
|                 w_cmd_fifo                                                              |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                   |    <0.001 |
|               r_reg                                                                     |    <0.001 |
|               splitter_inst                                                             |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                 |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                   |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                             |    <0.001 |
|                       gen_srls[0].srl_nx1                                               |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                 |    <0.001 |
|                   USE_WRITE.write_addr_inst                                             |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                |    <0.001 |
|                       gen_srls[0].srl_nx1                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                               |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                           |    <0.001 |
|                       gen_srls[0].srl_nx1                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                               |    <0.001 |
|                   USE_WRITE.write_data_inst                                             |    <0.001 |
|               w_reg                                                                     |     0.001 |
|         m00_nodes                                                                       |     0.006 |
|           m00_ar_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_aw_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_b_node                                                                    |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_r_node                                                                    |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_w_node                                                                    |     0.002 |
|             inst                                                                        |     0.002 |
|               inst_mi_handler                                                           |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|         m01_exit_pipeline                                                               |     0.003 |
|           m01_exit                                                                      |     0.003 |
|             inst                                                                        |     0.003 |
|               ar_reg                                                                    |    <0.001 |
|               aw_reg                                                                    |    <0.001 |
|               b_reg                                                                     |    <0.001 |
|               exit_inst                                                                 |    <0.001 |
|                 b_cmd_split                                                             |    <0.001 |
|                 r_cmd_fifo                                                              |    <0.001 |
|                   gen_srls[12].srl_nx1                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                  |    <0.001 |
|                   gen_srls[16].srl_nx1                                                  |    <0.001 |
|                 r_cmd_split                                                             |    <0.001 |
|                 w_cmd_fifo                                                              |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                   |    <0.001 |
|               r_reg                                                                     |     0.002 |
|               w_reg                                                                     |     0.001 |
|         m01_nodes                                                                       |     0.005 |
|           m01_ar_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_aw_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_b_node                                                                    |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_r_node                                                                    |     0.002 |
|             inst                                                                        |     0.002 |
|               inst_mi_handler                                                           |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_w_node                                                                    |     0.002 |
|             inst                                                                        |     0.002 |
|               inst_mi_handler                                                           |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|         s00_entry_pipeline                                                              |     0.005 |
|           s00_mmu                                                                       |     0.004 |
|             inst                                                                        |     0.004 |
|               ar_reg_stall                                                              |    <0.001 |
|               ar_sreg                                                                   |    <0.001 |
|               aw_reg_stall                                                              |    <0.001 |
|               aw_sreg                                                                   |    <0.001 |
|               b_sreg                                                                    |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                            |    <0.001 |
|               gen_wroute_fifo.wroute_fifo                                               |    <0.001 |
|                 gen_srls[0].srl_nx1                                                     |    <0.001 |
|                 gen_srls[1].srl_nx1                                                     |    <0.001 |
|               gen_wroute_fifo.wroute_split                                              |    <0.001 |
|               r_sreg                                                                    |    <0.001 |
|               w_sreg                                                                    |    <0.001 |
|           s00_si_converter                                                              |    <0.001 |
|             inst                                                                        |    <0.001 |
|               splitter_inst                                                             |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo               |    <0.001 |
|                   gen_srls[0].srl_nx1                                                   |    <0.001 |
|                   gen_srls[13].srl_nx1                                                  |    <0.001 |
|                   gen_srls[3].srl_nx1                                                   |    <0.001 |
|                   gen_srls[4].srl_nx1                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                   |    <0.001 |
|           s00_transaction_regulator                                                     |     0.001 |
|             inst                                                                        |     0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                              |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                     |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                              |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                     |    <0.001 |
|         s00_nodes                                                                       |     0.007 |
|           s00_ar_node                                                                   |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           s00_aw_node                                                                   |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           s00_b_node                                                                    |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter |    <0.001 |
|           s00_r_node                                                                    |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter |    <0.001 |
|           s00_w_node                                                                    |     0.002 |
|             inst                                                                        |     0.002 |
|               inst_mi_handler                                                           |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_88                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|         switchboards                                                                    |     0.003 |
|           ar_switchboard                                                                |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                |    <0.001 |
|           aw_switchboard                                                                |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                |    <0.001 |
|           b_switchboard                                                                 |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|           r_switchboard                                                                 |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|           w_switchboard                                                                 |     0.001 |
|             inst                                                                        |     0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                |    <0.001 |
|     leds                                                                                |    <0.001 |
|       U0                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|             I_DECODER                                                                   |    <0.001 |
|         gpio_core_1                                                                     |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                   |    <0.001 |
|     processing_system7_0                                                                |     1.520 |
|       inst                                                                              |     1.520 |
|     ps7_0_axi_periph                                                                    |     0.005 |
|       s00_couplers                                                                      |     0.004 |
|         auto_pc                                                                         |     0.004 |
|           inst                                                                          |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                        |     0.004 |
|               RD.ar_channel_0                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                            |    <0.001 |
|                 cmd_translator_0                                                        |    <0.001 |
|                   incr_cmd_0                                                            |    <0.001 |
|                   wrap_cmd_0                                                            |    <0.001 |
|               RD.r_channel_0                                                            |    <0.001 |
|                 rd_data_fifo_0                                                          |    <0.001 |
|                 transaction_fifo_0                                                      |    <0.001 |
|               SI_REG                                                                    |     0.001 |
|                 ar_pipe                                                                 |    <0.001 |
|                 aw_pipe                                                                 |    <0.001 |
|                 b_pipe                                                                  |    <0.001 |
|                 r_pipe                                                                  |    <0.001 |
|               WR.aw_channel_0                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                            |    <0.001 |
|                 cmd_translator_0                                                        |    <0.001 |
|                   incr_cmd_0                                                            |    <0.001 |
|                   wrap_cmd_0                                                            |    <0.001 |
|               WR.b_channel_0                                                            |    <0.001 |
|                 bid_fifo_0                                                              |    <0.001 |
|                 bresp_fifo_0                                                            |    <0.001 |
|       xbar                                                                              |    <0.001 |
|         inst                                                                            |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                      |    <0.001 |
|             addr_arbiter_inst                                                           |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                |    <0.001 |
|             reg_slice_r                                                                 |    <0.001 |
|             splitter_ar                                                                 |    <0.001 |
|             splitter_aw                                                                 |    <0.001 |
|     rst_ps7_0_100M                                                                      |    <0.001 |
|       U0                                                                                |    <0.001 |
|         EXT_LPF                                                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                     |    <0.001 |
|         SEQ                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                   |    <0.001 |
|     switches                                                                            |    <0.001 |
|       U0                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|             I_DECODER                                                                   |    <0.001 |
|         gpio_core_1                                                                     |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                   |    <0.001 |
+-----------------------------------------------------------------------------------------+-----------+


