$comment
	File created using the following command:
		vcd file ShiftRegister_Demo.msim.vcd -direction
$end
$date
	Wed May 04 11:05:32 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module shiftregister4_vhd_vec_tst $end
$var wire 1 ! clockin $end
$var wire 1 " dataout [3] $end
$var wire 1 # dataout [2] $end
$var wire 1 $ dataout [1] $end
$var wire 1 % dataout [0] $end
$var wire 1 & serialin $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_serialin $end
$var wire 1 1 ww_clockin $end
$var wire 1 2 ww_dataout [3] $end
$var wire 1 3 ww_dataout [2] $end
$var wire 1 4 ww_dataout [1] $end
$var wire 1 5 ww_dataout [0] $end
$var wire 1 6 \dataout[0]~output_o\ $end
$var wire 1 7 \dataout[1]~output_o\ $end
$var wire 1 8 \dataout[2]~output_o\ $end
$var wire 1 9 \dataout[3]~output_o\ $end
$var wire 1 : \clockin~input_o\ $end
$var wire 1 ; \serialin~input_o\ $end
$var wire 1 < sdataout [3] $end
$var wire 1 = sdataout [2] $end
$var wire 1 > sdataout [1] $end
$var wire 1 ? sdataout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1&
0'
1(
x)
1*
1+
1,
1-
1.
1/
10
01
06
07
08
09
0:
1;
02
03
04
05
0<
0=
0>
0?
0"
0#
0$
0%
$end
#50000
1!
0&
11
00
0;
1:
1?
16
15
1%
#100000
0!
01
0:
#150000
1!
11
1:
0?
1>
17
06
14
05
0%
1$
#200000
0!
01
0:
#250000
1!
11
1:
0>
1=
18
07
13
04
0$
1#
#300000
0!
01
0:
#350000
1!
1&
11
10
1;
1:
0=
1<
19
08
12
03
0#
1"
#400000
0!
0&
01
00
0;
0:
#450000
1!
1&
11
10
1;
1:
0<
09
02
0"
#500000
0!
0&
01
00
0;
0:
#550000
1!
1&
11
10
1;
1:
#600000
0!
01
0:
#650000
1!
0&
11
00
0;
1:
1?
16
15
1%
#700000
0!
1&
01
10
1;
0:
#750000
1!
0&
11
00
0;
1:
1>
17
14
1$
#800000
0!
1&
01
10
1;
0:
#850000
1!
11
1:
1=
18
13
1#
#900000
0!
0&
01
00
0;
0:
#950000
1!
1&
11
10
1;
1:
0?
1<
19
06
12
05
0%
1"
#1000000
