#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 27 10:50:43 2024
# Process ID: 6644
# Current directory: H:/simd_final_test/simd_final/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14104 H:\simd_final_test\simd_final\project_3\project_3.xpr
# Log file: H:/simd_final_test/simd_final/project_3/vivado.log
# Journal file: H:/simd_final_test/simd_final/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/simd_final_test/simd_final/project_3/project_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/deesh/Downloads/simd_final (2)/simd_final/project_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 898.902 ; gain = 213.695
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1]
[Wed Nov 27 10:51:04 2024] Launched synth_1...
Run output will be captured here: H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1
[Wed Nov 27 10:52:14 2024] Launched impl_1...
Run output will be captured here: H:/simd_final_test/simd_final/project_3/project_3.runs/impl_1/runme.log
open_bd_design {H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1118.809 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 27 10:53:55 2024] Launched impl_1...
Run output will be captured here: H:/simd_final_test/simd_final/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_uartlite_0/rx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [H:/simd_final_test/simd_final/project_3/project_3.runs/impl_1/.Xil/Vivado-22824-SOE-2307-24/dcp_17/design_1_axi_uartlite_0_0.edf:7818]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_uartlite_0/tx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [H:/simd_final_test/simd_final/project_3/project_3.runs/impl_1/.Xil/Vivado-22824-SOE-2307-24/dcp_17/design_1_axi_uartlite_0_0.edf:7885]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/clk_wiz_0/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [H:/simd_final_test/simd_final/project_3/project_3.runs/impl_1/.Xil/Vivado-22824-SOE-2307-24/dcp_4/design_1_clk_wiz_0_0.edf:331]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/rst_clk_wiz_0_100M/ext_reset_in' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [H:/simd_final_test/simd_final/project_3/project_3.runs/impl_1/.Xil/Vivado-22824-SOE-2307-24/dcp_11/design_1_rst_clk_wiz_0_100M_0.edf:1546]
Parsing XDC File [H:/simd_final_test/simd_final/project_3/.Xil/Vivado-6644-SOE-2307-24/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.109 ; gain = 515.227
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/.Xil/Vivado-6644-SOE-2307-24/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [H:/simd_final_test/simd_final/project_3/.Xil/Vivado-6644-SOE-2307-24/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/.Xil/Vivado-6644-SOE-2307-24/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 1813.031 ; gain = 8.891
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.352 . Memory (MB): peak = 1813.031 ; gain = 8.891
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: h:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf h:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 158 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 32 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1990.504 ; gain = 871.695
file copy -force H:/simd_final_test/simd_final/project_3/project_3.runs/impl_1/design_1_wrapper.sysdef H:/simd_final_test/simd_final/project_3/project_3.sdk/design_1_wrapper.hdf

launch_sdk -workspace H:/simd_final_test/simd_final/project_3/project_3.sdk -hwspec H:/simd_final_test/simd_final/project_3/project_3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/simd_final_test/simd_final/project_3/project_3.sdk -hwspec H:/simd_final_test/simd_final/project_3/project_3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 13:23:36 2024...
