Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
