mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Scalability': File exists
> Benchmarks for BWA 0.7.15: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2592598.MEM-Scalability.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3367.345 CPU sec, 66.936 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 4006.214 CPU sec, 63.473 real sec
[M::mem_process_seqs] Processed 6336634 reads in 4059.737 CPU sec, 64.708 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1642.064 CPU sec, 25.983 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 254.490 sec; CPU: 13122.406 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2592598.MEM-Scalability.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.418 CPU sec, 22.684 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.228 CPU sec, 22.510 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.100 CPU sec, 22.430 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.901 CPU sec, 22.586 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.957 CPU sec, 22.874 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.908 CPU sec, 23.062 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.561 CPU sec, 23.067 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.117 CPU sec, 22.333 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.802 CPU sec, 22.605 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.086 CPU sec, 22.597 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.457 CPU sec, 22.770 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.861 CPU sec, 22.923 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 189.602 CPU sec, 23.448 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.338 CPU sec, 22.356 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.833 CPU sec, 22.491 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.591 CPU sec, 22.254 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.521 CPU sec, 22.569 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.923 CPU sec, 22.531 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.849 CPU sec, 22.779 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.306 CPU sec, 23.061 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.085 CPU sec, 22.673 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.796 CPU sec, 22.370 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.059 CPU sec, 22.775 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.059 CPU sec, 22.775 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.554 CPU sec, 23.219 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.559 CPU sec, 22.847 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.405 CPU sec, 23.239 real sec
[M::mem_process_seqs] Processed 148902 reads in 38.349 CPU sec, 4.604 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 623.740 sec; CPU: 5013.512 sec

 Performance counter stats for './bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,742,624,153 cache-misses                                                  (21.51%)
S0       16  3,461,332,506,081 cycles                    #    0.000 GHz                      (21.43%)
S0       16  2,883,940,513,559 instructions              #   13.84  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.18%)
S0       16          2,231,154 cs                                                            (100.00%)
S0       16              3,009 migrations                                                    (100.00%)
S0       16            141,651 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,719,905,713,797 idle-cycles-frontend      #  1785.52% frontend cycles idle     (17.83%)
S0       16  2,007,613,808,241 idle-cycles-backend       #  963.63% backend  cycles idle     (16.28%)
S0       16    876,972,197,329 L1-dcache-loads                                               (23.31%)
S0       16     11,598,956,370 L1-dcache-load-misses     #   19.33% of all L1-dcache hits    (26.71%)
S0       16     12,195,168,603 L1-dcache-stores                                              (27.84%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (25.36%)
S0       16      2,584,429,607 L1-icache-load-misses                                         (27.72%)
S0       16     14,432,085,470 LLC-loads                                                     (13.37%)
S0       16      8,730,621,980 LLC-stores                                                    (11.23%)
S0       16    <not supported> LLC-prefetches          
S0       16    912,751,622,538 dTLB-loads                                                    (17.63%)
S0       16      1,003,409,360 dTLB-load-misses          #    1.66% of all dTLB cache hits   (17.61%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    652,569,829,204 iTLB-loads                                                    (16.24%)
S0       16          9,856,237 iTLB-load-misses          #    0.02% of all iTLB cache hits   (10.76%)
S0       16    250,745,818,385 branch-loads                                                  (16.42%)
S0       16     16,882,288,388 branch-load-misses                                            (22.46%)
S1       16      2,824,155,738 cache-misses                                                  (22.57%)
S1       16  3,275,554,881,358 cycles                    #    0.000 GHz                      (22.33%)
S1       16  3,075,570,203,038 instructions              #    0.00  insns per cycle          (27.89%)
S1       16          1,854,899 cs                                                            (100.00%)
S1       16              1,008 migrations                                                    (100.00%)
S1       16             98,856 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,482,999,916,112 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.06%)
S1       16  1,980,929,324,792 idle-cycles-backend       #    0.00% backend  cycles idle     (16.12%)
S1       16  1,008,514,801,039 L1-dcache-loads                                               (21.67%)
S1       16     13,262,059,634 L1-dcache-load-misses                                         (27.20%)
S1       16     13,621,387,383 L1-dcache-stores                                              (27.11%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.42%)
S1       16      2,895,981,939 L1-icache-load-misses                                         (26.81%)
S1       16     16,012,694,673 LLC-loads                                                     (11.36%)
S1       16      8,943,050,920 LLC-stores                                                    (11.21%)
S1       16    <not supported> LLC-prefetches          
S1       16    946,608,491,116 dTLB-loads                                                    (16.99%)
S1       16      1,039,968,684 dTLB-load-misses                                              (16.99%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    685,964,268,004 iTLB-loads                                                    (16.99%)
S1       16          8,078,581 iTLB-load-misses                                              (11.16%)
S1       16    251,210,260,357 branch-loads                                                  (16.90%)
S1       16     16,829,613,993 branch-load-misses                                            (22.43%)
S2       16      2,868,860,665 cache-misses                                                  (21.97%)
S2       16  3,318,771,632,355 cycles                    #    0.000 GHz                      (21.19%)
S2       16  3,389,921,895,222 instructions              #    0.00  insns per cycle          (27.05%)
S2       16          2,150,409 cs                                                            (100.00%)
S2       16              2,438 migrations                                                    (100.00%)
S2       16            126,704 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,942,522,852,349 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.61%)
S2       16  1,911,969,372,483 idle-cycles-backend       #    0.00% backend  cycles idle     (16.19%)
S2       16  1,062,861,262,988 L1-dcache-loads                                               (22.69%)
S2       16     14,084,760,002 L1-dcache-load-misses                                         (26.91%)
S2       16     14,566,294,636 L1-dcache-stores                                              (27.00%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.76%)
S2       16      2,771,721,364 L1-icache-load-misses                                         (27.40%)
S2       16     16,991,804,687 LLC-loads                                                     (12.78%)
S2       16     10,451,791,429 LLC-stores                                                    (12.65%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,072,310,494,026 dTLB-loads                                                    (18.30%)
S2       16      1,145,464,560 dTLB-load-misses                                              (16.92%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    722,541,814,561 iTLB-loads                                                    (17.08%)
S2       16          8,118,776 iTLB-load-misses                                              (11.45%)
S2       16    263,620,739,221 branch-loads                                                  (17.06%)
S2       16     17,998,844,458 branch-load-misses                                            (22.42%)
S3       16      2,676,439,262 cache-misses                                                  (21.28%)
S3       16  3,277,961,028,310 cycles                    #    0.000 GHz                      (21.59%)
S3       16  2,850,764,325,247 instructions              #    0.00  insns per cycle          (27.78%)
S3       16          2,088,858 cs                                                            (100.00%)
S3       16              1,154 migrations                                                    (100.00%)
S3       16            193,864 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,696,426,521,164 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.76%)
S3       16  1,961,372,770,443 idle-cycles-backend       #    0.00% backend  cycles idle     (17.40%)
S3       16    892,768,833,019 L1-dcache-loads                                               (23.62%)
S3       16     11,825,612,923 L1-dcache-load-misses                                         (28.17%)
S3       16     12,461,010,407 L1-dcache-stores                                              (28.37%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.50%)
S3       16      2,494,654,421 L1-icache-load-misses                                         (27.42%)
S3       16     15,030,733,083 LLC-loads                                                     (11.73%)
S3       16      8,920,491,540 LLC-stores                                                    (11.96%)
S3       16    <not supported> LLC-prefetches          
S3       16    940,144,301,157 dTLB-loads                                                    (16.98%)
S3       16      1,052,149,059 dTLB-load-misses                                              (16.49%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    692,275,008,392 iTLB-loads                                                    (16.09%)
S3       16          9,984,543 iTLB-load-misses                                              (10.79%)
S3       16    257,238,678,229 branch-loads                                                  (16.28%)
S3       16     16,959,542,044 branch-load-misses                                            (22.11%)

     623.785318617 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2592598.MEM-Scalability.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 391.264 CPU sec, 24.414 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.853 CPU sec, 23.871 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.949 CPU sec, 24.165 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 389.263 CPU sec, 24.068 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.048 CPU sec, 23.731 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.428 CPU sec, 24.141 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 395.859 CPU sec, 24.458 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.343 CPU sec, 23.532 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.114 CPU sec, 23.875 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.488 CPU sec, 24.112 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.639 CPU sec, 23.677 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.564 CPU sec, 23.874 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.117 CPU sec, 24.145 real sec
[M::mem_process_seqs] Processed 940982 reads in 236.902 CPU sec, 14.657 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 334.443 sec; CPU: 5284.537 sec

 Performance counter stats for './bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,883,573,345 cache-misses                                                  (22.08%)
S0       16  3,599,870,434,034 cycles                    #    0.000 GHz                      (22.12%)
S0       16  2,966,292,480,325 instructions              #   13.68  insns per cycle        
                                             #    0.08  stalled cycles per insn  (28.00%)
S0       16          2,195,719 cs                                                            (100.00%)
S0       16              1,697 migrations                                                    (100.00%)
S0       16            253,008 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,652,014,540,100 idle-cycles-frontend      #  1684.39% frontend cycles idle     (17.52%)
S0       16  2,131,840,411,547 idle-cycles-backend       #  983.25% backend  cycles idle     (17.85%)
S0       16    911,777,510,294 L1-dcache-loads                                               (23.44%)
S0       16     12,133,004,251 L1-dcache-load-misses     #   20.76% of all L1-dcache hits    (29.05%)
S0       16     12,828,450,398 L1-dcache-stores                                              (28.67%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.92%)
S0       16      2,885,088,851 L1-icache-load-misses                                         (27.33%)
S0       16     16,440,997,473 LLC-loads                                                     (10.90%)
S0       16      9,377,917,770 LLC-stores                                                    (11.01%)
S0       16    <not supported> LLC-prefetches          
S0       16    962,418,768,837 dTLB-loads                                                    (16.38%)
S0       16      1,146,391,327 dTLB-load-misses          #    1.87% of all dTLB cache hits   (16.15%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    677,604,683,285 iTLB-loads                                                    (16.11%)
S0       16         27,517,812 iTLB-load-misses          #    0.06% of all iTLB cache hits   (11.00%)
S0       16    253,523,715,537 branch-loads                                                  (16.52%)
S0       16     16,941,523,971 branch-load-misses                                            (21.91%)
S1       16      2,565,663,329 cache-misses                                                  (21.79%)
S1       16  3,485,698,505,632 cycles                    #    0.000 GHz                      (22.06%)
S1       16  2,902,053,970,455 instructions              #    0.00  insns per cycle          (27.85%)
S1       16          1,699,225 cs                                                            (100.00%)
S1       16                666 migrations                                                    (100.00%)
S1       16            109,234 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,610,523,632,567 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.27%)
S1       16  2,114,134,172,070 idle-cycles-backend       #    0.00% backend  cycles idle     (17.08%)
S1       16    901,681,162,836 L1-dcache-loads                                               (22.68%)
S1       16     11,562,837,924 L1-dcache-load-misses                                         (28.38%)
S1       16     11,970,463,123 L1-dcache-stores                                              (28.13%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.87%)
S1       16      2,514,284,571 L1-icache-load-misses                                         (27.96%)
S1       16     15,039,927,148 LLC-loads                                                     (11.53%)
S1       16      8,688,301,078 LLC-stores                                                    (11.18%)
S1       16    <not supported> LLC-prefetches          
S1       16    938,864,157,215 dTLB-loads                                                    (16.57%)
S1       16      1,096,292,484 dTLB-load-misses                                              (16.17%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    632,431,508,704 iTLB-loads                                                    (16.12%)
S1       16         24,759,693 iTLB-load-misses                                              (10.97%)
S1       16    237,216,712,904 branch-loads                                                  (16.32%)
S1       16     16,465,419,631 branch-load-misses                                            (21.56%)
S2       16      2,749,961,282 cache-misses                                                  (22.20%)
S2       16  3,458,589,201,629 cycles                    #    0.000 GHz                      (20.95%)
S2       16  2,944,589,614,296 instructions              #    0.00  insns per cycle          (27.79%)
S2       16          2,041,006 cs                                                            (100.00%)
S2       16              2,695 migrations                                                    (100.00%)
S2       16            100,003 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,717,301,989,173 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.68%)
S2       16  2,093,531,105,554 idle-cycles-backend       #    0.00% backend  cycles idle     (16.29%)
S2       16    918,535,355,893 L1-dcache-loads                                               (23.01%)
S2       16     12,046,399,645 L1-dcache-load-misses                                         (26.13%)
S2       16     12,791,468,793 L1-dcache-stores                                              (26.76%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.22%)
S2       16      2,679,944,549 L1-icache-load-misses                                         (25.46%)
S2       16     15,014,980,795 LLC-loads                                                     (14.31%)
S2       16      8,674,425,402 LLC-stores                                                    (12.35%)
S2       16    <not supported> LLC-prefetches          
S2       16    915,262,638,703 dTLB-loads                                                    (18.95%)
S2       16      1,104,240,871 dTLB-load-misses                                              (17.38%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    665,744,059,673 iTLB-loads                                                    (16.68%)
S2       16         25,154,137 iTLB-load-misses                                              (11.47%)
S2       16    246,461,085,993 branch-loads                                                  (17.53%)
S2       16     16,804,398,792 branch-load-misses                                            (22.74%)
S3       16      2,811,860,703 cache-misses                                                  (22.26%)
S3       16  3,332,005,442,274 cycles                    #    0.000 GHz                      (22.92%)
S3       16  3,181,705,061,826 instructions              #    0.00  insns per cycle          (28.90%)
S3       16          2,331,776 cs                                                            (100.00%)
S3       16              1,067 migrations                                                    (100.00%)
S3       16            259,702 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,714,263,882,434 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.95%)
S3       16  1,825,443,418,955 idle-cycles-backend       #    0.00% backend  cycles idle     (17.75%)
S3       16  1,008,030,984,121 L1-dcache-loads                                               (23.27%)
S3       16     13,570,233,364 L1-dcache-load-misses                                         (28.61%)
S3       16     14,664,593,458 L1-dcache-stores                                              (28.27%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.71%)
S3       16      2,996,699,679 L1-icache-load-misses                                         (27.08%)
S3       16     19,008,277,299 LLC-loads                                                     (10.94%)
S3       16     10,999,259,000 LLC-stores                                                    (10.91%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,106,588,170,901 dTLB-loads                                                    (16.60%)
S3       16      1,337,498,431 dTLB-load-misses                                              (16.16%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    781,842,255,921 iTLB-loads                                                    (16.00%)
S3       16         27,460,818 iTLB-load-misses                                              (10.32%)
S3       16    274,727,295,723 branch-loads                                                  (16.11%)
S3       16     18,581,573,345 branch-load-misses                                            (21.57%)

     334.535240753 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2592598.MEM-Scalability.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1023.344 CPU sec, 32.382 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1058.505 CPU sec, 32.870 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1053.637 CPU sec, 32.715 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1062.089 CPU sec, 32.987 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1069.826 CPU sec, 33.311 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1044.709 CPU sec, 32.483 real sec
[M::mem_process_seqs] Processed 2525154 reads in 838.510 CPU sec, 26.247 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 236.355 sec; CPU: 7163.957 sec

 Performance counter stats for './bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,118,406,355 cache-misses                                                  (23.26%)
S0       16  4,637,832,979,220 cycles                    #    0.000 GHz                      (23.23%)
S0       16  2,636,283,190,765 instructions              #    8.96  insns per cycle        
                                             #    0.11  stalled cycles per insn  (29.08%)
S0       16          2,441,020 cs                                                            (100.00%)
S0       16              1,390 migrations                                                    (100.00%)
S0       16            129,981 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,418,357,004,698 idle-cycles-frontend      #  1501.12% frontend cycles idle     (17.98%)
S0       16  3,194,732,645,836 idle-cycles-backend       #  1085.40% backend  cycles idle     (16.93%)
S0       16    870,248,079,953 L1-dcache-loads                                               (22.59%)
S0       16     11,832,180,868 L1-dcache-load-misses     #   19.84% of all L1-dcache hits    (27.95%)
S0       16     12,671,370,715 L1-dcache-stores                                              (27.39%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.22%)
S0       16      3,254,540,947 L1-icache-load-misses                                         (25.76%)
S0       16     15,898,174,452 LLC-loads                                                     (10.76%)
S0       16      8,741,594,408 LLC-stores                                                    (10.87%)
S0       16    <not supported> LLC-prefetches          
S0       16    898,724,626,710 dTLB-loads                                                    (16.46%)
S0       16      1,458,608,981 dTLB-load-misses          #    2.36% of all dTLB cache hits   (16.42%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    633,491,667,446 iTLB-loads                                                    (16.44%)
S0       16         80,848,112 iTLB-load-misses          #    0.18% of all iTLB cache hits   (11.12%)
S0       16    235,363,783,404 branch-loads                                                  (16.57%)
S0       16     15,866,881,742 branch-load-misses                                            (22.35%)
S1       16      3,078,663,901 cache-misses                                                  (22.03%)
S1       16  4,683,362,367,972 cycles                    #    0.000 GHz                      (21.91%)
S1       16  3,181,085,719,229 instructions              #    0.00  insns per cycle          (27.94%)
S1       16          2,043,427 cs                                                            (100.00%)
S1       16                664 migrations                                                    (100.00%)
S1       16            171,440 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,630,020,839,598 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.33%)
S1       16  2,978,248,863,204 idle-cycles-backend       #    0.00% backend  cycles idle     (17.59%)
S1       16  1,015,997,753,225 L1-dcache-loads                                               (23.40%)
S1       16     13,269,427,368 L1-dcache-load-misses                                         (28.94%)
S1       16     14,088,369,272 L1-dcache-stores                                              (28.29%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.89%)
S1       16      3,208,951,981 L1-icache-load-misses                                         (27.73%)
S1       16     17,366,978,997 LLC-loads                                                     (11.09%)
S1       16     10,012,373,511 LLC-stores                                                    (10.92%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,078,370,378,250 dTLB-loads                                                    (16.31%)
S1       16      1,682,229,456 dTLB-load-misses                                              (16.11%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    747,273,731,613 iTLB-loads                                                    (16.25%)
S1       16         83,135,985 iTLB-load-misses                                              (11.16%)
S1       16    267,456,140,950 branch-loads                                                  (16.38%)
S1       16     18,631,618,444 branch-load-misses                                            (21.79%)
S2       16      3,242,907,935 cache-misses                                                  (22.05%)
S2       16  4,804,495,623,306 cycles                    #    0.000 GHz                      (21.29%)
S2       16  3,287,820,742,384 instructions              #    0.00  insns per cycle          (26.27%)
S2       16          2,177,456 cs                                                            (100.00%)
S2       16              2,146 migrations                                                    (100.00%)
S2       16            198,065 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  4,528,513,829,632 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.14%)
S2       16  3,034,418,343,063 idle-cycles-backend       #    0.00% backend  cycles idle     (15.80%)
S2       16  1,033,252,613,632 L1-dcache-loads                                               (23.13%)
S2       16     13,296,042,933 L1-dcache-load-misses                                         (26.97%)
S2       16     14,137,967,138 L1-dcache-stores                                              (27.91%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.80%)
S2       16      3,140,486,667 L1-icache-load-misses                                         (26.91%)
S2       16     17,608,223,475 LLC-loads                                                     (13.75%)
S2       16      9,916,815,929 LLC-stores                                                    (11.59%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,043,087,783,083 dTLB-loads                                                    (17.45%)
S2       16      1,626,694,156 dTLB-load-misses                                              (17.24%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    750,087,870,332 iTLB-loads                                                    (16.22%)
S2       16         79,208,205 iTLB-load-misses                                              (11.19%)
S2       16    274,485,050,111 branch-loads                                                  (16.16%)
S2       16     18,959,453,117 branch-load-misses                                            (21.82%)
S3       16      3,511,518,619 cache-misses                                                  (22.38%)
S3       16  4,711,909,049,085 cycles                    #    0.000 GHz                      (22.80%)
S3       16  2,754,615,728,480 instructions              #    0.00  insns per cycle          (28.52%)
S3       16          2,809,782 cs                                                            (100.00%)
S3       16              4,285 migrations                                                    (100.00%)
S3       16            654,650 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  4,245,835,288,334 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.99%)
S3       16  3,094,667,449,313 idle-cycles-backend       #    0.00% backend  cycles idle     (17.07%)
S3       16    896,798,820,977 L1-dcache-loads                                               (22.67%)
S3       16     12,746,119,942 L1-dcache-load-misses                                         (28.05%)
S3       16     13,897,648,632 L1-dcache-stores                                              (27.75%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.66%)
S3       16      3,630,708,164 L1-icache-load-misses                                         (27.49%)
S3       16     17,368,731,503 LLC-loads                                                     (11.30%)
S3       16      9,462,853,939 LLC-stores                                                    (11.21%)
S3       16    <not supported> LLC-prefetches          
S3       16    941,615,734,494 dTLB-loads                                                    (16.49%)
S3       16      1,567,388,075 dTLB-load-misses                                              (16.17%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    676,341,629,978 iTLB-loads                                                    (16.11%)
S3       16         90,275,591 iTLB-load-misses                                              (10.81%)
S3       16    261,884,946,425 branch-loads                                                  (16.46%)
S3       16     16,417,030,716 branch-load-misses                                            (21.91%)

     236.550098718 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2592598.MEM-Scalability.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1999.663 CPU sec, 43.458 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2090.530 CPU sec, 43.617 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2100.239 CPU sec, 43.525 real sec
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2105.926 CPU sec, 43.853 real sec
[M::mem_process_seqs] Processed 2525158 reads in 1154.017 CPU sec, 23.883 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 213.943 sec; CPU: 9465.934 sec

 Performance counter stats for './bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,850,081,001 cache-misses                                                  (21.67%)
S0       16  6,089,308,848,611 cycles                    #    0.000 GHz                      (22.13%)
S0       16  2,617,926,440,566 instructions              #    6.88  insns per cycle        
                                             #    0.06  stalled cycles per insn  (28.17%)
S0       16          2,703,913 cs                                                            (100.00%)
S0       16              1,869 migrations                                                    (100.00%)
S0       16            383,502 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  2,270,528,002,100 idle-cycles-frontend      #  596.64% frontend cycles idle     (17.64%)
S0       16  2,673,726,377,245 idle-cycles-backend       #  702.59% backend  cycles idle     (17.50%)
S0       16    811,557,777,938 L1-dcache-loads                                               (23.21%)
S0       16     11,039,954,824 L1-dcache-load-misses     #   19.16% of all L1-dcache hits    (28.75%)
S0       16     11,716,819,329 L1-dcache-stores                                              (28.19%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.78%)
S0       16      2,812,613,651 L1-icache-load-misses                                         (27.40%)
S0       16     14,974,826,564 LLC-loads                                                     (10.92%)
S0       16      8,061,577,994 LLC-stores                                                    (11.19%)
S0       16    <not supported> LLC-prefetches          
S0       16    855,702,792,168 dTLB-loads                                                    (16.58%)
S0       16      2,108,569,636 dTLB-load-misses          #    3.39% of all dTLB cache hits   (16.38%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    609,714,240,968 iTLB-loads                                                    (16.41%)
S0       16        153,791,599 iTLB-load-misses          #    0.35% of all iTLB cache hits   (11.00%)
S0       16    226,196,412,887 branch-loads                                                  (16.28%)
S0       16     15,844,734,107 branch-load-misses                                            (21.56%)
S1       16      3,633,921,372 cache-misses                                                  (21.72%)
S1       16  6,055,205,616,423 cycles                    #    0.000 GHz                      (22.40%)
S1       16  3,383,290,956,094 instructions              #    0.00  insns per cycle          (28.21%)
S1       16          2,854,575 cs                                                            (100.00%)
S1       16              1,986 migrations                                                    (100.00%)
S1       16            771,336 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  2,358,181,834,893 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.01%)
S1       16  2,404,643,174,306 idle-cycles-backend       #    0.00% backend  cycles idle     (17.64%)
S1       16  1,045,193,488,727 L1-dcache-loads                                               (23.60%)
S1       16     14,593,821,715 L1-dcache-load-misses                                         (28.86%)
S1       16     15,811,988,747 L1-dcache-stores                                              (28.70%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.92%)
S1       16      3,628,407,804 L1-icache-load-misses                                         (27.56%)
S1       16     20,632,731,244 LLC-loads                                                     (10.83%)
S1       16     11,432,141,007 LLC-stores                                                    (11.02%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,126,720,825,526 dTLB-loads                                                    (16.40%)
S1       16      2,617,311,399 dTLB-load-misses                                              (16.23%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    812,936,241,698 iTLB-loads                                                    (16.02%)
S1       16        172,340,280 iTLB-load-misses                                              (10.66%)
S1       16    309,207,342,921 branch-loads                                                  (15.86%)
S1       16     20,533,722,650 branch-load-misses                                            (21.25%)
S2       16      3,433,518,469 cache-misses                                                  (21.84%)
S2       16  6,261,707,637,559 cycles                    #    0.000 GHz                      (21.95%)
S2       16  3,124,793,637,304 instructions              #    0.00  insns per cycle          (28.25%)
S2       16          3,041,517 cs                                                            (100.00%)
S2       16              2,945 migrations                                                    (100.00%)
S2       16            333,651 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  2,170,136,782,523 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.24%)
S2       16  2,475,102,617,336 idle-cycles-backend       #    0.00% backend  cycles idle     (17.65%)
S2       16    965,623,122,735 L1-dcache-loads                                               (23.75%)
S2       16     13,380,716,040 L1-dcache-load-misses                                         (28.92%)
S2       16     14,214,014,049 L1-dcache-stores                                              (27.94%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.06%)
S2       16      3,353,663,075 L1-icache-load-misses                                         (27.25%)
S2       16     18,584,103,157 LLC-loads                                                     (11.60%)
S2       16     10,586,802,751 LLC-stores                                                    (11.69%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,064,955,283,644 dTLB-loads                                                    (16.72%)
S2       16      2,604,041,791 dTLB-load-misses                                              (15.68%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    746,111,631,261 iTLB-loads                                                    (16.29%)
S2       16        174,408,048 iTLB-load-misses                                              (10.78%)
S2       16    280,387,486,584 branch-loads                                                  (16.08%)
S2       16     19,158,731,779 branch-load-misses                                            (21.52%)
S3       16      2,653,307,504 cache-misses                                                  (22.56%)
S3       16  5,949,186,142,039 cycles                    #    0.000 GHz                      (20.72%)
S3       16  2,683,781,101,036 instructions              #    0.00  insns per cycle          (28.49%)
S3       16          2,390,691 cs                                                            (100.00%)
S3       16              1,695 migrations                                                    (100.00%)
S3       16            227,810 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  2,301,151,495,699 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.18%)
S3       16  2,716,469,237,844 idle-cycles-backend       #    0.00% backend  cycles idle     (17.02%)
S3       16    865,572,693,812 L1-dcache-loads                                               (23.09%)
S3       16     11,411,836,523 L1-dcache-load-misses                                         (27.89%)
S3       16     12,037,157,928 L1-dcache-stores                                              (28.08%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.67%)
S3       16      2,700,127,288 L1-icache-load-misses                                         (26.07%)
S3       16     15,211,394,098 LLC-loads                                                     (13.00%)
S3       16      8,683,787,923 LLC-stores                                                    (11.48%)
S3       16    <not supported> LLC-prefetches          
S3       16    928,449,793,615 dTLB-loads                                                    (17.44%)
S3       16      2,238,467,887 dTLB-load-misses                                              (16.79%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    653,949,296,741 iTLB-loads                                                    (16.14%)
S3       16        157,495,123 iTLB-load-misses                                              (10.70%)
S3       16    236,023,256,527 branch-loads                                                  (16.21%)
S3       16     16,472,371,003 branch-load-misses                                            (21.90%)

     214.207394386 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3249.704 CPU sec, 64.210 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3700.583 CPU sec, 61.046 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3838.897 CPU sec, 60.887 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1550.869 CPU sec, 24.551 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 243.808 sec; CPU: 12385.775 sec

 Performance counter stats for './bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,118,890,596 cache-misses                                                  (21.80%)
S0       16  7,997,360,138,804 cycles                    #    0.000 GHz                      (21.75%)
S0       16  2,835,129,572,688 instructions              #    5.67  insns per cycle        
                                             #    0.06  stalled cycles per insn  (27.46%)
S0       16          2,826,436 cs                                                            (100.00%)
S0       16             33,303 migrations                                                    (100.00%)
S0       16            309,063 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    934,884,176,409 idle-cycles-frontend      #  186.89% frontend cycles idle     (16.85%)
S0       16  2,884,960,979,442 idle-cycles-backend       #  576.73% backend  cycles idle     (16.61%)
S0       16    887,912,723,788 L1-dcache-loads                                               (22.98%)
S0       16     11,995,110,062 L1-dcache-load-misses     #   20.31% of all L1-dcache hits    (27.70%)
S0       16     12,568,185,792 L1-dcache-stores                                              (28.46%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.42%)
S0       16      2,969,543,448 L1-icache-load-misses                                         (28.46%)
S0       16     16,149,298,508 LLC-loads                                                     (11.99%)
S0       16      8,959,173,947 LLC-stores                                                    (10.94%)
S0       16    <not supported> LLC-prefetches          
S0       16    911,510,992,435 dTLB-loads                                                    (16.80%)
S0       16      2,361,959,668 dTLB-load-misses          #    3.84% of all dTLB cache hits   (16.78%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    652,505,106,866 iTLB-loads                                                    (16.27%)
S0       16        178,239,864 iTLB-load-misses          #    0.41% of all iTLB cache hits   (10.73%)
S0       16    243,084,097,663 branch-loads                                                  (16.44%)
S0       16     16,923,754,622 branch-load-misses                                            (22.12%)
S1       16      3,010,965,363 cache-misses                                                  (20.32%)
S1       16  8,200,154,290,262 cycles                    #    0.000 GHz                      (21.17%)
S1       16  2,526,014,831,404 instructions              #    0.00  insns per cycle          (27.34%)
S1       16          2,719,626 cs                                                            (100.00%)
S1       16             23,532 migrations                                                    (100.00%)
S1       16            236,002 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    830,310,786,634 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.30%)
S1       16  3,020,051,987,873 idle-cycles-backend       #    0.00% backend  cycles idle     (17.77%)
S1       16    788,649,750,819 L1-dcache-loads                                               (23.05%)
S1       16     10,878,969,687 L1-dcache-load-misses                                         (28.33%)
S1       16     11,379,752,529 L1-dcache-stores                                              (28.35%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.00%)
S1       16      2,972,619,390 L1-icache-load-misses                                         (27.76%)
S1       16     14,783,676,135 LLC-loads                                                     (11.01%)
S1       16      7,953,038,166 LLC-stores                                                    (11.11%)
S1       16    <not supported> LLC-prefetches          
S1       16    804,857,460,571 dTLB-loads                                                    (16.79%)
S1       16      2,179,112,929 dTLB-load-misses                                              (16.89%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    568,781,934,778 iTLB-loads                                                    (16.74%)
S1       16        174,221,897 iTLB-load-misses                                              (10.95%)
S1       16    212,452,210,460 branch-loads                                                  (16.31%)
S1       16     15,070,542,607 branch-load-misses                                            (21.60%)
S2       16      3,347,969,609 cache-misses                                                  (21.86%)
S2       16  7,854,287,602,491 cycles                    #    0.000 GHz                      (21.70%)
S2       16  2,780,422,222,529 instructions              #    0.00  insns per cycle          (28.54%)
S2       16          2,842,871 cs                                                            (100.00%)
S2       16             34,193 migrations                                                    (100.00%)
S2       16            841,854 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    976,717,226,796 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.38%)
S2       16  2,852,385,256,673 idle-cycles-backend       #    0.00% backend  cycles idle     (16.95%)
S2       16    898,398,458,321 L1-dcache-loads                                               (23.75%)
S2       16     12,439,145,797 L1-dcache-load-misses                                         (28.33%)
S2       16     13,343,053,614 L1-dcache-stores                                              (26.70%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.86%)
S2       16      3,383,102,279 L1-icache-load-misses                                         (26.53%)
S2       16     17,200,314,092 LLC-loads                                                     (12.91%)
S2       16      9,248,775,691 LLC-stores                                                    (12.94%)
S2       16    <not supported> LLC-prefetches          
S2       16    947,088,767,639 dTLB-loads                                                    (18.28%)
S2       16      2,465,078,042 dTLB-load-misses                                              (16.22%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    675,307,301,347 iTLB-loads                                                    (15.83%)
S2       16        189,305,065 iTLB-load-misses                                              (10.84%)
S2       16    248,146,143,324 branch-loads                                                  (16.32%)
S2       16     16,942,407,023 branch-load-misses                                            (21.81%)
S3       16      3,855,127,659 cache-misses                                                  (21.62%)
S3       16  7,962,824,364,494 cycles                    #    0.000 GHz                      (21.56%)
S3       16  3,943,897,524,550 instructions              #    0.00  insns per cycle          (27.52%)
S3       16          3,315,660 cs                                                            (100.00%)
S3       16             43,491 migrations                                                    (100.00%)
S3       16            997,089 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  1,101,902,046,391 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.36%)
S3       16  2,408,192,717,587 idle-cycles-backend       #    0.00% backend  cycles idle     (17.37%)
S3       16  1,204,652,596,741 L1-dcache-loads                                               (23.45%)
S3       16     16,470,091,070 L1-dcache-load-misses                                         (28.27%)
S3       16     17,559,768,727 L1-dcache-stores                                              (28.54%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.20%)
S3       16      3,773,049,779 L1-icache-load-misses                                         (27.21%)
S3       16     22,478,604,978 LLC-loads                                                     (11.52%)
S3       16     12,800,273,184 LLC-stores                                                    (11.92%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,277,018,147,751 dTLB-loads                                                    (17.07%)
S3       16      3,119,889,894 dTLB-load-misses                                              (16.85%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    890,144,310,699 iTLB-loads                                                    (16.47%)
S3       16        204,794,667 iTLB-load-misses                                              (10.94%)
S3       16    334,874,100,076 branch-loads                                                  (16.27%)
S3       16     23,413,118,497 branch-load-misses                                            (21.59%)

     244.076707466 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
