// Seed: 4171008426
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_13 = 1 & id_13;
  assign id_6  = 1;
  assign id_10 = 1;
  wire id_14;
  wire id_15, id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  integer id_7 = id_6;
  wire id_8;
  wire id_9;
  wire id_10;
  module_0(
      id_7, id_6, id_5, id_9, id_5, id_6, id_7, id_10, id_10, id_10, id_10, id_5
  );
  wire id_11;
endmodule
