

================================================================
== Vitis HLS Report for 'hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2'
================================================================
* Date:           Sat Nov 16 22:45:35 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        gps-parser
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  6.803 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %empty"   --->   Operation 6 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %idx"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond2"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:48]   --->   Operation 9 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i64 %idx_load" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:48]   --->   Operation 10 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.87ns)   --->   "%ptr = add i7 %trunc_ln48, i7 %tmp" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:48]   --->   Operation 11 'add' 'ptr' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %ptr" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:48]   --->   Operation 12 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%stored_msg_addr = getelementptr i8 %stored_msg, i64 0, i64 %zext_ln48" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:53]   --->   Operation 13 'getelementptr' 'stored_msg_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.32ns)   --->   "%stored_msg_load = load i7 %stored_msg_addr" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:53]   --->   Operation 14 'load' 'stored_msg_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 82> <RAM>

State 3 <SV = 2> <Delay = 6.80>
ST_3 : Operation 15 [1/2] (2.32ns)   --->   "%stored_msg_load = load i7 %stored_msg_addr" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:53]   --->   Operation 15 'load' 'stored_msg_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 82> <RAM>
ST_3 : Operation 16 [1/1] (3.52ns)   --->   "%add_ln51 = add i64 %idx_load, i64 1" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:51]   --->   Operation 16 'add' 'add_ln51' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (1.91ns)   --->   "%empty_17 = icmp_eq  i8 %stored_msg_load, i8 44" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:53]   --->   Operation 17 'icmp' 'empty_17' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (1.91ns)   --->   "%empty_18 = icmp_eq  i8 %stored_msg_load, i8 0" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:53]   --->   Operation 18 'icmp' 'empty_18' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.97ns)   --->   "%empty_19 = or i1 %empty_18, i1 %empty_17" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:53]   --->   Operation 19 'or' 'empty_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %empty_19, void %for.inc, void %for.inc11.exitStub" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:53]   --->   Operation 20 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:48]   --->   Operation 21 'specpipeline' 'specpipeline_ln48' <Predicate = (!empty_19)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:53]   --->   Operation 22 'specloopname' 'specloopname_ln53' <Predicate = (!empty_19)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln51 = store i64 %add_ln51, i64 %idx" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:51]   --->   Operation 23 'store' 'store_ln51' <Predicate = (!empty_19)> <Delay = 1.58>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.cond2" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:53]   --->   Operation 24 'br' 'br_ln53' <Predicate = (!empty_19)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_ln51_out, i64 %add_ln51" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:51]   --->   Operation 25 'write' 'write_ln51' <Predicate = (empty_19)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (empty_19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln51_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stored_msg]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx               (alloca       ) [ 0111]
tmp               (read         ) [ 0010]
store_ln0         (store        ) [ 0000]
br_ln0            (br           ) [ 0000]
idx_load          (load         ) [ 0101]
trunc_ln48        (trunc        ) [ 0000]
ptr               (add          ) [ 0000]
zext_ln48         (zext         ) [ 0000]
stored_msg_addr   (getelementptr) [ 0101]
stored_msg_load   (load         ) [ 0000]
add_ln51          (add          ) [ 0000]
empty_17          (icmp         ) [ 0000]
empty_18          (icmp         ) [ 0000]
empty_19          (or           ) [ 0101]
br_ln53           (br           ) [ 0000]
specpipeline_ln48 (specpipeline ) [ 0000]
specloopname_ln53 (specloopname ) [ 0000]
store_ln51        (store        ) [ 0000]
br_ln53           (br           ) [ 0000]
write_ln51        (write        ) [ 0000]
ret_ln0           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln51_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln51_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stored_msg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stored_msg"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="idx_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="tmp_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="7" slack="0"/>
<pin id="38" dir="0" index="1" bw="7" slack="0"/>
<pin id="39" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln51_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="0" index="2" bw="64" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="stored_msg_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="8" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="7" slack="0"/>
<pin id="53" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stored_msg_addr/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stored_msg_load/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln0_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="idx_load_load_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="64" slack="1"/>
<pin id="69" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="trunc_ln48_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ptr_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="7" slack="1"/>
<pin id="77" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ptr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="zext_ln48_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln51_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="1"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_17_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_17/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_18_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_18/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_19_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_19/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln51_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="2"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="idx_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="120" class="1005" name="tmp_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="1"/>
<pin id="122" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="125" class="1005" name="idx_load_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idx_load "/>
</bind>
</comp>

<comp id="130" class="1005" name="stored_msg_addr_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="1"/>
<pin id="132" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="stored_msg_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="30" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="67" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="74" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="89"><net_src comp="84" pin="2"/><net_sink comp="42" pin=2"/></net>

<net id="94"><net_src comp="56" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="56" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="90" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="84" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="32" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="123"><net_src comp="36" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="128"><net_src comp="67" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="133"><net_src comp="49" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="56" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add_ln51_out | {3 }
 - Input state : 
	Port: hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2 : empty | {1 }
	Port: hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2 : stored_msg | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln48 : 1
		ptr : 2
		zext_ln48 : 3
		stored_msg_addr : 4
		stored_msg_load : 5
	State 3
		empty_17 : 1
		empty_18 : 1
		empty_19 : 2
		br_ln53 : 2
		store_ln51 : 1
		write_ln51 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |        ptr_fu_74       |    0    |    14   |
|          |     add_ln51_fu_84     |    0    |    71   |
|----------|------------------------|---------|---------|
|   icmp   |     empty_17_fu_90     |    0    |    15   |
|          |     empty_18_fu_96     |    0    |    15   |
|----------|------------------------|---------|---------|
|    or    |     empty_19_fu_102    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |     tmp_read_fu_36     |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln51_write_fu_42 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln48_fu_70    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     zext_ln48_fu_79    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   117   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    idx_load_reg_125   |   64   |
|      idx_reg_113      |   64   |
|stored_msg_addr_reg_130|    7   |
|      tmp_reg_120      |    7   |
+-----------------------+--------+
|         Total         |   142  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   117  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   142  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   142  |   126  |
+-----------+--------+--------+--------+
