// Seed: 2299576135
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output id_4
);
  assign id_4 = id_3 > id_3;
  logic id_5;
  logic id_6 = 1;
  logic
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21 = 1,
      id_22,
      id_23;
endmodule
