*design* DebussyLib (btIdent Verdi_T-2022.06-SP2)
Command arguments:
    +define+verilog
    -f filelist_sim.f
        /home/summer/Desktop/Project/wallaceTree_16bit/src/4bca.v
        /home/summer/Desktop/Project/wallaceTree_16bit/src/CA32.v
        /home/summer/Desktop/Project/wallaceTree_16bit/src/cla.v
        /home/summer/Desktop/Project/wallaceTree_16bit/src/FA.v
        /home/summer/Desktop/Project/wallaceTree_16bit/src/HA.v
        /home/summer/Desktop/Project/wallaceTree_16bit/src/WallaceTree.v
        /home/summer/Desktop/Project/wallaceTree_16bit/sim/testbench.v

Highest level modules:
testbench

Total	0 error(s),   0 warning(s)
