// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


extern const VlWide<8>/*255:0*/ VysyxSoCFull__ConstPool__CONST_h57168600_0;
extern const VlWide<16>/*511:0*/ VysyxSoCFull__ConstPool__CONST_hffd88623_0;
extern const VlWide<8>/*255:0*/ VysyxSoCFull__ConstPool__CONST_h9e67c271_0;
extern const VlWide<16>/*511:0*/ VysyxSoCFull__ConstPool__CONST_h93e1b771_0;
extern const VlWide<16>/*511:0*/ VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0;
extern const VlWide<32>/*1023:0*/ VysyxSoCFull__ConstPool__CONST_h7bd5304c_0;
extern const VlWide<32>/*1023:0*/ VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0;

void VysyxSoCFull___024root__trace_chg_sub_2(VysyxSoCFull___024root* vlSelf, VerilatedVcd::Buffer* bufp) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VysyxSoCFull___024root__trace_chg_sub_2\n"); );
    // Init
    uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode + 11355);
    VlWide<16>/*511:0*/ __Vtemp_hcaf0abb2__0;
    VlWide<8>/*255:0*/ __Vtemp_h0c8c943c__0;
    VlWide<8>/*255:0*/ __Vtemp_hec94dbfd__0;
    VlWide<16>/*511:0*/ __Vtemp_h60eb240a__0;
    VlWide<16>/*511:0*/ __Vtemp_h2ab50ee1__0;
    VlWide<16>/*511:0*/ __Vtemp_hda1fa4b6__0;
    VlWide<16>/*511:0*/ __Vtemp_h60eb240a__1;
    VlWide<16>/*511:0*/ __Vtemp_h0aa48020__0;
    VlWide<4>/*127:0*/ __Vtemp_hfcaacee9__0;
    VlWide<4>/*127:0*/ __Vtemp_h5182b369__0;
    VlWide<4>/*127:0*/ __Vtemp_ha9135507__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__0;
    VlWide<4>/*127:0*/ __Vtemp_h2886db92__0;
    VlWide<4>/*127:0*/ __Vtemp_h5f755013__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__1;
    VlWide<4>/*127:0*/ __Vtemp_hed6a3a55__0;
    VlWide<4>/*127:0*/ __Vtemp_hb0ea28e6__0;
    VlWide<16>/*511:0*/ __Vtemp_hf188ff07__0;
    VlWide<16>/*511:0*/ __Vtemp_hcd3e0595__0;
    VlWide<16>/*511:0*/ __Vtemp_hdb53ebb5__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__2;
    VlWide<4>/*127:0*/ __Vtemp_h996e3fb8__0;
    VlWide<4>/*127:0*/ __Vtemp_h4f96761e__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__3;
    VlWide<4>/*127:0*/ __Vtemp_h923ede5d__0;
    VlWide<4>/*127:0*/ __Vtemp_hc798f518__0;
    VlWide<16>/*511:0*/ __Vtemp_he3c4c7e1__0;
    VlWide<16>/*511:0*/ __Vtemp_hcd3e0595__1;
    VlWide<16>/*511:0*/ __Vtemp_h43b898cb__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__4;
    VlWide<4>/*127:0*/ __Vtemp_hbd11f9cb__0;
    VlWide<4>/*127:0*/ __Vtemp_hc521ff35__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__5;
    VlWide<4>/*127:0*/ __Vtemp_hdf750002__0;
    VlWide<4>/*127:0*/ __Vtemp_hd554a766__0;
    VlWide<32>/*1023:0*/ __Vtemp_h0fb3f0ab__0;
    VlWide<16>/*511:0*/ __Vtemp_h18d8ca2c__0;
    VlWide<16>/*511:0*/ __Vtemp_h40f892f0__0;
    VlWide<32>/*1023:0*/ __Vtemp_h1044627f__0;
    VlWide<32>/*1023:0*/ __Vtemp_hed59a977__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__6;
    VlWide<4>/*127:0*/ __Vtemp_h9f0bb8f6__0;
    VlWide<4>/*127:0*/ __Vtemp_he8efa572__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__7;
    VlWide<4>/*127:0*/ __Vtemp_h0dd8fa68__0;
    VlWide<4>/*127:0*/ __Vtemp_hd62d7d8e__0;
    VlWide<32>/*1023:0*/ __Vtemp_h012449f6__0;
    VlWide<32>/*1023:0*/ __Vtemp_h1044627f__1;
    VlWide<32>/*1023:0*/ __Vtemp_hda0da138__0;
    VlWide<16>/*511:0*/ __Vtemp_h4104b93b__0;
    VlWide<8>/*255:0*/ __Vtemp_h04ddbd51__0;
    VlWide<8>/*255:0*/ __Vtemp_h4b2939fa__0;
    VlWide<16>/*511:0*/ __Vtemp_h68fdfb23__0;
    VlWide<16>/*511:0*/ __Vtemp_h7e286f33__0;
    VlWide<16>/*511:0*/ __Vtemp_h2bb4ce3c__0;
    VlWide<16>/*511:0*/ __Vtemp_h68fdfb23__1;
    VlWide<16>/*511:0*/ __Vtemp_he8639477__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__8;
    VlWide<4>/*127:0*/ __Vtemp_h4e238e19__0;
    VlWide<4>/*127:0*/ __Vtemp_h93e9d47b__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__9;
    VlWide<4>/*127:0*/ __Vtemp_h220d2e4e__0;
    VlWide<4>/*127:0*/ __Vtemp_h52e63396__0;
    VlWide<16>/*511:0*/ __Vtemp_h7a18a8e8__0;
    VlWide<16>/*511:0*/ __Vtemp_h53631281__0;
    VlWide<16>/*511:0*/ __Vtemp_h3bbdee5c__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__10;
    VlWide<4>/*127:0*/ __Vtemp_h56b528c2__0;
    VlWide<4>/*127:0*/ __Vtemp_hf60514c2__0;
    VlWide<16>/*511:0*/ __Vtemp_h59d8e643__0;
    VlWide<16>/*511:0*/ __Vtemp_h53631281__1;
    VlWide<16>/*511:0*/ __Vtemp_h269c7eda__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__11;
    VlWide<4>/*127:0*/ __Vtemp_h7b581ccf__0;
    VlWide<4>/*127:0*/ __Vtemp_h4d25a699__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__12;
    VlWide<4>/*127:0*/ __Vtemp_hdf1791d2__0;
    VlWide<4>/*127:0*/ __Vtemp_h055d9b1f__0;
    VlWide<32>/*1023:0*/ __Vtemp_hf8e980f8__0;
    VlWide<16>/*511:0*/ __Vtemp_h6231e614__0;
    VlWide<16>/*511:0*/ __Vtemp_haee95868__0;
    VlWide<32>/*1023:0*/ __Vtemp_h98f13421__0;
    VlWide<32>/*1023:0*/ __Vtemp_h86c7f4e2__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__13;
    VlWide<4>/*127:0*/ __Vtemp_h7843d6bb__0;
    VlWide<4>/*127:0*/ __Vtemp_h6fc04c2f__0;
    VlWide<32>/*1023:0*/ __Vtemp_h5d74a3d1__0;
    VlWide<32>/*1023:0*/ __Vtemp_h98f13421__1;
    VlWide<32>/*1023:0*/ __Vtemp_h6cfc4588__0;
    VlWide<16>/*511:0*/ __Vtemp_h09fbd50a__0;
    VlWide<8>/*255:0*/ __Vtemp_h0c8c943c__1;
    VlWide<8>/*255:0*/ __Vtemp_h19506f3d__0;
    VlWide<16>/*511:0*/ __Vtemp_h60eb240a__2;
    VlWide<16>/*511:0*/ __Vtemp_h16e984a3__0;
    VlWide<16>/*511:0*/ __Vtemp_h67f8fc73__0;
    VlWide<16>/*511:0*/ __Vtemp_h60eb240a__3;
    VlWide<16>/*511:0*/ __Vtemp_h8a9f11ea__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__14;
    VlWide<4>/*127:0*/ __Vtemp_h59965f33__0;
    VlWide<4>/*127:0*/ __Vtemp_he4bdcf00__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__15;
    VlWide<4>/*127:0*/ __Vtemp_hd6eb7712__0;
    VlWide<4>/*127:0*/ __Vtemp_hde6497e4__0;
    VlWide<16>/*511:0*/ __Vtemp_hb2150cf0__0;
    VlWide<16>/*511:0*/ __Vtemp_hcd3e0595__2;
    VlWide<16>/*511:0*/ __Vtemp_hd2872cbf__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__16;
    VlWide<4>/*127:0*/ __Vtemp_hc73bce29__0;
    VlWide<4>/*127:0*/ __Vtemp_h53cccf16__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__17;
    VlWide<4>/*127:0*/ __Vtemp_h3804401c__0;
    VlWide<4>/*127:0*/ __Vtemp_hea476403__0;
    VlWide<16>/*511:0*/ __Vtemp_h04312ac7__0;
    VlWide<16>/*511:0*/ __Vtemp_hcd3e0595__3;
    VlWide<16>/*511:0*/ __Vtemp_h4ab2599b__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__18;
    VlWide<4>/*127:0*/ __Vtemp_h9897773f__0;
    VlWide<4>/*127:0*/ __Vtemp_h1559c085__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__19;
    VlWide<4>/*127:0*/ __Vtemp_hd8787cbc__0;
    VlWide<4>/*127:0*/ __Vtemp_h90895651__0;
    VlWide<32>/*1023:0*/ __Vtemp_h710fa215__0;
    VlWide<16>/*511:0*/ __Vtemp_h18d8ca2c__1;
    VlWide<16>/*511:0*/ __Vtemp_ha5b10a2c__0;
    VlWide<32>/*1023:0*/ __Vtemp_h1044627f__2;
    VlWide<32>/*1023:0*/ __Vtemp_h46396a24__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__20;
    VlWide<4>/*127:0*/ __Vtemp_hb3660270__0;
    VlWide<4>/*127:0*/ __Vtemp_hcd44740e__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__21;
    VlWide<4>/*127:0*/ __Vtemp_hdfb369d8__0;
    VlWide<4>/*127:0*/ __Vtemp_h00c60c83__0;
    VlWide<32>/*1023:0*/ __Vtemp_hb4509646__0;
    VlWide<32>/*1023:0*/ __Vtemp_h1044627f__3;
    VlWide<32>/*1023:0*/ __Vtemp_h6277f23b__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__22;
    VlWide<4>/*127:0*/ __Vtemp_hc8542707__0;
    VlWide<4>/*127:0*/ __Vtemp_hceb6e557__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__23;
    VlWide<4>/*127:0*/ __Vtemp_h468bdd37__0;
    VlWide<4>/*127:0*/ __Vtemp_h930d1655__0;
    VlWide<16>/*511:0*/ __Vtemp_hf4cd7c01__0;
    VlWide<16>/*511:0*/ __Vtemp_hb47bbe68__0;
    VlWide<16>/*511:0*/ __Vtemp_h7e085c1c__0;
    VlWide<8>/*255:0*/ __Vtemp_hcbb4492d__0;
    VlWide<8>/*255:0*/ __Vtemp_ha85c2284__0;
    VlWide<8>/*255:0*/ __Vtemp_hc1b57636__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__24;
    VlWide<4>/*127:0*/ __Vtemp_h2b632adb__0;
    VlWide<4>/*127:0*/ __Vtemp_h0f99e0f6__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__25;
    VlWide<4>/*127:0*/ __Vtemp_h7f333d01__0;
    VlWide<4>/*127:0*/ __Vtemp_hd4b85638__0;
    VlWide<16>/*511:0*/ __Vtemp_he22596d6__0;
    VlWide<16>/*511:0*/ __Vtemp_hb36275cc__0;
    VlWide<16>/*511:0*/ __Vtemp_h9a41323f__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__26;
    VlWide<4>/*127:0*/ __Vtemp_h4f477e27__0;
    VlWide<4>/*127:0*/ __Vtemp_ha14fb108__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__27;
    VlWide<4>/*127:0*/ __Vtemp_h6568e75c__0;
    VlWide<4>/*127:0*/ __Vtemp_h82f6c057__0;
    VlWide<16>/*511:0*/ __Vtemp_h089248f9__0;
    VlWide<16>/*511:0*/ __Vtemp_h55b07938__0;
    VlWide<16>/*511:0*/ __Vtemp_h84273931__0;
    VlWide<8>/*255:0*/ __Vtemp_h132c8ac8__0;
    VlWide<8>/*255:0*/ __Vtemp_h16e7d29b__0;
    VlWide<8>/*255:0*/ __Vtemp_h45f801a3__0;
    VlWide<8>/*255:0*/ __Vtemp_h6345fb0f__0;
    VlWide<8>/*255:0*/ __Vtemp_h3548a753__0;
    VlWide<8>/*255:0*/ __Vtemp_h3ca4acea__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__28;
    VlWide<4>/*127:0*/ __Vtemp_h8faf5e5c__0;
    VlWide<4>/*127:0*/ __Vtemp_ha4c79e17__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__29;
    VlWide<4>/*127:0*/ __Vtemp_h1fc024aa__0;
    VlWide<4>/*127:0*/ __Vtemp_h44c43396__0;
    VlWide<16>/*511:0*/ __Vtemp_hecbdfaee__0;
    VlWide<16>/*511:0*/ __Vtemp_h648dca23__0;
    VlWide<16>/*511:0*/ __Vtemp_ha7ff1fc6__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__30;
    VlWide<4>/*127:0*/ __Vtemp_h40d7680f__0;
    VlWide<4>/*127:0*/ __Vtemp_h7bd593be__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__31;
    VlWide<4>/*127:0*/ __Vtemp_he5167908__0;
    VlWide<4>/*127:0*/ __Vtemp_h42e46311__0;
    VlWide<16>/*511:0*/ __Vtemp_h7bcab632__0;
    VlWide<16>/*511:0*/ __Vtemp_hbad014cf__0;
    VlWide<16>/*511:0*/ __Vtemp_h6fa7c2d4__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__32;
    VlWide<4>/*127:0*/ __Vtemp_h57f8e3ea__0;
    VlWide<4>/*127:0*/ __Vtemp_hce816a0d__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__33;
    VlWide<4>/*127:0*/ __Vtemp_h872a5f31__0;
    VlWide<4>/*127:0*/ __Vtemp_hf1b996b9__0;
    VlWide<32>/*1023:0*/ __Vtemp_h573c882e__0;
    VlWide<32>/*1023:0*/ __Vtemp_ha958f336__0;
    VlWide<32>/*1023:0*/ __Vtemp_h913be801__0;
    VlWide<16>/*511:0*/ __Vtemp_heefaeec6__0;
    VlWide<16>/*511:0*/ __Vtemp_h3f0b4583__0;
    VlWide<16>/*511:0*/ __Vtemp_h827891ff__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__34;
    VlWide<4>/*127:0*/ __Vtemp_h50bb761e__0;
    VlWide<4>/*127:0*/ __Vtemp_h9889196e__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__35;
    VlWide<4>/*127:0*/ __Vtemp_hcf85d53d__0;
    VlWide<4>/*127:0*/ __Vtemp_hc611caff__0;
    VlWide<16>/*511:0*/ __Vtemp_h5ff39152__0;
    VlWide<16>/*511:0*/ __Vtemp_hb3630b24__0;
    VlWide<16>/*511:0*/ __Vtemp_hc0b1f8cf__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__36;
    VlWide<4>/*127:0*/ __Vtemp_hb89f136e__0;
    VlWide<4>/*127:0*/ __Vtemp_h23f039b9__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__37;
    VlWide<4>/*127:0*/ __Vtemp_hf363bd78__0;
    VlWide<4>/*127:0*/ __Vtemp_hf20d8365__0;
    VlWide<32>/*1023:0*/ __Vtemp_h99a08fe7__0;
    VlWide<32>/*1023:0*/ __Vtemp_hcd780bb8__0;
    VlWide<32>/*1023:0*/ __Vtemp_hc8f623c5__0;
    VlWide<16>/*511:0*/ __Vtemp_h1c13dfc3__0;
    VlWide<16>/*511:0*/ __Vtemp_hae827845__0;
    VlWide<16>/*511:0*/ __Vtemp_h5c284d9d__0;
    VlWide<16>/*511:0*/ __Vtemp_h18fc88e8__0;
    VlWide<16>/*511:0*/ __Vtemp_h28d0e98f__0;
    VlWide<16>/*511:0*/ __Vtemp_h31a87b0c__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__38;
    VlWide<4>/*127:0*/ __Vtemp_hd6dfee6d__0;
    VlWide<4>/*127:0*/ __Vtemp_heab1c766__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__39;
    VlWide<4>/*127:0*/ __Vtemp_hadf9061b__0;
    VlWide<4>/*127:0*/ __Vtemp_h2080aae1__0;
    VlWide<16>/*511:0*/ __Vtemp_h6c69caa1__0;
    VlWide<16>/*511:0*/ __Vtemp_h5aff5c72__0;
    VlWide<16>/*511:0*/ __Vtemp_h188e8997__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__40;
    VlWide<4>/*127:0*/ __Vtemp_h24eef674__0;
    VlWide<4>/*127:0*/ __Vtemp_hdcaf4d27__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__41;
    VlWide<4>/*127:0*/ __Vtemp_h7d913924__0;
    VlWide<4>/*127:0*/ __Vtemp_h042381c0__0;
    VlWide<32>/*1023:0*/ __Vtemp_h0a647d74__0;
    VlWide<32>/*1023:0*/ __Vtemp_h2dd64540__0;
    VlWide<32>/*1023:0*/ __Vtemp_h9c438eea__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__42;
    VlWide<4>/*127:0*/ __Vtemp_h8796a3fc__0;
    VlWide<4>/*127:0*/ __Vtemp_h17c141c2__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__43;
    VlWide<4>/*127:0*/ __Vtemp_h0ad017e8__0;
    VlWide<4>/*127:0*/ __Vtemp_he3a31f6f__0;
    VlWide<16>/*511:0*/ __Vtemp_h15bb005e__0;
    VlWide<16>/*511:0*/ __Vtemp_hacdb5011__0;
    VlWide<16>/*511:0*/ __Vtemp_h60c82c65__0;
    VlWide<16>/*511:0*/ __Vtemp_h0a94b854__0;
    VlWide<16>/*511:0*/ __Vtemp_h43a7b3e6__0;
    VlWide<16>/*511:0*/ __Vtemp_h5f7db45c__0;
    VlWide<8>/*255:0*/ __Vtemp_h34e40acb__0;
    VlWide<8>/*255:0*/ __Vtemp_h075d223d__0;
    VlWide<8>/*255:0*/ __Vtemp_h0f40c1ff__0;
    VlWide<8>/*255:0*/ __Vtemp_h7380af1b__0;
    VlWide<8>/*255:0*/ __Vtemp_h8c4cd9a1__0;
    VlWide<8>/*255:0*/ __Vtemp_hbe75ce94__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__44;
    VlWide<4>/*127:0*/ __Vtemp_h68cc3f7a__0;
    VlWide<4>/*127:0*/ __Vtemp_h00d6350a__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__45;
    VlWide<4>/*127:0*/ __Vtemp_h3421f697__0;
    VlWide<4>/*127:0*/ __Vtemp_h8d52773b__0;
    VlWide<16>/*511:0*/ __Vtemp_h4a3a99dc__0;
    VlWide<16>/*511:0*/ __Vtemp_h30bed16f__0;
    VlWide<16>/*511:0*/ __Vtemp_h8632a413__0;
    VlWide<16>/*511:0*/ __Vtemp_h0af14a00__0;
    VlWide<16>/*511:0*/ __Vtemp_h26efe72f__0;
    VlWide<16>/*511:0*/ __Vtemp_hd2d68312__0;
    VlWide<8>/*255:0*/ __Vtemp_hcf50e77f__0;
    VlWide<8>/*255:0*/ __Vtemp_h9385a95a__0;
    VlWide<8>/*255:0*/ __Vtemp_habf4076f__0;
    VlWide<8>/*255:0*/ __Vtemp_h8dee8eb1__0;
    VlWide<8>/*255:0*/ __Vtemp_h17f4c518__0;
    VlWide<8>/*255:0*/ __Vtemp_h5b0f9740__0;
    VlWide<8>/*255:0*/ __Vtemp_h0793fd36__0;
    VlWide<8>/*255:0*/ __Vtemp_hc122770d__0;
    VlWide<8>/*255:0*/ __Vtemp_ha47afeed__0;
    VlWide<8>/*255:0*/ __Vtemp_h64c8f14b__0;
    VlWide<8>/*255:0*/ __Vtemp_hb16dd826__0;
    VlWide<8>/*255:0*/ __Vtemp_h78ff577a__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__46;
    VlWide<4>/*127:0*/ __Vtemp_hbc28b1fd__0;
    VlWide<4>/*127:0*/ __Vtemp_h4060f2ce__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__47;
    VlWide<4>/*127:0*/ __Vtemp_hee6ca5b8__0;
    VlWide<4>/*127:0*/ __Vtemp_h173e626b__0;
    VlWide<16>/*511:0*/ __Vtemp_hda10d62d__0;
    VlWide<16>/*511:0*/ __Vtemp_h9b9dbf35__0;
    VlWide<16>/*511:0*/ __Vtemp_h3b347fb7__0;
    VlWide<32>/*1023:0*/ __Vtemp_hea10cb78__0;
    VlWide<32>/*1023:0*/ __Vtemp_h8beaa0e4__0;
    VlWide<32>/*1023:0*/ __Vtemp_he31d0654__0;
    VlWide<8>/*255:0*/ __Vtemp_h95bd946a__0;
    VlWide<8>/*255:0*/ __Vtemp_h174b4313__0;
    VlWide<8>/*255:0*/ __Vtemp_hba0e1bc4__0;
    VlWide<16>/*511:0*/ __Vtemp_h6c721338__0;
    VlWide<16>/*511:0*/ __Vtemp_h73d251f8__0;
    VlWide<16>/*511:0*/ __Vtemp_hca5da7f2__0;
    VlWide<4>/*127:0*/ __Vtemp_h65e0e576__0;
    VlWide<4>/*127:0*/ __Vtemp_ha68bae87__0;
    VlWide<4>/*127:0*/ __Vtemp_he90fbcab__0;
    VlWide<4>/*127:0*/ __Vtemp_h36cc4b7e__0;
    VlWide<4>/*127:0*/ __Vtemp_ha5567f31__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__48;
    VlWide<4>/*127:0*/ __Vtemp_h8713611e__0;
    VlWide<4>/*127:0*/ __Vtemp_he5a2c2f6__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__49;
    VlWide<4>/*127:0*/ __Vtemp_h91d2575f__0;
    VlWide<4>/*127:0*/ __Vtemp_ha73f49ce__0;
    VlWide<16>/*511:0*/ __Vtemp_h9f2e61d5__0;
    VlWide<16>/*511:0*/ __Vtemp_hfce6d997__0;
    VlWide<16>/*511:0*/ __Vtemp_ha30ba96f__0;
    VlWide<32>/*1023:0*/ __Vtemp_h240ca687__0;
    VlWide<32>/*1023:0*/ __Vtemp_hf71ec090__0;
    VlWide<32>/*1023:0*/ __Vtemp_h01b038d4__0;
    VlWide<8>/*255:0*/ __Vtemp_ha134a33e__0;
    VlWide<8>/*255:0*/ __Vtemp_he1718b0e__0;
    VlWide<8>/*255:0*/ __Vtemp_hafccb777__0;
    VlWide<16>/*511:0*/ __Vtemp_h90676411__0;
    VlWide<16>/*511:0*/ __Vtemp_h08213693__0;
    VlWide<16>/*511:0*/ __Vtemp_h25e26205__0;
    VlWide<8>/*255:0*/ __Vtemp_h294c62e4__0;
    VlWide<8>/*255:0*/ __Vtemp_h18cec2ad__0;
    VlWide<8>/*255:0*/ __Vtemp_hbef894ad__0;
    VlWide<16>/*511:0*/ __Vtemp_hd7220b3f__0;
    VlWide<16>/*511:0*/ __Vtemp_hbc977ad0__0;
    VlWide<16>/*511:0*/ __Vtemp_h7c6e251d__0;
    // Body
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[3U])) {
        bufp->chgCData(oldp+0,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__deq_ptr_value),5);
        bufp->chgCData(oldp+1,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__enq_ptr_value),5);
        bufp->chgCData(oldp+2,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[0]),7);
        bufp->chgCData(oldp+3,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[1]),7);
        bufp->chgCData(oldp+4,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[2]),7);
        bufp->chgCData(oldp+5,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[3]),7);
        bufp->chgCData(oldp+6,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[4]),7);
        bufp->chgCData(oldp+7,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[5]),7);
        bufp->chgCData(oldp+8,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[6]),7);
        bufp->chgCData(oldp+9,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[7]),7);
        bufp->chgCData(oldp+10,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[8]),7);
        bufp->chgCData(oldp+11,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[9]),7);
        bufp->chgCData(oldp+12,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[10]),7);
        bufp->chgCData(oldp+13,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[11]),7);
        bufp->chgCData(oldp+14,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[12]),7);
        bufp->chgCData(oldp+15,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[13]),7);
        bufp->chgCData(oldp+16,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[14]),7);
        bufp->chgCData(oldp+17,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[15]),7);
        bufp->chgCData(oldp+18,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[16]),7);
        bufp->chgBit(oldp+19,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+20,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[1]));
        bufp->chgBit(oldp+21,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[2]));
        bufp->chgBit(oldp+22,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[3]));
        bufp->chgBit(oldp+23,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[4]));
        bufp->chgBit(oldp+24,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[5]));
        bufp->chgBit(oldp+25,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[6]));
        bufp->chgBit(oldp+26,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[7]));
        bufp->chgBit(oldp+27,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[8]));
        bufp->chgBit(oldp+28,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[9]));
        bufp->chgBit(oldp+29,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[10]));
        bufp->chgBit(oldp+30,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[11]));
        bufp->chgBit(oldp+31,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[12]));
        bufp->chgBit(oldp+32,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[13]));
        bufp->chgBit(oldp+33,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[14]));
        bufp->chgBit(oldp+34,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[15]));
        bufp->chgBit(oldp+35,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[16]));
        bufp->chgBit(oldp+36,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__maybe_full));
        bufp->chgBit(oldp+37,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ptr_match));
        bufp->chgBit(oldp+38,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__empty));
        bufp->chgBit(oldp+39,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__full));
        bufp->chgBit(oldp+40,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__do_deq));
        bufp->chgBit(oldp+41,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+42,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__deq_ptr_value))));
        bufp->chgCData(oldp+43,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+44,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[1]),4);
        bufp->chgCData(oldp+45,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[2]),4);
        bufp->chgCData(oldp+46,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[3]),4);
        bufp->chgCData(oldp+47,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[4]),4);
        bufp->chgCData(oldp+48,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[5]),4);
        bufp->chgCData(oldp+49,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[6]),4);
        bufp->chgCData(oldp+50,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[7]),4);
        bufp->chgCData(oldp+51,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[8]),4);
        bufp->chgCData(oldp+52,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[9]),4);
        bufp->chgCData(oldp+53,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[10]),4);
        bufp->chgCData(oldp+54,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[11]),4);
        bufp->chgCData(oldp+55,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[12]),4);
        bufp->chgCData(oldp+56,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[13]),4);
        bufp->chgCData(oldp+57,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[14]),4);
        bufp->chgCData(oldp+58,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[15]),4);
        bufp->chgCData(oldp+59,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[16]),4);
        bufp->chgCData(oldp+60,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__deq_ptr_value),5);
        bufp->chgCData(oldp+61,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__enq_ptr_value),5);
        bufp->chgCData(oldp+62,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[0]),7);
        bufp->chgCData(oldp+63,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[1]),7);
        bufp->chgCData(oldp+64,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[2]),7);
        bufp->chgCData(oldp+65,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[3]),7);
        bufp->chgCData(oldp+66,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[4]),7);
        bufp->chgCData(oldp+67,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[5]),7);
        bufp->chgCData(oldp+68,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[6]),7);
        bufp->chgCData(oldp+69,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[7]),7);
        bufp->chgCData(oldp+70,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[8]),7);
        bufp->chgCData(oldp+71,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[9]),7);
        bufp->chgCData(oldp+72,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[10]),7);
        bufp->chgCData(oldp+73,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[11]),7);
        bufp->chgCData(oldp+74,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[12]),7);
        bufp->chgCData(oldp+75,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[13]),7);
        bufp->chgCData(oldp+76,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[14]),7);
        bufp->chgCData(oldp+77,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[15]),7);
        bufp->chgCData(oldp+78,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[16]),7);
        bufp->chgBit(oldp+79,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+80,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[1]));
        bufp->chgBit(oldp+81,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[2]));
        bufp->chgBit(oldp+82,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[3]));
        bufp->chgBit(oldp+83,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[4]));
        bufp->chgBit(oldp+84,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[5]));
        bufp->chgBit(oldp+85,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[6]));
        bufp->chgBit(oldp+86,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[7]));
        bufp->chgBit(oldp+87,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[8]));
        bufp->chgBit(oldp+88,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[9]));
        bufp->chgBit(oldp+89,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[10]));
        bufp->chgBit(oldp+90,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[11]));
        bufp->chgBit(oldp+91,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[12]));
        bufp->chgBit(oldp+92,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[13]));
        bufp->chgBit(oldp+93,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[14]));
        bufp->chgBit(oldp+94,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[15]));
        bufp->chgBit(oldp+95,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[16]));
        bufp->chgBit(oldp+96,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__maybe_full));
        bufp->chgBit(oldp+97,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ptr_match));
        bufp->chgBit(oldp+98,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__empty));
        bufp->chgBit(oldp+99,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__full));
        bufp->chgBit(oldp+100,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__do_deq));
        bufp->chgBit(oldp+101,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+102,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__deq_ptr_value))));
        bufp->chgCData(oldp+103,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+104,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[1]),4);
        bufp->chgCData(oldp+105,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[2]),4);
        bufp->chgCData(oldp+106,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[3]),4);
        bufp->chgCData(oldp+107,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[4]),4);
        bufp->chgCData(oldp+108,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[5]),4);
        bufp->chgCData(oldp+109,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[6]),4);
        bufp->chgCData(oldp+110,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[7]),4);
        bufp->chgCData(oldp+111,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[8]),4);
        bufp->chgCData(oldp+112,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[9]),4);
        bufp->chgCData(oldp+113,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[10]),4);
        bufp->chgCData(oldp+114,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[11]),4);
        bufp->chgCData(oldp+115,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[12]),4);
        bufp->chgCData(oldp+116,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[13]),4);
        bufp->chgCData(oldp+117,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[14]),4);
        bufp->chgCData(oldp+118,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[15]),4);
        bufp->chgCData(oldp+119,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[16]),4);
        bufp->chgCData(oldp+120,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__deq_ptr_value),5);
        bufp->chgCData(oldp+121,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__enq_ptr_value),5);
        bufp->chgCData(oldp+122,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[0]),7);
        bufp->chgCData(oldp+123,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[1]),7);
        bufp->chgCData(oldp+124,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[2]),7);
        bufp->chgCData(oldp+125,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[3]),7);
        bufp->chgCData(oldp+126,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[4]),7);
        bufp->chgCData(oldp+127,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[5]),7);
        bufp->chgCData(oldp+128,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[6]),7);
        bufp->chgCData(oldp+129,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[7]),7);
        bufp->chgCData(oldp+130,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[8]),7);
        bufp->chgCData(oldp+131,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[9]),7);
        bufp->chgCData(oldp+132,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[10]),7);
        bufp->chgCData(oldp+133,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[11]),7);
        bufp->chgCData(oldp+134,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[12]),7);
        bufp->chgCData(oldp+135,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[13]),7);
        bufp->chgCData(oldp+136,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[14]),7);
        bufp->chgCData(oldp+137,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[15]),7);
        bufp->chgCData(oldp+138,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[16]),7);
        bufp->chgBit(oldp+139,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+140,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[1]));
        bufp->chgBit(oldp+141,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[2]));
        bufp->chgBit(oldp+142,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[3]));
        bufp->chgBit(oldp+143,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[4]));
        bufp->chgBit(oldp+144,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[5]));
        bufp->chgBit(oldp+145,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[6]));
        bufp->chgBit(oldp+146,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[7]));
        bufp->chgBit(oldp+147,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[8]));
        bufp->chgBit(oldp+148,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[9]));
        bufp->chgBit(oldp+149,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[10]));
        bufp->chgBit(oldp+150,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[11]));
        bufp->chgBit(oldp+151,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[12]));
        bufp->chgBit(oldp+152,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[13]));
        bufp->chgBit(oldp+153,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[14]));
        bufp->chgBit(oldp+154,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[15]));
        bufp->chgBit(oldp+155,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[16]));
        bufp->chgBit(oldp+156,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__maybe_full));
        bufp->chgBit(oldp+157,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ptr_match));
        bufp->chgBit(oldp+158,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__empty));
        bufp->chgBit(oldp+159,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__full));
        bufp->chgBit(oldp+160,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__do_deq));
        bufp->chgBit(oldp+161,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+162,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__deq_ptr_value))));
        bufp->chgCData(oldp+163,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+164,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[1]),4);
        bufp->chgCData(oldp+165,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[2]),4);
        bufp->chgCData(oldp+166,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[3]),4);
        bufp->chgCData(oldp+167,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[4]),4);
        bufp->chgCData(oldp+168,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[5]),4);
        bufp->chgCData(oldp+169,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[6]),4);
        bufp->chgCData(oldp+170,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[7]),4);
        bufp->chgCData(oldp+171,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[8]),4);
        bufp->chgCData(oldp+172,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[9]),4);
        bufp->chgCData(oldp+173,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[10]),4);
        bufp->chgCData(oldp+174,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[11]),4);
        bufp->chgCData(oldp+175,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[12]),4);
        bufp->chgCData(oldp+176,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[13]),4);
        bufp->chgCData(oldp+177,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[14]),4);
        bufp->chgCData(oldp+178,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[15]),4);
        bufp->chgCData(oldp+179,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[16]),4);
        bufp->chgCData(oldp+180,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__deq_ptr_value),5);
        bufp->chgCData(oldp+181,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__enq_ptr_value),5);
        bufp->chgCData(oldp+182,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[0]),7);
        bufp->chgCData(oldp+183,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[1]),7);
        bufp->chgCData(oldp+184,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[2]),7);
        bufp->chgCData(oldp+185,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[3]),7);
        bufp->chgCData(oldp+186,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[4]),7);
        bufp->chgCData(oldp+187,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[5]),7);
        bufp->chgCData(oldp+188,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[6]),7);
        bufp->chgCData(oldp+189,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[7]),7);
        bufp->chgCData(oldp+190,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[8]),7);
        bufp->chgCData(oldp+191,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[9]),7);
        bufp->chgCData(oldp+192,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[10]),7);
        bufp->chgCData(oldp+193,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[11]),7);
        bufp->chgCData(oldp+194,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[12]),7);
        bufp->chgCData(oldp+195,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[13]),7);
        bufp->chgCData(oldp+196,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[14]),7);
        bufp->chgCData(oldp+197,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[15]),7);
        bufp->chgCData(oldp+198,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[16]),7);
        bufp->chgBit(oldp+199,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+200,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[1]));
        bufp->chgBit(oldp+201,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[2]));
        bufp->chgBit(oldp+202,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[3]));
        bufp->chgBit(oldp+203,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[4]));
        bufp->chgBit(oldp+204,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[5]));
        bufp->chgBit(oldp+205,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[6]));
        bufp->chgBit(oldp+206,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[7]));
        bufp->chgBit(oldp+207,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[8]));
        bufp->chgBit(oldp+208,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[9]));
        bufp->chgBit(oldp+209,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[10]));
        bufp->chgBit(oldp+210,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[11]));
        bufp->chgBit(oldp+211,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[12]));
        bufp->chgBit(oldp+212,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[13]));
        bufp->chgBit(oldp+213,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[14]));
        bufp->chgBit(oldp+214,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[15]));
        bufp->chgBit(oldp+215,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[16]));
        bufp->chgBit(oldp+216,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__maybe_full));
        bufp->chgBit(oldp+217,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ptr_match));
        bufp->chgBit(oldp+218,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__empty));
        bufp->chgBit(oldp+219,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__full));
        bufp->chgBit(oldp+220,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__do_deq));
        bufp->chgBit(oldp+221,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+222,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__deq_ptr_value))));
        bufp->chgCData(oldp+223,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+224,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[1]),4);
        bufp->chgCData(oldp+225,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[2]),4);
        bufp->chgCData(oldp+226,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[3]),4);
        bufp->chgCData(oldp+227,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[4]),4);
        bufp->chgCData(oldp+228,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[5]),4);
        bufp->chgCData(oldp+229,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[6]),4);
        bufp->chgCData(oldp+230,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[7]),4);
        bufp->chgCData(oldp+231,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[8]),4);
        bufp->chgCData(oldp+232,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[9]),4);
        bufp->chgCData(oldp+233,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[10]),4);
        bufp->chgCData(oldp+234,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[11]),4);
        bufp->chgCData(oldp+235,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[12]),4);
        bufp->chgCData(oldp+236,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[13]),4);
        bufp->chgCData(oldp+237,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[14]),4);
        bufp->chgCData(oldp+238,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[15]),4);
        bufp->chgCData(oldp+239,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[16]),4);
        bufp->chgCData(oldp+240,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__deq_ptr_value),5);
        bufp->chgCData(oldp+241,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__enq_ptr_value),5);
        bufp->chgCData(oldp+242,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[0]),7);
        bufp->chgCData(oldp+243,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[1]),7);
        bufp->chgCData(oldp+244,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[2]),7);
        bufp->chgCData(oldp+245,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[3]),7);
        bufp->chgCData(oldp+246,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[4]),7);
        bufp->chgCData(oldp+247,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[5]),7);
        bufp->chgCData(oldp+248,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[6]),7);
        bufp->chgCData(oldp+249,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[7]),7);
        bufp->chgCData(oldp+250,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[8]),7);
        bufp->chgCData(oldp+251,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[9]),7);
        bufp->chgCData(oldp+252,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[10]),7);
        bufp->chgCData(oldp+253,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[11]),7);
        bufp->chgCData(oldp+254,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[12]),7);
        bufp->chgCData(oldp+255,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[13]),7);
        bufp->chgCData(oldp+256,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[14]),7);
        bufp->chgCData(oldp+257,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[15]),7);
        bufp->chgCData(oldp+258,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[16]),7);
        bufp->chgBit(oldp+259,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+260,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[1]));
        bufp->chgBit(oldp+261,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[2]));
        bufp->chgBit(oldp+262,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[3]));
        bufp->chgBit(oldp+263,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[4]));
        bufp->chgBit(oldp+264,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[5]));
        bufp->chgBit(oldp+265,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[6]));
        bufp->chgBit(oldp+266,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[7]));
        bufp->chgBit(oldp+267,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[8]));
        bufp->chgBit(oldp+268,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[9]));
        bufp->chgBit(oldp+269,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[10]));
        bufp->chgBit(oldp+270,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[11]));
        bufp->chgBit(oldp+271,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[12]));
        bufp->chgBit(oldp+272,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[13]));
        bufp->chgBit(oldp+273,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[14]));
        bufp->chgBit(oldp+274,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[15]));
        bufp->chgBit(oldp+275,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[16]));
        bufp->chgBit(oldp+276,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__maybe_full));
        bufp->chgBit(oldp+277,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ptr_match));
        bufp->chgBit(oldp+278,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__empty));
        bufp->chgBit(oldp+279,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__full));
        bufp->chgBit(oldp+280,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__do_deq));
        bufp->chgBit(oldp+281,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+282,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__deq_ptr_value))));
        bufp->chgCData(oldp+283,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+284,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[1]),4);
        bufp->chgCData(oldp+285,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[2]),4);
        bufp->chgCData(oldp+286,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[3]),4);
        bufp->chgCData(oldp+287,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[4]),4);
        bufp->chgCData(oldp+288,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[5]),4);
        bufp->chgCData(oldp+289,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[6]),4);
        bufp->chgCData(oldp+290,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[7]),4);
        bufp->chgCData(oldp+291,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[8]),4);
        bufp->chgCData(oldp+292,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[9]),4);
        bufp->chgCData(oldp+293,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[10]),4);
        bufp->chgCData(oldp+294,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[11]),4);
        bufp->chgCData(oldp+295,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[12]),4);
        bufp->chgCData(oldp+296,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[13]),4);
        bufp->chgCData(oldp+297,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[14]),4);
        bufp->chgCData(oldp+298,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[15]),4);
        bufp->chgCData(oldp+299,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[16]),4);
        bufp->chgCData(oldp+300,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__deq_ptr_value),5);
        bufp->chgCData(oldp+301,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__enq_ptr_value),5);
        bufp->chgCData(oldp+302,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[0]),7);
        bufp->chgCData(oldp+303,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[1]),7);
        bufp->chgCData(oldp+304,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[2]),7);
        bufp->chgCData(oldp+305,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[3]),7);
        bufp->chgCData(oldp+306,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[4]),7);
        bufp->chgCData(oldp+307,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[5]),7);
        bufp->chgCData(oldp+308,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[6]),7);
        bufp->chgCData(oldp+309,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[7]),7);
        bufp->chgCData(oldp+310,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[8]),7);
        bufp->chgCData(oldp+311,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[9]),7);
        bufp->chgCData(oldp+312,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[10]),7);
        bufp->chgCData(oldp+313,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[11]),7);
        bufp->chgCData(oldp+314,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[12]),7);
        bufp->chgCData(oldp+315,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[13]),7);
        bufp->chgCData(oldp+316,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[14]),7);
        bufp->chgCData(oldp+317,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[15]),7);
        bufp->chgCData(oldp+318,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[16]),7);
        bufp->chgBit(oldp+319,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+320,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[1]));
        bufp->chgBit(oldp+321,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[2]));
        bufp->chgBit(oldp+322,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[3]));
        bufp->chgBit(oldp+323,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[4]));
        bufp->chgBit(oldp+324,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[5]));
        bufp->chgBit(oldp+325,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[6]));
        bufp->chgBit(oldp+326,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[7]));
        bufp->chgBit(oldp+327,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[8]));
        bufp->chgBit(oldp+328,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[9]));
        bufp->chgBit(oldp+329,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[10]));
        bufp->chgBit(oldp+330,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[11]));
        bufp->chgBit(oldp+331,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[12]));
        bufp->chgBit(oldp+332,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[13]));
        bufp->chgBit(oldp+333,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[14]));
        bufp->chgBit(oldp+334,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[15]));
        bufp->chgBit(oldp+335,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[16]));
        bufp->chgBit(oldp+336,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__maybe_full));
        bufp->chgBit(oldp+337,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ptr_match));
        bufp->chgBit(oldp+338,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__empty));
        bufp->chgBit(oldp+339,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__full));
        bufp->chgBit(oldp+340,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__do_deq));
        bufp->chgBit(oldp+341,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+342,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__deq_ptr_value))));
        bufp->chgCData(oldp+343,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+344,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+345,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+346,((0x1ffU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                           & (((IData)(1U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                              >> 7U)) 
                                          & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__maybe_full)))));
        bufp->chgCData(oldp+347,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+348,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+349,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+350,((0xffU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                          & (((IData)(1U) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 8U)) 
                                         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__maybe_full)))));
        bufp->chgCData(oldp+351,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+352,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+353,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+354,((0x7fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                          & (((IData)(1U) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 9U)) 
                                         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__maybe_full)))));
        bufp->chgCData(oldp+355,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+356,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+357,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+358,((0x3fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                          & (((IData)(1U) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xaU)) 
                                         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__maybe_full)))));
        bufp->chgCData(oldp+359,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+360,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+361,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+362,((0x1fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                          & (((IData)(1U) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xbU)) 
                                         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__maybe_full)))));
        bufp->chgCData(oldp+363,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+364,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+365,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+366,((0xfU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                         & (((IData)(1U) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                            >> 0xcU)) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__maybe_full)))));
        bufp->chgCData(oldp+367,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+368,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+369,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+370,((7U & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                       & (((IData)(1U) 
                                           << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                          >> 0xdU)) 
                                      & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__maybe_full)))));
        bufp->chgCData(oldp+371,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+372,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[1]),4);
        bufp->chgCData(oldp+373,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[2]),4);
        bufp->chgCData(oldp+374,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[3]),4);
        bufp->chgCData(oldp+375,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[4]),4);
        bufp->chgCData(oldp+376,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[5]),4);
        bufp->chgCData(oldp+377,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[6]),4);
        bufp->chgCData(oldp+378,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[7]),4);
        bufp->chgCData(oldp+379,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[8]),4);
        bufp->chgCData(oldp+380,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[9]),4);
        bufp->chgCData(oldp+381,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[10]),4);
        bufp->chgCData(oldp+382,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[11]),4);
        bufp->chgCData(oldp+383,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[12]),4);
        bufp->chgCData(oldp+384,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[13]),4);
        bufp->chgCData(oldp+385,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[14]),4);
        bufp->chgCData(oldp+386,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[15]),4);
        bufp->chgCData(oldp+387,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[16]),4);
        bufp->chgCData(oldp+388,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__deq_ptr_value),5);
        bufp->chgCData(oldp+389,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__enq_ptr_value),5);
        bufp->chgCData(oldp+390,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[0]),7);
        bufp->chgCData(oldp+391,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[1]),7);
        bufp->chgCData(oldp+392,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[2]),7);
        bufp->chgCData(oldp+393,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[3]),7);
        bufp->chgCData(oldp+394,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[4]),7);
        bufp->chgCData(oldp+395,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[5]),7);
        bufp->chgCData(oldp+396,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[6]),7);
        bufp->chgCData(oldp+397,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[7]),7);
        bufp->chgCData(oldp+398,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[8]),7);
        bufp->chgCData(oldp+399,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[9]),7);
        bufp->chgCData(oldp+400,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[10]),7);
        bufp->chgCData(oldp+401,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[11]),7);
        bufp->chgCData(oldp+402,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[12]),7);
        bufp->chgCData(oldp+403,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[13]),7);
        bufp->chgCData(oldp+404,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[14]),7);
        bufp->chgCData(oldp+405,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[15]),7);
        bufp->chgCData(oldp+406,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[16]),7);
        bufp->chgBit(oldp+407,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+408,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[1]));
        bufp->chgBit(oldp+409,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[2]));
        bufp->chgBit(oldp+410,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[3]));
        bufp->chgBit(oldp+411,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[4]));
        bufp->chgBit(oldp+412,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[5]));
        bufp->chgBit(oldp+413,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[6]));
        bufp->chgBit(oldp+414,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[7]));
        bufp->chgBit(oldp+415,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[8]));
        bufp->chgBit(oldp+416,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[9]));
        bufp->chgBit(oldp+417,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[10]));
        bufp->chgBit(oldp+418,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[11]));
        bufp->chgBit(oldp+419,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[12]));
        bufp->chgBit(oldp+420,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[13]));
        bufp->chgBit(oldp+421,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[14]));
        bufp->chgBit(oldp+422,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[15]));
        bufp->chgBit(oldp+423,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[16]));
        bufp->chgBit(oldp+424,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__maybe_full));
        bufp->chgBit(oldp+425,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ptr_match));
        bufp->chgBit(oldp+426,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__empty));
        bufp->chgBit(oldp+427,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__full));
        bufp->chgBit(oldp+428,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__do_deq));
        bufp->chgBit(oldp+429,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+430,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__deq_ptr_value))));
        bufp->chgCData(oldp+431,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+432,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+433,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+434,((3U & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                       & (((IData)(1U) 
                                           << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                          >> 0xeU)) 
                                      & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__maybe_full)))));
        bufp->chgCData(oldp+435,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+436,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+437,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+438,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__maybe_full)) 
                                & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                   >> 0xfU))));
        bufp->chgCData(oldp+439,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+440,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[1]),4);
        bufp->chgCData(oldp+441,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[2]),4);
        bufp->chgCData(oldp+442,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[3]),4);
        bufp->chgCData(oldp+443,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[4]),4);
        bufp->chgCData(oldp+444,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[5]),4);
        bufp->chgCData(oldp+445,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[6]),4);
        bufp->chgCData(oldp+446,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[7]),4);
        bufp->chgCData(oldp+447,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[8]),4);
        bufp->chgCData(oldp+448,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[9]),4);
        bufp->chgCData(oldp+449,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[10]),4);
        bufp->chgCData(oldp+450,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[11]),4);
        bufp->chgCData(oldp+451,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[12]),4);
        bufp->chgCData(oldp+452,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[13]),4);
        bufp->chgCData(oldp+453,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[14]),4);
        bufp->chgCData(oldp+454,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[15]),4);
        bufp->chgCData(oldp+455,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[16]),4);
        bufp->chgCData(oldp+456,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__deq_ptr_value),5);
        bufp->chgCData(oldp+457,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__enq_ptr_value),5);
        bufp->chgCData(oldp+458,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[0]),7);
        bufp->chgCData(oldp+459,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[1]),7);
        bufp->chgCData(oldp+460,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[2]),7);
        bufp->chgCData(oldp+461,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[3]),7);
        bufp->chgCData(oldp+462,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[4]),7);
        bufp->chgCData(oldp+463,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[5]),7);
        bufp->chgCData(oldp+464,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[6]),7);
        bufp->chgCData(oldp+465,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[7]),7);
        bufp->chgCData(oldp+466,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[8]),7);
        bufp->chgCData(oldp+467,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[9]),7);
        bufp->chgCData(oldp+468,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[10]),7);
        bufp->chgCData(oldp+469,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[11]),7);
        bufp->chgCData(oldp+470,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[12]),7);
        bufp->chgCData(oldp+471,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[13]),7);
        bufp->chgCData(oldp+472,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[14]),7);
        bufp->chgCData(oldp+473,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[15]),7);
        bufp->chgCData(oldp+474,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[16]),7);
        bufp->chgBit(oldp+475,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+476,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[1]));
        bufp->chgBit(oldp+477,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[2]));
        bufp->chgBit(oldp+478,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[3]));
        bufp->chgBit(oldp+479,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[4]));
        bufp->chgBit(oldp+480,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[5]));
        bufp->chgBit(oldp+481,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[6]));
        bufp->chgBit(oldp+482,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[7]));
        bufp->chgBit(oldp+483,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[8]));
        bufp->chgBit(oldp+484,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[9]));
        bufp->chgBit(oldp+485,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[10]));
        bufp->chgBit(oldp+486,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[11]));
        bufp->chgBit(oldp+487,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[12]));
        bufp->chgBit(oldp+488,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[13]));
        bufp->chgBit(oldp+489,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[14]));
        bufp->chgBit(oldp+490,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[15]));
        bufp->chgBit(oldp+491,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[16]));
        bufp->chgBit(oldp+492,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__maybe_full));
        bufp->chgBit(oldp+493,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ptr_match));
        bufp->chgBit(oldp+494,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__empty));
        bufp->chgBit(oldp+495,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__full));
        bufp->chgBit(oldp+496,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__do_deq));
        bufp->chgBit(oldp+497,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+498,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__deq_ptr_value))));
        bufp->chgCData(oldp+499,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+500,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[1]),4);
        bufp->chgCData(oldp+501,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[2]),4);
        bufp->chgCData(oldp+502,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[3]),4);
        bufp->chgCData(oldp+503,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[4]),4);
        bufp->chgCData(oldp+504,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[5]),4);
        bufp->chgCData(oldp+505,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[6]),4);
        bufp->chgCData(oldp+506,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[7]),4);
        bufp->chgCData(oldp+507,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[8]),4);
        bufp->chgCData(oldp+508,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[9]),4);
        bufp->chgCData(oldp+509,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[10]),4);
        bufp->chgCData(oldp+510,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[11]),4);
        bufp->chgCData(oldp+511,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[12]),4);
        bufp->chgCData(oldp+512,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[13]),4);
        bufp->chgCData(oldp+513,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[14]),4);
        bufp->chgCData(oldp+514,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[15]),4);
        bufp->chgCData(oldp+515,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[16]),4);
        bufp->chgCData(oldp+516,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__deq_ptr_value),5);
        bufp->chgCData(oldp+517,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__enq_ptr_value),5);
        bufp->chgCData(oldp+518,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[0]),7);
        bufp->chgCData(oldp+519,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[1]),7);
        bufp->chgCData(oldp+520,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[2]),7);
        bufp->chgCData(oldp+521,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[3]),7);
        bufp->chgCData(oldp+522,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[4]),7);
        bufp->chgCData(oldp+523,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[5]),7);
        bufp->chgCData(oldp+524,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[6]),7);
        bufp->chgCData(oldp+525,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[7]),7);
        bufp->chgCData(oldp+526,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[8]),7);
        bufp->chgCData(oldp+527,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[9]),7);
        bufp->chgCData(oldp+528,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[10]),7);
        bufp->chgCData(oldp+529,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[11]),7);
        bufp->chgCData(oldp+530,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[12]),7);
        bufp->chgCData(oldp+531,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[13]),7);
        bufp->chgCData(oldp+532,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[14]),7);
        bufp->chgCData(oldp+533,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[15]),7);
        bufp->chgCData(oldp+534,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[16]),7);
        bufp->chgBit(oldp+535,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+536,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[1]));
        bufp->chgBit(oldp+537,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[2]));
        bufp->chgBit(oldp+538,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[3]));
        bufp->chgBit(oldp+539,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[4]));
        bufp->chgBit(oldp+540,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[5]));
        bufp->chgBit(oldp+541,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[6]));
        bufp->chgBit(oldp+542,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[7]));
        bufp->chgBit(oldp+543,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[8]));
        bufp->chgBit(oldp+544,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[9]));
        bufp->chgBit(oldp+545,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[10]));
        bufp->chgBit(oldp+546,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[11]));
        bufp->chgBit(oldp+547,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[12]));
        bufp->chgBit(oldp+548,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[13]));
        bufp->chgBit(oldp+549,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[14]));
        bufp->chgBit(oldp+550,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[15]));
        bufp->chgBit(oldp+551,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[16]));
        bufp->chgBit(oldp+552,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__maybe_full));
        bufp->chgBit(oldp+553,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ptr_match));
        bufp->chgBit(oldp+554,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__empty));
        bufp->chgBit(oldp+555,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__full));
        bufp->chgBit(oldp+556,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__do_deq));
        bufp->chgBit(oldp+557,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+558,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__deq_ptr_value))));
        bufp->chgCData(oldp+559,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+560,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[1]),4);
        bufp->chgCData(oldp+561,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[2]),4);
        bufp->chgCData(oldp+562,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[3]),4);
        bufp->chgCData(oldp+563,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[4]),4);
        bufp->chgCData(oldp+564,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[5]),4);
        bufp->chgCData(oldp+565,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[6]),4);
        bufp->chgCData(oldp+566,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[7]),4);
        bufp->chgCData(oldp+567,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[8]),4);
        bufp->chgCData(oldp+568,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[9]),4);
        bufp->chgCData(oldp+569,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[10]),4);
        bufp->chgCData(oldp+570,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[11]),4);
        bufp->chgCData(oldp+571,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[12]),4);
        bufp->chgCData(oldp+572,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[13]),4);
        bufp->chgCData(oldp+573,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[14]),4);
        bufp->chgCData(oldp+574,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[15]),4);
        bufp->chgCData(oldp+575,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[16]),4);
        bufp->chgCData(oldp+576,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__deq_ptr_value),5);
        bufp->chgCData(oldp+577,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__enq_ptr_value),5);
        bufp->chgCData(oldp+578,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[0]),7);
        bufp->chgCData(oldp+579,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[1]),7);
        bufp->chgCData(oldp+580,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[2]),7);
        bufp->chgCData(oldp+581,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[3]),7);
        bufp->chgCData(oldp+582,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[4]),7);
        bufp->chgCData(oldp+583,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[5]),7);
        bufp->chgCData(oldp+584,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[6]),7);
        bufp->chgCData(oldp+585,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[7]),7);
        bufp->chgCData(oldp+586,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[8]),7);
        bufp->chgCData(oldp+587,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[9]),7);
        bufp->chgCData(oldp+588,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[10]),7);
        bufp->chgCData(oldp+589,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[11]),7);
        bufp->chgCData(oldp+590,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[12]),7);
        bufp->chgCData(oldp+591,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[13]),7);
        bufp->chgCData(oldp+592,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[14]),7);
        bufp->chgCData(oldp+593,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[15]),7);
        bufp->chgCData(oldp+594,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[16]),7);
        bufp->chgBit(oldp+595,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+596,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[1]));
        bufp->chgBit(oldp+597,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[2]));
        bufp->chgBit(oldp+598,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[3]));
        bufp->chgBit(oldp+599,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[4]));
        bufp->chgBit(oldp+600,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[5]));
        bufp->chgBit(oldp+601,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[6]));
        bufp->chgBit(oldp+602,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[7]));
        bufp->chgBit(oldp+603,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[8]));
        bufp->chgBit(oldp+604,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[9]));
        bufp->chgBit(oldp+605,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[10]));
        bufp->chgBit(oldp+606,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[11]));
        bufp->chgBit(oldp+607,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[12]));
        bufp->chgBit(oldp+608,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[13]));
        bufp->chgBit(oldp+609,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[14]));
        bufp->chgBit(oldp+610,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[15]));
        bufp->chgBit(oldp+611,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[16]));
        bufp->chgBit(oldp+612,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__maybe_full));
        bufp->chgBit(oldp+613,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ptr_match));
        bufp->chgBit(oldp+614,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__empty));
        bufp->chgBit(oldp+615,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__full));
        bufp->chgBit(oldp+616,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__do_deq));
        bufp->chgBit(oldp+617,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+618,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__deq_ptr_value))));
        bufp->chgCData(oldp+619,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+620,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+621,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+622,((0x1ffU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__do_deq) 
                                           & ((((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                               >> 7U) 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last_io_deq_bits_MPORT_data))) 
                                          & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__maybe_full)))));
        bufp->chgCData(oldp+623,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+624,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+625,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+626,((0xffU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__do_deq) 
                                          & ((((IData)(1U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                              >> 8U) 
                                             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last_io_deq_bits_MPORT_data))) 
                                         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__maybe_full)))));
        bufp->chgCData(oldp+627,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_size[0]),4);
        bufp->chgCData(oldp+628,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_source[0]),7);
        bufp->chgBit(oldp+629,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_extra_id[0]));
        bufp->chgBit(oldp+630,((0x7fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__do_deq) 
                                          & ((((IData)(1U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                              >> 9U) 
                                             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last_io_deq_bits_MPORT_data))) 
                                         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__maybe_full)))));
        bufp->chgBit(oldp+631,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__full)))));
        bufp->chgCData(oldp+632,((((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                   ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                   : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id
                                  [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value])),3);
        bufp->chgBit(oldp+633,((((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                 ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                 : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value])));
        bufp->chgBit(oldp+634,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__full)))));
        bufp->chgCData(oldp+635,((((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                   ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                   : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id
                                  [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])),3);
        bufp->chgBit(oldp+636,((((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                 ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                 : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])));
        bufp->chgBit(oldp+637,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__full)))));
        bufp->chgCData(oldp+638,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__empty)
                                   ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                   : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id
                                  [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value])),3);
        bufp->chgBit(oldp+639,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__empty)
                                 ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last_MPORT_data)
                                 : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value])));
        bufp->chgBit(oldp+640,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__full)))));
        bufp->chgCData(oldp+641,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__empty)
                                   ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                   : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id
                                  [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value])),3);
        bufp->chgBit(oldp+642,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__empty)
                                 ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last_MPORT_data)
                                 : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value])));
        bufp->chgBit(oldp+643,((1U & ((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_id)))));
        bufp->chgBit(oldp+644,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_id)) 
                                      >> 1U))));
        bufp->chgBit(oldp+645,((1U & ((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_id)))));
        bufp->chgBit(oldp+646,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_id)) 
                                      >> 1U))));
        bufp->chgCData(oldp+647,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id[0]),3);
        bufp->chgCData(oldp+648,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id[1]),3);
        bufp->chgCData(oldp+649,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id[2]),3);
        bufp->chgCData(oldp+650,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id[3]),3);
        bufp->chgCData(oldp+651,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value]),3);
        bufp->chgCData(oldp+652,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value),2);
        bufp->chgCData(oldp+653,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value),2);
        bufp->chgBit(oldp+654,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last[0]));
        bufp->chgBit(oldp+655,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last[1]));
        bufp->chgBit(oldp+656,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last[2]));
        bufp->chgBit(oldp+657,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last[3]));
        bufp->chgBit(oldp+658,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last
                               [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value]));
        bufp->chgBit(oldp+659,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full));
        bufp->chgBit(oldp+660,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+661,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))));
        bufp->chgBit(oldp+662,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__full));
        bufp->chgCData(oldp+663,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id[0]),3);
        bufp->chgCData(oldp+664,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id[1]),3);
        bufp->chgCData(oldp+665,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id[2]),3);
        bufp->chgCData(oldp+666,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id[3]),3);
        bufp->chgCData(oldp+667,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value]),3);
        bufp->chgCData(oldp+668,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value),2);
        bufp->chgCData(oldp+669,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value),2);
        bufp->chgBit(oldp+670,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last[0]));
        bufp->chgBit(oldp+671,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last[1]));
        bufp->chgBit(oldp+672,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last[2]));
        bufp->chgBit(oldp+673,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last[3]));
        bufp->chgBit(oldp+674,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last
                               [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value]));
        bufp->chgBit(oldp+675,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full));
        bufp->chgBit(oldp+676,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value))));
        bufp->chgBit(oldp+677,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))));
        bufp->chgBit(oldp+678,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__full));
        bufp->chgCData(oldp+679,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id[0]),3);
        bufp->chgCData(oldp+680,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id[1]),3);
        bufp->chgCData(oldp+681,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id[2]),3);
        bufp->chgCData(oldp+682,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id[3]),3);
        bufp->chgCData(oldp+683,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value]),3);
        bufp->chgCData(oldp+684,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value),2);
        bufp->chgCData(oldp+685,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__enq_ptr_value),2);
        bufp->chgBit(oldp+686,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last[0]));
        bufp->chgBit(oldp+687,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last[1]));
        bufp->chgBit(oldp+688,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last[2]));
        bufp->chgBit(oldp+689,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last[3]));
        bufp->chgBit(oldp+690,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last
                               [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value]));
        bufp->chgBit(oldp+691,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__maybe_full));
        bufp->chgBit(oldp+692,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ptr_match));
        bufp->chgBit(oldp+693,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__empty));
        bufp->chgBit(oldp+694,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__full));
        bufp->chgCData(oldp+695,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id[0]),3);
        bufp->chgCData(oldp+696,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id[1]),3);
        bufp->chgCData(oldp+697,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id[2]),3);
        bufp->chgCData(oldp+698,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id[3]),3);
        bufp->chgCData(oldp+699,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value]),3);
        bufp->chgCData(oldp+700,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value),2);
        bufp->chgCData(oldp+701,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__enq_ptr_value),2);
        bufp->chgBit(oldp+702,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last[0]));
        bufp->chgBit(oldp+703,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last[1]));
        bufp->chgBit(oldp+704,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last[2]));
        bufp->chgBit(oldp+705,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last[3]));
        bufp->chgBit(oldp+706,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last
                               [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value]));
        bufp->chgBit(oldp+707,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__maybe_full));
        bufp->chgBit(oldp+708,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ptr_match));
        bufp->chgBit(oldp+709,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__empty));
        bufp->chgBit(oldp+710,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__full));
        bufp->chgBit(oldp+711,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full)))));
        bufp->chgCData(oldp+712,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_opcode),3);
        bufp->chgCData(oldp+713,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_2))),2);
        bufp->chgCData(oldp+714,((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_3))),3);
        bufp->chgCData(oldp+715,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source),4);
        bufp->chgCData(oldp+716,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_sink),5);
        bufp->chgBit(oldp+717,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_2) 
                                      >> 2U))));
        bufp->chgIData(oldp+718,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
        bufp->chgBit(oldp+719,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_corrupt));
        bufp->chgCData(oldp+720,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode),3);
        bufp->chgCData(oldp+721,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_param),3);
        bufp->chgCData(oldp+722,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size),4);
        bufp->chgCData(oldp+723,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source),6);
        bufp->chgIData(oldp+724,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_address),32);
        bufp->chgCData(oldp+725,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_mask),4);
        bufp->chgIData(oldp+726,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode))
                                   ? ((0xff000000U 
                                       & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[1U] 
                                           << 0x1cU) 
                                          | (0xf000000U 
                                             & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                                >> 4U)))) 
                                      | ((0xff0000U 
                                          & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                             >> 3U)) 
                                         | ((0xff00U 
                                             & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                                >> 2U)) 
                                            | (0xffU 
                                               & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                                  >> 1U)))))
                                   : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg)),32);
        bufp->chgBit(oldp+727,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_ready));
        bufp->chgCData(oldp+728,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_opcode),3);
        bufp->chgCData(oldp+729,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_param),3);
        bufp->chgCData(oldp+730,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_size),4);
        bufp->chgCData(oldp+731,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T),6);
        bufp->chgIData(oldp+732,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_address),32);
        bufp->chgBit(oldp+733,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)))));
        bufp->chgBit(oldp+734,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_valid));
        bufp->chgBit(oldp+735,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass_c)) 
                                      & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_e_bits_sink))))));
        bufp->chgBit(oldp+736,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                      >> 0x10U))));
        bufp->chgBit(oldp+737,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_1)))));
        bufp->chgIData(oldp+738,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q_io_enq_bits_data),32);
        bufp->chgBit(oldp+739,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q_io_enq_bits_last));
        bufp->chgCData(oldp+740,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT___io_q_bits_beats_T_13),7);
        bufp->chgBit(oldp+741,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_1)))));
        bufp->chgIData(oldp+742,(((3U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))
                                   ? 0U : ((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))
                                            ? 0U : 
                                           ((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))
                                             ? 0U : 1U)))),32);
        bufp->chgBit(oldp+743,((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))));
        bufp->chgBit(oldp+744,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_1)))));
        bufp->chgIData(oldp+745,(((3U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))
                                   ? 0U : ((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))
                                            ? 0U : 
                                           ((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))
                                             ? 0U : 2U)))),32);
        bufp->chgBit(oldp+746,((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))));
        bufp->chgBit(oldp+747,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_1)))));
        bufp->chgBit(oldp+748,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q_io_enq_valid));
        bufp->chgBit(oldp+749,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q_io_enq_bits_last));
        bufp->chgCData(oldp+750,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___io_q_bits_beats_T_8),7);
        bufp->chgBit(oldp+751,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid));
        bufp->chgCData(oldp+752,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source),6);
        bufp->chgBit(oldp+753,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___io_a_tlSource_valid_T_2) 
                                & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode)))));
        bufp->chgIData(oldp+754,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
        bufp->chgBit(oldp+755,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__xmit)) 
                                      | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_ready)))));
        bufp->chgIData(oldp+756,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
        bufp->chgBit(oldp+757,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__xmit)) 
                                      | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__stall)) 
                                         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_ready))))));
        bufp->chgIData(oldp+758,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
        bufp->chgIData(oldp+759,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
        bufp->chgIData(oldp+760,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_0),32);
        bufp->chgIData(oldp+761,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_1),32);
        bufp->chgIData(oldp+762,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_2),32);
        bufp->chgIData(oldp+763,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_3),32);
        bufp->chgIData(oldp+764,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_4),32);
        bufp->chgIData(oldp+765,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_5),32);
        bufp->chgIData(oldp+766,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_6),32);
        bufp->chgIData(oldp+767,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_7),32);
        bufp->chgIData(oldp+768,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_0),32);
        bufp->chgIData(oldp+769,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_1),32);
        bufp->chgIData(oldp+770,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_2),32);
        bufp->chgIData(oldp+771,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_3),32);
        bufp->chgIData(oldp+772,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_4),32);
        bufp->chgIData(oldp+773,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_5),32);
        bufp->chgIData(oldp+774,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_6),32);
        bufp->chgIData(oldp+775,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_7),32);
        bufp->chgIData(oldp+776,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_0),32);
        bufp->chgIData(oldp+777,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_1),32);
        bufp->chgIData(oldp+778,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_2),32);
        bufp->chgIData(oldp+779,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_3),32);
        bufp->chgIData(oldp+780,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_4),32);
        bufp->chgIData(oldp+781,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_5),32);
        bufp->chgIData(oldp+782,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_6),32);
        bufp->chgIData(oldp+783,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_7),32);
        bufp->chgIData(oldp+784,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_0),32);
        bufp->chgIData(oldp+785,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_1),32);
        bufp->chgIData(oldp+786,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_2),32);
        bufp->chgIData(oldp+787,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_3),32);
        bufp->chgIData(oldp+788,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_4),32);
        bufp->chgIData(oldp+789,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_5),32);
        bufp->chgIData(oldp+790,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_6),32);
        bufp->chgIData(oldp+791,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_7),32);
        bufp->chgIData(oldp+792,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_0),32);
        bufp->chgIData(oldp+793,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_1),32);
        bufp->chgIData(oldp+794,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_2),32);
        bufp->chgIData(oldp+795,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_3),32);
        bufp->chgIData(oldp+796,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_4),32);
        bufp->chgIData(oldp+797,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_5),32);
        bufp->chgIData(oldp+798,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_6),32);
        bufp->chgIData(oldp+799,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_7),32);
        bufp->chgIData(oldp+800,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a),20);
        bufp->chgIData(oldp+801,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b),20);
        bufp->chgIData(oldp+802,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c),20);
        bufp->chgIData(oldp+803,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d),20);
        bufp->chgIData(oldp+804,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e),20);
        bufp->chgIData(oldp+805,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a),20);
        bufp->chgIData(oldp+806,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b),20);
        bufp->chgIData(oldp+807,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c),20);
        bufp->chgIData(oldp+808,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d),20);
        bufp->chgIData(oldp+809,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e),20);
        bufp->chgBit(oldp+810,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_valid));
        bufp->chgBit(oldp+811,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))));
        bufp->chgBit(oldp+812,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass));
        bufp->chgCData(oldp+813,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__flight),8);
        bufp->chgCData(oldp+814,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_counter),6);
        bufp->chgBit(oldp+815,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_counter))));
        bufp->chgCData(oldp+816,((0x3fU & (~ (0x3fU 
                                              & (((IData)(0xffU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size)) 
                                                 >> 2U))))),6);
        bufp->chgBit(oldp+817,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT____VdfgTmp_he7c815ba__0)))));
        bufp->chgCData(oldp+818,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter),6);
        bufp->chgCData(oldp+819,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+820,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter))));
        bufp->chgBit(oldp+821,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__divertprobes));
        bufp->chgBit(oldp+822,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass_c));
        bufp->chgCData(oldp+823,((0x3fU & (~ (0x3fU 
                                              & (((IData)(0xffU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_c_bits_size)) 
                                                 >> 2U))))),6);
        bufp->chgCData(oldp+824,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_beats1_opdata)
                                   ? (0x3fU & (~ (0x3fU 
                                                  & (((IData)(0xffU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_c_bits_size)) 
                                                     >> 2U))))
                                   : 0U)),6);
        bufp->chgCData(oldp+825,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2),6);
        bufp->chgCData(oldp+826,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+827,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2))));
        bufp->chgBit(oldp+828,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2)) 
                                | (0U == ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_beats1_opdata)
                                           ? (0x3fU 
                                              & (~ 
                                                 (0x3fU 
                                                  & (((IData)(0xffU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_c_bits_size)) 
                                                     >> 2U))))
                                           : 0U)))));
        bufp->chgCData(oldp+829,((0x3fU & (~ (0x3fU 
                                              & (((IData)(0xffU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                                 >> 2U))))),6);
        bufp->chgBit(oldp+830,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode))));
        bufp->chgCData(oldp+831,(((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode))
                                   ? (0x3fU & (~ (0x3fU 
                                                  & (((IData)(0xffU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                                     >> 2U))))
                                   : 0U)),6);
        bufp->chgCData(oldp+832,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3),6);
        bufp->chgCData(oldp+833,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+834,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3))));
        bufp->chgBit(oldp+835,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3)) 
                                | (0U == ((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode))
                                           ? (0x3fU 
                                              & (~ 
                                                 (0x3fU 
                                                  & (((IData)(0xffU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                                     >> 2U))))
                                           : 0U)))));
        bufp->chgBit(oldp+836,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2611));
        bufp->chgBit(oldp+837,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT____VdfgTmp_hb4aa7579__0)) 
                                      | (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT____VdfgTmp_h96e21840__0))))));
        bufp->chgBit(oldp+838,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1517));
        bufp->chgBit(oldp+839,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__inc_hi_hi_lo));
        bufp->chgBit(oldp+840,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__dec_hi_hi_lo));
        bufp->chgCData(oldp+841,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_counter) 
                                           - (IData)(1U)))),6);
        bufp->chgCData(oldp+842,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter),6);
        bufp->chgCData(oldp+843,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+844,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+845,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+846,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+847,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__size_1),4);
        bufp->chgBit(oldp+848,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__source_1));
        bufp->chgBit(oldp+849,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__denied));
        bufp->chgCData(oldp+850,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_opcodes),4);
        bufp->chgCData(oldp+851,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes),8);
        bufp->chgCData(oldp+852,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_1),6);
        bufp->chgCData(oldp+853,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_1) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+854,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_1))));
        bufp->chgCData(oldp+855,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___a_opcode_lookup_T_1) 
                                          >> 1U))),4);
        bufp->chgCData(oldp+856,((0x7fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes) 
                                            >> (8U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                   << 3U))) 
                                           >> 1U))),8);
        bufp->chgCData(oldp+857,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1374)
                                   ? (0xfU & ((IData)(0xfU) 
                                              << (4U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                     << 2U))))
                                   : 0U)),4);
        bufp->chgCData(oldp+858,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1374)
                                   ? (0xffU & ((IData)(0xffU) 
                                               << (8U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                      << 3U))))
                                   : 0U)),8);
        bufp->chgCData(oldp+859,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes_1),8);
        bufp->chgCData(oldp+860,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2),6);
        bufp->chgCData(oldp+861,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+862,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2))));
        bufp->chgCData(oldp+863,((0x7fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes_1) 
                                            >> (8U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                   << 3U))) 
                                           >> 1U))),8);
        bufp->chgCData(oldp+864,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1462)
                                   ? (0xffU & ((IData)(0xffU) 
                                               << (8U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                      << 3U))))
                                   : 0U)),8);
        bufp->chgBit(oldp+865,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_2));
        bufp->chgCData(oldp+866,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3),6);
        bufp->chgCData(oldp+867,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+868,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3))));
        bufp->chgBit(oldp+869,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_valid) 
                                & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3)) 
                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1517)))));
        bufp->chgBit(oldp+870,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                | ((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                   | ((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                      | ((3U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                         | ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                            | ((5U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                               | ((6U 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                                  | (7U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)))))))))));
        bufp->chgCData(oldp+871,((0xffU & (~ ((IData)(0xffU) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size))))),8);
        bufp->chgBit(oldp+872,((0U == (0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_address 
                                                & (~ 
                                                   ((IData)(0xffU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size))))))));
        bufp->chgBit(oldp+873,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size))));
        bufp->chgCData(oldp+874,((3U & (1U | ((IData)(1U) 
                                              << (1U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size)))))),2);
        bufp->chgBit(oldp+875,((1U & (((IData)(1U) 
                                       << (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size))) 
                                      >> 1U))));
        bufp->chgBit(oldp+876,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                      >> 1U))));
        bufp->chgBit(oldp+877,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                         >> 1U)))));
        bufp->chgBit(oldp+878,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc));
        bufp->chgBit(oldp+879,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc_1));
        bufp->chgBit(oldp+880,((1U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)));
        bufp->chgBit(oldp+881,((1U & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6))));
        bufp->chgBit(oldp+882,((IData)((0U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
        bufp->chgBit(oldp+883,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc) 
                                | (0U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
        bufp->chgBit(oldp+884,((IData)((1U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
        bufp->chgBit(oldp+885,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc) 
                                | (1U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
        bufp->chgBit(oldp+886,((IData)((2U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
        bufp->chgBit(oldp+887,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_lo));
        bufp->chgBit(oldp+888,((IData)((3U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
        bufp->chgBit(oldp+889,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_hi));
        bufp->chgCData(oldp+890,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask),4);
        bufp->chgBit(oldp+891,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                              >> 3U))) 
                                | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                 >> 3U))) 
                                   | ((2U == (7U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                               >> 3U))) 
                                      | ((3U == (7U 
                                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                    >> 3U))) 
                                         | ((4U == 
                                             (7U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                               >> 3U))) 
                                            | ((5U 
                                                == 
                                                (7U 
                                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                    >> 3U))) 
                                               | ((6U 
                                                   == 
                                                   (7U 
                                                    & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                       >> 3U))) 
                                                  | (7U 
                                                     == 
                                                     (7U 
                                                      & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                         >> 3U))))))))))));
        bufp->chgCData(oldp+892,((0xffU & (~ ((IData)(0xffU) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_size))))),8);
        bufp->chgBit(oldp+893,((0U == (0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_address 
                                                & (~ 
                                                   ((IData)(0xffU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_size))))))));
        bufp->chgBit(oldp+894,(((0U == (0x80000000U 
                                        & (0x80000000U 
                                           ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_address))) 
                                | ((0U == (0xc0000000U 
                                           & (0x40000000U 
                                              ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_address))) 
                                   | (0U == (0xfffff000U 
                                             & (0x1000U 
                                                ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_address)))))));
        bufp->chgBit(oldp+895,((1U > (1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                            >> 0x10U)))));
        bufp->chgCData(oldp+896,((0x3fU & (~ (0x3fU 
                                              & (((IData)(0xffU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size)) 
                                                 >> 2U))))),6);
        bufp->chgBit(oldp+897,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode) 
                                         >> 2U)))));
        bufp->chgCData(oldp+898,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter),6);
        bufp->chgCData(oldp+899,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+900,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter))));
        bufp->chgCData(oldp+901,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode),3);
        bufp->chgCData(oldp+902,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param),3);
        bufp->chgCData(oldp+903,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size),4);
        bufp->chgCData(oldp+904,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source),6);
        bufp->chgIData(oldp+905,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__address),32);
        bufp->chgCData(oldp+906,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter),6);
        bufp->chgCData(oldp+907,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+908,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter))));
        bufp->chgCData(oldp+909,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode_1),3);
        bufp->chgCData(oldp+910,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param_1),2);
        bufp->chgCData(oldp+911,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size_1),4);
        bufp->chgCData(oldp+912,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source_1),6);
        bufp->chgBit(oldp+913,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__denied));
        bufp->chgCData(oldp+914,((0x3fU & (~ (0x3fU 
                                              & (((IData)(0xffU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_size)) 
                                                 >> 2U))))),6);
        bufp->chgBit(oldp+915,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_opcode))));
        bufp->chgCData(oldp+916,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter),6);
        bufp->chgCData(oldp+917,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+918,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter))));
        bufp->chgCData(oldp+919,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode_3),3);
        bufp->chgCData(oldp+920,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param_3),3);
        bufp->chgCData(oldp+921,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size_3),4);
        bufp->chgCData(oldp+922,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source_3),6);
        bufp->chgIData(oldp+923,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__address_2),32);
        bufp->chgQData(oldp+924,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight),64);
        bufp->chgWData(oldp+926,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_opcodes),256);
        bufp->chgWData(oldp+934,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes),512);
        bufp->chgCData(oldp+950,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter_1),6);
        bufp->chgCData(oldp+951,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter_1) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+952,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+953,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1),6);
        bufp->chgCData(oldp+954,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1) 
                                           - (IData)(1U)))),6);
        bufp->chgBit(oldp+955,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))));
        bufp->chgQData(oldp+956,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode)) 
                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2535))
                                   ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                   : 0ULL)),64);
        bufp->chgQData(oldp+958,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h6c2403bb__0)
                                   ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                   : 0ULL)),64);
        bufp->chgCData(oldp+960,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h57168600_0[0U] 
                                           & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[0U]) 
                                          >> 1U))),4);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_hcaf0abb2__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+961,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                            & __Vtemp_hcaf0abb2__0[0U]) 
                                           >> 1U))),8);
        VL_SHIFTL_WWI(256,256,8, __Vtemp_h0c8c943c__0, VysyxSoCFull__ConstPool__CONST_h57168600_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h6c2403bb__0) {
            __Vtemp_hec94dbfd__0[0U] = __Vtemp_h0c8c943c__0[0U];
            __Vtemp_hec94dbfd__0[1U] = __Vtemp_h0c8c943c__0[1U];
            __Vtemp_hec94dbfd__0[2U] = __Vtemp_h0c8c943c__0[2U];
            __Vtemp_hec94dbfd__0[3U] = __Vtemp_h0c8c943c__0[3U];
            __Vtemp_hec94dbfd__0[4U] = __Vtemp_h0c8c943c__0[4U];
            __Vtemp_hec94dbfd__0[5U] = __Vtemp_h0c8c943c__0[5U];
            __Vtemp_hec94dbfd__0[6U] = __Vtemp_h0c8c943c__0[6U];
            __Vtemp_hec94dbfd__0[7U] = __Vtemp_h0c8c943c__0[7U];
        } else {
            __Vtemp_hec94dbfd__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_hec94dbfd__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_hec94dbfd__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_hec94dbfd__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_hec94dbfd__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_hec94dbfd__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_hec94dbfd__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_hec94dbfd__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+962,(__Vtemp_hec94dbfd__0),256);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h60eb240a__0, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h6c2403bb__0) {
            __Vtemp_h2ab50ee1__0[0U] = __Vtemp_h60eb240a__0[0U];
            __Vtemp_h2ab50ee1__0[1U] = __Vtemp_h60eb240a__0[1U];
            __Vtemp_h2ab50ee1__0[2U] = __Vtemp_h60eb240a__0[2U];
            __Vtemp_h2ab50ee1__0[3U] = __Vtemp_h60eb240a__0[3U];
            __Vtemp_h2ab50ee1__0[4U] = __Vtemp_h60eb240a__0[4U];
            __Vtemp_h2ab50ee1__0[5U] = __Vtemp_h60eb240a__0[5U];
            __Vtemp_h2ab50ee1__0[6U] = __Vtemp_h60eb240a__0[6U];
            __Vtemp_h2ab50ee1__0[7U] = __Vtemp_h60eb240a__0[7U];
            __Vtemp_h2ab50ee1__0[8U] = __Vtemp_h60eb240a__0[8U];
            __Vtemp_h2ab50ee1__0[9U] = __Vtemp_h60eb240a__0[9U];
            __Vtemp_h2ab50ee1__0[0xaU] = __Vtemp_h60eb240a__0[0xaU];
            __Vtemp_h2ab50ee1__0[0xbU] = __Vtemp_h60eb240a__0[0xbU];
            __Vtemp_h2ab50ee1__0[0xcU] = __Vtemp_h60eb240a__0[0xcU];
            __Vtemp_h2ab50ee1__0[0xdU] = __Vtemp_h60eb240a__0[0xdU];
            __Vtemp_h2ab50ee1__0[0xeU] = __Vtemp_h60eb240a__0[0xeU];
            __Vtemp_h2ab50ee1__0[0xfU] = __Vtemp_h60eb240a__0[0xfU];
        } else {
            __Vtemp_h2ab50ee1__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h2ab50ee1__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h2ab50ee1__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h2ab50ee1__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h2ab50ee1__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h2ab50ee1__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h2ab50ee1__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h2ab50ee1__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h2ab50ee1__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h2ab50ee1__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h2ab50ee1__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h2ab50ee1__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h2ab50ee1__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h2ab50ee1__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h2ab50ee1__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h2ab50ee1__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+970,(__Vtemp_h2ab50ee1__0),512);
        bufp->chgIData(oldp+986,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__watchdog),32);
        bufp->chgQData(oldp+987,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_1),64);
        bufp->chgWData(oldp+989,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes_1),512);
        bufp->chgCData(oldp+1005,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter_1),6);
        bufp->chgCData(oldp+1006,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter_1) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+1007,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter_1))));
        bufp->chgCData(oldp+1008,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2),6);
        bufp->chgCData(oldp+1009,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+1010,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))));
        bufp->chgQData(oldp+1011,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2624) 
                                    & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode)))
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+1013,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h45b941fa__0)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                    : 0ULL)),64);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_hda1fa4b6__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes_1, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+1015,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                             & __Vtemp_hda1fa4b6__0[0U]) 
                                            >> 1U))),8);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h60eb240a__1, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h45b941fa__0) {
            __Vtemp_h0aa48020__0[0U] = __Vtemp_h60eb240a__1[0U];
            __Vtemp_h0aa48020__0[1U] = __Vtemp_h60eb240a__1[1U];
            __Vtemp_h0aa48020__0[2U] = __Vtemp_h60eb240a__1[2U];
            __Vtemp_h0aa48020__0[3U] = __Vtemp_h60eb240a__1[3U];
            __Vtemp_h0aa48020__0[4U] = __Vtemp_h60eb240a__1[4U];
            __Vtemp_h0aa48020__0[5U] = __Vtemp_h60eb240a__1[5U];
            __Vtemp_h0aa48020__0[6U] = __Vtemp_h60eb240a__1[6U];
            __Vtemp_h0aa48020__0[7U] = __Vtemp_h60eb240a__1[7U];
            __Vtemp_h0aa48020__0[8U] = __Vtemp_h60eb240a__1[8U];
            __Vtemp_h0aa48020__0[9U] = __Vtemp_h60eb240a__1[9U];
            __Vtemp_h0aa48020__0[0xaU] = __Vtemp_h60eb240a__1[0xaU];
            __Vtemp_h0aa48020__0[0xbU] = __Vtemp_h60eb240a__1[0xbU];
            __Vtemp_h0aa48020__0[0xcU] = __Vtemp_h60eb240a__1[0xcU];
            __Vtemp_h0aa48020__0[0xdU] = __Vtemp_h60eb240a__1[0xdU];
            __Vtemp_h0aa48020__0[0xeU] = __Vtemp_h60eb240a__1[0xeU];
            __Vtemp_h0aa48020__0[0xfU] = __Vtemp_h60eb240a__1[0xfU];
        } else {
            __Vtemp_h0aa48020__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h0aa48020__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h0aa48020__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h0aa48020__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h0aa48020__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h0aa48020__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h0aa48020__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h0aa48020__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h0aa48020__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h0aa48020__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h0aa48020__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h0aa48020__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h0aa48020__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h0aa48020__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h0aa48020__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h0aa48020__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+1016,(__Vtemp_h0aa48020__0),512);
        bufp->chgIData(oldp+1032,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__watchdog_1),32);
        bufp->chgBit(oldp+1033,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_2));
        bufp->chgCData(oldp+1034,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_3),6);
        bufp->chgCData(oldp+1035,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_3) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+1036,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_3))));
        bufp->chgBit(oldp+1037,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2682));
        bufp->chgCData(oldp+1038,((0x3fU & (~ ((IData)(0x3fU) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))))),6);
        bufp->chgBit(oldp+1039,((0U == (0x3fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                                 & (~ 
                                                    ((IData)(0x3fU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))))))));
        bufp->chgBit(oldp+1040,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))));
        bufp->chgCData(oldp+1041,((3U & (1U | ((IData)(1U) 
                                               << (1U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)))))),2);
        bufp->chgBit(oldp+1042,((1U & (((IData)(1U) 
                                        << (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))) 
                                       >> 1U))));
        bufp->chgBit(oldp+1043,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                       >> 1U))));
        bufp->chgBit(oldp+1044,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                          >> 1U)))));
        bufp->chgBit(oldp+1045,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc));
        bufp->chgBit(oldp+1046,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc_1));
        bufp->chgBit(oldp+1047,((1U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address)));
        bufp->chgBit(oldp+1048,((1U & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address))));
        bufp->chgBit(oldp+1049,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_2));
        bufp->chgBit(oldp+1050,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_2))));
        bufp->chgBit(oldp+1051,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_3));
        bufp->chgBit(oldp+1052,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_3))));
        bufp->chgBit(oldp+1053,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_4));
        bufp->chgBit(oldp+1054,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc_1) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_4))));
        bufp->chgBit(oldp+1055,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_5));
        bufp->chgBit(oldp+1056,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc_1) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_5))));
        bufp->chgCData(oldp+1057,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask),4);
        bufp->chgCData(oldp+1058,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                                 >> 2U))))),4);
        bufp->chgBit(oldp+1059,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_opcode) 
                                          >> 2U)))));
        bufp->chgCData(oldp+1060,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter),4);
        bufp->chgCData(oldp+1061,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1062,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+1063,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+1064,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__size),3);
        bufp->chgCData(oldp+1065,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__source),4);
        bufp->chgIData(oldp+1066,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__address),32);
        bufp->chgCData(oldp+1067,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << 
                                                  (7U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_3))) 
                                                 >> 2U))))),4);
        bufp->chgBit(oldp+1068,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_opcode))));
        bufp->chgCData(oldp+1069,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter),4);
        bufp->chgCData(oldp+1070,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1071,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+1072,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+1073,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+1074,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__size_1),3);
        bufp->chgCData(oldp+1075,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__source_1),4);
        bufp->chgCData(oldp+1076,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__sink),5);
        bufp->chgBit(oldp+1077,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__denied));
        bufp->chgSData(oldp+1078,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight),16);
        bufp->chgQData(oldp+1079,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_opcodes),64);
        bufp->chgQData(oldp+1081,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes),64);
        bufp->chgCData(oldp+1083,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter_1),4);
        bufp->chgCData(oldp+1084,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1085,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+1086,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_1),4);
        bufp->chgCData(oldp+1087,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1088,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_1))));
        bufp->chgCData(oldp+1089,((0xfU & (IData)((7ULL 
                                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___a_opcode_lookup_T_1 
                                                      >> 1U))))),4);
        bufp->chgCData(oldp+1090,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        bufp->chgIData(oldp+1091,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__watchdog),32);
        bufp->chgSData(oldp+1092,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_1),16);
        bufp->chgQData(oldp+1093,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes_1),64);
        bufp->chgCData(oldp+1095,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_2),4);
        bufp->chgCData(oldp+1096,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_2) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1097,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_2))));
        bufp->chgCData(oldp+1098,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes_1 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        bufp->chgIData(oldp+1099,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgBit(oldp+1100,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__full)))));
        bufp->chgBit(oldp+1101,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_enq_valid));
        bufp->chgIData(oldp+1102,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data),32);
        bufp->chgBit(oldp+1103,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__maybe_full));
        bufp->chgIData(oldp+1104,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram
                                  [0U]),32);
        bufp->chgBit(oldp+1105,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__full)))));
        bufp->chgBit(oldp+1106,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_enq_valid));
        bufp->chgBit(oldp+1107,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__maybe_full));
        bufp->chgIData(oldp+1108,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram
                                  [0U]),32);
        bufp->chgBit(oldp+1109,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__full)))));
        bufp->chgBit(oldp+1110,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_enq_valid));
        bufp->chgBit(oldp+1111,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__maybe_full));
        bufp->chgIData(oldp+1112,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram
                                  [0U]),32);
        bufp->chgBit(oldp+1113,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__full)))));
        bufp->chgBit(oldp+1114,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_enq_valid));
        bufp->chgBit(oldp+1115,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__maybe_full));
        bufp->chgIData(oldp+1116,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram
                                  [0U]),32);
        bufp->chgBit(oldp+1117,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__full)))));
        bufp->chgBit(oldp+1118,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_enq_valid));
        bufp->chgBit(oldp+1119,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__maybe_full));
        bufp->chgIData(oldp+1120,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram
                                  [0U]),32);
        bufp->chgIData(oldp+1121,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_a),20);
        bufp->chgIData(oldp+1122,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_b),20);
        bufp->chgIData(oldp+1123,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_c),20);
        bufp->chgIData(oldp+1124,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_d),20);
        bufp->chgIData(oldp+1125,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_e),20);
        bufp->chgIData(oldp+1126,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_a),20);
        bufp->chgIData(oldp+1127,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_b),20);
        bufp->chgIData(oldp+1128,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_c),20);
        bufp->chgIData(oldp+1129,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_d),20);
        bufp->chgIData(oldp+1130,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_e),20);
        bufp->chgIData(oldp+1131,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data_REG),32);
        bufp->chgBit(oldp+1132,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send_REG));
        bufp->chgBit(oldp+1133,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send));
        bufp->chgCData(oldp+1134,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_count),5);
        bufp->chgCData(oldp+1135,((7U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data)),3);
        bufp->chgCData(oldp+1136,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                         >> 3U))),3);
        bufp->chgCData(oldp+1137,((0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                           >> 9U))),4);
        bufp->chgCData(oldp+1138,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                         >> 9U))),3);
        bufp->chgCData(oldp+1139,((0xfU & (((IData)(1U) 
                                            << (7U 
                                                & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                   >> 9U))) 
                                           >> 3U))),4);
        bufp->chgBit(oldp+1140,((2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                >> 9U)))));
        bufp->chgCData(oldp+1141,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_beats_beats),5);
        bufp->chgBit(oldp+1142,((1U & (((IData)(1U) 
                                        << (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                  >> 9U))) 
                                       >> 6U))));
        bufp->chgBit(oldp+1143,((5U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                >> 9U)))));
        bufp->chgCData(oldp+1144,(((2U & (((IData)(1U) 
                                           << (7U & 
                                               (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                >> 9U))) 
                                          >> 5U)) | 
                                   (5U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                   >> 9U))))),2);
        bufp->chgBit(oldp+1145,(((4U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                               >> 3U))) 
                                 | (5U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                 >> 3U))))));
        bufp->chgBit(oldp+1146,((1U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                              >> 3U)))));
        bufp->chgCData(oldp+1147,((0x1fU & ((IData)(2U) 
                                            + (((0x20U 
                                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data)
                                                 ? 0U
                                                 : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_beats_beats)) 
                                               + ((1U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                       >> 3U)))
                                                   ? 
                                                  ((2U 
                                                    & (((IData)(1U) 
                                                        << 
                                                        (7U 
                                                         & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                            >> 9U))) 
                                                       >> 5U)) 
                                                   | (5U 
                                                      >= 
                                                      (0xfU 
                                                       & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                          >> 9U))))
                                                   : 0U))))),5);
        bufp->chgCData(oldp+1148,((0x1fU & ((IData)(2U) 
                                            + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT___first_beats_c_T_1)))),5);
        bufp->chgCData(oldp+1149,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT___first_beats_c_T_1) 
                                            + ((4U 
                                                == 
                                                (7U 
                                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 3U))) 
                                               | (5U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                      >> 3U))))))),5);
        bufp->chgBit(oldp+1150,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_count))));
        bufp->chgBit(oldp+1151,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__formatValid));
        bufp->chgCData(oldp+1152,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__format_r),3);
        bufp->chgCData(oldp+1153,((0xffU & ((IData)(1U) 
                                            << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT___GEN_7)))),8);
        bufp->chgCData(oldp+1154,((0x1fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                            >> 7U))),5);
        bufp->chgIData(oldp+1155,(((0x14U < (0x1fU 
                                             & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                >> 7U)))
                                    ? 0xfffffU : (0xfffffU 
                                                  & (((IData)(1U) 
                                                      << 
                                                      (0x1fU 
                                                       & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                          >> 7U))) 
                                                     >> 1U)))),20);
        bufp->chgCData(oldp+1156,((0x1fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                            >> 0xcU))),5);
        bufp->chgIData(oldp+1157,(((0x14U < (0x1fU 
                                             & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                >> 0xcU)))
                                    ? 0xfffffU : (0xfffffU 
                                                  & (((IData)(1U) 
                                                      << 
                                                      (0x1fU 
                                                       & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                          >> 0xcU))) 
                                                     >> 1U)))),20);
        bufp->chgCData(oldp+1158,((0x1fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                            >> 0x11U))),5);
        bufp->chgIData(oldp+1159,(((0x14U < (0x1fU 
                                             & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                >> 0x11U)))
                                    ? 0xfffffU : (0xfffffU 
                                                  & (((IData)(1U) 
                                                      << 
                                                      (0x1fU 
                                                       & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                          >> 0x11U))) 
                                                     >> 1U)))),20);
        bufp->chgCData(oldp+1160,((0x1fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                            >> 0x16U))),5);
        bufp->chgIData(oldp+1161,(((0x14U < (0x1fU 
                                             & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                >> 0x16U)))
                                    ? 0xfffffU : (0xfffffU 
                                                  & (((IData)(1U) 
                                                      << 
                                                      (0x1fU 
                                                       & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                          >> 0x16U))) 
                                                     >> 1U)))),20);
        bufp->chgCData(oldp+1162,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                   >> 0x1bU)),5);
        bufp->chgIData(oldp+1163,(((0x14U < (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                             >> 0x1bU))
                                    ? 0xfffffU : (0xfffffU 
                                                  & (((IData)(1U) 
                                                      << 
                                                      (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                       >> 0x1bU)) 
                                                     >> 1U)))),20);
        bufp->chgIData(oldp+1164,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT____VdfgTmp_hdd5175e6__0)
                                    ? ((0x14U < (0x1fU 
                                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 7U)))
                                        ? 0xfffffU : 
                                       (0xfffffU & 
                                        (((IData)(1U) 
                                          << (0x1fU 
                                              & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                 >> 7U))) 
                                         >> 1U))) : 0U)),20);
        bufp->chgIData(oldp+1165,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT____VdfgTmp_hdd5175e6__0)
                                    ? ((0x14U < (0x1fU 
                                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 0xcU)))
                                        ? 0xfffffU : 
                                       (0xfffffU & 
                                        (((IData)(1U) 
                                          << (0x1fU 
                                              & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                 >> 0xcU))) 
                                         >> 1U))) : 0U)),20);
        bufp->chgIData(oldp+1166,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT____VdfgTmp_hdd5175e6__0)
                                    ? ((0x14U < (0x1fU 
                                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 0x11U)))
                                        ? 0xfffffU : 
                                       (0xfffffU & 
                                        (((IData)(1U) 
                                          << (0x1fU 
                                              & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                 >> 0x11U))) 
                                         >> 1U))) : 0U)),20);
        bufp->chgIData(oldp+1167,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT____VdfgTmp_hdd5175e6__0)
                                    ? ((0x14U < (0x1fU 
                                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 0x16U)))
                                        ? 0xfffffU : 
                                       (0xfffffU & 
                                        (((IData)(1U) 
                                          << (0x1fU 
                                              & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                 >> 0x16U))) 
                                         >> 1U))) : 0U)),20);
        bufp->chgIData(oldp+1168,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT____VdfgTmp_hdd5175e6__0)
                                    ? ((0x14U < (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                 >> 0x1bU))
                                        ? 0xfffffU : 
                                       (0xfffffU & 
                                        (((IData)(1U) 
                                          << (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                              >> 0x1bU)) 
                                         >> 1U))) : 0U)),20);
        bufp->chgIData(oldp+1169,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z),21);
        bufp->chgIData(oldp+1170,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_1),21);
        bufp->chgIData(oldp+1171,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_2),21);
        bufp->chgIData(oldp+1172,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_3),21);
        bufp->chgIData(oldp+1173,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_4),21);
        bufp->chgIData(oldp+1174,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z)
                                    ? 0xfffffU : (0xfffffU 
                                                  & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z))),20);
        bufp->chgIData(oldp+1175,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_1)
                                    ? 0xfffffU : (0xfffffU 
                                                  & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_1))),20);
        bufp->chgIData(oldp+1176,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_2)
                                    ? 0xfffffU : (0xfffffU 
                                                  & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_2))),20);
        bufp->chgIData(oldp+1177,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_3)
                                    ? 0xfffffU : (0xfffffU 
                                                  & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_3))),20);
        bufp->chgIData(oldp+1178,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_4)
                                    ? 0xfffffU : (0xfffffU 
                                                  & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_4))),20);
        bufp->chgBit(oldp+1179,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_deq_valid));
        bufp->chgIData(oldp+1180,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__empty)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                   [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
        bufp->chgIData(oldp+1181,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                  [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
        bufp->chgCData(oldp+1182,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__enq_ptr),5);
        bufp->chgCData(oldp+1183,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr),5);
        bufp->chgBit(oldp+1184,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ptr_match));
        bufp->chgBit(oldp+1185,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__maybe_full));
        bufp->chgBit(oldp+1186,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__empty));
        bufp->chgBit(oldp+1187,((0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr))));
        bufp->chgBit(oldp+1188,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__full));
        bufp->chgBit(oldp+1189,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__atLeastTwo));
        bufp->chgBit(oldp+1190,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram_out_valid));
        bufp->chgBit(oldp+1191,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
        bufp->chgCData(oldp+1192,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
        bufp->chgIData(oldp+1193,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
        bufp->chgIData(oldp+1194,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
        bufp->chgIData(oldp+1195,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
        bufp->chgIData(oldp+1196,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
        bufp->chgIData(oldp+1197,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
        bufp->chgIData(oldp+1198,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
        bufp->chgIData(oldp+1199,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
        bufp->chgIData(oldp+1200,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
        bufp->chgIData(oldp+1201,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
        bufp->chgIData(oldp+1202,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
        bufp->chgIData(oldp+1203,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
        bufp->chgIData(oldp+1204,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
        bufp->chgIData(oldp+1205,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
        bufp->chgIData(oldp+1206,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
        bufp->chgIData(oldp+1207,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
        bufp->chgIData(oldp+1208,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
        bufp->chgIData(oldp+1209,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
        bufp->chgIData(oldp+1210,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
        bufp->chgIData(oldp+1211,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
        bufp->chgIData(oldp+1212,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
        bufp->chgIData(oldp+1213,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
        bufp->chgIData(oldp+1214,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
        bufp->chgIData(oldp+1215,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
        bufp->chgIData(oldp+1216,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
        bufp->chgIData(oldp+1217,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
        bufp->chgIData(oldp+1218,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
        bufp->chgIData(oldp+1219,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
        bufp->chgIData(oldp+1220,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
        bufp->chgIData(oldp+1221,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
        bufp->chgIData(oldp+1222,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
        bufp->chgIData(oldp+1223,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
        bufp->chgIData(oldp+1224,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
        bufp->chgIData(oldp+1225,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram[0]),32);
        bufp->chgBit(oldp+1226,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__maybe_full)))));
        bufp->chgBit(oldp+1227,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_deq_valid));
        bufp->chgIData(oldp+1228,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__empty)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                   [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
        bufp->chgIData(oldp+1229,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                  [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
        bufp->chgCData(oldp+1230,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__enq_ptr),5);
        bufp->chgCData(oldp+1231,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr),5);
        bufp->chgBit(oldp+1232,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ptr_match));
        bufp->chgBit(oldp+1233,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__maybe_full));
        bufp->chgBit(oldp+1234,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__empty));
        bufp->chgBit(oldp+1235,((0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr))));
        bufp->chgBit(oldp+1236,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__full));
        bufp->chgBit(oldp+1237,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__atLeastTwo));
        bufp->chgBit(oldp+1238,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram_out_valid));
        bufp->chgBit(oldp+1239,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
        bufp->chgCData(oldp+1240,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
        bufp->chgIData(oldp+1241,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
        bufp->chgIData(oldp+1242,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
        bufp->chgIData(oldp+1243,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
        bufp->chgIData(oldp+1244,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
        bufp->chgIData(oldp+1245,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
        bufp->chgIData(oldp+1246,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
        bufp->chgIData(oldp+1247,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
        bufp->chgIData(oldp+1248,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
        bufp->chgIData(oldp+1249,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
        bufp->chgIData(oldp+1250,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
        bufp->chgIData(oldp+1251,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
        bufp->chgIData(oldp+1252,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
        bufp->chgIData(oldp+1253,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
        bufp->chgIData(oldp+1254,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
        bufp->chgIData(oldp+1255,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
        bufp->chgIData(oldp+1256,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
        bufp->chgIData(oldp+1257,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
        bufp->chgIData(oldp+1258,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
        bufp->chgIData(oldp+1259,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
        bufp->chgIData(oldp+1260,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
        bufp->chgIData(oldp+1261,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
        bufp->chgIData(oldp+1262,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
        bufp->chgIData(oldp+1263,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
        bufp->chgIData(oldp+1264,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
        bufp->chgIData(oldp+1265,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
        bufp->chgIData(oldp+1266,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
        bufp->chgIData(oldp+1267,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
        bufp->chgIData(oldp+1268,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
        bufp->chgIData(oldp+1269,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
        bufp->chgIData(oldp+1270,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
        bufp->chgIData(oldp+1271,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
        bufp->chgIData(oldp+1272,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
        bufp->chgIData(oldp+1273,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram[0]),32);
        bufp->chgBit(oldp+1274,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__maybe_full)))));
        bufp->chgBit(oldp+1275,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_deq_valid));
        bufp->chgIData(oldp+1276,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__empty)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                   [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
        bufp->chgIData(oldp+1277,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                  [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
        bufp->chgCData(oldp+1278,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__enq_ptr),5);
        bufp->chgCData(oldp+1279,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr),5);
        bufp->chgBit(oldp+1280,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ptr_match));
        bufp->chgBit(oldp+1281,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__maybe_full));
        bufp->chgBit(oldp+1282,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__empty));
        bufp->chgBit(oldp+1283,((0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr))));
        bufp->chgBit(oldp+1284,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__full));
        bufp->chgBit(oldp+1285,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__atLeastTwo));
        bufp->chgBit(oldp+1286,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram_out_valid));
        bufp->chgBit(oldp+1287,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
        bufp->chgCData(oldp+1288,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
        bufp->chgIData(oldp+1289,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
        bufp->chgIData(oldp+1290,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
        bufp->chgIData(oldp+1291,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
        bufp->chgIData(oldp+1292,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
        bufp->chgIData(oldp+1293,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
        bufp->chgIData(oldp+1294,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
        bufp->chgIData(oldp+1295,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
        bufp->chgIData(oldp+1296,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
        bufp->chgIData(oldp+1297,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
        bufp->chgIData(oldp+1298,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
        bufp->chgIData(oldp+1299,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
        bufp->chgIData(oldp+1300,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
        bufp->chgIData(oldp+1301,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
        bufp->chgIData(oldp+1302,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
        bufp->chgIData(oldp+1303,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
        bufp->chgIData(oldp+1304,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
        bufp->chgIData(oldp+1305,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
        bufp->chgIData(oldp+1306,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
        bufp->chgIData(oldp+1307,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
        bufp->chgIData(oldp+1308,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
        bufp->chgIData(oldp+1309,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
        bufp->chgIData(oldp+1310,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
        bufp->chgIData(oldp+1311,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
        bufp->chgIData(oldp+1312,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
        bufp->chgIData(oldp+1313,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
        bufp->chgIData(oldp+1314,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
        bufp->chgIData(oldp+1315,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
        bufp->chgIData(oldp+1316,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
        bufp->chgIData(oldp+1317,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
        bufp->chgIData(oldp+1318,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
        bufp->chgIData(oldp+1319,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
        bufp->chgIData(oldp+1320,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
        bufp->chgIData(oldp+1321,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram[0]),32);
        bufp->chgBit(oldp+1322,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__maybe_full)))));
        bufp->chgBit(oldp+1323,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_deq_valid));
        bufp->chgIData(oldp+1324,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__empty)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                   [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
        bufp->chgIData(oldp+1325,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                  [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
        bufp->chgCData(oldp+1326,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__enq_ptr),5);
        bufp->chgCData(oldp+1327,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr),5);
        bufp->chgBit(oldp+1328,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ptr_match));
        bufp->chgBit(oldp+1329,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__maybe_full));
        bufp->chgBit(oldp+1330,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__empty));
        bufp->chgBit(oldp+1331,((0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr))));
        bufp->chgBit(oldp+1332,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__full));
        bufp->chgBit(oldp+1333,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__atLeastTwo));
        bufp->chgBit(oldp+1334,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram_out_valid));
        bufp->chgBit(oldp+1335,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
        bufp->chgCData(oldp+1336,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
        bufp->chgIData(oldp+1337,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
        bufp->chgIData(oldp+1338,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
        bufp->chgIData(oldp+1339,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
        bufp->chgIData(oldp+1340,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
        bufp->chgIData(oldp+1341,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
        bufp->chgIData(oldp+1342,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
        bufp->chgIData(oldp+1343,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
        bufp->chgIData(oldp+1344,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
        bufp->chgIData(oldp+1345,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
        bufp->chgIData(oldp+1346,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
        bufp->chgIData(oldp+1347,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
        bufp->chgIData(oldp+1348,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
        bufp->chgIData(oldp+1349,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
        bufp->chgIData(oldp+1350,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
        bufp->chgIData(oldp+1351,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
        bufp->chgIData(oldp+1352,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
        bufp->chgIData(oldp+1353,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
        bufp->chgIData(oldp+1354,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
        bufp->chgIData(oldp+1355,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
        bufp->chgIData(oldp+1356,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
        bufp->chgIData(oldp+1357,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
        bufp->chgIData(oldp+1358,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
        bufp->chgIData(oldp+1359,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
        bufp->chgIData(oldp+1360,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
        bufp->chgIData(oldp+1361,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
        bufp->chgIData(oldp+1362,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
        bufp->chgIData(oldp+1363,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
        bufp->chgIData(oldp+1364,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
        bufp->chgIData(oldp+1365,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
        bufp->chgIData(oldp+1366,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
        bufp->chgIData(oldp+1367,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
        bufp->chgIData(oldp+1368,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
        bufp->chgIData(oldp+1369,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram[0]),32);
        bufp->chgBit(oldp+1370,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__maybe_full)))));
        bufp->chgBit(oldp+1371,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_deq_valid));
        bufp->chgIData(oldp+1372,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__empty)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                   [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
        bufp->chgIData(oldp+1373,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                  [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
        bufp->chgCData(oldp+1374,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__enq_ptr),5);
        bufp->chgCData(oldp+1375,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr),5);
        bufp->chgBit(oldp+1376,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ptr_match));
        bufp->chgBit(oldp+1377,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__maybe_full));
        bufp->chgBit(oldp+1378,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__empty));
        bufp->chgBit(oldp+1379,((0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr))));
        bufp->chgBit(oldp+1380,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__full));
        bufp->chgBit(oldp+1381,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__atLeastTwo));
        bufp->chgBit(oldp+1382,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram_out_valid));
        bufp->chgBit(oldp+1383,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
        bufp->chgCData(oldp+1384,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
        bufp->chgIData(oldp+1385,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
        bufp->chgIData(oldp+1386,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
        bufp->chgIData(oldp+1387,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
        bufp->chgIData(oldp+1388,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
        bufp->chgIData(oldp+1389,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
        bufp->chgIData(oldp+1390,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
        bufp->chgIData(oldp+1391,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
        bufp->chgIData(oldp+1392,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
        bufp->chgIData(oldp+1393,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
        bufp->chgIData(oldp+1394,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
        bufp->chgIData(oldp+1395,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
        bufp->chgIData(oldp+1396,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
        bufp->chgIData(oldp+1397,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
        bufp->chgIData(oldp+1398,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
        bufp->chgIData(oldp+1399,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
        bufp->chgIData(oldp+1400,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
        bufp->chgIData(oldp+1401,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
        bufp->chgIData(oldp+1402,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
        bufp->chgIData(oldp+1403,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
        bufp->chgIData(oldp+1404,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
        bufp->chgIData(oldp+1405,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
        bufp->chgIData(oldp+1406,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
        bufp->chgIData(oldp+1407,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
        bufp->chgIData(oldp+1408,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
        bufp->chgIData(oldp+1409,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
        bufp->chgIData(oldp+1410,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
        bufp->chgIData(oldp+1411,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
        bufp->chgIData(oldp+1412,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
        bufp->chgIData(oldp+1413,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
        bufp->chgIData(oldp+1414,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
        bufp->chgIData(oldp+1415,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
        bufp->chgIData(oldp+1416,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
        bufp->chgIData(oldp+1417,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram[0]),32);
        bufp->chgBit(oldp+1418,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__maybe_full)))));
        bufp->chgCData(oldp+1419,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size),4);
        __Vtemp_hfcaacee9__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address;
        __Vtemp_hfcaacee9__0[1U] = 0U;
        __Vtemp_hfcaacee9__0[2U] = 0U;
        __Vtemp_hfcaacee9__0[3U] = 0U;
        bufp->chgWData(oldp+1420,(__Vtemp_hfcaacee9__0),128);
        bufp->chgBit(oldp+1424,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__in_reset));
        bufp->chgBit(oldp+1425,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass_reg));
        bufp->chgCData(oldp+1426,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__flight),6);
        bufp->chgCData(oldp+1427,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter),4);
        bufp->chgBit(oldp+1428,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter))));
        bufp->chgCData(oldp+1429,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter),4);
        bufp->chgCData(oldp+1430,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1431,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter))));
        bufp->chgCData(oldp+1432,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3),4);
        bufp->chgCData(oldp+1433,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1434,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3))));
        bufp->chgCData(oldp+1435,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgCData(oldp+1436,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter),4);
        bufp->chgCData(oldp+1437,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1438,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+1439,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+1440,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__size),3);
        bufp->chgCData(oldp+1441,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source),4);
        bufp->chgIData(oldp+1442,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__address),32);
        bufp->chgCData(oldp+1443,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter),4);
        bufp->chgCData(oldp+1444,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1445,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+1446,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+1447,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+1448,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__size_1),3);
        bufp->chgCData(oldp+1449,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source_1),4);
        bufp->chgCData(oldp+1450,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__sink),5);
        bufp->chgBit(oldp+1451,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__denied));
        bufp->chgSData(oldp+1452,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight),16);
        bufp->chgQData(oldp+1453,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_opcodes),64);
        bufp->chgQData(oldp+1455,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes),64);
        bufp->chgCData(oldp+1457,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1),4);
        bufp->chgCData(oldp+1458,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1459,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+1460,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_1),4);
        bufp->chgCData(oldp+1461,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1462,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_1))));
        bufp->chgIData(oldp+1463,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__watchdog),32);
        bufp->chgSData(oldp+1464,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_1),16);
        bufp->chgQData(oldp+1465,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes_1),64);
        bufp->chgCData(oldp+1467,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_2),4);
        bufp->chgCData(oldp+1468,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_2) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1469,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_2))));
        bufp->chgIData(oldp+1470,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgBit(oldp+1471,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__idle));
        bufp->chgSData(oldp+1472,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft),10);
        bufp->chgBit(oldp+1473,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft))));
        bufp->chgSData(oldp+1474,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter),10);
        bufp->chgSData(oldp+1475,((0x3ffU & (~ (0x3ffU 
                                                & (((IData)(0xfffU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                                   >> 2U))))),10);
        bufp->chgSData(oldp+1476,(((4U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_opcode))
                                    ? 0U : (0x3ffU 
                                            & (~ (0x3ffU 
                                                  & (((IData)(0xfffU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                                     >> 2U)))))),10);
        bufp->chgBit(oldp+1477,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last));
        bufp->chgBit(oldp+1478,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__state_1));
        bufp->chgSData(oldp+1479,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter),10);
        bufp->chgCData(oldp+1480,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___GEN_32),3);
        bufp->chgBit(oldp+1481,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beats1_opdata));
        bufp->chgSData(oldp+1482,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beats1_opdata)
                                    ? (0x3ffU & (~ 
                                                 (0x3ffU 
                                                  & (((IData)(0xfffU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                                     >> 2U))))
                                    : 0U)),10);
        bufp->chgBit(oldp+1483,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter)) 
                                 | (0U == ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beats1_opdata)
                                            ? (0x3ffU 
                                               & (~ 
                                                  (0x3ffU 
                                                   & (((IData)(0xfffU) 
                                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                                      >> 2U))))
                                            : 0U)))));
        bufp->chgSData(oldp+1484,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter) 
                                             - (IData)(1U)))),10);
        bufp->chgBit(oldp+1485,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter))));
        bufp->chgSData(oldp+1486,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter) 
                                             - (IData)(1U)))),10);
        bufp->chgBit(oldp+1487,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter))));
        bufp->chgSData(oldp+1488,((0xfffU & (~ ((IData)(0xfffU) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))))),12);
        bufp->chgBit(oldp+1489,((0U == (0xfffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                                  & (~ 
                                                     ((IData)(0xfffU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))))))));
        bufp->chgBit(oldp+1490,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc));
        bufp->chgBit(oldp+1491,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc_1));
        bufp->chgBit(oldp+1492,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_2))));
        bufp->chgBit(oldp+1493,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_3))));
        bufp->chgBit(oldp+1494,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc_1) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_4))));
        bufp->chgBit(oldp+1495,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc_1) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_5))));
        bufp->chgCData(oldp+1496,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask),4);
        bufp->chgSData(oldp+1497,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter),10);
        bufp->chgSData(oldp+1498,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter) 
                                             - (IData)(1U)))),10);
        bufp->chgBit(oldp+1499,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+1500,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+1501,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__size),4);
        bufp->chgCData(oldp+1502,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source),4);
        bufp->chgWData(oldp+1503,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__address),128);
        bufp->chgSData(oldp+1507,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter),10);
        bufp->chgSData(oldp+1508,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter) 
                                             - (IData)(1U)))),10);
        bufp->chgBit(oldp+1509,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+1510,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+1511,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__size_1),4);
        bufp->chgCData(oldp+1512,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source_1),4);
        bufp->chgBit(oldp+1513,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__denied));
        bufp->chgSData(oldp+1514,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight),16);
        bufp->chgQData(oldp+1515,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_opcodes),64);
        bufp->chgWData(oldp+1517,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes),128);
        bufp->chgSData(oldp+1521,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1),10);
        bufp->chgSData(oldp+1522,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1) 
                                             - (IData)(1U)))),10);
        bufp->chgBit(oldp+1523,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgSData(oldp+1524,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_1),10);
        bufp->chgSData(oldp+1525,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_1) 
                                             - (IData)(1U)))),10);
        bufp->chgBit(oldp+1526,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_1))));
        bufp->chgIData(oldp+1527,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__watchdog),32);
        bufp->chgSData(oldp+1528,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_1),16);
        bufp->chgWData(oldp+1529,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes_1),128);
        bufp->chgSData(oldp+1533,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_2),10);
        bufp->chgSData(oldp+1534,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_2) 
                                             - (IData)(1U)))),10);
        bufp->chgBit(oldp+1535,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_2))));
        bufp->chgIData(oldp+1536,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgBit(oldp+1537,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last));
        bufp->chgBit(oldp+1538,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_o_last));
        bufp->chgBit(oldp+1539,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_ready));
        bufp->chgCData(oldp+1540,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_opcode),3);
        bufp->chgCData(oldp+1541,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param
                                   [0U] : 0U)),3);
        bufp->chgCData(oldp+1542,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size),3);
        bufp->chgCData(oldp+1543,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source),4);
        bufp->chgIData(oldp+1544,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address
                                   [0U] : vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address)),32);
        bufp->chgCData(oldp+1545,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask),4);
        bufp->chgIData(oldp+1546,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data),32);
        bufp->chgBit(oldp+1547,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_o_ready));
        bufp->chgIData(oldp+1548,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_opcode))
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__wide[0U]
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data)),32);
        bufp->chgCData(oldp+1549,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size)) 
                                                 >> 2U))))),4);
        bufp->chgBit(oldp+1550,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_opcode) 
                                          >> 2U)))));
        bufp->chgCData(oldp+1551,(((4U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_opcode))
                                    ? 0U : (0xfU & 
                                            (~ (0xfU 
                                                & (((IData)(0x3fU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size)) 
                                                   >> 2U)))))),4);
        bufp->chgCData(oldp+1552,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter),4);
        bufp->chgCData(oldp+1553,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+1554,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter))));
        bufp->chgBit(oldp+1555,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_opcode))));
        bufp->chgCData(oldp+1556,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__state),2);
        bufp->chgSData(oldp+1557,(((0xfU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                    ? 7U : ((0xeU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                             ? 6U : 
                                            ((0xdU 
                                              == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                              ? 5U : 
                                             ((0xcU 
                                               == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                               ? 4U
                                               : ((0xbU 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                   ? 3U
                                                   : 
                                                  ((0xaU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                    ? 2U
                                                    : 
                                                   ((9U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                     ? 1U
                                                     : 
                                                    ((8U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                      ? 0U
                                                      : 
                                                     ((7U 
                                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                       ? 7U
                                                       : 
                                                      ((6U 
                                                        == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                        ? 6U
                                                        : 
                                                       ((5U 
                                                         == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                         ? 5U
                                                         : 
                                                        ((4U 
                                                          == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                          ? 4U
                                                          : 
                                                         ((3U 
                                                           == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                           ? 3U
                                                           : 
                                                          ((2U 
                                                            == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                            ? 2U
                                                            : 
                                                           ((1U 
                                                             == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                             ? 1U
                                                             : 0U)))))))))))))))),16);
        bufp->chgCData(oldp+1558,(((0xfU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                    ? 2U : ((0xeU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                             ? 2U : 
                                            ((0xdU 
                                              == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                              ? 2U : 
                                             ((0xcU 
                                               == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                               ? 2U
                                               : ((0xbU 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                   ? 2U
                                                   : 
                                                  ((0xaU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                    ? 2U
                                                    : 
                                                   ((9U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                     ? 2U
                                                     : 
                                                    ((8U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                      ? 2U
                                                      : 1U))))))))),3);
        bufp->chgCData(oldp+1559,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size),4);
        bufp->chgIData(oldp+1560,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__header),32);
        bufp->chgBit(oldp+1561,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__isLastState));
        bufp->chgCData(oldp+1562,((0xfU & (((IData)(1U) 
                                            << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size)) 
                                           >> 3U))),4);
        bufp->chgBit(oldp+1563,((2U >= (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size))));
        bufp->chgBit(oldp+1564,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size)) 
                                       >> 6U))));
        bufp->chgBit(oldp+1565,((5U >= (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size))));
        bufp->chgCData(oldp+1566,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__state),4);
        bufp->chgIData(oldp+1567,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__shift),32);
        bufp->chgBit(oldp+1568,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__state) 
                                       >> 3U))));
        bufp->chgBit(oldp+1569,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__last));
        bufp->chgCData(oldp+1570,((0xffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data)),8);
        bufp->chgCData(oldp+1571,((0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                            >> 8U))),8);
        bufp->chgCData(oldp+1572,((0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                            >> 0x10U))),8);
        bufp->chgCData(oldp+1573,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                   >> 0x18U)),8);
        bufp->chgBit(oldp+1574,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask))));
        bufp->chgBit(oldp+1575,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                       >> 1U))));
        bufp->chgBit(oldp+1576,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                       >> 2U))));
        bufp->chgBit(oldp+1577,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                       >> 3U))));
        bufp->chgQData(oldp+1578,((((QData)((IData)(
                                                    (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                                     >> 0x18U))) 
                                    << 0x1cU) | (QData)((IData)(
                                                                ((0x8000000U 
                                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                                                     << 0x18U)) 
                                                                 | ((0x7f80000U 
                                                                     & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                                                        << 3U)) 
                                                                    | ((0x40000U 
                                                                        & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                                                           << 0x10U)) 
                                                                       | ((0x3fc00U 
                                                                           & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                                                              << 2U)) 
                                                                          | ((0x200U 
                                                                              & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                                                                << 8U)) 
                                                                             | ((0x1feU 
                                                                                & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask)))))))))))),36);
        bufp->chgWData(oldp+1580,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__wide),99);
        bufp->chgCData(oldp+1584,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode[0]),3);
        bufp->chgCData(oldp+1585,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode
                                  [0U]),3);
        bufp->chgCData(oldp+1586,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param[0]),3);
        bufp->chgCData(oldp+1587,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param
                                  [0U]),3);
        bufp->chgCData(oldp+1588,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size[0]),3);
        bufp->chgCData(oldp+1589,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size
                                  [0U]),3);
        bufp->chgCData(oldp+1590,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source[0]),4);
        bufp->chgCData(oldp+1591,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source
                                  [0U]),4);
        bufp->chgIData(oldp+1592,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address[0]),32);
        bufp->chgIData(oldp+1593,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address
                                  [0U]),32);
        bufp->chgCData(oldp+1594,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask[0]),4);
        bufp->chgCData(oldp+1595,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask
                                  [0U]),4);
        bufp->chgIData(oldp+1596,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data[0]),32);
        bufp->chgIData(oldp+1597,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data
                                  [0U]),32);
        bufp->chgBit(oldp+1598,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full));
        bufp->chgCData(oldp+1599,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state),2);
        bufp->chgCData(oldp+1600,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state),2);
        bufp->chgBit(oldp+1601,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_ready));
        bufp->chgCData(oldp+1602,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode),3);
        bufp->chgCData(oldp+1603,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param
                                   [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_param))),2);
        bufp->chgCData(oldp+1604,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size),4);
        bufp->chgBit(oldp+1605,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full) 
                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink
                                 [0U])));
        bufp->chgBit(oldp+1606,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_denied))));
        bufp->chgIData(oldp+1607,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data
                                   [0U] : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data_MPORT_data)),32);
        bufp->chgCData(oldp+1608,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__state),2);
        bufp->chgCData(oldp+1609,((0x3fU & (~ (0x3fU 
                                               & (((IData)(0xffU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size)) 
                                                  >> 2U))))),6);
        bufp->chgBit(oldp+1610,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))));
        bufp->chgCData(oldp+1611,(((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))
                                    ? (0x3fU & (~ (0x3fU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size)) 
                                                      >> 2U))))
                                    : 0U)),6);
        bufp->chgCData(oldp+1612,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_counter),6);
        bufp->chgCData(oldp+1613,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_counter) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+1614,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_counter))));
        bufp->chgBit(oldp+1615,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last));
        bufp->chgBit(oldp+1616,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_grant));
        bufp->chgBit(oldp+1617,((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))));
        bufp->chgCData(oldp+1618,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                         >> 3U))),3);
        bufp->chgBit(oldp+1619,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__isLastState));
        bufp->chgCData(oldp+1620,((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size))),3);
        bufp->chgCData(oldp+1621,((0xfU & (((IData)(1U) 
                                            << (7U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size))) 
                                           >> 3U))),4);
        bufp->chgBit(oldp+1622,((2U >= (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size))));
        bufp->chgCData(oldp+1623,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode[0]),3);
        bufp->chgCData(oldp+1624,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode
                                  [0U]),3);
        bufp->chgBit(oldp+1625,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode_MPORT_en));
        bufp->chgCData(oldp+1626,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param[0]),2);
        bufp->chgCData(oldp+1627,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param
                                  [0U]),2);
        bufp->chgCData(oldp+1628,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size[0]),4);
        bufp->chgCData(oldp+1629,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size
                                  [0U]),4);
        bufp->chgCData(oldp+1630,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source[0]),6);
        bufp->chgCData(oldp+1631,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source
                                  [0U]),6);
        bufp->chgBit(oldp+1632,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink[0]));
        bufp->chgBit(oldp+1633,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink
                                [0U]));
        bufp->chgBit(oldp+1634,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied[0]));
        bufp->chgBit(oldp+1635,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied
                                [0U]));
        bufp->chgIData(oldp+1636,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data[0]),32);
        bufp->chgIData(oldp+1637,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data
                                  [0U]),32);
        bufp->chgBit(oldp+1638,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full));
        bufp->chgBit(oldp+1639,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT___do_deq_T))));
        bufp->chgBit(oldp+1640,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free))));
        bufp->chgSData(oldp+1641,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data),16);
        bufp->chgCData(oldp+1642,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_addr),3);
        bufp->chgBit(oldp+1643,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                 & ((IData)(1U) << 
                                    (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                           >> 3U))))));
        bufp->chgCData(oldp+1644,((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))),3);
        bufp->chgBit(oldp+1645,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free))));
        bufp->chgCData(oldp+1646,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_addr),3);
        bufp->chgBit(oldp+1647,((0x7fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                          & (((IData)(1U) 
                                              << (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                             >> 1U)))));
        bufp->chgBit(oldp+1648,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free))));
        bufp->chgCData(oldp+1649,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_addr),3);
        bufp->chgBit(oldp+1650,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                          & (((IData)(1U) 
                                              << (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                             >> 2U)))));
        bufp->chgBit(oldp+1651,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free))));
        bufp->chgCData(oldp+1652,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_addr),3);
        bufp->chgBit(oldp+1653,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                          & (((IData)(1U) 
                                              << (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                             >> 3U)))));
        bufp->chgBit(oldp+1654,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free))));
        bufp->chgCData(oldp+1655,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_addr),3);
        bufp->chgBit(oldp+1656,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                         & (((IData)(1U) 
                                             << (7U 
                                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                    >> 3U))) 
                                            >> 4U)))));
        bufp->chgBit(oldp+1657,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free))));
        bufp->chgCData(oldp+1658,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr),3);
        bufp->chgBit(oldp+1659,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                       & (((IData)(1U) 
                                           << (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                >> 3U))) 
                                          >> 5U)))));
        bufp->chgBit(oldp+1660,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free))));
        bufp->chgCData(oldp+1661,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr),3);
        bufp->chgBit(oldp+1662,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                       & (((IData)(1U) 
                                           << (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                >> 3U))) 
                                          >> 6U)))));
        bufp->chgBit(oldp+1663,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free))));
        bufp->chgCData(oldp+1664,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr),3);
        bufp->chgBit(oldp+1665,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                 & (((IData)(1U) << 
                                     (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                            >> 3U))) 
                                    >> 7U))));
        bufp->chgBit(oldp+1666,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_last));
        bufp->chgCData(oldp+1667,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_hi) 
                                    << 3U) | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_lo) 
                                               << 2U) 
                                              | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_lo)))),4);
        bufp->chgCData(oldp+1668,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state),2);
        bufp->chgCData(oldp+1669,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 3U))),3);
        bufp->chgCData(oldp+1670,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 6U))),3);
        bufp->chgCData(oldp+1671,((0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                           >> 9U))),4);
        bufp->chgCData(oldp+1672,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 0xdU))),3);
        bufp->chgSData(oldp+1673,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                   >> 0x10U)),16);
        bufp->chgBit(oldp+1674,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state))));
        bufp->chgCData(oldp+1675,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_1),3);
        bufp->chgCData(oldp+1676,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_2),3);
        bufp->chgCData(oldp+1677,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_3),4);
        bufp->chgCData(oldp+1678,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_4),3);
        bufp->chgSData(oldp+1679,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_5),16);
        bufp->chgBit(oldp+1680,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state))));
        bufp->chgIData(oldp+1681,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address0_r),32);
        bufp->chgBit(oldp+1682,((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state))));
        bufp->chgIData(oldp+1683,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address1_r),32);
        bufp->chgCData(oldp+1684,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_count),5);
        bufp->chgCData(oldp+1685,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 9U))),3);
        bufp->chgCData(oldp+1686,((0xfU & (((IData)(1U) 
                                            << (7U 
                                                & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))) 
                                           >> 3U))),4);
        bufp->chgBit(oldp+1687,((2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                >> 9U)))));
        bufp->chgCData(oldp+1688,(((0x1eU & (((IData)(1U) 
                                              << (7U 
                                                  & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                     >> 9U))) 
                                             >> 2U)) 
                                   | (2U >= (0xfU & 
                                             (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 9U))))),5);
        bufp->chgBit(oldp+1689,((1U & (((IData)(1U) 
                                        << (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                  >> 9U))) 
                                       >> 6U))));
        bufp->chgBit(oldp+1690,((5U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                >> 9U)))));
        bufp->chgCData(oldp+1691,(((2U & (((IData)(1U) 
                                           << (7U & 
                                               (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                >> 9U))) 
                                          >> 5U)) | 
                                   (5U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))))),2);
        bufp->chgBit(oldp+1692,((1U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 3U)))));
        bufp->chgCData(oldp+1693,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_beats_a),5);
        bufp->chgBit(oldp+1694,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_count))));
        bufp->chgBit(oldp+1695,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__a_first));
        bufp->chgQData(oldp+1696,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address),64);
        bufp->chgBit(oldp+1698,(((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode)) 
                                 | (7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode)))));
        bufp->chgBit(oldp+1699,(((0ULL == (0xffffffff80000000ULL 
                                           & (0x80000000ULL 
                                              ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address))) 
                                 | ((0ULL == (0xffffffffc0000000ULL 
                                              & (0x40000000ULL 
                                                 ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address))) 
                                    | (0ULL == (0xfffffffffffff000ULL 
                                                & (0x1000ULL 
                                                   ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address)))))));
        bufp->chgBit(oldp+1700,((0ULL == (0xc0000000ULL 
                                          & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address))));
        bufp->chgBit(oldp+1701,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_legal));
        bufp->chgCData(oldp+1702,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__source_r),3);
        bufp->chgCData(oldp+1703,((0xffU & ((IData)(1U) 
                                            << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)))),8);
        bufp->chgQData(oldp+1704,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_legal)
                                    ? (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_7)) 
                                        << 0x14U) | (QData)((IData)(
                                                                    (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                                                     >> 0xcU))))
                                    : 1ULL)),52);
        bufp->chgSData(oldp+1706,((0xfffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)),12);
        bufp->chgCData(oldp+1707,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_lo),2);
        bufp->chgCData(oldp+1708,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_hi) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_lo))),2);
        bufp->chgBit(oldp+1709,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__stall));
        bufp->chgBit(oldp+1710,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__xmit));
        bufp->chgCData(oldp+1711,((0xffU & ((IData)(1U) 
                                            << (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                   >> 3U))))),8);
        bufp->chgSData(oldp+1712,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[0]),16);
        bufp->chgSData(oldp+1713,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[1]),16);
        bufp->chgSData(oldp+1714,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[2]),16);
        bufp->chgSData(oldp+1715,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[3]),16);
        bufp->chgSData(oldp+1716,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[4]),16);
        bufp->chgSData(oldp+1717,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[5]),16);
        bufp->chgSData(oldp+1718,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[6]),16);
        bufp->chgSData(oldp+1719,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[7]),16);
        bufp->chgSData(oldp+1720,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data
                                  [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
        bufp->chgCData(oldp+1721,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free),8);
        bufp->chgSData(oldp+1722,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel),9);
        bufp->chgCData(oldp+1723,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+1724,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel))),4);
        bufp->chgBit(oldp+1725,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel) 
                                                >> 4U)))));
        bufp->chgCData(oldp+1726,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+1727,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T))),2);
        bufp->chgBit(oldp+1728,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T) 
                                              >> 2U)))));
        bufp->chgBit(oldp+1729,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T))))));
        bufp->chgCData(oldp+1730,((((IData)((0U != 
                                             (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T) 
                                               >> 2U)))) 
                                    << 1U) | (IData)(
                                                     (0U 
                                                      != 
                                                      (0xaU 
                                                       & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T)))))),2);
        bufp->chgCData(oldp+1731,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                    & ((IData)(1U) 
                                       << (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                 >> 3U))))
                                    ? (0xffU & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                    : 0U)),8);
        bufp->chgSData(oldp+1732,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[0]),16);
        bufp->chgSData(oldp+1733,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[1]),16);
        bufp->chgSData(oldp+1734,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[2]),16);
        bufp->chgSData(oldp+1735,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[3]),16);
        bufp->chgSData(oldp+1736,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[4]),16);
        bufp->chgSData(oldp+1737,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[5]),16);
        bufp->chgSData(oldp+1738,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[6]),16);
        bufp->chgSData(oldp+1739,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[7]),16);
        bufp->chgSData(oldp+1740,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data
                                  [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
        bufp->chgCData(oldp+1741,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free),8);
        bufp->chgSData(oldp+1742,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel),9);
        bufp->chgCData(oldp+1743,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+1744,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel))),4);
        bufp->chgBit(oldp+1745,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel) 
                                                >> 4U)))));
        bufp->chgCData(oldp+1746,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+1747,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T))),2);
        bufp->chgBit(oldp+1748,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T) 
                                              >> 2U)))));
        bufp->chgBit(oldp+1749,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T))))));
        bufp->chgCData(oldp+1750,((((IData)((0U != 
                                             (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T) 
                                               >> 2U)))) 
                                    << 1U) | (IData)(
                                                     (0U 
                                                      != 
                                                      (0xaU 
                                                       & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T)))))),2);
        bufp->chgCData(oldp+1751,(((0x7fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                             & (((IData)(1U) 
                                                 << 
                                                 (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                                >> 1U)))
                                    ? (0xffU & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                    : 0U)),8);
        bufp->chgSData(oldp+1752,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[0]),16);
        bufp->chgSData(oldp+1753,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[1]),16);
        bufp->chgSData(oldp+1754,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[2]),16);
        bufp->chgSData(oldp+1755,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[3]),16);
        bufp->chgSData(oldp+1756,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[4]),16);
        bufp->chgSData(oldp+1757,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[5]),16);
        bufp->chgSData(oldp+1758,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[6]),16);
        bufp->chgSData(oldp+1759,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[7]),16);
        bufp->chgSData(oldp+1760,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data
                                  [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
        bufp->chgCData(oldp+1761,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free),8);
        bufp->chgSData(oldp+1762,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel),9);
        bufp->chgCData(oldp+1763,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+1764,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel))),4);
        bufp->chgBit(oldp+1765,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel) 
                                                >> 4U)))));
        bufp->chgCData(oldp+1766,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+1767,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T))),2);
        bufp->chgBit(oldp+1768,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T) 
                                              >> 2U)))));
        bufp->chgBit(oldp+1769,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T))))));
        bufp->chgCData(oldp+1770,((((IData)((0U != 
                                             (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T) 
                                               >> 2U)))) 
                                    << 1U) | (IData)(
                                                     (0U 
                                                      != 
                                                      (0xaU 
                                                       & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T)))))),2);
        bufp->chgCData(oldp+1771,(((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                             & (((IData)(1U) 
                                                 << 
                                                 (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                                >> 2U)))
                                    ? (0xffU & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                    : 0U)),8);
        bufp->chgSData(oldp+1772,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[0]),16);
        bufp->chgSData(oldp+1773,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[1]),16);
        bufp->chgSData(oldp+1774,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[2]),16);
        bufp->chgSData(oldp+1775,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[3]),16);
        bufp->chgSData(oldp+1776,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[4]),16);
        bufp->chgSData(oldp+1777,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[5]),16);
        bufp->chgSData(oldp+1778,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[6]),16);
        bufp->chgSData(oldp+1779,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[7]),16);
        bufp->chgSData(oldp+1780,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data
                                  [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
        bufp->chgCData(oldp+1781,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free),8);
        bufp->chgSData(oldp+1782,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel),9);
        bufp->chgCData(oldp+1783,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+1784,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel))),4);
        bufp->chgBit(oldp+1785,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel) 
                                                >> 4U)))));
        bufp->chgCData(oldp+1786,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+1787,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T))),2);
        bufp->chgBit(oldp+1788,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T) 
                                              >> 2U)))));
        bufp->chgBit(oldp+1789,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T))))));
        bufp->chgCData(oldp+1790,((((IData)((0U != 
                                             (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T) 
                                               >> 2U)))) 
                                    << 1U) | (IData)(
                                                     (0U 
                                                      != 
                                                      (0xaU 
                                                       & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T)))))),2);
        bufp->chgCData(oldp+1791,(((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                             & (((IData)(1U) 
                                                 << 
                                                 (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                                >> 3U)))
                                    ? (0xffU & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                    : 0U)),8);
        bufp->chgSData(oldp+1792,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[0]),16);
        bufp->chgSData(oldp+1793,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[1]),16);
        bufp->chgSData(oldp+1794,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[2]),16);
        bufp->chgSData(oldp+1795,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[3]),16);
        bufp->chgSData(oldp+1796,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[4]),16);
        bufp->chgSData(oldp+1797,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[5]),16);
        bufp->chgSData(oldp+1798,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[6]),16);
        bufp->chgSData(oldp+1799,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[7]),16);
        bufp->chgSData(oldp+1800,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data
                                  [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
        bufp->chgCData(oldp+1801,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free),8);
        bufp->chgSData(oldp+1802,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel),9);
        bufp->chgCData(oldp+1803,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+1804,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel))),4);
        bufp->chgBit(oldp+1805,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel) 
                                                >> 4U)))));
        bufp->chgCData(oldp+1806,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+1807,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T))),2);
        bufp->chgBit(oldp+1808,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T) 
                                              >> 2U)))));
        bufp->chgBit(oldp+1809,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T))))));
        bufp->chgCData(oldp+1810,((((IData)((0U != 
                                             (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T) 
                                               >> 2U)))) 
                                    << 1U) | (IData)(
                                                     (0U 
                                                      != 
                                                      (0xaU 
                                                       & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T)))))),2);
        bufp->chgCData(oldp+1811,(((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                            & (((IData)(1U) 
                                                << 
                                                (7U 
                                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                    >> 3U))) 
                                               >> 4U)))
                                    ? (0xffU & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                    : 0U)),8);
        bufp->chgSData(oldp+1812,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[0]),16);
        bufp->chgSData(oldp+1813,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[1]),16);
        bufp->chgSData(oldp+1814,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[2]),16);
        bufp->chgSData(oldp+1815,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[3]),16);
        bufp->chgSData(oldp+1816,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[4]),16);
        bufp->chgSData(oldp+1817,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[5]),16);
        bufp->chgSData(oldp+1818,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[6]),16);
        bufp->chgSData(oldp+1819,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[7]),16);
        bufp->chgSData(oldp+1820,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                  [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
        bufp->chgCData(oldp+1821,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free),8);
        bufp->chgSData(oldp+1822,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel),9);
        bufp->chgCData(oldp+1823,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+1824,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel))),4);
        bufp->chgBit(oldp+1825,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel) 
                                                >> 4U)))));
        bufp->chgCData(oldp+1826,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+1827,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T))),2);
        bufp->chgBit(oldp+1828,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T) 
                                              >> 2U)))));
        bufp->chgBit(oldp+1829,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T))))));
        bufp->chgCData(oldp+1830,((((IData)((0U != 
                                             (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T) 
                                               >> 2U)))) 
                                    << 1U) | (IData)(
                                                     (0U 
                                                      != 
                                                      (0xaU 
                                                       & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T)))))),2);
        bufp->chgCData(oldp+1831,(((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                          & (((IData)(1U) 
                                              << (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                             >> 5U)))
                                    ? (0xffU & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                    : 0U)),8);
        bufp->chgSData(oldp+1832,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[0]),16);
        bufp->chgSData(oldp+1833,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[1]),16);
        bufp->chgSData(oldp+1834,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[2]),16);
        bufp->chgSData(oldp+1835,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[3]),16);
        bufp->chgSData(oldp+1836,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[4]),16);
        bufp->chgSData(oldp+1837,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[5]),16);
        bufp->chgSData(oldp+1838,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[6]),16);
        bufp->chgSData(oldp+1839,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[7]),16);
        bufp->chgSData(oldp+1840,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                  [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
        bufp->chgCData(oldp+1841,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free),8);
        bufp->chgSData(oldp+1842,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel),9);
        bufp->chgCData(oldp+1843,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+1844,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel))),4);
        bufp->chgBit(oldp+1845,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel) 
                                                >> 4U)))));
        bufp->chgCData(oldp+1846,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+1847,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T))),2);
        bufp->chgBit(oldp+1848,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T) 
                                              >> 2U)))));
        bufp->chgBit(oldp+1849,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T))))));
        bufp->chgCData(oldp+1850,((((IData)((0U != 
                                             (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T) 
                                               >> 2U)))) 
                                    << 1U) | (IData)(
                                                     (0U 
                                                      != 
                                                      (0xaU 
                                                       & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T)))))),2);
        bufp->chgCData(oldp+1851,(((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                          & (((IData)(1U) 
                                              << (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                             >> 6U)))
                                    ? (0xffU & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                    : 0U)),8);
        bufp->chgSData(oldp+1852,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[0]),16);
        bufp->chgSData(oldp+1853,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[1]),16);
        bufp->chgSData(oldp+1854,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[2]),16);
        bufp->chgSData(oldp+1855,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[3]),16);
        bufp->chgSData(oldp+1856,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[4]),16);
        bufp->chgSData(oldp+1857,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[5]),16);
        bufp->chgSData(oldp+1858,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[6]),16);
        bufp->chgSData(oldp+1859,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[7]),16);
        bufp->chgSData(oldp+1860,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                  [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
        bufp->chgCData(oldp+1861,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free),8);
        bufp->chgSData(oldp+1862,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel),9);
        bufp->chgCData(oldp+1863,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+1864,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel))),4);
        bufp->chgBit(oldp+1865,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel) 
                                                >> 4U)))));
        bufp->chgCData(oldp+1866,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+1867,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T))),2);
        bufp->chgBit(oldp+1868,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T) 
                                              >> 2U)))));
        bufp->chgBit(oldp+1869,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T))))));
        bufp->chgCData(oldp+1870,((((IData)((0U != 
                                             (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T) 
                                               >> 2U)))) 
                                    << 1U) | (IData)(
                                                     (0U 
                                                      != 
                                                      (0xaU 
                                                       & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T)))))),2);
        bufp->chgCData(oldp+1871,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                    & (((IData)(1U) 
                                        << (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                  >> 3U))) 
                                       >> 7U)) ? (0xffU 
                                                  & ((IData)(1U) 
                                                     << 
                                                     (7U 
                                                      & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                    : 0U)),8);
        bufp->chgCData(oldp+1872,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__state),4);
        bufp->chgIData(oldp+1873,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__shift),32);
        bufp->chgBit(oldp+1874,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode))));
        bufp->chgBit(oldp+1875,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__state))));
        bufp->chgWData(oldp+1876,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide),95);
        bufp->chgBit(oldp+1879,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_last));
        bufp->chgBit(oldp+1880,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_ready));
        bufp->chgCData(oldp+1881,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_bits_opcode),3);
        bufp->chgCData(oldp+1882,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__state),2);
        bufp->chgCData(oldp+1883,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 3U))),3);
        bufp->chgCData(oldp+1884,((0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                           >> 9U))),4);
        bufp->chgBit(oldp+1885,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__state))));
        bufp->chgCData(oldp+1886,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__r_1),3);
        bufp->chgCData(oldp+1887,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_count),5);
        bufp->chgCData(oldp+1888,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 9U))),3);
        bufp->chgCData(oldp+1889,((0xfU & (((IData)(1U) 
                                            << (7U 
                                                & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))) 
                                           >> 3U))),4);
        bufp->chgBit(oldp+1890,((2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                >> 9U)))));
        bufp->chgCData(oldp+1891,(((0x1eU & (((IData)(1U) 
                                              << (7U 
                                                  & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                     >> 9U))) 
                                             >> 2U)) 
                                   | (2U >= (0xfU & 
                                             (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 9U))))),5);
        bufp->chgBit(oldp+1892,((1U & (((IData)(1U) 
                                        << (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                  >> 9U))) 
                                       >> 6U))));
        bufp->chgBit(oldp+1893,((5U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                >> 9U)))));
        bufp->chgCData(oldp+1894,(((2U & (((IData)(1U) 
                                           << (7U & 
                                               (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                >> 9U))) 
                                          >> 5U)) | 
                                   (5U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))))),2);
        bufp->chgBit(oldp+1895,((1U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 3U)))));
        bufp->chgCData(oldp+1896,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_beats_a),5);
        bufp->chgBit(oldp+1897,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_count))));
        bufp->chgBit(oldp+1898,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_bits_opcode) 
                                          >> 2U)))));
        bufp->chgBit(oldp+1899,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__xmit));
        bufp->chgCData(oldp+1900,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract__DOT__state),4);
        bufp->chgBit(oldp+1901,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_bits_opcode))));
        bufp->chgBit(oldp+1902,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract__DOT__state))));
        bufp->chgBit(oldp+1903,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free))));
        bufp->chgSData(oldp+1904,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_data),16);
        bufp->chgCData(oldp+1905,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr),3);
        bufp->chgCData(oldp+1906,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state),2);
        bufp->chgCData(oldp+1907,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 3U))),3);
        bufp->chgCData(oldp+1908,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 6U))),3);
        bufp->chgCData(oldp+1909,((0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                           >> 9U))),4);
        bufp->chgSData(oldp+1910,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                   >> 0x10U)),16);
        bufp->chgBit(oldp+1911,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state))));
        bufp->chgCData(oldp+1912,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_1),3);
        bufp->chgCData(oldp+1913,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_2),3);
        bufp->chgCData(oldp+1914,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_3),4);
        bufp->chgSData(oldp+1915,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_5),16);
        bufp->chgBit(oldp+1916,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state))));
        bufp->chgIData(oldp+1917,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address0_r),32);
        bufp->chgBit(oldp+1918,((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state))));
        bufp->chgIData(oldp+1919,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address1_r),32);
        bufp->chgCData(oldp+1920,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last_count),5);
        bufp->chgCData(oldp+1921,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 9U))),3);
        bufp->chgCData(oldp+1922,((0xfU & (((IData)(1U) 
                                            << (7U 
                                                & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))) 
                                           >> 3U))),4);
        bufp->chgBit(oldp+1923,((2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                >> 9U)))));
        bufp->chgCData(oldp+1924,(((0x1eU & (((IData)(1U) 
                                              << (7U 
                                                  & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                     >> 9U))) 
                                             >> 2U)) 
                                   | (2U >= (0xfU & 
                                             (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 9U))))),5);
        bufp->chgCData(oldp+1925,((0x1fU & ((IData)(2U) 
                                            + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___q_last_beats_c_T_1)))),5);
        bufp->chgBit(oldp+1926,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last_count))));
        bufp->chgBit(oldp+1927,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last));
        bufp->chgBit(oldp+1928,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__c_first));
        bufp->chgQData(oldp+1929,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address),64);
        bufp->chgBit(oldp+1931,(((0ULL == (0xffffffff80000000ULL 
                                           & (0x80000000ULL 
                                              ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address))) 
                                 | ((0ULL == (0xffffffffc0000000ULL 
                                              & (0x40000000ULL 
                                                 ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address))) 
                                    | (0ULL == (0xfffffffffffff000ULL 
                                                & (0x1000ULL 
                                                   ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address)))))));
        bufp->chgBit(oldp+1932,((0ULL == (0xc0000000ULL 
                                          & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address))));
        bufp->chgBit(oldp+1933,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_legal));
        bufp->chgBit(oldp+1934,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_release));
        bufp->chgBit(oldp+1935,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_release)) 
                                       | (0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free))))));
        bufp->chgCData(oldp+1936,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__source_r),3);
        bufp->chgQData(oldp+1937,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_legal)
                                    ? (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___GEN_7)) 
                                        << 0x14U) | (QData)((IData)(
                                                                    (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___GEN_6 
                                                                     >> 0xcU))))
                                    : 1ULL)),52);
        bufp->chgSData(oldp+1939,((0xfffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___GEN_6)),12);
        bufp->chgBit(oldp+1940,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__stall));
        bufp->chgBit(oldp+1941,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__xmit));
        bufp->chgSData(oldp+1942,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[0]),16);
        bufp->chgSData(oldp+1943,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[1]),16);
        bufp->chgSData(oldp+1944,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[2]),16);
        bufp->chgSData(oldp+1945,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[3]),16);
        bufp->chgSData(oldp+1946,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[4]),16);
        bufp->chgSData(oldp+1947,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[5]),16);
        bufp->chgSData(oldp+1948,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[6]),16);
        bufp->chgSData(oldp+1949,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[7]),16);
        bufp->chgSData(oldp+1950,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data
                                  [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
        bufp->chgCData(oldp+1951,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free),8);
        bufp->chgSData(oldp+1952,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel),9);
        bufp->chgCData(oldp+1953,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+1954,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel))),4);
        bufp->chgBit(oldp+1955,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel) 
                                                >> 4U)))));
        bufp->chgCData(oldp+1956,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+1957,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T))),2);
        bufp->chgBit(oldp+1958,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T) 
                                              >> 2U)))));
        bufp->chgBit(oldp+1959,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T))))));
        bufp->chgCData(oldp+1960,((((IData)((0U != 
                                             (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T) 
                                               >> 2U)))) 
                                    << 1U) | (IData)(
                                                     (0U 
                                                      != 
                                                      (0xaU 
                                                       & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T)))))),2);
        bufp->chgCData(oldp+1961,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___io_a_tlSource_valid_T_2) 
                                    & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode)))
                                    ? (0xffU & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                    : 0U)),8);
        bufp->chgBit(oldp+1962,((0U != vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free)));
        bufp->chgSData(oldp+1963,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_data),16);
        bufp->chgCData(oldp+1964,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_addr),5);
        bufp->chgCData(oldp+1965,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__state),2);
        bufp->chgCData(oldp+1966,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 3U))),3);
        bufp->chgCData(oldp+1967,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 6U))),3);
        bufp->chgCData(oldp+1968,((0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                           >> 9U))),4);
        bufp->chgCData(oldp+1969,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 0xdU))),3);
        bufp->chgSData(oldp+1970,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                   >> 0x10U)),16);
        bufp->chgBit(oldp+1971,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__state))));
        bufp->chgCData(oldp+1972,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_1),3);
        bufp->chgCData(oldp+1973,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_2),3);
        bufp->chgCData(oldp+1974,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_3),4);
        bufp->chgCData(oldp+1975,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_4),3);
        bufp->chgSData(oldp+1976,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_5),16);
        bufp->chgBit(oldp+1977,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__state))));
        bufp->chgSData(oldp+1978,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_sink_r),16);
        bufp->chgBit(oldp+1979,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_grant));
        bufp->chgCData(oldp+1980,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_count),5);
        bufp->chgCData(oldp+1981,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 9U))),3);
        bufp->chgCData(oldp+1982,((0xfU & (((IData)(1U) 
                                            << (7U 
                                                & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))) 
                                           >> 3U))),4);
        bufp->chgBit(oldp+1983,((2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                >> 9U)))));
        bufp->chgCData(oldp+1984,(((0x1eU & (((IData)(1U) 
                                              << (7U 
                                                  & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                     >> 9U))) 
                                             >> 2U)) 
                                   | (2U >= (0xfU & 
                                             (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 9U))))),5);
        bufp->chgBit(oldp+1985,(((4U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 3U))) 
                                 | (5U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                 >> 3U))))));
        bufp->chgCData(oldp+1986,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_beats_d),5);
        bufp->chgBit(oldp+1987,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_count))));
        bufp->chgBit(oldp+1988,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last));
        bufp->chgBit(oldp+1989,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__d_first));
        bufp->chgCData(oldp+1990,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last)
                                    ? 0U : 2U)),2);
        bufp->chgBit(oldp+1991,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_grant)) 
                                       | (0U != vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free)))));
        bufp->chgCData(oldp+1992,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__sink_r),5);
        bufp->chgBit(oldp+1993,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__stall));
        bufp->chgBit(oldp+1994,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__xmit));
        bufp->chgSData(oldp+1995,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[0]),16);
        bufp->chgSData(oldp+1996,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[1]),16);
        bufp->chgSData(oldp+1997,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[2]),16);
        bufp->chgSData(oldp+1998,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[3]),16);
        bufp->chgSData(oldp+1999,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[4]),16);
        bufp->chgSData(oldp+2000,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[5]),16);
        bufp->chgSData(oldp+2001,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[6]),16);
        bufp->chgSData(oldp+2002,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[7]),16);
        bufp->chgSData(oldp+2003,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[8]),16);
        bufp->chgSData(oldp+2004,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[9]),16);
        bufp->chgSData(oldp+2005,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[10]),16);
        bufp->chgSData(oldp+2006,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[11]),16);
        bufp->chgSData(oldp+2007,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[12]),16);
        bufp->chgSData(oldp+2008,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[13]),16);
        bufp->chgSData(oldp+2009,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[14]),16);
        bufp->chgSData(oldp+2010,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[15]),16);
        bufp->chgSData(oldp+2011,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[16]),16);
        bufp->chgSData(oldp+2012,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[17]),16);
        bufp->chgSData(oldp+2013,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[18]),16);
        bufp->chgSData(oldp+2014,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[19]),16);
        bufp->chgSData(oldp+2015,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[20]),16);
        bufp->chgSData(oldp+2016,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[21]),16);
        bufp->chgSData(oldp+2017,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[22]),16);
        bufp->chgSData(oldp+2018,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[23]),16);
        bufp->chgSData(oldp+2019,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[24]),16);
        bufp->chgSData(oldp+2020,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[25]),16);
        bufp->chgSData(oldp+2021,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[26]),16);
        bufp->chgSData(oldp+2022,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[27]),16);
        bufp->chgSData(oldp+2023,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[28]),16);
        bufp->chgSData(oldp+2024,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[29]),16);
        bufp->chgSData(oldp+2025,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[30]),16);
        bufp->chgSData(oldp+2026,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[31]),16);
        bufp->chgSData(oldp+2027,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data
                                  [0U]),16);
        bufp->chgIData(oldp+2028,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free),32);
        bufp->chgQData(oldp+2029,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel),33);
        bufp->chgSData(oldp+2031,((0xffffU & (IData)(
                                                     (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel 
                                                      >> 0x10U)))),16);
        bufp->chgSData(oldp+2032,((0xffffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel))),16);
        bufp->chgBit(oldp+2033,((0U != (0xffffU & (IData)(
                                                          (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel 
                                                           >> 0x10U))))));
        bufp->chgCData(oldp+2034,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T) 
                                            >> 8U))),8);
        bufp->chgCData(oldp+2035,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T))),8);
        bufp->chgBit(oldp+2036,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T) 
                                                 >> 8U)))));
        bufp->chgCData(oldp+2037,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+2038,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1))),4);
        bufp->chgBit(oldp+2039,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1) 
                                                >> 4U)))));
        bufp->chgCData(oldp+2040,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+2041,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2))),2);
        bufp->chgBit(oldp+2042,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2) 
                                              >> 2U)))));
        bufp->chgBit(oldp+2043,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2))))));
        bufp->chgCData(oldp+2044,((((IData)((0U != 
                                             (0xffU 
                                              & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T) 
                                                 >> 8U)))) 
                                    << 3U) | (((IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1) 
                                                            >> 4U)))) 
                                               << 2U) 
                                              | (((IData)(
                                                          (0U 
                                                           != 
                                                           (3U 
                                                            & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2) 
                                                               >> 2U)))) 
                                                  << 1U) 
                                                 | (IData)(
                                                           (0U 
                                                            != 
                                                            (0xaU 
                                                             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2)))))))),4);
        bufp->chgSData(oldp+2045,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                   >> 0x10U)),16);
        bufp->chgIData(oldp+2046,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[3U] 
                                                << 0x10U) 
                                               | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                                  >> 0x10U)))),20);
        bufp->chgIData(oldp+2047,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                                << 4U) 
                                               | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                                  >> 0x1cU)))),20);
        bufp->chgIData(oldp+2048,((0xfffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                               >> 8U))),20);
        bufp->chgIData(oldp+2049,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                                << 0xcU) 
                                               | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U] 
                                                  >> 0x14U)))),20);
        bufp->chgIData(oldp+2050,((0xfffffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U])),20);
        bufp->chgIData(oldp+2051,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[3U] 
                                                << 0x10U) 
                                               | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                                  >> 0x10U)))),20);
        bufp->chgIData(oldp+2052,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                                << 4U) 
                                               | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                                  >> 0x1cU)))),20);
        bufp->chgIData(oldp+2053,((0xfffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                               >> 8U))),20);
        bufp->chgIData(oldp+2054,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                                << 0xcU) 
                                               | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U] 
                                                  >> 0x14U)))),20);
        bufp->chgIData(oldp+2055,((0xfffffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U])),20);
        bufp->chgBit(oldp+2056,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q_io_deq_ready));
        bufp->chgBit(oldp+2057,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_0));
        bufp->chgIData(oldp+2058,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_data),32);
        bufp->chgBit(oldp+2059,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_last));
        bufp->chgCData(oldp+2060,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_beats),7);
        bufp->chgBit(oldp+2061,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q_io_deq_ready));
        bufp->chgBit(oldp+2062,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_0));
        bufp->chgIData(oldp+2063,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_data),32);
        bufp->chgBit(oldp+2064,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_last));
        bufp->chgCData(oldp+2065,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_beats),7);
        bufp->chgBit(oldp+2066,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q_io_deq_ready));
        bufp->chgBit(oldp+2067,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_0));
        bufp->chgIData(oldp+2068,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_data),32);
        bufp->chgBit(oldp+2069,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_last));
        bufp->chgCData(oldp+2070,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_beats),7);
        bufp->chgBit(oldp+2071,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q_io_deq_ready));
        bufp->chgBit(oldp+2072,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_0));
        bufp->chgIData(oldp+2073,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_data),32);
        bufp->chgBit(oldp+2074,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_last));
        bufp->chgCData(oldp+2075,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_beats),7);
        bufp->chgBit(oldp+2076,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_1)))));
        bufp->chgBit(oldp+2077,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q_io_deq_ready));
        bufp->chgBit(oldp+2078,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_0));
        bufp->chgIData(oldp+2079,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_data),32);
        bufp->chgBit(oldp+2080,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_last));
        bufp->chgCData(oldp+2081,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_beats),7);
        bufp->chgBit(oldp+2082,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_1)))));
        bufp->chgBit(oldp+2083,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_0) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow))));
        bufp->chgBit(oldp+2084,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed))));
        bufp->chgBit(oldp+2085,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_0));
        bufp->chgIData(oldp+2086,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_data),32);
        bufp->chgBit(oldp+2087,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_last));
        bufp->chgCData(oldp+2088,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_beats),7);
        bufp->chgBit(oldp+2089,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_1)))));
        bufp->chgBit(oldp+2090,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_0) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_1))));
        bufp->chgBit(oldp+2091,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                       >> 1U))));
        bufp->chgBit(oldp+2092,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_0));
        bufp->chgIData(oldp+2093,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_data),32);
        bufp->chgBit(oldp+2094,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_last));
        bufp->chgCData(oldp+2095,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_beats),7);
        bufp->chgBit(oldp+2096,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_1)))));
        bufp->chgBit(oldp+2097,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_0) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_2))));
        bufp->chgBit(oldp+2098,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                       >> 2U))));
        bufp->chgBit(oldp+2099,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_0));
        bufp->chgIData(oldp+2100,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_data),32);
        bufp->chgBit(oldp+2101,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_last));
        bufp->chgCData(oldp+2102,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_beats),7);
        bufp->chgBit(oldp+2103,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_1)))));
        bufp->chgBit(oldp+2104,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_0) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_3))));
        bufp->chgBit(oldp+2105,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                       >> 3U))));
        bufp->chgBit(oldp+2106,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_0));
        bufp->chgIData(oldp+2107,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_data),32);
        bufp->chgBit(oldp+2108,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_last));
        bufp->chgCData(oldp+2109,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_beats),7);
        bufp->chgBit(oldp+2110,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_1)))));
        bufp->chgBit(oldp+2111,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_0) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_4))));
        bufp->chgBit(oldp+2112,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                       >> 4U))));
        bufp->chgBit(oldp+2113,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_0));
        bufp->chgIData(oldp+2114,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_data),32);
        bufp->chgBit(oldp+2115,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_last));
        bufp->chgCData(oldp+2116,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_beats),7);
        bufp->chgBit(oldp+2117,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_1)))));
        bufp->chgIData(oldp+2118,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ_io_enq_bits_data),32);
        bufp->chgBit(oldp+2119,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ_io_deq_ready));
        bufp->chgBit(oldp+2120,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_0));
        bufp->chgIData(oldp+2121,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_data),32);
        bufp->chgBit(oldp+2122,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_last));
        bufp->chgCData(oldp+2123,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_beats),7);
        bufp->chgIData(oldp+2124,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_a),20);
        bufp->chgIData(oldp+2125,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_b),20);
        bufp->chgIData(oldp+2126,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_c),20);
        bufp->chgIData(oldp+2127,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_d),20);
        bufp->chgIData(oldp+2128,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_e),20);
        bufp->chgIData(oldp+2129,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_a),20);
        bufp->chgIData(oldp+2130,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_b),20);
        bufp->chgIData(oldp+2131,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_c),20);
        bufp->chgIData(oldp+2132,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_d),20);
        bufp->chgIData(oldp+2133,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_e),20);
        bufp->chgBit(oldp+2134,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first));
        bufp->chgIData(oldp+2135,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_delta),21);
        bufp->chgBit(oldp+2136,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow));
        bufp->chgBit(oldp+2137,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_1));
        bufp->chgIData(oldp+2138,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_delta_1),21);
        bufp->chgBit(oldp+2139,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_1));
        bufp->chgBit(oldp+2140,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_2));
        bufp->chgIData(oldp+2141,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_delta_2),21);
        bufp->chgBit(oldp+2142,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_2));
        bufp->chgBit(oldp+2143,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_3));
        bufp->chgIData(oldp+2144,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_delta_3),21);
        bufp->chgBit(oldp+2145,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_3));
        bufp->chgBit(oldp+2146,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_4));
        bufp->chgIData(oldp+2147,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_delta_4),21);
        bufp->chgBit(oldp+2148,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_4));
        bufp->chgIData(oldp+2149,((0x7ffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_9 
                                               >> 1U))),19);
        bufp->chgIData(oldp+2150,((0xfffffU & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1))),20);
        bufp->chgCData(oldp+2151,((0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1 
                                               >> 0xfU)))),5);
        bufp->chgSData(oldp+2152,((0xfffeU & ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1) 
                                              << 1U))),16);
        bufp->chgBit(oldp+2153,((0U != (0x1fU & (~ 
                                                 (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1 
                                                  >> 0xfU))))));
        bufp->chgCData(oldp+2154,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1) 
                                            >> 8U))),8);
        bufp->chgCData(oldp+2155,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1))),8);
        bufp->chgBit(oldp+2156,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1) 
                                                 >> 8U)))));
        bufp->chgCData(oldp+2157,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+2158,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2))),4);
        bufp->chgBit(oldp+2159,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2) 
                                                >> 4U)))));
        bufp->chgCData(oldp+2160,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+2161,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3))),2);
        bufp->chgBit(oldp+2162,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                              >> 2U)))));
        bufp->chgBit(oldp+2163,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3))))));
        bufp->chgIData(oldp+2164,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_a 
                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_9 
                                      >> 1U))),20);
        bufp->chgIData(oldp+2165,((0x7ffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_20 
                                               >> 1U))),19);
        bufp->chgIData(oldp+2166,((0xfffffU & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3))),20);
        bufp->chgCData(oldp+2167,((0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3 
                                               >> 0xfU)))),5);
        bufp->chgSData(oldp+2168,((0xfffeU & ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3) 
                                              << 1U))),16);
        bufp->chgBit(oldp+2169,((0U != (0x1fU & (~ 
                                                 (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3 
                                                  >> 0xfU))))));
        bufp->chgCData(oldp+2170,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6) 
                                            >> 8U))),8);
        bufp->chgCData(oldp+2171,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6))),8);
        bufp->chgBit(oldp+2172,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6) 
                                                 >> 8U)))));
        bufp->chgCData(oldp+2173,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+2174,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7))),4);
        bufp->chgBit(oldp+2175,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7) 
                                                >> 4U)))));
        bufp->chgCData(oldp+2176,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+2177,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8))),2);
        bufp->chgBit(oldp+2178,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8) 
                                              >> 2U)))));
        bufp->chgBit(oldp+2179,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8))))));
        bufp->chgIData(oldp+2180,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_b 
                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_20 
                                      >> 1U))),20);
        bufp->chgIData(oldp+2181,((0x7ffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_31 
                                               >> 1U))),19);
        bufp->chgIData(oldp+2182,((0xfffffU & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5))),20);
        bufp->chgCData(oldp+2183,((0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5 
                                               >> 0xfU)))),5);
        bufp->chgSData(oldp+2184,((0xfffeU & ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5) 
                                              << 1U))),16);
        bufp->chgBit(oldp+2185,((0U != (0x1fU & (~ 
                                                 (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5 
                                                  >> 0xfU))))));
        bufp->chgCData(oldp+2186,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11) 
                                            >> 8U))),8);
        bufp->chgCData(oldp+2187,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11))),8);
        bufp->chgBit(oldp+2188,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11) 
                                                 >> 8U)))));
        bufp->chgCData(oldp+2189,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+2190,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12))),4);
        bufp->chgBit(oldp+2191,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12) 
                                                >> 4U)))));
        bufp->chgCData(oldp+2192,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+2193,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13))),2);
        bufp->chgBit(oldp+2194,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                              >> 2U)))));
        bufp->chgBit(oldp+2195,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13))))));
        bufp->chgIData(oldp+2196,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_c 
                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_31 
                                      >> 1U))),20);
        bufp->chgIData(oldp+2197,((0x7ffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_42 
                                               >> 1U))),19);
        bufp->chgIData(oldp+2198,((0xfffffU & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7))),20);
        bufp->chgCData(oldp+2199,((0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7 
                                               >> 0xfU)))),5);
        bufp->chgSData(oldp+2200,((0xfffeU & ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7) 
                                              << 1U))),16);
        bufp->chgBit(oldp+2201,((0U != (0x1fU & (~ 
                                                 (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7 
                                                  >> 0xfU))))));
        bufp->chgCData(oldp+2202,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16) 
                                            >> 8U))),8);
        bufp->chgCData(oldp+2203,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16))),8);
        bufp->chgBit(oldp+2204,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16) 
                                                 >> 8U)))));
        bufp->chgCData(oldp+2205,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+2206,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17))),4);
        bufp->chgBit(oldp+2207,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17) 
                                                >> 4U)))));
        bufp->chgCData(oldp+2208,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+2209,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18))),2);
        bufp->chgBit(oldp+2210,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18) 
                                              >> 2U)))));
        bufp->chgBit(oldp+2211,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18))))));
        bufp->chgIData(oldp+2212,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_d 
                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_42 
                                      >> 1U))),20);
        bufp->chgIData(oldp+2213,((0x7ffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_53 
                                               >> 1U))),19);
        bufp->chgIData(oldp+2214,((0xfffffU & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9))),20);
        bufp->chgCData(oldp+2215,((0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9 
                                               >> 0xfU)))),5);
        bufp->chgSData(oldp+2216,((0xfffeU & ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9) 
                                              << 1U))),16);
        bufp->chgBit(oldp+2217,((0U != (0x1fU & (~ 
                                                 (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9 
                                                  >> 0xfU))))));
        bufp->chgCData(oldp+2218,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21) 
                                            >> 8U))),8);
        bufp->chgCData(oldp+2219,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21))),8);
        bufp->chgBit(oldp+2220,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21) 
                                                 >> 8U)))));
        bufp->chgCData(oldp+2221,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22) 
                                           >> 4U))),4);
        bufp->chgCData(oldp+2222,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22))),4);
        bufp->chgBit(oldp+2223,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22) 
                                                >> 4U)))));
        bufp->chgCData(oldp+2224,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                         >> 2U))),2);
        bufp->chgCData(oldp+2225,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23))),2);
        bufp->chgBit(oldp+2226,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                              >> 2U)))));
        bufp->chgBit(oldp+2227,((IData)((0U != (0xaU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23))))));
        bufp->chgIData(oldp+2228,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_e 
                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_53 
                                      >> 1U))),20);
        bufp->chgSData(oldp+2229,((5U | (((IData)((0U 
                                                   != 
                                                   (0x1fU 
                                                    & (~ 
                                                       (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1 
                                                        >> 0xfU))))) 
                                          << 0xbU) 
                                         | (((IData)(
                                                     (0U 
                                                      != 
                                                      (0xffU 
                                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1) 
                                                          >> 8U)))) 
                                             << 0xaU) 
                                            | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0xfU 
                                                          & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2) 
                                                             >> 4U)))) 
                                                << 9U) 
                                               | (((IData)(
                                                           (0U 
                                                            != 
                                                            (3U 
                                                             & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                                                >> 2U)))) 
                                                   << 8U) 
                                                  | (0x80U 
                                                     & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                                         << 4U) 
                                                        | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                                           << 6U))))))))),12);
        bufp->chgSData(oldp+2230,((((IData)((0U != 
                                             (0x1fU 
                                              & (~ 
                                                 (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5 
                                                  >> 0xfU))))) 
                                    << 9U) | (((IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11) 
                                                            >> 8U)))) 
                                               << 8U) 
                                              | (((IData)(
                                                          (0U 
                                                           != 
                                                           (0xfU 
                                                            & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12) 
                                                               >> 4U)))) 
                                                  << 7U) 
                                                 | (((IData)(
                                                             (0U 
                                                              != 
                                                              (3U 
                                                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                                                  >> 2U)))) 
                                                     << 6U) 
                                                    | ((0x20U 
                                                        & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                                            << 2U) 
                                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                                              << 4U))) 
                                                       | (((IData)(
                                                                   (0U 
                                                                    != 
                                                                    (0x1fU 
                                                                     & (~ 
                                                                        (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3 
                                                                         >> 0xfU))))) 
                                                           << 4U) 
                                                          | (((IData)(
                                                                      (0U 
                                                                       != 
                                                                       (0xffU 
                                                                        & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6) 
                                                                           >> 8U)))) 
                                                              << 3U) 
                                                             | (((IData)(
                                                                         (0U 
                                                                          != 
                                                                          (0xfU 
                                                                           & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7) 
                                                                              >> 4U)))) 
                                                                 << 2U) 
                                                                | (((IData)(
                                                                            (0U 
                                                                             != 
                                                                             (3U 
                                                                              & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8) 
                                                                                >> 2U)))) 
                                                                    << 1U) 
                                                                   | (IData)(
                                                                             (0U 
                                                                              != 
                                                                              (0xaU 
                                                                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8)))))))))))))),10);
        bufp->chgSData(oldp+2231,((((IData)((0U != 
                                             (0x1fU 
                                              & (~ 
                                                 (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9 
                                                  >> 0xfU))))) 
                                    << 9U) | (((IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21) 
                                                            >> 8U)))) 
                                               << 8U) 
                                              | (((IData)(
                                                          (0U 
                                                           != 
                                                           (0xfU 
                                                            & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22) 
                                                               >> 4U)))) 
                                                  << 7U) 
                                                 | (((IData)(
                                                             (0U 
                                                              != 
                                                              (3U 
                                                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                                                  >> 2U)))) 
                                                     << 6U) 
                                                    | ((0x20U 
                                                        & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                                            << 2U) 
                                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                                              << 4U))) 
                                                       | (((IData)(
                                                                   (0U 
                                                                    != 
                                                                    (0x1fU 
                                                                     & (~ 
                                                                        (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7 
                                                                         >> 0xfU))))) 
                                                           << 4U) 
                                                          | (((IData)(
                                                                      (0U 
                                                                       != 
                                                                       (0xffU 
                                                                        & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16) 
                                                                           >> 8U)))) 
                                                              << 3U) 
                                                             | (((IData)(
                                                                         (0U 
                                                                          != 
                                                                          (0xfU 
                                                                           & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17) 
                                                                              >> 4U)))) 
                                                                 << 2U) 
                                                                | (((IData)(
                                                                            (0U 
                                                                             != 
                                                                             (3U 
                                                                              & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18) 
                                                                                >> 2U)))) 
                                                                    << 1U) 
                                                                   | (IData)(
                                                                             (0U 
                                                                              != 
                                                                              (0xaU 
                                                                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18)))))))))))))),10);
        bufp->chgIData(oldp+2232,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__header_hi),20);
        bufp->chgCData(oldp+2233,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__xmit),2);
        bufp->chgBit(oldp+2234,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__xmit))));
        bufp->chgBit(oldp+2235,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowReturn));
        bufp->chgBit(oldp+2236,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__f_valid));
        bufp->chgCData(oldp+2237,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__requests),6);
        bufp->chgCData(oldp+2238,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_last) 
                                    << 5U) | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_last) 
                                               << 4U) 
                                              | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_last) 
                                                  << 3U) 
                                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_last) 
                                                     << 2U) 
                                                    | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_last) 
                                                        << 1U) 
                                                       | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_last))))))),6);
        bufp->chgBit(oldp+2239,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__first));
        bufp->chgCData(oldp+2240,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_mask),6);
        bufp->chgCData(oldp+2241,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_mask)) 
                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__requests))),6);
        bufp->chgSData(oldp+2242,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_filter),12);
        bufp->chgSData(oldp+2243,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_unready),12);
        bufp->chgCData(oldp+2244,((0x3fU & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___readys_readys_T_2)))),6);
        bufp->chgCData(oldp+2245,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__state),6);
        bufp->chgCData(oldp+2246,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed),6);
        bufp->chgBit(oldp+2247,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                       >> 5U))));
        bufp->chgCData(oldp+2248,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__grant),6);
        bufp->chgBit(oldp+2249,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__first)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_0)
                                  : (0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___send_T)))));
        bufp->chgBit(oldp+2250,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_send_REG));
        bufp->chgCData(oldp+2251,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG),6);
        bufp->chgIData(oldp+2252,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_0),32);
        bufp->chgIData(oldp+2253,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_1),32);
        bufp->chgIData(oldp+2254,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_2),32);
        bufp->chgIData(oldp+2255,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_3),32);
        bufp->chgIData(oldp+2256,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_4),32);
        bufp->chgIData(oldp+2257,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_5),32);
        bufp->chgBit(oldp+2258,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_1));
        bufp->chgIData(oldp+2259,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_data),32);
        bufp->chgBit(oldp+2260,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_last));
        bufp->chgCData(oldp+2261,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_beats),7);
        bufp->chgBit(oldp+2262,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__wen));
        bufp->chgBit(oldp+2263,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__wen_1));
        bufp->chgBit(oldp+2264,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_1));
        bufp->chgIData(oldp+2265,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_data),32);
        bufp->chgBit(oldp+2266,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_last));
        bufp->chgCData(oldp+2267,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_beats),7);
        bufp->chgBit(oldp+2268,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__wen));
        bufp->chgBit(oldp+2269,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__wen_1));
        bufp->chgBit(oldp+2270,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_1));
        bufp->chgIData(oldp+2271,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_data),32);
        bufp->chgBit(oldp+2272,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_last));
        bufp->chgCData(oldp+2273,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_beats),7);
        bufp->chgBit(oldp+2274,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__wen));
        bufp->chgBit(oldp+2275,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__wen_1));
        bufp->chgBit(oldp+2276,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_1));
        bufp->chgIData(oldp+2277,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_data),32);
        bufp->chgBit(oldp+2278,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_last));
        bufp->chgCData(oldp+2279,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_beats),7);
        bufp->chgBit(oldp+2280,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__wen));
        bufp->chgBit(oldp+2281,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__wen_1));
        bufp->chgBit(oldp+2282,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_1));
        bufp->chgIData(oldp+2283,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_data),32);
        bufp->chgBit(oldp+2284,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_last));
        bufp->chgCData(oldp+2285,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_beats),7);
        bufp->chgBit(oldp+2286,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__wen));
        bufp->chgBit(oldp+2287,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__wen_1));
        bufp->chgBit(oldp+2288,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_1));
        bufp->chgIData(oldp+2289,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_data),32);
        bufp->chgBit(oldp+2290,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_last));
        bufp->chgCData(oldp+2291,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_beats),7);
        bufp->chgBit(oldp+2292,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_1));
        bufp->chgBit(oldp+2293,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__wen));
        bufp->chgBit(oldp+2294,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_1));
        bufp->chgBit(oldp+2295,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__wen));
        bufp->chgBit(oldp+2296,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_1));
        bufp->chgIData(oldp+2297,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_data),32);
        bufp->chgBit(oldp+2298,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_last));
        bufp->chgCData(oldp+2299,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_beats),7);
        bufp->chgBit(oldp+2300,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__wen));
        bufp->chgBit(oldp+2301,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__wen_1));
        bufp->chgBit(oldp+2302,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_1));
        bufp->chgBit(oldp+2303,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__wen));
        __Vtemp_h5182b369__0[0U] = (IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d)) 
                                             << 0x14U) 
                                            | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e))));
        __Vtemp_h5182b369__0[1U] = (((IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                               << 0x28U) 
                                              | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                                  << 0x14U) 
                                                 | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c))))) 
                                     << 8U) | (IData)(
                                                      ((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d)) 
                                                         << 0x14U) 
                                                        | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e))) 
                                                       >> 0x20U)));
        __Vtemp_h5182b369__0[2U] = (((IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                               << 0x28U) 
                                              | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                                  << 0x14U) 
                                                 | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c))))) 
                                     >> 0x18U) | ((IData)(
                                                          ((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                                             << 0x28U) 
                                                            | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                                                << 0x14U) 
                                                               | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c)))) 
                                                           >> 0x20U)) 
                                                  << 8U));
        __Vtemp_h5182b369__0[3U] = ((IData)(((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                               << 0x28U) 
                                              | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                                  << 0x14U) 
                                                 | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c)))) 
                                             >> 0x20U)) 
                                    >> 0x18U);
        bufp->chgWData(oldp+2304,(__Vtemp_h5182b369__0),100);
        bufp->chgWData(oldp+2308,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),100);
        bufp->chgQData(oldp+2312,((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d)) 
                                    << 0x14U) | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e)))),40);
        bufp->chgQData(oldp+2314,((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                    << 0x28U) | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                                  << 0x14U) 
                                                 | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c))))),60);
        bufp->chgBit(oldp+2316,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_1));
        bufp->chgIData(oldp+2317,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_data),32);
        bufp->chgBit(oldp+2318,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_last));
        bufp->chgCData(oldp+2319,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_beats),7);
        bufp->chgBit(oldp+2320,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__wen));
        bufp->chgBit(oldp+2321,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__wen_1));
        __Vtemp_ha9135507__0[0U] = (IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d)) 
                                             << 0x14U) 
                                            | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e))));
        __Vtemp_ha9135507__0[1U] = (((IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                               << 0x28U) 
                                              | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                                  << 0x14U) 
                                                 | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c))))) 
                                     << 8U) | (IData)(
                                                      ((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d)) 
                                                         << 0x14U) 
                                                        | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e))) 
                                                       >> 0x20U)));
        __Vtemp_ha9135507__0[2U] = (((IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                               << 0x28U) 
                                              | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                                  << 0x14U) 
                                                 | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c))))) 
                                     >> 0x18U) | ((IData)(
                                                          ((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                                             << 0x28U) 
                                                            | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                                                << 0x14U) 
                                                               | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c)))) 
                                                           >> 0x20U)) 
                                                  << 8U));
        __Vtemp_ha9135507__0[3U] = ((IData)(((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                               << 0x28U) 
                                              | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                                  << 0x14U) 
                                                 | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c)))) 
                                             >> 0x20U)) 
                                    >> 0x18U);
        bufp->chgWData(oldp+2322,(__Vtemp_ha9135507__0),100);
        bufp->chgWData(oldp+2326,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),100);
        bufp->chgQData(oldp+2330,((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d)) 
                                    << 0x14U) | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e)))),40);
        bufp->chgQData(oldp+2332,((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                    << 0x28U) | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                                  << 0x14U) 
                                                 | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c))))),60);
        bufp->chgBit(oldp+2334,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a_last)) 
                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__out_1_ready) 
                                          & (((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__counter)) 
                                              | (0U 
                                                 == 
                                                 ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beats1_opdata)
                                                   ? 
                                                  (0xfU 
                                                   & (~ 
                                                      (0xfU 
                                                       & (((IData)(0x3fU) 
                                                           << 
                                                           vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                                           [0U]) 
                                                          >> 2U))))
                                                   : 0U))) 
                                             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__idle)))))));
        bufp->chgBit(oldp+2335,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__maybe_full));
        bufp->chgCData(oldp+2336,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode
                                  [0U]),3);
        bufp->chgCData(oldp+2337,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                  [0U]),3);
        bufp->chgCData(oldp+2338,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source
                                  [0U]),7);
        bufp->chgBit(oldp+2339,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c_last)) 
                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_ready) 
                                          & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft))
                                              ? (~ 
                                                 (3U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3) 
                                                     << 1U)))
                                              : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_0)))))));
        bufp->chgBit(oldp+2340,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__maybe_full));
        bufp->chgCData(oldp+2341,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode
                                  [0U]),3);
        bufp->chgCData(oldp+2342,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_param
                                  [0U]),3);
        bufp->chgCData(oldp+2343,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size
                                  [0U]),3);
        bufp->chgCData(oldp+2344,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source
                                  [0U]),7);
        bufp->chgBit(oldp+2345,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__idle));
        bufp->chgCData(oldp+2346,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << 
                                                  vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                                  [0U]) 
                                                 >> 2U))))),4);
        bufp->chgBit(oldp+2347,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode
                                          [0U] >> 2U)))));
        bufp->chgCData(oldp+2348,(((4U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode
                                    [0U]) ? 0U : (0xfU 
                                                  & (~ 
                                                     (0xfU 
                                                      & (((IData)(0x3fU) 
                                                          << 
                                                          vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                                          [0U]) 
                                                         >> 2U)))))),4);
        bufp->chgCData(oldp+2349,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a_last_counter),4);
        bufp->chgCData(oldp+2350,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a_last_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2351,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a_last_counter))));
        bufp->chgBit(oldp+2352,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a_last));
        bufp->chgCData(oldp+2353,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft),4);
        bufp->chgBit(oldp+2354,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft))));
        bufp->chgBit(oldp+2355,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__da_valid));
        bufp->chgCData(oldp+2356,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c_last_counter),4);
        bufp->chgBit(oldp+2357,((1U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode
                                 [0U])));
        bufp->chgCData(oldp+2358,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << 
                                                  vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size
                                                  [0U]) 
                                                 >> 2U))))),4);
        bufp->chgCData(oldp+2359,(((1U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode
                                    [0U]) ? (0xfU & 
                                             (~ (0xfU 
                                                 & (((IData)(0x3fU) 
                                                     << 
                                                     vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size
                                                     [0U]) 
                                                    >> 2U))))
                                    : 0U)),4);
        bufp->chgBit(oldp+2360,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c_last));
        bufp->chgBit(oldp+2361,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__dc_valid));
        bufp->chgBit(oldp+2362,((1U & (~ (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3))))));
        bufp->chgBit(oldp+2363,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_1));
        bufp->chgBit(oldp+2364,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft))
                                        ? (~ (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3)))
                                        : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_1)))));
        bufp->chgBit(oldp+2365,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__out_1_ready));
        bufp->chgCData(oldp+2366,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__da_bits_opcode),3);
        bufp->chgBit(oldp+2367,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beats1_opdata));
        bufp->chgCData(oldp+2368,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beats1_opdata)
                                    ? (0xfU & (~ (0xfU 
                                                  & (((IData)(0x3fU) 
                                                      << 
                                                      vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                                      [0U]) 
                                                     >> 2U))))
                                    : 0U)),4);
        bufp->chgCData(oldp+2369,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__counter),4);
        bufp->chgCData(oldp+2370,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2371,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__counter))));
        bufp->chgBit(oldp+2372,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__counter)) 
                                 | (0U == ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beats1_opdata)
                                            ? (0xfU 
                                               & (~ 
                                                  (0xfU 
                                                   & (((IData)(0x3fU) 
                                                       << 
                                                       vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                                       [0U]) 
                                                      >> 2U))))
                                            : 0U)))));
        bufp->chgCData(oldp+2373,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c_last_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2374,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c_last_counter))));
        bufp->chgBit(oldp+2375,((1U & (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3) 
                                                << 1U))))));
        bufp->chgBit(oldp+2376,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_0));
        bufp->chgBit(oldp+2377,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft))
                                        ? (~ (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3) 
                                               << 1U)))
                                        : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_0)))));
        bufp->chgBit(oldp+2378,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_ready) 
                                 & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft))
                                     ? (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3) 
                                                 << 1U)))
                                     : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_0)))));
        bufp->chgCData(oldp+2379,(((2U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_param
                                           [0U])) ? 2U
                                    : ((1U == (3U & 
                                               vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_param
                                               [0U]))
                                        ? 2U : 1U))),2);
        bufp->chgBit(oldp+2380,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_ready))));
        bufp->chgBit(oldp+2381,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__earlyWinner_0));
        bufp->chgBit(oldp+2382,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__earlyWinner_1));
        bufp->chgBit(oldp+2383,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__muxStateEarly_0));
        bufp->chgCData(oldp+2384,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode[0]),3);
        bufp->chgCData(oldp+2385,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size[0]),3);
        bufp->chgCData(oldp+2386,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source[0]),7);
        bufp->chgBit(oldp+2387,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__do_deq));
        bufp->chgCData(oldp+2388,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode[0]),3);
        bufp->chgCData(oldp+2389,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_param[0]),3);
        bufp->chgCData(oldp+2390,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size[0]),3);
        bufp->chgCData(oldp+2391,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source[0]),7);
        bufp->chgBit(oldp+2392,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__do_deq));
        bufp->chgBit(oldp+2393,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                               >> 4U))) 
                                 | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                  >> 4U))) 
                                    | ((2U == (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                >> 4U))) 
                                       | ((3U == (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                     >> 4U))) 
                                          | ((4U == 
                                              (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                >> 4U))) 
                                             | ((5U 
                                                 == 
                                                 (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                     >> 4U))) 
                                                | ((6U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                        >> 4U))) 
                                                   | (7U 
                                                      == 
                                                      (7U 
                                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                          >> 4U))))))))))));
        bufp->chgBit(oldp+2394,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                               >> 4U))) 
                                 | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                  >> 4U))) 
                                    | ((2U == (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                >> 4U))) 
                                       | ((3U == (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                     >> 4U))) 
                                          | ((4U == 
                                              (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                >> 4U))) 
                                             | ((5U 
                                                 == 
                                                 (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                     >> 4U))) 
                                                | ((6U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                        >> 4U))) 
                                                   | (7U 
                                                      == 
                                                      (7U 
                                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                          >> 4U))))))))))));
        bufp->chgCData(oldp+2395,((0x3fU & (~ ((IData)(0x3fU) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size_MPORT_data))))),6);
        bufp->chgBit(oldp+2396,((0U == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_c_bits_address) 
                                                 & (~ 
                                                    ((IData)(0x3fU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size_MPORT_data))))))));
        bufp->chgCData(oldp+2397,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter),4);
        bufp->chgCData(oldp+2398,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2399,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+2400,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+2401,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__param),3);
        bufp->chgCData(oldp+2402,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__size),3);
        bufp->chgCData(oldp+2403,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__source),7);
        bufp->chgSData(oldp+2404,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__address),13);
        bufp->chgCData(oldp+2405,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                                 >> 2U))))),4);
        bufp->chgBit(oldp+2406,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode))));
        bufp->chgCData(oldp+2407,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter),4);
        bufp->chgCData(oldp+2408,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2409,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+2410,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+2411,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+2412,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__size_1),3);
        bufp->chgCData(oldp+2413,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__source_1),7);
        bufp->chgBit(oldp+2414,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__denied));
        bufp->chgCData(oldp+2415,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size_MPORT_data)) 
                                                 >> 2U))))),4);
        bufp->chgBit(oldp+2416,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode_MPORT_data))));
        bufp->chgCData(oldp+2417,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter),4);
        bufp->chgCData(oldp+2418,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2419,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter))));
        bufp->chgCData(oldp+2420,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__opcode_3),3);
        bufp->chgCData(oldp+2421,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__param_3),3);
        bufp->chgCData(oldp+2422,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__size_3),3);
        bufp->chgCData(oldp+2423,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__source_3),7);
        bufp->chgSData(oldp+2424,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__address_2),13);
        bufp->chgWData(oldp+2425,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight),128);
        bufp->chgWData(oldp+2429,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_opcodes),512);
        bufp->chgWData(oldp+2445,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_sizes),512);
        bufp->chgCData(oldp+2461,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter_1),4);
        bufp->chgCData(oldp+2462,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2463,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+2464,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_1),4);
        bufp->chgCData(oldp+2465,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2466,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_1))));
        __Vtemp_hd2b6c582__0[0U] = 1U;
        __Vtemp_hd2b6c582__0[1U] = 0U;
        __Vtemp_hd2b6c582__0[2U] = 0U;
        __Vtemp_hd2b6c582__0[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h2886db92__0, __Vtemp_hd2b6c582__0, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
        if (((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode)) 
             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2260))) {
            __Vtemp_h5f755013__0[0U] = __Vtemp_h2886db92__0[0U];
            __Vtemp_h5f755013__0[1U] = __Vtemp_h2886db92__0[1U];
            __Vtemp_h5f755013__0[2U] = __Vtemp_h2886db92__0[2U];
            __Vtemp_h5f755013__0[3U] = __Vtemp_h2886db92__0[3U];
        } else {
            __Vtemp_h5f755013__0[0U] = 0U;
            __Vtemp_h5f755013__0[1U] = 0U;
            __Vtemp_h5f755013__0[2U] = 0U;
            __Vtemp_h5f755013__0[3U] = 0U;
        }
        bufp->chgWData(oldp+2467,(__Vtemp_h5f755013__0),128);
        __Vtemp_hd2b6c582__1[0U] = 1U;
        __Vtemp_hd2b6c582__1[1U] = 0U;
        __Vtemp_hd2b6c582__1[2U] = 0U;
        __Vtemp_hd2b6c582__1[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hed6a3a55__0, __Vtemp_hd2b6c582__1, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT____VdfgTmp_h68723d34__0) {
            __Vtemp_hb0ea28e6__0[0U] = __Vtemp_hed6a3a55__0[0U];
            __Vtemp_hb0ea28e6__0[1U] = __Vtemp_hed6a3a55__0[1U];
            __Vtemp_hb0ea28e6__0[2U] = __Vtemp_hed6a3a55__0[2U];
            __Vtemp_hb0ea28e6__0[3U] = __Vtemp_hed6a3a55__0[3U];
        } else {
            __Vtemp_hb0ea28e6__0[0U] = 0U;
            __Vtemp_hb0ea28e6__0[1U] = 0U;
            __Vtemp_hb0ea28e6__0[2U] = 0U;
            __Vtemp_hb0ea28e6__0[3U] = 0U;
        }
        bufp->chgWData(oldp+2471,(__Vtemp_hb0ea28e6__0),128);
        bufp->chgCData(oldp+2475,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                           >> 1U))),4);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_hf188ff07__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_sizes, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        bufp->chgCData(oldp+2476,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & __Vtemp_hf188ff07__0[0U]) 
                                           >> 1U))),4);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hcd3e0595__0, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT____VdfgTmp_h68723d34__0) {
            __Vtemp_hdb53ebb5__0[0U] = __Vtemp_hcd3e0595__0[0U];
            __Vtemp_hdb53ebb5__0[1U] = __Vtemp_hcd3e0595__0[1U];
            __Vtemp_hdb53ebb5__0[2U] = __Vtemp_hcd3e0595__0[2U];
            __Vtemp_hdb53ebb5__0[3U] = __Vtemp_hcd3e0595__0[3U];
            __Vtemp_hdb53ebb5__0[4U] = __Vtemp_hcd3e0595__0[4U];
            __Vtemp_hdb53ebb5__0[5U] = __Vtemp_hcd3e0595__0[5U];
            __Vtemp_hdb53ebb5__0[6U] = __Vtemp_hcd3e0595__0[6U];
            __Vtemp_hdb53ebb5__0[7U] = __Vtemp_hcd3e0595__0[7U];
            __Vtemp_hdb53ebb5__0[8U] = __Vtemp_hcd3e0595__0[8U];
            __Vtemp_hdb53ebb5__0[9U] = __Vtemp_hcd3e0595__0[9U];
            __Vtemp_hdb53ebb5__0[0xaU] = __Vtemp_hcd3e0595__0[0xaU];
            __Vtemp_hdb53ebb5__0[0xbU] = __Vtemp_hcd3e0595__0[0xbU];
            __Vtemp_hdb53ebb5__0[0xcU] = __Vtemp_hcd3e0595__0[0xcU];
            __Vtemp_hdb53ebb5__0[0xdU] = __Vtemp_hcd3e0595__0[0xdU];
            __Vtemp_hdb53ebb5__0[0xeU] = __Vtemp_hcd3e0595__0[0xeU];
            __Vtemp_hdb53ebb5__0[0xfU] = __Vtemp_hcd3e0595__0[0xfU];
        } else {
            __Vtemp_hdb53ebb5__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_hdb53ebb5__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_hdb53ebb5__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_hdb53ebb5__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_hdb53ebb5__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_hdb53ebb5__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_hdb53ebb5__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_hdb53ebb5__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_hdb53ebb5__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_hdb53ebb5__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_hdb53ebb5__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_hdb53ebb5__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_hdb53ebb5__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_hdb53ebb5__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_hdb53ebb5__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_hdb53ebb5__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+2477,(__Vtemp_hdb53ebb5__0),512);
        bufp->chgIData(oldp+2493,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__watchdog),32);
        bufp->chgWData(oldp+2494,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_1),128);
        bufp->chgWData(oldp+2498,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_sizes_1),512);
        bufp->chgCData(oldp+2514,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter_1),4);
        bufp->chgCData(oldp+2515,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2516,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter_1))));
        bufp->chgCData(oldp+2517,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_2),4);
        bufp->chgCData(oldp+2518,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_2) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2519,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_2))));
        __Vtemp_hd2b6c582__2[0U] = 1U;
        __Vtemp_hd2b6c582__2[1U] = 0U;
        __Vtemp_hd2b6c582__2[2U] = 0U;
        __Vtemp_hd2b6c582__2[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h996e3fb8__0, __Vtemp_hd2b6c582__2, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
        if (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2349) 
             & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode)))) {
            __Vtemp_h4f96761e__0[0U] = __Vtemp_h996e3fb8__0[0U];
            __Vtemp_h4f96761e__0[1U] = __Vtemp_h996e3fb8__0[1U];
            __Vtemp_h4f96761e__0[2U] = __Vtemp_h996e3fb8__0[2U];
            __Vtemp_h4f96761e__0[3U] = __Vtemp_h996e3fb8__0[3U];
        } else {
            __Vtemp_h4f96761e__0[0U] = 0U;
            __Vtemp_h4f96761e__0[1U] = 0U;
            __Vtemp_h4f96761e__0[2U] = 0U;
            __Vtemp_h4f96761e__0[3U] = 0U;
        }
        bufp->chgWData(oldp+2520,(__Vtemp_h4f96761e__0),128);
        __Vtemp_hd2b6c582__3[0U] = 1U;
        __Vtemp_hd2b6c582__3[1U] = 0U;
        __Vtemp_hd2b6c582__3[2U] = 0U;
        __Vtemp_hd2b6c582__3[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h923ede5d__0, __Vtemp_hd2b6c582__3, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0) {
            __Vtemp_hc798f518__0[0U] = __Vtemp_h923ede5d__0[0U];
            __Vtemp_hc798f518__0[1U] = __Vtemp_h923ede5d__0[1U];
            __Vtemp_hc798f518__0[2U] = __Vtemp_h923ede5d__0[2U];
            __Vtemp_hc798f518__0[3U] = __Vtemp_h923ede5d__0[3U];
        } else {
            __Vtemp_hc798f518__0[0U] = 0U;
            __Vtemp_hc798f518__0[1U] = 0U;
            __Vtemp_hc798f518__0[2U] = 0U;
            __Vtemp_hc798f518__0[3U] = 0U;
        }
        bufp->chgWData(oldp+2524,(__Vtemp_hc798f518__0),128);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_he3c4c7e1__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_sizes_1, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        bufp->chgCData(oldp+2528,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & __Vtemp_he3c4c7e1__0[0U]) 
                                           >> 1U))),4);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hcd3e0595__1, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0) {
            __Vtemp_h43b898cb__0[0U] = __Vtemp_hcd3e0595__1[0U];
            __Vtemp_h43b898cb__0[1U] = __Vtemp_hcd3e0595__1[1U];
            __Vtemp_h43b898cb__0[2U] = __Vtemp_hcd3e0595__1[2U];
            __Vtemp_h43b898cb__0[3U] = __Vtemp_hcd3e0595__1[3U];
            __Vtemp_h43b898cb__0[4U] = __Vtemp_hcd3e0595__1[4U];
            __Vtemp_h43b898cb__0[5U] = __Vtemp_hcd3e0595__1[5U];
            __Vtemp_h43b898cb__0[6U] = __Vtemp_hcd3e0595__1[6U];
            __Vtemp_h43b898cb__0[7U] = __Vtemp_hcd3e0595__1[7U];
            __Vtemp_h43b898cb__0[8U] = __Vtemp_hcd3e0595__1[8U];
            __Vtemp_h43b898cb__0[9U] = __Vtemp_hcd3e0595__1[9U];
            __Vtemp_h43b898cb__0[0xaU] = __Vtemp_hcd3e0595__1[0xaU];
            __Vtemp_h43b898cb__0[0xbU] = __Vtemp_hcd3e0595__1[0xbU];
            __Vtemp_h43b898cb__0[0xcU] = __Vtemp_hcd3e0595__1[0xcU];
            __Vtemp_h43b898cb__0[0xdU] = __Vtemp_hcd3e0595__1[0xdU];
            __Vtemp_h43b898cb__0[0xeU] = __Vtemp_hcd3e0595__1[0xeU];
            __Vtemp_h43b898cb__0[0xfU] = __Vtemp_hcd3e0595__1[0xfU];
        } else {
            __Vtemp_h43b898cb__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h43b898cb__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h43b898cb__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h43b898cb__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h43b898cb__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h43b898cb__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h43b898cb__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h43b898cb__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h43b898cb__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h43b898cb__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h43b898cb__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h43b898cb__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h43b898cb__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h43b898cb__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h43b898cb__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h43b898cb__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+2529,(__Vtemp_h43b898cb__0),512);
        bufp->chgIData(oldp+2545,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgBit(oldp+2546,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_2));
        bufp->chgCData(oldp+2547,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_3),4);
        bufp->chgCData(oldp+2548,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_3) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2549,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_3))));
        bufp->chgBit(oldp+2550,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2407));
        bufp->chgBit(oldp+2551,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__maybe_full));
        bufp->chgCData(oldp+2552,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode
                                  [0U]),3);
        bufp->chgCData(oldp+2553,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                  [0U]),3);
        bufp->chgCData(oldp+2554,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_source
                                  [0U]),4);
        bufp->chgBit(oldp+2555,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__idle));
        bufp->chgCData(oldp+2556,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << 
                                                  vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                  [0U]) 
                                                 >> 2U))))),4);
        bufp->chgBit(oldp+2557,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode
                                          [0U] >> 2U)))));
        bufp->chgCData(oldp+2558,(((4U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode
                                    [0U]) ? 0U : (0xfU 
                                                  & (~ 
                                                     (0xfU 
                                                      & (((IData)(0x3fU) 
                                                          << 
                                                          vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                          [0U]) 
                                                         >> 2U)))))),4);
        bufp->chgCData(oldp+2559,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a_last_counter),4);
        bufp->chgCData(oldp+2560,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a_last_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2561,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a_last_counter))));
        bufp->chgBit(oldp+2562,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a_last));
        bufp->chgCData(oldp+2563,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beatsLeft),4);
        bufp->chgBit(oldp+2564,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beatsLeft))));
        bufp->chgBit(oldp+2565,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__da_valid));
        bufp->chgBit(oldp+2566,(1U));
        bufp->chgBit(oldp+2567,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__state_1));
        bufp->chgBit(oldp+2568,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beatsLeft))
                                  ? 1U : (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__state_1)))));
        bufp->chgCData(oldp+2569,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__da_bits_opcode),3);
        bufp->chgBit(oldp+2570,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beats1_opdata));
        bufp->chgCData(oldp+2571,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beats1_opdata)
                                    ? (0xfU & (~ (0xfU 
                                                  & (((IData)(0x3fU) 
                                                      << 
                                                      vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                      [0U]) 
                                                     >> 2U))))
                                    : 0U)),4);
        bufp->chgCData(oldp+2572,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__counter),4);
        bufp->chgCData(oldp+2573,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2574,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__counter))));
        bufp->chgBit(oldp+2575,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__counter)) 
                                 | (0U == ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beats1_opdata)
                                            ? (0xfU 
                                               & (~ 
                                                  (0xfU 
                                                   & (((IData)(0x3fU) 
                                                       << 
                                                       vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                       [0U]) 
                                                      >> 2U))))
                                            : 0U)))));
        bufp->chgBit(oldp+2576,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__earlyWinner_1));
        bufp->chgCData(oldp+2577,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode[0]),3);
        bufp->chgBit(oldp+2578,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T));
        bufp->chgCData(oldp+2579,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size[0]),3);
        bufp->chgCData(oldp+2580,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_source[0]),4);
        bufp->chgBit(oldp+2581,((0U == (0x3fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                                 & (~ 
                                                    ((IData)(0x3fU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))))))));
        bufp->chgCData(oldp+2582,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter),4);
        bufp->chgCData(oldp+2583,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2584,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+2585,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+2586,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__size),3);
        bufp->chgCData(oldp+2587,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__source),4);
        bufp->chgSData(oldp+2588,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__address),13);
        bufp->chgCData(oldp+2589,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_size)) 
                                                 >> 2U))))),4);
        bufp->chgCData(oldp+2590,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter),4);
        bufp->chgCData(oldp+2591,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2592,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+2593,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+2594,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__size_1),3);
        bufp->chgCData(oldp+2595,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__source_1),4);
        bufp->chgBit(oldp+2596,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__denied));
        bufp->chgSData(oldp+2597,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight),16);
        bufp->chgQData(oldp+2598,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_opcodes),64);
        bufp->chgQData(oldp+2600,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes),64);
        bufp->chgCData(oldp+2602,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1),4);
        bufp->chgCData(oldp+2603,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2604,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+2605,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_1),4);
        bufp->chgCData(oldp+2606,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2607,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_1))));
        bufp->chgSData(oldp+2608,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_679)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                    : 0U)),16);
        bufp->chgCData(oldp+2609,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+2610,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_sizes_set_interm),4);
        bufp->chgSData(oldp+2611,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_682)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                    : 0U)),16);
        bufp->chgSData(oldp+2612,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_opcode)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_690))
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgBit(oldp+2613,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_679) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source)))));
        bufp->chgCData(oldp+2614,((0xfU & (IData)((7ULL 
                                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_opcode_lookup_T_1 
                                                      >> 1U))))),4);
        bufp->chgCData(oldp+2615,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        bufp->chgQData(oldp+2616,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_682)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgQData(oldp+2618,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_682)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_sizes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgIData(oldp+2620,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__watchdog),32);
        bufp->chgSData(oldp+2621,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_1),16);
        bufp->chgQData(oldp+2622,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes_1),64);
        bufp->chgCData(oldp+2624,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_2),4);
        bufp->chgCData(oldp+2625,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_2) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2626,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_2))));
        bufp->chgCData(oldp+2627,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes_1 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        bufp->chgIData(oldp+2628,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgCData(oldp+2629,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id),2);
        bufp->chgBit(oldp+2630,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id))));
        bufp->chgBit(oldp+2631,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                          >> 3U)))));
        bufp->chgCData(oldp+2632,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_first_counter),4);
        bufp->chgBit(oldp+2633,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_first_counter))));
        bufp->chgBit(oldp+2634,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_0));
        bufp->chgBit(oldp+2635,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_1));
        bufp->chgBit(oldp+2636,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_2));
        bufp->chgBit(oldp+2637,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_3));
        bufp->chgBit(oldp+2638,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_4));
        bufp->chgBit(oldp+2639,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_5));
        bufp->chgBit(oldp+2640,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_6));
        bufp->chgBit(oldp+2641,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_7));
        bufp->chgCData(oldp+2642,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__stalls_id),2);
        bufp->chgBit(oldp+2643,(((~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                     >> 3U)) & ((0U 
                                                 == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_first_counter)) 
                                                & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_0) 
                                                    | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_1) 
                                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_2) 
                                                          | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_3) 
                                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_4) 
                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_5) 
                                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_6) 
                                                                      | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_7)))))))) 
                                                   & ((0U 
                                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id)) 
                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__stalls_id) 
                                                         != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id))))))));
        bufp->chgBit(oldp+2644,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_8));
        bufp->chgBit(oldp+2645,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_9));
        bufp->chgBit(oldp+2646,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_10));
        bufp->chgBit(oldp+2647,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_11));
        bufp->chgBit(oldp+2648,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_12));
        bufp->chgBit(oldp+2649,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_13));
        bufp->chgBit(oldp+2650,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_14));
        bufp->chgBit(oldp+2651,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_15));
        bufp->chgCData(oldp+2652,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__stalls_id_1),2);
        bufp->chgBit(oldp+2653,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                  >> 3U) & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_first_counter)) 
                                            & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_8) 
                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_9) 
                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_10) 
                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_11) 
                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_12) 
                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_13) 
                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_14) 
                                                                  | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_15)))))))) 
                                               & ((0U 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id)) 
                                                  | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__stalls_id_1) 
                                                     != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id))))))));
        bufp->chgBit(oldp+2654,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__stall));
        bufp->chgCData(oldp+2655,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgCData(oldp+2656,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__d_first_counter),4);
        bufp->chgCData(oldp+2657,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__d_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2658,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__d_first_counter))));
        bufp->chgCData(oldp+2659,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter),4);
        bufp->chgCData(oldp+2660,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2661,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+2662,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+2663,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__size),3);
        bufp->chgCData(oldp+2664,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__source),4);
        bufp->chgIData(oldp+2665,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__address),32);
        bufp->chgCData(oldp+2666,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter),4);
        bufp->chgCData(oldp+2667,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2668,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+2669,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+2670,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+2671,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__size_1),3);
        bufp->chgCData(oldp+2672,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__source_1),4);
        bufp->chgCData(oldp+2673,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__sink),6);
        bufp->chgBit(oldp+2674,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__denied));
        bufp->chgSData(oldp+2675,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight),16);
        bufp->chgQData(oldp+2676,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_opcodes),64);
        bufp->chgQData(oldp+2678,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_sizes),64);
        bufp->chgCData(oldp+2680,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter_1),4);
        bufp->chgCData(oldp+2681,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2682,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+2683,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_1),4);
        bufp->chgCData(oldp+2684,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2685,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_1))));
        bufp->chgIData(oldp+2686,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__watchdog),32);
        bufp->chgSData(oldp+2687,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_1),16);
        bufp->chgQData(oldp+2688,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_sizes_1),64);
        bufp->chgCData(oldp+2690,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_2),4);
        bufp->chgCData(oldp+2691,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_2) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+2692,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_2))));
        bufp->chgIData(oldp+2693,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgCData(oldp+2694,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id),2);
        bufp->chgBit(oldp+2695,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))));
        bufp->chgBit(oldp+2696,((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                              >> 3U)))));
        bufp->chgCData(oldp+2697,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter),5);
        bufp->chgBit(oldp+2698,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))));
        bufp->chgBit(oldp+2699,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_16));
        bufp->chgBit(oldp+2700,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_17));
        bufp->chgBit(oldp+2701,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_18));
        bufp->chgBit(oldp+2702,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_19));
        bufp->chgBit(oldp+2703,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_20));
        bufp->chgBit(oldp+2704,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_21));
        bufp->chgBit(oldp+2705,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_22));
        bufp->chgBit(oldp+2706,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_23));
        bufp->chgBit(oldp+2707,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_24));
        bufp->chgBit(oldp+2708,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_25));
        bufp->chgBit(oldp+2709,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_26));
        bufp->chgBit(oldp+2710,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_27));
        bufp->chgBit(oldp+2711,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_28));
        bufp->chgBit(oldp+2712,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_29));
        bufp->chgBit(oldp+2713,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_30));
        bufp->chgBit(oldp+2714,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_31));
        bufp->chgCData(oldp+2715,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id),2);
        bufp->chgBit(oldp+2716,((IData)((((8U == (0x38U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                          & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                         & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_16) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_17) 
                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_18) 
                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_19) 
                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_20) 
                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_21) 
                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_22) 
                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_23) 
                                                                  | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_24) 
                                                                     | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_25) 
                                                                        | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_26) 
                                                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_27) 
                                                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_28) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_29) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_30) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_31)))))))))))))))) 
                                            & ((0U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id) 
                                                  != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
        bufp->chgBit(oldp+2717,((2U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                              >> 3U)))));
        bufp->chgBit(oldp+2718,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_32));
        bufp->chgBit(oldp+2719,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_33));
        bufp->chgBit(oldp+2720,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_34));
        bufp->chgBit(oldp+2721,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_35));
        bufp->chgBit(oldp+2722,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_36));
        bufp->chgBit(oldp+2723,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_37));
        bufp->chgBit(oldp+2724,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_38));
        bufp->chgBit(oldp+2725,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_39));
        bufp->chgBit(oldp+2726,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_40));
        bufp->chgBit(oldp+2727,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_41));
        bufp->chgBit(oldp+2728,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_42));
        bufp->chgBit(oldp+2729,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_43));
        bufp->chgBit(oldp+2730,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_44));
        bufp->chgBit(oldp+2731,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_45));
        bufp->chgBit(oldp+2732,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_46));
        bufp->chgBit(oldp+2733,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_47));
        bufp->chgCData(oldp+2734,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_1),2);
        bufp->chgBit(oldp+2735,((IData)((((0x10U == 
                                           (0x38U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                          & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                         & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_32) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_33) 
                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_34) 
                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_35) 
                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_36) 
                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_37) 
                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_38) 
                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_39) 
                                                                  | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_40) 
                                                                     | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_41) 
                                                                        | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_42) 
                                                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_43) 
                                                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_44) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_45) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_46) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_47)))))))))))))))) 
                                            & ((0U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_1) 
                                                  != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
        bufp->chgBit(oldp+2736,((3U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                              >> 3U)))));
        bufp->chgBit(oldp+2737,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_48));
        bufp->chgBit(oldp+2738,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_49));
        bufp->chgBit(oldp+2739,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_50));
        bufp->chgBit(oldp+2740,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_51));
        bufp->chgBit(oldp+2741,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_52));
        bufp->chgBit(oldp+2742,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_53));
        bufp->chgBit(oldp+2743,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_54));
        bufp->chgBit(oldp+2744,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_55));
        bufp->chgBit(oldp+2745,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_56));
        bufp->chgBit(oldp+2746,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_57));
        bufp->chgBit(oldp+2747,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_58));
        bufp->chgBit(oldp+2748,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_59));
        bufp->chgBit(oldp+2749,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_60));
        bufp->chgBit(oldp+2750,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_61));
        bufp->chgBit(oldp+2751,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_62));
        bufp->chgBit(oldp+2752,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_63));
        bufp->chgCData(oldp+2753,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_2),2);
        bufp->chgBit(oldp+2754,((IData)((((0x18U == 
                                           (0x38U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                          & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                         & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_48) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_49) 
                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_50) 
                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_51) 
                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_52) 
                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_53) 
                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_54) 
                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_55) 
                                                                  | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_56) 
                                                                     | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_57) 
                                                                        | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_58) 
                                                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_59) 
                                                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_60) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_61) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_62) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_63)))))))))))))))) 
                                            & ((0U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_2) 
                                                  != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
        bufp->chgBit(oldp+2755,((4U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                              >> 3U)))));
        bufp->chgBit(oldp+2756,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_64));
        bufp->chgBit(oldp+2757,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_65));
        bufp->chgBit(oldp+2758,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_66));
        bufp->chgBit(oldp+2759,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_67));
        bufp->chgBit(oldp+2760,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_68));
        bufp->chgBit(oldp+2761,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_69));
        bufp->chgBit(oldp+2762,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_70));
        bufp->chgBit(oldp+2763,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_71));
        bufp->chgBit(oldp+2764,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_72));
        bufp->chgBit(oldp+2765,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_73));
        bufp->chgBit(oldp+2766,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_74));
        bufp->chgBit(oldp+2767,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_75));
        bufp->chgBit(oldp+2768,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_76));
        bufp->chgBit(oldp+2769,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_77));
        bufp->chgBit(oldp+2770,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_78));
        bufp->chgBit(oldp+2771,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_79));
        bufp->chgCData(oldp+2772,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_3),2);
        bufp->chgBit(oldp+2773,((IData)((((0x20U == 
                                           (0x38U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                          & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                         & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_64) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_65) 
                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_66) 
                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_67) 
                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_68) 
                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_69) 
                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_70) 
                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_71) 
                                                                  | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_72) 
                                                                     | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_73) 
                                                                        | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_74) 
                                                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_75) 
                                                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_76) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_77) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_78) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_79)))))))))))))))) 
                                            & ((0U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_3) 
                                                  != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
        bufp->chgBit(oldp+2774,((5U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                              >> 3U)))));
        bufp->chgBit(oldp+2775,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_80));
        bufp->chgBit(oldp+2776,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_81));
        bufp->chgBit(oldp+2777,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_82));
        bufp->chgBit(oldp+2778,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_83));
        bufp->chgBit(oldp+2779,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_84));
        bufp->chgBit(oldp+2780,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_85));
        bufp->chgBit(oldp+2781,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_86));
        bufp->chgBit(oldp+2782,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_87));
        bufp->chgBit(oldp+2783,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_88));
        bufp->chgBit(oldp+2784,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_89));
        bufp->chgBit(oldp+2785,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_90));
        bufp->chgBit(oldp+2786,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_91));
        bufp->chgBit(oldp+2787,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_92));
        bufp->chgBit(oldp+2788,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_93));
        bufp->chgBit(oldp+2789,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_94));
        bufp->chgBit(oldp+2790,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_95));
        bufp->chgCData(oldp+2791,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_4),2);
        bufp->chgBit(oldp+2792,((IData)((((0x28U == 
                                           (0x38U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                          & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                         & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_80) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_81) 
                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_82) 
                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_83) 
                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_84) 
                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_85) 
                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_86) 
                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_87) 
                                                                  | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_88) 
                                                                     | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_89) 
                                                                        | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_90) 
                                                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_91) 
                                                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_92) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_93) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_94) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_95)))))))))))))))) 
                                            & ((0U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_4) 
                                                  != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
        bufp->chgBit(oldp+2793,((6U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                              >> 3U)))));
        bufp->chgBit(oldp+2794,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_96));
        bufp->chgBit(oldp+2795,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_97));
        bufp->chgBit(oldp+2796,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_98));
        bufp->chgBit(oldp+2797,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_99));
        bufp->chgBit(oldp+2798,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_100));
        bufp->chgBit(oldp+2799,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_101));
        bufp->chgBit(oldp+2800,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_102));
        bufp->chgBit(oldp+2801,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_103));
        bufp->chgBit(oldp+2802,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_104));
        bufp->chgBit(oldp+2803,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_105));
        bufp->chgBit(oldp+2804,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_106));
        bufp->chgBit(oldp+2805,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_107));
        bufp->chgBit(oldp+2806,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_108));
        bufp->chgBit(oldp+2807,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_109));
        bufp->chgBit(oldp+2808,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_110));
        bufp->chgBit(oldp+2809,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_111));
        bufp->chgCData(oldp+2810,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_5),2);
        bufp->chgBit(oldp+2811,((IData)((((0x30U == 
                                           (0x38U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                          & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                         & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_96) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_97) 
                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_98) 
                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_99) 
                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_100) 
                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_101) 
                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_102) 
                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_103) 
                                                                  | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_104) 
                                                                     | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_105) 
                                                                        | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_106) 
                                                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_107) 
                                                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_108) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_109) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_110) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_111)))))))))))))))) 
                                            & ((0U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_5) 
                                                  != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
        bufp->chgBit(oldp+2812,((7U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                              >> 3U)))));
        bufp->chgBit(oldp+2813,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_112));
        bufp->chgBit(oldp+2814,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_113));
        bufp->chgBit(oldp+2815,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_114));
        bufp->chgBit(oldp+2816,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_115));
        bufp->chgBit(oldp+2817,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_116));
        bufp->chgBit(oldp+2818,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_117));
        bufp->chgBit(oldp+2819,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_118));
        bufp->chgBit(oldp+2820,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_119));
        bufp->chgBit(oldp+2821,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_120));
        bufp->chgBit(oldp+2822,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_121));
        bufp->chgBit(oldp+2823,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_122));
        bufp->chgBit(oldp+2824,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_123));
        bufp->chgBit(oldp+2825,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_124));
        bufp->chgBit(oldp+2826,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_125));
        bufp->chgBit(oldp+2827,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_126));
        bufp->chgBit(oldp+2828,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_127));
        bufp->chgCData(oldp+2829,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_6),2);
        bufp->chgBit(oldp+2830,((IData)((((0x38U == 
                                           (0x38U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                          & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                         & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_112) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_113) 
                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_114) 
                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_115) 
                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_116) 
                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_117) 
                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_118) 
                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_119) 
                                                                  | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_120) 
                                                                     | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_121) 
                                                                        | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_122) 
                                                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_123) 
                                                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_124) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_125) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_126) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_127)))))))))))))))) 
                                            & ((0U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_6) 
                                                  != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
        bufp->chgBit(oldp+2831,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stall));
        bufp->chgCData(oldp+2832,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgCData(oldp+2833,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__d_first_counter),5);
        bufp->chgCData(oldp+2834,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__d_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+2835,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__d_first_counter))));
        bufp->chgBit(oldp+2836,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__d_first));
        bufp->chgCData(oldp+2837,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter),5);
        bufp->chgCData(oldp+2838,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+2839,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+2840,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+2841,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__param),3);
        bufp->chgCData(oldp+2842,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__size),4);
        bufp->chgCData(oldp+2843,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__source),7);
        bufp->chgIData(oldp+2844,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__address),32);
        bufp->chgCData(oldp+2845,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter),5);
        bufp->chgCData(oldp+2846,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+2847,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+2848,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+2849,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+2850,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__size_1),4);
        bufp->chgCData(oldp+2851,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__source_1),7);
        bufp->chgBit(oldp+2852,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__denied));
        bufp->chgCData(oldp+2853,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter),5);
        bufp->chgCData(oldp+2854,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+2855,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter))));
        bufp->chgCData(oldp+2856,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__opcode_3),3);
        bufp->chgCData(oldp+2857,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__param_3),3);
        bufp->chgCData(oldp+2858,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__size_3),4);
        bufp->chgCData(oldp+2859,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__source_3),7);
        bufp->chgIData(oldp+2860,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__address_2),32);
        bufp->chgWData(oldp+2861,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight),128);
        bufp->chgWData(oldp+2865,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_opcodes),512);
        bufp->chgWData(oldp+2881,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes),1024);
        bufp->chgCData(oldp+2913,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter_1),5);
        bufp->chgCData(oldp+2914,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter_1) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+2915,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+2916,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1),5);
        bufp->chgCData(oldp+2917,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+2918,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1))));
        __Vtemp_hd2b6c582__4[0U] = 1U;
        __Vtemp_hd2b6c582__4[1U] = 0U;
        __Vtemp_hd2b6c582__4[2U] = 0U;
        __Vtemp_hd2b6c582__4[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hbd11f9cb__0, __Vtemp_hd2b6c582__4, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
        if (((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)) 
             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2532))) {
            __Vtemp_hc521ff35__0[0U] = __Vtemp_hbd11f9cb__0[0U];
            __Vtemp_hc521ff35__0[1U] = __Vtemp_hbd11f9cb__0[1U];
            __Vtemp_hc521ff35__0[2U] = __Vtemp_hbd11f9cb__0[2U];
            __Vtemp_hc521ff35__0[3U] = __Vtemp_hbd11f9cb__0[3U];
        } else {
            __Vtemp_hc521ff35__0[0U] = 0U;
            __Vtemp_hc521ff35__0[1U] = 0U;
            __Vtemp_hc521ff35__0[2U] = 0U;
            __Vtemp_hc521ff35__0[3U] = 0U;
        }
        bufp->chgWData(oldp+2919,(__Vtemp_hc521ff35__0),128);
        __Vtemp_hd2b6c582__5[0U] = 1U;
        __Vtemp_hd2b6c582__5[1U] = 0U;
        __Vtemp_hd2b6c582__5[2U] = 0U;
        __Vtemp_hd2b6c582__5[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hdf750002__0, __Vtemp_hd2b6c582__5, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
            __Vtemp_hd554a766__0[0U] = __Vtemp_hdf750002__0[0U];
            __Vtemp_hd554a766__0[1U] = __Vtemp_hdf750002__0[1U];
            __Vtemp_hd554a766__0[2U] = __Vtemp_hdf750002__0[2U];
            __Vtemp_hd554a766__0[3U] = __Vtemp_hdf750002__0[3U];
        } else {
            __Vtemp_hd554a766__0[0U] = 0U;
            __Vtemp_hd554a766__0[1U] = 0U;
            __Vtemp_hd554a766__0[2U] = 0U;
            __Vtemp_hd554a766__0[3U] = 0U;
        }
        bufp->chgWData(oldp+2923,(__Vtemp_hd554a766__0),128);
        bufp->chgCData(oldp+2927,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                           >> 1U))),4);
        VL_SHIFTR_WWI(1024,1024,10, __Vtemp_h0fb3f0ab__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+2928,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                             & __Vtemp_h0fb3f0ab__0[0U]) 
                                            >> 1U))),8);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h18d8ca2c__0, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
            __Vtemp_h40f892f0__0[0U] = __Vtemp_h18d8ca2c__0[0U];
            __Vtemp_h40f892f0__0[1U] = __Vtemp_h18d8ca2c__0[1U];
            __Vtemp_h40f892f0__0[2U] = __Vtemp_h18d8ca2c__0[2U];
            __Vtemp_h40f892f0__0[3U] = __Vtemp_h18d8ca2c__0[3U];
            __Vtemp_h40f892f0__0[4U] = __Vtemp_h18d8ca2c__0[4U];
            __Vtemp_h40f892f0__0[5U] = __Vtemp_h18d8ca2c__0[5U];
            __Vtemp_h40f892f0__0[6U] = __Vtemp_h18d8ca2c__0[6U];
            __Vtemp_h40f892f0__0[7U] = __Vtemp_h18d8ca2c__0[7U];
            __Vtemp_h40f892f0__0[8U] = __Vtemp_h18d8ca2c__0[8U];
            __Vtemp_h40f892f0__0[9U] = __Vtemp_h18d8ca2c__0[9U];
            __Vtemp_h40f892f0__0[0xaU] = __Vtemp_h18d8ca2c__0[0xaU];
            __Vtemp_h40f892f0__0[0xbU] = __Vtemp_h18d8ca2c__0[0xbU];
            __Vtemp_h40f892f0__0[0xcU] = __Vtemp_h18d8ca2c__0[0xcU];
            __Vtemp_h40f892f0__0[0xdU] = __Vtemp_h18d8ca2c__0[0xdU];
            __Vtemp_h40f892f0__0[0xeU] = __Vtemp_h18d8ca2c__0[0xeU];
            __Vtemp_h40f892f0__0[0xfU] = __Vtemp_h18d8ca2c__0[0xfU];
        } else {
            __Vtemp_h40f892f0__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h40f892f0__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h40f892f0__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h40f892f0__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h40f892f0__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h40f892f0__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h40f892f0__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h40f892f0__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h40f892f0__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h40f892f0__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h40f892f0__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h40f892f0__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h40f892f0__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h40f892f0__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h40f892f0__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h40f892f0__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+2929,(__Vtemp_h40f892f0__0),512);
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h1044627f__0, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
            __Vtemp_hed59a977__0[0U] = __Vtemp_h1044627f__0[0U];
            __Vtemp_hed59a977__0[1U] = __Vtemp_h1044627f__0[1U];
            __Vtemp_hed59a977__0[2U] = __Vtemp_h1044627f__0[2U];
            __Vtemp_hed59a977__0[3U] = __Vtemp_h1044627f__0[3U];
            __Vtemp_hed59a977__0[4U] = __Vtemp_h1044627f__0[4U];
            __Vtemp_hed59a977__0[5U] = __Vtemp_h1044627f__0[5U];
            __Vtemp_hed59a977__0[6U] = __Vtemp_h1044627f__0[6U];
            __Vtemp_hed59a977__0[7U] = __Vtemp_h1044627f__0[7U];
            __Vtemp_hed59a977__0[8U] = __Vtemp_h1044627f__0[8U];
            __Vtemp_hed59a977__0[9U] = __Vtemp_h1044627f__0[9U];
            __Vtemp_hed59a977__0[0xaU] = __Vtemp_h1044627f__0[0xaU];
            __Vtemp_hed59a977__0[0xbU] = __Vtemp_h1044627f__0[0xbU];
            __Vtemp_hed59a977__0[0xcU] = __Vtemp_h1044627f__0[0xcU];
            __Vtemp_hed59a977__0[0xdU] = __Vtemp_h1044627f__0[0xdU];
            __Vtemp_hed59a977__0[0xeU] = __Vtemp_h1044627f__0[0xeU];
            __Vtemp_hed59a977__0[0xfU] = __Vtemp_h1044627f__0[0xfU];
            __Vtemp_hed59a977__0[0x10U] = __Vtemp_h1044627f__0[0x10U];
            __Vtemp_hed59a977__0[0x11U] = __Vtemp_h1044627f__0[0x11U];
            __Vtemp_hed59a977__0[0x12U] = __Vtemp_h1044627f__0[0x12U];
            __Vtemp_hed59a977__0[0x13U] = __Vtemp_h1044627f__0[0x13U];
            __Vtemp_hed59a977__0[0x14U] = __Vtemp_h1044627f__0[0x14U];
            __Vtemp_hed59a977__0[0x15U] = __Vtemp_h1044627f__0[0x15U];
            __Vtemp_hed59a977__0[0x16U] = __Vtemp_h1044627f__0[0x16U];
            __Vtemp_hed59a977__0[0x17U] = __Vtemp_h1044627f__0[0x17U];
            __Vtemp_hed59a977__0[0x18U] = __Vtemp_h1044627f__0[0x18U];
            __Vtemp_hed59a977__0[0x19U] = __Vtemp_h1044627f__0[0x19U];
            __Vtemp_hed59a977__0[0x1aU] = __Vtemp_h1044627f__0[0x1aU];
            __Vtemp_hed59a977__0[0x1bU] = __Vtemp_h1044627f__0[0x1bU];
            __Vtemp_hed59a977__0[0x1cU] = __Vtemp_h1044627f__0[0x1cU];
            __Vtemp_hed59a977__0[0x1dU] = __Vtemp_h1044627f__0[0x1dU];
            __Vtemp_hed59a977__0[0x1eU] = __Vtemp_h1044627f__0[0x1eU];
            __Vtemp_hed59a977__0[0x1fU] = __Vtemp_h1044627f__0[0x1fU];
        } else {
            __Vtemp_hed59a977__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_hed59a977__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_hed59a977__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_hed59a977__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_hed59a977__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_hed59a977__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_hed59a977__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_hed59a977__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_hed59a977__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_hed59a977__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_hed59a977__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_hed59a977__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_hed59a977__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_hed59a977__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_hed59a977__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_hed59a977__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_hed59a977__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_hed59a977__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_hed59a977__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_hed59a977__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_hed59a977__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_hed59a977__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_hed59a977__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_hed59a977__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_hed59a977__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_hed59a977__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_hed59a977__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_hed59a977__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_hed59a977__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_hed59a977__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_hed59a977__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_hed59a977__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+2945,(__Vtemp_hed59a977__0),1024);
        bufp->chgIData(oldp+2977,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__watchdog),32);
        bufp->chgWData(oldp+2978,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_1),128);
        bufp->chgWData(oldp+2982,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes_1),1024);
        bufp->chgCData(oldp+3014,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter_1),5);
        bufp->chgCData(oldp+3015,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter_1) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3016,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter_1))));
        bufp->chgCData(oldp+3017,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2),5);
        bufp->chgCData(oldp+3018,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3019,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))));
        __Vtemp_hd2b6c582__6[0U] = 1U;
        __Vtemp_hd2b6c582__6[1U] = 0U;
        __Vtemp_hd2b6c582__6[2U] = 0U;
        __Vtemp_hd2b6c582__6[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h9f0bb8f6__0, __Vtemp_hd2b6c582__6, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
        if (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2621) 
             & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))) {
            __Vtemp_he8efa572__0[0U] = __Vtemp_h9f0bb8f6__0[0U];
            __Vtemp_he8efa572__0[1U] = __Vtemp_h9f0bb8f6__0[1U];
            __Vtemp_he8efa572__0[2U] = __Vtemp_h9f0bb8f6__0[2U];
            __Vtemp_he8efa572__0[3U] = __Vtemp_h9f0bb8f6__0[3U];
        } else {
            __Vtemp_he8efa572__0[0U] = 0U;
            __Vtemp_he8efa572__0[1U] = 0U;
            __Vtemp_he8efa572__0[2U] = 0U;
            __Vtemp_he8efa572__0[3U] = 0U;
        }
        bufp->chgWData(oldp+3020,(__Vtemp_he8efa572__0),128);
        __Vtemp_hd2b6c582__7[0U] = 1U;
        __Vtemp_hd2b6c582__7[1U] = 0U;
        __Vtemp_hd2b6c582__7[2U] = 0U;
        __Vtemp_hd2b6c582__7[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h0dd8fa68__0, __Vtemp_hd2b6c582__7, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
            __Vtemp_hd62d7d8e__0[0U] = __Vtemp_h0dd8fa68__0[0U];
            __Vtemp_hd62d7d8e__0[1U] = __Vtemp_h0dd8fa68__0[1U];
            __Vtemp_hd62d7d8e__0[2U] = __Vtemp_h0dd8fa68__0[2U];
            __Vtemp_hd62d7d8e__0[3U] = __Vtemp_h0dd8fa68__0[3U];
        } else {
            __Vtemp_hd62d7d8e__0[0U] = 0U;
            __Vtemp_hd62d7d8e__0[1U] = 0U;
            __Vtemp_hd62d7d8e__0[2U] = 0U;
            __Vtemp_hd62d7d8e__0[3U] = 0U;
        }
        bufp->chgWData(oldp+3024,(__Vtemp_hd62d7d8e__0),128);
        VL_SHIFTR_WWI(1024,1024,10, __Vtemp_h012449f6__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes_1, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+3028,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                             & __Vtemp_h012449f6__0[0U]) 
                                            >> 1U))),8);
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h1044627f__1, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
            __Vtemp_hda0da138__0[0U] = __Vtemp_h1044627f__1[0U];
            __Vtemp_hda0da138__0[1U] = __Vtemp_h1044627f__1[1U];
            __Vtemp_hda0da138__0[2U] = __Vtemp_h1044627f__1[2U];
            __Vtemp_hda0da138__0[3U] = __Vtemp_h1044627f__1[3U];
            __Vtemp_hda0da138__0[4U] = __Vtemp_h1044627f__1[4U];
            __Vtemp_hda0da138__0[5U] = __Vtemp_h1044627f__1[5U];
            __Vtemp_hda0da138__0[6U] = __Vtemp_h1044627f__1[6U];
            __Vtemp_hda0da138__0[7U] = __Vtemp_h1044627f__1[7U];
            __Vtemp_hda0da138__0[8U] = __Vtemp_h1044627f__1[8U];
            __Vtemp_hda0da138__0[9U] = __Vtemp_h1044627f__1[9U];
            __Vtemp_hda0da138__0[0xaU] = __Vtemp_h1044627f__1[0xaU];
            __Vtemp_hda0da138__0[0xbU] = __Vtemp_h1044627f__1[0xbU];
            __Vtemp_hda0da138__0[0xcU] = __Vtemp_h1044627f__1[0xcU];
            __Vtemp_hda0da138__0[0xdU] = __Vtemp_h1044627f__1[0xdU];
            __Vtemp_hda0da138__0[0xeU] = __Vtemp_h1044627f__1[0xeU];
            __Vtemp_hda0da138__0[0xfU] = __Vtemp_h1044627f__1[0xfU];
            __Vtemp_hda0da138__0[0x10U] = __Vtemp_h1044627f__1[0x10U];
            __Vtemp_hda0da138__0[0x11U] = __Vtemp_h1044627f__1[0x11U];
            __Vtemp_hda0da138__0[0x12U] = __Vtemp_h1044627f__1[0x12U];
            __Vtemp_hda0da138__0[0x13U] = __Vtemp_h1044627f__1[0x13U];
            __Vtemp_hda0da138__0[0x14U] = __Vtemp_h1044627f__1[0x14U];
            __Vtemp_hda0da138__0[0x15U] = __Vtemp_h1044627f__1[0x15U];
            __Vtemp_hda0da138__0[0x16U] = __Vtemp_h1044627f__1[0x16U];
            __Vtemp_hda0da138__0[0x17U] = __Vtemp_h1044627f__1[0x17U];
            __Vtemp_hda0da138__0[0x18U] = __Vtemp_h1044627f__1[0x18U];
            __Vtemp_hda0da138__0[0x19U] = __Vtemp_h1044627f__1[0x19U];
            __Vtemp_hda0da138__0[0x1aU] = __Vtemp_h1044627f__1[0x1aU];
            __Vtemp_hda0da138__0[0x1bU] = __Vtemp_h1044627f__1[0x1bU];
            __Vtemp_hda0da138__0[0x1cU] = __Vtemp_h1044627f__1[0x1cU];
            __Vtemp_hda0da138__0[0x1dU] = __Vtemp_h1044627f__1[0x1dU];
            __Vtemp_hda0da138__0[0x1eU] = __Vtemp_h1044627f__1[0x1eU];
            __Vtemp_hda0da138__0[0x1fU] = __Vtemp_h1044627f__1[0x1fU];
        } else {
            __Vtemp_hda0da138__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_hda0da138__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_hda0da138__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_hda0da138__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_hda0da138__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_hda0da138__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_hda0da138__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_hda0da138__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_hda0da138__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_hda0da138__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_hda0da138__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_hda0da138__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_hda0da138__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_hda0da138__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_hda0da138__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_hda0da138__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_hda0da138__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_hda0da138__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_hda0da138__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_hda0da138__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_hda0da138__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_hda0da138__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_hda0da138__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_hda0da138__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_hda0da138__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_hda0da138__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_hda0da138__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_hda0da138__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_hda0da138__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_hda0da138__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_hda0da138__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_hda0da138__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+3029,(__Vtemp_hda0da138__0),1024);
        bufp->chgIData(oldp+3061,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgBit(oldp+3062,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_2));
        bufp->chgCData(oldp+3063,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_3),5);
        bufp->chgCData(oldp+3064,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_3) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3065,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_3))));
        bufp->chgBit(oldp+3066,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2679));
        bufp->chgBit(oldp+3067,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat));
        bufp->chgBit(oldp+3068,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__full));
        bufp->chgCData(oldp+3069,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source),6);
        bufp->chgBit(oldp+3070,((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_opcode))));
        bufp->chgBit(oldp+3071,(((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_opcode)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT___helpPP_T_10))));
        bufp->chgBit(oldp+3072,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__mapPP));
        bufp->chgCData(oldp+3073,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT____VdfgTmp_h14e6d394__0)
                                    ? 0U : (0x1fU & 
                                            (~ (0x1fU 
                                                & (((IData)(0xffU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_size)) 
                                                   >> 3U)))))),5);
        bufp->chgCData(oldp+3074,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat_counter),5);
        bufp->chgCData(oldp+3075,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3076,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat_counter))));
        bufp->chgBit(oldp+3077,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat_counter)) 
                                 | (0U == ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT____VdfgTmp_h14e6d394__0)
                                            ? 0U : 
                                           (0x1fU & 
                                            (~ (0x1fU 
                                                & (((IData)(0xffU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_size)) 
                                                   >> 3U)))))))));
        bufp->chgBit(oldp+3078,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source))));
        bufp->chgCData(oldp+3079,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__saved_size),4);
        bufp->chgCData(oldp+3080,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__saved_source),6);
        bufp->chgIData(oldp+3081,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__saved_address),32);
        bufp->chgBit(oldp+3082,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                 | ((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                    | ((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                       | ((3U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                          | ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                             | ((5U 
                                                 == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                                | ((6U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                                   | (7U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)))))))))));
        bufp->chgCData(oldp+3083,((0xffU & (~ ((IData)(0xffU) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size))))),8);
        bufp->chgBit(oldp+3084,((0U == (0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address 
                                                 & (~ 
                                                    ((IData)(0xffU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size))))))));
        bufp->chgCData(oldp+3085,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_sizeOH_shiftAmount),2);
        bufp->chgCData(oldp+3086,((7U & (1U | ((IData)(1U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_sizeOH_shiftAmount))))),3);
        bufp->chgBit(oldp+3087,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_sizeOH_shiftAmount)) 
                                       >> 2U))));
        bufp->chgBit(oldp+3088,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit));
        bufp->chgBit(oldp+3089,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit)))));
        bufp->chgBit(oldp+3090,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc));
        bufp->chgBit(oldp+3091,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_1));
        bufp->chgBit(oldp+3092,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_sizeOH_shiftAmount)) 
                                       >> 1U))));
        bufp->chgBit(oldp+3093,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1));
        bufp->chgBit(oldp+3094,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)))));
        bufp->chgBit(oldp+3095,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_2));
        bufp->chgBit(oldp+3096,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_2));
        bufp->chgBit(oldp+3097,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_3));
        bufp->chgBit(oldp+3098,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_3));
        bufp->chgBit(oldp+3099,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_4));
        bufp->chgBit(oldp+3100,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_4));
        bufp->chgBit(oldp+3101,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_5));
        bufp->chgBit(oldp+3102,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_5));
        bufp->chgBit(oldp+3103,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2));
        bufp->chgBit(oldp+3104,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
        bufp->chgBit(oldp+3105,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_2))));
        bufp->chgBit(oldp+3106,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_2) 
                                 | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_2)))));
        bufp->chgBit(oldp+3107,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_2) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
        bufp->chgBit(oldp+3108,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_2) 
                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_2) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
        bufp->chgBit(oldp+3109,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_3))));
        bufp->chgBit(oldp+3110,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_3) 
                                 | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_3)))));
        bufp->chgBit(oldp+3111,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_3) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
        bufp->chgBit(oldp+3112,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_3) 
                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_3) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
        bufp->chgBit(oldp+3113,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_4))));
        bufp->chgBit(oldp+3114,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_4) 
                                 | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_4)))));
        bufp->chgBit(oldp+3115,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_4) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
        bufp->chgBit(oldp+3116,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_4) 
                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_4) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
        bufp->chgBit(oldp+3117,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_5))));
        bufp->chgBit(oldp+3118,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_5) 
                                 | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_5)))));
        bufp->chgBit(oldp+3119,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_5) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
        bufp->chgBit(oldp+3120,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_5) 
                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_5) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
        bufp->chgCData(oldp+3121,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask),8);
        bufp->chgCData(oldp+3122,((0x1fU & (~ (0x1fU 
                                               & (((IData)(0xffU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size)) 
                                                  >> 3U))))),5);
        bufp->chgCData(oldp+3123,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter),5);
        bufp->chgCData(oldp+3124,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3125,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+3126,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+3127,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__param),3);
        bufp->chgCData(oldp+3128,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__size),4);
        bufp->chgCData(oldp+3129,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__source),6);
        bufp->chgIData(oldp+3130,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__address),32);
        bufp->chgBit(oldp+3131,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_beats1_opdata));
        bufp->chgCData(oldp+3132,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter),5);
        bufp->chgCData(oldp+3133,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3134,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+3135,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+3136,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+3137,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__size_1),4);
        bufp->chgCData(oldp+3138,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__source_1),6);
        bufp->chgBit(oldp+3139,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__denied));
        bufp->chgCData(oldp+3140,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter),5);
        bufp->chgCData(oldp+3141,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3142,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter))));
        bufp->chgCData(oldp+3143,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__opcode_3),3);
        bufp->chgCData(oldp+3144,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__param_3),3);
        bufp->chgCData(oldp+3145,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__size_3),4);
        bufp->chgCData(oldp+3146,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__source_3),6);
        bufp->chgIData(oldp+3147,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__address_2),32);
        bufp->chgQData(oldp+3148,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight),64);
        bufp->chgWData(oldp+3150,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_opcodes),256);
        bufp->chgWData(oldp+3158,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_sizes),512);
        bufp->chgCData(oldp+3174,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter_1),5);
        bufp->chgCData(oldp+3175,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter_1) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3176,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+3177,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_1),5);
        bufp->chgCData(oldp+3178,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_1) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3179,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_1))));
        bufp->chgQData(oldp+3180,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor_io_in_d_bits_opcode)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2535))
                                    ? (1ULL << (0x3fU 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                   >> 1U)))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+3182,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h6db1549f__0)
                                    ? (1ULL << (0x3fU 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                   >> 1U)))
                                    : 0ULL)),64);
        bufp->chgCData(oldp+3184,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h57168600_0[0U] 
                                            & vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                           >> 1U))),4);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_h4104b93b__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_sizes, 
                      (0x1f8U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                 << 2U)));
        bufp->chgCData(oldp+3185,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                             & __Vtemp_h4104b93b__0[0U]) 
                                            >> 1U))),8);
        VL_SHIFTL_WWI(256,256,8, __Vtemp_h04ddbd51__0, VysyxSoCFull__ConstPool__CONST_h57168600_0, 
                      (0xfcU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                << 1U)));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
            __Vtemp_h4b2939fa__0[0U] = __Vtemp_h04ddbd51__0[0U];
            __Vtemp_h4b2939fa__0[1U] = __Vtemp_h04ddbd51__0[1U];
            __Vtemp_h4b2939fa__0[2U] = __Vtemp_h04ddbd51__0[2U];
            __Vtemp_h4b2939fa__0[3U] = __Vtemp_h04ddbd51__0[3U];
            __Vtemp_h4b2939fa__0[4U] = __Vtemp_h04ddbd51__0[4U];
            __Vtemp_h4b2939fa__0[5U] = __Vtemp_h04ddbd51__0[5U];
            __Vtemp_h4b2939fa__0[6U] = __Vtemp_h04ddbd51__0[6U];
            __Vtemp_h4b2939fa__0[7U] = __Vtemp_h04ddbd51__0[7U];
        } else {
            __Vtemp_h4b2939fa__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_h4b2939fa__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_h4b2939fa__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_h4b2939fa__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_h4b2939fa__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_h4b2939fa__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_h4b2939fa__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_h4b2939fa__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+3186,(__Vtemp_h4b2939fa__0),256);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h68fdfb23__0, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                      (0x1f8U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                 << 2U)));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
            __Vtemp_h7e286f33__0[0U] = __Vtemp_h68fdfb23__0[0U];
            __Vtemp_h7e286f33__0[1U] = __Vtemp_h68fdfb23__0[1U];
            __Vtemp_h7e286f33__0[2U] = __Vtemp_h68fdfb23__0[2U];
            __Vtemp_h7e286f33__0[3U] = __Vtemp_h68fdfb23__0[3U];
            __Vtemp_h7e286f33__0[4U] = __Vtemp_h68fdfb23__0[4U];
            __Vtemp_h7e286f33__0[5U] = __Vtemp_h68fdfb23__0[5U];
            __Vtemp_h7e286f33__0[6U] = __Vtemp_h68fdfb23__0[6U];
            __Vtemp_h7e286f33__0[7U] = __Vtemp_h68fdfb23__0[7U];
            __Vtemp_h7e286f33__0[8U] = __Vtemp_h68fdfb23__0[8U];
            __Vtemp_h7e286f33__0[9U] = __Vtemp_h68fdfb23__0[9U];
            __Vtemp_h7e286f33__0[0xaU] = __Vtemp_h68fdfb23__0[0xaU];
            __Vtemp_h7e286f33__0[0xbU] = __Vtemp_h68fdfb23__0[0xbU];
            __Vtemp_h7e286f33__0[0xcU] = __Vtemp_h68fdfb23__0[0xcU];
            __Vtemp_h7e286f33__0[0xdU] = __Vtemp_h68fdfb23__0[0xdU];
            __Vtemp_h7e286f33__0[0xeU] = __Vtemp_h68fdfb23__0[0xeU];
            __Vtemp_h7e286f33__0[0xfU] = __Vtemp_h68fdfb23__0[0xfU];
        } else {
            __Vtemp_h7e286f33__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h7e286f33__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h7e286f33__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h7e286f33__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h7e286f33__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h7e286f33__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h7e286f33__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h7e286f33__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h7e286f33__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h7e286f33__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h7e286f33__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h7e286f33__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h7e286f33__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h7e286f33__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h7e286f33__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h7e286f33__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+3194,(__Vtemp_h7e286f33__0),512);
        bufp->chgIData(oldp+3210,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__watchdog),32);
        bufp->chgQData(oldp+3211,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_1),64);
        bufp->chgWData(oldp+3213,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_sizes_1),512);
        bufp->chgCData(oldp+3229,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter_1),5);
        bufp->chgCData(oldp+3230,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter_1) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3231,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter_1))));
        bufp->chgCData(oldp+3232,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_2),5);
        bufp->chgCData(oldp+3233,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_2) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3234,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_2))));
        bufp->chgQData(oldp+3235,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2624) 
                                    & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                    ? (1ULL << (0x3fU 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                   >> 1U)))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+3237,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h32db990d__0)
                                    ? (1ULL << (0x3fU 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                   >> 1U)))
                                    : 0ULL)),64);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_h2bb4ce3c__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_sizes_1, 
                      (0x1f8U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                 << 2U)));
        bufp->chgCData(oldp+3239,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                             & __Vtemp_h2bb4ce3c__0[0U]) 
                                            >> 1U))),8);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h68fdfb23__1, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                      (0x1f8U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                 << 2U)));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
            __Vtemp_he8639477__0[0U] = __Vtemp_h68fdfb23__1[0U];
            __Vtemp_he8639477__0[1U] = __Vtemp_h68fdfb23__1[1U];
            __Vtemp_he8639477__0[2U] = __Vtemp_h68fdfb23__1[2U];
            __Vtemp_he8639477__0[3U] = __Vtemp_h68fdfb23__1[3U];
            __Vtemp_he8639477__0[4U] = __Vtemp_h68fdfb23__1[4U];
            __Vtemp_he8639477__0[5U] = __Vtemp_h68fdfb23__1[5U];
            __Vtemp_he8639477__0[6U] = __Vtemp_h68fdfb23__1[6U];
            __Vtemp_he8639477__0[7U] = __Vtemp_h68fdfb23__1[7U];
            __Vtemp_he8639477__0[8U] = __Vtemp_h68fdfb23__1[8U];
            __Vtemp_he8639477__0[9U] = __Vtemp_h68fdfb23__1[9U];
            __Vtemp_he8639477__0[0xaU] = __Vtemp_h68fdfb23__1[0xaU];
            __Vtemp_he8639477__0[0xbU] = __Vtemp_h68fdfb23__1[0xbU];
            __Vtemp_he8639477__0[0xcU] = __Vtemp_h68fdfb23__1[0xcU];
            __Vtemp_he8639477__0[0xdU] = __Vtemp_h68fdfb23__1[0xdU];
            __Vtemp_he8639477__0[0xeU] = __Vtemp_h68fdfb23__1[0xeU];
            __Vtemp_he8639477__0[0xfU] = __Vtemp_h68fdfb23__1[0xfU];
        } else {
            __Vtemp_he8639477__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_he8639477__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_he8639477__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_he8639477__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_he8639477__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_he8639477__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_he8639477__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_he8639477__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_he8639477__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_he8639477__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_he8639477__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_he8639477__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_he8639477__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_he8639477__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_he8639477__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_he8639477__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+3240,(__Vtemp_he8639477__0),512);
        bufp->chgIData(oldp+3256,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgBit(oldp+3257,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_2));
        bufp->chgCData(oldp+3258,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_3),5);
        bufp->chgCData(oldp+3259,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_3) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3260,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_3))));
        bufp->chgBit(oldp+3261,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2682));
        bufp->chgBit(oldp+3262,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__maybe_full)))));
        bufp->chgBit(oldp+3263,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)))));
        bufp->chgCData(oldp+3264,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_7),5);
        bufp->chgBit(oldp+3265,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_7))));
        bufp->chgBit(oldp+3266,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_6));
        bufp->chgCData(oldp+3267,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_6),5);
        bufp->chgBit(oldp+3268,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_6))));
        bufp->chgBit(oldp+3269,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_5));
        bufp->chgCData(oldp+3270,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_5),5);
        bufp->chgBit(oldp+3271,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_5))));
        bufp->chgBit(oldp+3272,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_4));
        bufp->chgCData(oldp+3273,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_4),5);
        bufp->chgBit(oldp+3274,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_4))));
        bufp->chgBit(oldp+3275,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_3));
        bufp->chgCData(oldp+3276,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_3),5);
        bufp->chgBit(oldp+3277,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_3))));
        bufp->chgBit(oldp+3278,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_2));
        bufp->chgCData(oldp+3279,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_2),5);
        bufp->chgBit(oldp+3280,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_2))));
        bufp->chgBit(oldp+3281,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_1));
        bufp->chgCData(oldp+3282,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_1),5);
        bufp->chgBit(oldp+3283,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_1))));
        bufp->chgBit(oldp+3284,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write));
        bufp->chgBit(oldp+3285,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_23));
        bufp->chgBit(oldp+3286,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_23)))));
        bufp->chgBit(oldp+3287,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_22));
        bufp->chgBit(oldp+3288,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_22)))));
        bufp->chgBit(oldp+3289,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_21));
        bufp->chgBit(oldp+3290,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_21)))));
        bufp->chgBit(oldp+3291,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_20));
        bufp->chgBit(oldp+3292,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_20)))));
        bufp->chgBit(oldp+3293,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_19));
        bufp->chgBit(oldp+3294,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_19)))));
        bufp->chgBit(oldp+3295,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_18));
        bufp->chgBit(oldp+3296,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_18)))));
        bufp->chgBit(oldp+3297,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_17));
        bufp->chgBit(oldp+3298,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_17)))));
        bufp->chgBit(oldp+3299,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_16));
        bufp->chgBit(oldp+3300,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_16)))));
        bufp->chgBit(oldp+3301,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_15));
        bufp->chgBit(oldp+3302,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_15)))));
        bufp->chgBit(oldp+3303,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_14));
        bufp->chgBit(oldp+3304,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_14)))));
        bufp->chgBit(oldp+3305,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_13));
        bufp->chgBit(oldp+3306,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_13)))));
        bufp->chgBit(oldp+3307,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_12));
        bufp->chgBit(oldp+3308,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_12)))));
        bufp->chgBit(oldp+3309,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_11));
        bufp->chgBit(oldp+3310,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_11)))));
        bufp->chgBit(oldp+3311,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_10));
        bufp->chgBit(oldp+3312,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_10)))));
        bufp->chgBit(oldp+3313,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_9));
        bufp->chgBit(oldp+3314,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_9)))));
        bufp->chgBit(oldp+3315,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_8));
        bufp->chgBit(oldp+3316,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_8)))));
        bufp->chgCData(oldp+3317,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__counter),3);
        bufp->chgBit(oldp+3318,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__counter))));
        bufp->chgBit(oldp+3319,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__doneAW));
        bufp->chgCData(oldp+3320,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__counter) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+3321,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__r_holds_d));
        bufp->chgCData(oldp+3322,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__b_delay),3);
        bufp->chgBit(oldp+3323,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata));
        bufp->chgBit(oldp+3324,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__r_first));
        bufp->chgBit(oldp+3325,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__r_denied_r));
        bufp->chgBit(oldp+3326,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rresp))));
        bufp->chgBit(oldp+3327,((0U != ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp_io_deq_bits_MPORT_data) 
                                        | ((0xfU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                            ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_15)
                                            : ((0xeU 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_14)
                                                : (
                                                   (0xdU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_13)
                                                    : 
                                                   ((0xcU 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                     ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_12)
                                                     : 
                                                    ((0xbU 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_11)
                                                      : 
                                                     ((0xaU 
                                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                       ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_10)
                                                       : 
                                                      ((9U 
                                                        == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_9)
                                                        : 
                                                       ((8U 
                                                         == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                         ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_8)
                                                         : 
                                                        ((7U 
                                                          == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                          ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_7)
                                                          : 
                                                         ((6U 
                                                           == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                           ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_6)
                                                           : 
                                                          ((5U 
                                                            == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                            ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_5)
                                                            : 
                                                           ((4U 
                                                             == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                             ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_4)
                                                             : 
                                                            ((3U 
                                                              == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                              ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_3)
                                                              : 
                                                             ((2U 
                                                               == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                               ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_2)
                                                               : 
                                                              ((1U 
                                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                                ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_1)
                                                                : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_0))))))))))))))))))));
        bufp->chgBit(oldp+3328,(((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rresp)) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT___GEN_261))));
        bufp->chgCData(oldp+3329,((7U & ((0xfU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                          ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_size
                                         [0U] : ((0xeU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                                  ? 
                                                 vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_size
                                                 [0U]
                                                  : 
                                                 ((0xdU 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                                   ? 
                                                  vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_size
                                                  [0U]
                                                   : 
                                                  ((0xcU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                                    ? 
                                                   vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_size
                                                   [0U]
                                                    : 
                                                   ((0xbU 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                                     ? 
                                                    vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_size
                                                    [0U]
                                                     : 
                                                    ((0xaU 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                                      ? 
                                                     vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_size
                                                     [0U]
                                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT___GEN_73))))))))),3);
        bufp->chgCData(oldp+3330,((7U & ((0xfU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                          ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_tl_state_size
                                         [0U] : ((0xeU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                  ? 
                                                 vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_tl_state_size
                                                 [0U]
                                                  : 
                                                 ((0xdU 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                   ? 
                                                  vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_tl_state_size
                                                  [0U]
                                                   : 
                                                  ((0xcU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                    ? 
                                                   vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_tl_state_size
                                                   [0U]
                                                    : 
                                                   ((0xbU 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                     ? 
                                                    vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_tl_state_size
                                                    [0U]
                                                     : 
                                                    ((0xaU 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                      ? 
                                                     vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_tl_state_size
                                                     [0U]
                                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT___GEN_153))))))))),3);
        bufp->chgCData(oldp+3331,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount),5);
        bufp->chgBit(oldp+3332,((1U & ((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)))));
        bufp->chgBit(oldp+3333,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 1U))));
        bufp->chgBit(oldp+3334,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 2U))));
        bufp->chgBit(oldp+3335,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 3U))));
        bufp->chgBit(oldp+3336,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 4U))));
        bufp->chgBit(oldp+3337,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 5U))));
        bufp->chgBit(oldp+3338,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 6U))));
        bufp->chgBit(oldp+3339,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 7U))));
        bufp->chgBit(oldp+3340,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 8U))));
        bufp->chgBit(oldp+3341,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 9U))));
        bufp->chgBit(oldp+3342,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0xaU))));
        bufp->chgBit(oldp+3343,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0xbU))));
        bufp->chgBit(oldp+3344,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0xcU))));
        bufp->chgBit(oldp+3345,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0xdU))));
        bufp->chgBit(oldp+3346,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0xeU))));
        bufp->chgBit(oldp+3347,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0xfU))));
        bufp->chgBit(oldp+3348,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0x10U))));
        bufp->chgBit(oldp+3349,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0x11U))));
        bufp->chgBit(oldp+3350,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0x12U))));
        bufp->chgBit(oldp+3351,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0x13U))));
        bufp->chgBit(oldp+3352,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0x14U))));
        bufp->chgBit(oldp+3353,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0x15U))));
        bufp->chgBit(oldp+3354,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                       >> 0x16U))));
        bufp->chgBit(oldp+3355,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata)) 
                                       | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rlast)))));
        bufp->chgBit(oldp+3356,((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3357,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 1U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3358,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 2U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3359,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 3U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3360,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 4U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3361,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 5U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3362,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 6U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3363,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 7U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3364,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 8U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3365,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 9U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3366,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0xaU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3367,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0xbU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3368,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0xcU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3369,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0xdU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3370,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0xeU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3371,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0xfU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3372,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0x10U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3373,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0x11U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3374,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0x12U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3375,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0x13U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3376,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0x14U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3377,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0x15U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3378,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                  >> 0x16U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgQData(oldp+3379,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_data[0]),64);
        bufp->chgQData(oldp+3381,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_data
                                  [0U]),64);
        bufp->chgCData(oldp+3383,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_strb[0]),8);
        bufp->chgCData(oldp+3384,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_strb
                                  [0U]),8);
        bufp->chgBit(oldp+3385,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_last[0]));
        bufp->chgBit(oldp+3386,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_last
                                [0U]));
        bufp->chgBit(oldp+3387,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__maybe_full));
        bufp->chgBit(oldp+3388,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                               >> 4U))) 
                                 | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                  >> 4U))) 
                                    | ((2U == (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                >> 4U))) 
                                       | ((3U == (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                     >> 4U))) 
                                          | ((4U == 
                                              (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                >> 4U))) 
                                             | ((5U 
                                                 == 
                                                 (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                     >> 4U))) 
                                                | ((6U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                        >> 4U))) 
                                                   | (7U 
                                                      == 
                                                      (7U 
                                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                          >> 4U))))))))))));
        bufp->chgCData(oldp+3389,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter),3);
        bufp->chgCData(oldp+3390,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+3391,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+3392,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+3393,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__param),3);
        bufp->chgCData(oldp+3394,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__size),3);
        bufp->chgCData(oldp+3395,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__source),7);
        bufp->chgIData(oldp+3396,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__address),32);
        bufp->chgCData(oldp+3397,((7U & (~ (7U & (((IData)(0x3fU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size)) 
                                                  >> 3U))))),3);
        bufp->chgCData(oldp+3398,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter),3);
        bufp->chgCData(oldp+3399,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+3400,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+3401,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+3402,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__size_1),3);
        bufp->chgCData(oldp+3403,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__source_1),7);
        bufp->chgBit(oldp+3404,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__denied));
        bufp->chgWData(oldp+3405,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight),128);
        bufp->chgWData(oldp+3409,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_opcodes),512);
        bufp->chgWData(oldp+3425,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes),512);
        bufp->chgCData(oldp+3441,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter_1),3);
        bufp->chgCData(oldp+3442,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter_1) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+3443,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+3444,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_1),3);
        bufp->chgCData(oldp+3445,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_1) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+3446,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_1))));
        __Vtemp_hd2b6c582__8[0U] = 1U;
        __Vtemp_hd2b6c582__8[1U] = 0U;
        __Vtemp_hd2b6c582__8[2U] = 0U;
        __Vtemp_hd2b6c582__8[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h4e238e19__0, __Vtemp_hd2b6c582__8, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source));
        if (((6U != ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata)
                      ? 1U : 0U)) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___T_1227))) {
            __Vtemp_h93e9d47b__0[0U] = __Vtemp_h4e238e19__0[0U];
            __Vtemp_h93e9d47b__0[1U] = __Vtemp_h4e238e19__0[1U];
            __Vtemp_h93e9d47b__0[2U] = __Vtemp_h4e238e19__0[2U];
            __Vtemp_h93e9d47b__0[3U] = __Vtemp_h4e238e19__0[3U];
        } else {
            __Vtemp_h93e9d47b__0[0U] = 0U;
            __Vtemp_h93e9d47b__0[1U] = 0U;
            __Vtemp_h93e9d47b__0[2U] = 0U;
            __Vtemp_h93e9d47b__0[3U] = 0U;
        }
        bufp->chgWData(oldp+3447,(__Vtemp_h93e9d47b__0),128);
        __Vtemp_hd2b6c582__9[0U] = 1U;
        __Vtemp_hd2b6c582__9[1U] = 0U;
        __Vtemp_hd2b6c582__9[2U] = 0U;
        __Vtemp_hd2b6c582__9[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h220d2e4e__0, __Vtemp_hd2b6c582__9, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT____VdfgTmp_h3e9bf6c5__0) {
            __Vtemp_h52e63396__0[0U] = __Vtemp_h220d2e4e__0[0U];
            __Vtemp_h52e63396__0[1U] = __Vtemp_h220d2e4e__0[1U];
            __Vtemp_h52e63396__0[2U] = __Vtemp_h220d2e4e__0[2U];
            __Vtemp_h52e63396__0[3U] = __Vtemp_h220d2e4e__0[3U];
        } else {
            __Vtemp_h52e63396__0[0U] = 0U;
            __Vtemp_h52e63396__0[1U] = 0U;
            __Vtemp_h52e63396__0[2U] = 0U;
            __Vtemp_h52e63396__0[3U] = 0U;
        }
        bufp->chgWData(oldp+3451,(__Vtemp_h52e63396__0),128);
        bufp->chgCData(oldp+3455,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                           >> 1U))),4);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_h7a18a8e8__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        bufp->chgCData(oldp+3456,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & __Vtemp_h7a18a8e8__0[0U]) 
                                           >> 1U))),4);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h53631281__0, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT____VdfgTmp_h3e9bf6c5__0) {
            __Vtemp_h3bbdee5c__0[0U] = __Vtemp_h53631281__0[0U];
            __Vtemp_h3bbdee5c__0[1U] = __Vtemp_h53631281__0[1U];
            __Vtemp_h3bbdee5c__0[2U] = __Vtemp_h53631281__0[2U];
            __Vtemp_h3bbdee5c__0[3U] = __Vtemp_h53631281__0[3U];
            __Vtemp_h3bbdee5c__0[4U] = __Vtemp_h53631281__0[4U];
            __Vtemp_h3bbdee5c__0[5U] = __Vtemp_h53631281__0[5U];
            __Vtemp_h3bbdee5c__0[6U] = __Vtemp_h53631281__0[6U];
            __Vtemp_h3bbdee5c__0[7U] = __Vtemp_h53631281__0[7U];
            __Vtemp_h3bbdee5c__0[8U] = __Vtemp_h53631281__0[8U];
            __Vtemp_h3bbdee5c__0[9U] = __Vtemp_h53631281__0[9U];
            __Vtemp_h3bbdee5c__0[0xaU] = __Vtemp_h53631281__0[0xaU];
            __Vtemp_h3bbdee5c__0[0xbU] = __Vtemp_h53631281__0[0xbU];
            __Vtemp_h3bbdee5c__0[0xcU] = __Vtemp_h53631281__0[0xcU];
            __Vtemp_h3bbdee5c__0[0xdU] = __Vtemp_h53631281__0[0xdU];
            __Vtemp_h3bbdee5c__0[0xeU] = __Vtemp_h53631281__0[0xeU];
            __Vtemp_h3bbdee5c__0[0xfU] = __Vtemp_h53631281__0[0xfU];
        } else {
            __Vtemp_h3bbdee5c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h3bbdee5c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h3bbdee5c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h3bbdee5c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h3bbdee5c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h3bbdee5c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h3bbdee5c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h3bbdee5c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h3bbdee5c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h3bbdee5c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h3bbdee5c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h3bbdee5c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h3bbdee5c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h3bbdee5c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h3bbdee5c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h3bbdee5c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+3457,(__Vtemp_h3bbdee5c__0),512);
        bufp->chgIData(oldp+3473,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__watchdog),32);
        bufp->chgWData(oldp+3474,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_1),128);
        bufp->chgWData(oldp+3478,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes_1),512);
        bufp->chgCData(oldp+3494,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_2),3);
        bufp->chgCData(oldp+3495,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_2) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+3496,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_2))));
        __Vtemp_hd2b6c582__10[0U] = 1U;
        __Vtemp_hd2b6c582__10[1U] = 0U;
        __Vtemp_hd2b6c582__10[2U] = 0U;
        __Vtemp_hd2b6c582__10[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h56b528c2__0, __Vtemp_hd2b6c582__10, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT____VdfgTmp_hc83f17dc__0) {
            __Vtemp_hf60514c2__0[0U] = __Vtemp_h56b528c2__0[0U];
            __Vtemp_hf60514c2__0[1U] = __Vtemp_h56b528c2__0[1U];
            __Vtemp_hf60514c2__0[2U] = __Vtemp_h56b528c2__0[2U];
            __Vtemp_hf60514c2__0[3U] = __Vtemp_h56b528c2__0[3U];
        } else {
            __Vtemp_hf60514c2__0[0U] = 0U;
            __Vtemp_hf60514c2__0[1U] = 0U;
            __Vtemp_hf60514c2__0[2U] = 0U;
            __Vtemp_hf60514c2__0[3U] = 0U;
        }
        bufp->chgWData(oldp+3497,(__Vtemp_hf60514c2__0),128);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_h59d8e643__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes_1, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        bufp->chgCData(oldp+3501,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & __Vtemp_h59d8e643__0[0U]) 
                                           >> 1U))),4);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h53631281__1, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT____VdfgTmp_hc83f17dc__0) {
            __Vtemp_h269c7eda__0[0U] = __Vtemp_h53631281__1[0U];
            __Vtemp_h269c7eda__0[1U] = __Vtemp_h53631281__1[1U];
            __Vtemp_h269c7eda__0[2U] = __Vtemp_h53631281__1[2U];
            __Vtemp_h269c7eda__0[3U] = __Vtemp_h53631281__1[3U];
            __Vtemp_h269c7eda__0[4U] = __Vtemp_h53631281__1[4U];
            __Vtemp_h269c7eda__0[5U] = __Vtemp_h53631281__1[5U];
            __Vtemp_h269c7eda__0[6U] = __Vtemp_h53631281__1[6U];
            __Vtemp_h269c7eda__0[7U] = __Vtemp_h53631281__1[7U];
            __Vtemp_h269c7eda__0[8U] = __Vtemp_h53631281__1[8U];
            __Vtemp_h269c7eda__0[9U] = __Vtemp_h53631281__1[9U];
            __Vtemp_h269c7eda__0[0xaU] = __Vtemp_h53631281__1[0xaU];
            __Vtemp_h269c7eda__0[0xbU] = __Vtemp_h53631281__1[0xbU];
            __Vtemp_h269c7eda__0[0xcU] = __Vtemp_h53631281__1[0xcU];
            __Vtemp_h269c7eda__0[0xdU] = __Vtemp_h53631281__1[0xdU];
            __Vtemp_h269c7eda__0[0xeU] = __Vtemp_h53631281__1[0xeU];
            __Vtemp_h269c7eda__0[0xfU] = __Vtemp_h53631281__1[0xfU];
        } else {
            __Vtemp_h269c7eda__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h269c7eda__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h269c7eda__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h269c7eda__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h269c7eda__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h269c7eda__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h269c7eda__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h269c7eda__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h269c7eda__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h269c7eda__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h269c7eda__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h269c7eda__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h269c7eda__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h269c7eda__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h269c7eda__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h269c7eda__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+3502,(__Vtemp_h269c7eda__0),512);
        bufp->chgIData(oldp+3518,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgCData(oldp+3519,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id[0]),5);
        bufp->chgCData(oldp+3520,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id
                                  [0U]),5);
        bufp->chgIData(oldp+3521,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr[0]),32);
        bufp->chgIData(oldp+3522,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr
                                  [0U]),32);
        bufp->chgCData(oldp+3523,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len[0]),8);
        bufp->chgCData(oldp+3524,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len
                                  [0U]),8);
        bufp->chgCData(oldp+3525,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size[0]),3);
        bufp->chgCData(oldp+3526,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size
                                  [0U]),3);
        bufp->chgCData(oldp+3527,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_burst[0]),2);
        bufp->chgCData(oldp+3528,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_burst
                                  [0U]),2);
        bufp->chgCData(oldp+3529,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size[0]),4);
        bufp->chgCData(oldp+3530,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size
                                  [0U]),4);
        bufp->chgCData(oldp+3531,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source[0]),7);
        bufp->chgCData(oldp+3532,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source
                                  [0U]),7);
        bufp->chgBit(oldp+3533,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen[0]));
        bufp->chgBit(oldp+3534,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                                [0U]));
        bufp->chgBit(oldp+3535,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full));
        bufp->chgBit(oldp+3536,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full)))));
        bufp->chgBit(oldp+3537,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__maybe_full)))));
        bufp->chgCData(oldp+3538,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_7),5);
        bufp->chgBit(oldp+3539,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_7))));
        bufp->chgBit(oldp+3540,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_6));
        bufp->chgCData(oldp+3541,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_6),5);
        bufp->chgBit(oldp+3542,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_6))));
        bufp->chgBit(oldp+3543,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_5));
        bufp->chgCData(oldp+3544,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_5),5);
        bufp->chgBit(oldp+3545,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_5))));
        bufp->chgBit(oldp+3546,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_4));
        bufp->chgCData(oldp+3547,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_4),5);
        bufp->chgBit(oldp+3548,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_4))));
        bufp->chgBit(oldp+3549,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_3));
        bufp->chgCData(oldp+3550,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_3),5);
        bufp->chgBit(oldp+3551,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_3))));
        bufp->chgBit(oldp+3552,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_2));
        bufp->chgCData(oldp+3553,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_2),5);
        bufp->chgBit(oldp+3554,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_2))));
        bufp->chgBit(oldp+3555,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_1));
        bufp->chgCData(oldp+3556,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_1),5);
        bufp->chgBit(oldp+3557,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_1))));
        bufp->chgBit(oldp+3558,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write));
        bufp->chgBit(oldp+3559,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_23));
        bufp->chgBit(oldp+3560,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_23)))));
        bufp->chgBit(oldp+3561,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_22));
        bufp->chgBit(oldp+3562,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_22)))));
        bufp->chgBit(oldp+3563,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_21));
        bufp->chgBit(oldp+3564,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_21)))));
        bufp->chgBit(oldp+3565,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_20));
        bufp->chgBit(oldp+3566,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_20)))));
        bufp->chgBit(oldp+3567,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_19));
        bufp->chgBit(oldp+3568,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_19)))));
        bufp->chgBit(oldp+3569,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_18));
        bufp->chgBit(oldp+3570,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_18)))));
        bufp->chgBit(oldp+3571,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_17));
        bufp->chgBit(oldp+3572,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_17)))));
        bufp->chgBit(oldp+3573,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_16));
        bufp->chgBit(oldp+3574,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_16)))));
        bufp->chgBit(oldp+3575,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_15));
        bufp->chgBit(oldp+3576,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_15)))));
        bufp->chgBit(oldp+3577,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_14));
        bufp->chgBit(oldp+3578,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_14)))));
        bufp->chgBit(oldp+3579,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_13));
        bufp->chgBit(oldp+3580,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_13)))));
        bufp->chgBit(oldp+3581,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_12));
        bufp->chgBit(oldp+3582,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_12)))));
        bufp->chgBit(oldp+3583,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_11));
        bufp->chgBit(oldp+3584,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_11)))));
        bufp->chgBit(oldp+3585,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_10));
        bufp->chgBit(oldp+3586,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_10)))));
        bufp->chgBit(oldp+3587,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_9));
        bufp->chgBit(oldp+3588,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_9)))));
        bufp->chgBit(oldp+3589,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_8));
        bufp->chgBit(oldp+3590,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_8)))));
        bufp->chgCData(oldp+3591,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__counter),5);
        bufp->chgBit(oldp+3592,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__counter))));
        bufp->chgBit(oldp+3593,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__doneAW));
        bufp->chgCData(oldp+3594,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3595,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__r_holds_d));
        bufp->chgCData(oldp+3596,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__b_delay),3);
        bufp->chgBit(oldp+3597,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1));
        bufp->chgBit(oldp+3598,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__r_first));
        bufp->chgBit(oldp+3599,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__r_denied_r));
        bufp->chgBit(oldp+3600,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4deint_auto_in_rresp))));
        bufp->chgBit(oldp+3601,((0U != vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value_1])));
        bufp->chgBit(oldp+3602,(((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4deint_auto_in_rresp)) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_261))));
        bufp->chgCData(oldp+3603,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount),5);
        bufp->chgBit(oldp+3604,((1U & ((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)))));
        bufp->chgBit(oldp+3605,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 1U))));
        bufp->chgBit(oldp+3606,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 2U))));
        bufp->chgBit(oldp+3607,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 3U))));
        bufp->chgBit(oldp+3608,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 4U))));
        bufp->chgBit(oldp+3609,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 5U))));
        bufp->chgBit(oldp+3610,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 6U))));
        bufp->chgBit(oldp+3611,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 7U))));
        bufp->chgBit(oldp+3612,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 8U))));
        bufp->chgBit(oldp+3613,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 9U))));
        bufp->chgBit(oldp+3614,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0xaU))));
        bufp->chgBit(oldp+3615,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0xbU))));
        bufp->chgBit(oldp+3616,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0xcU))));
        bufp->chgBit(oldp+3617,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0xdU))));
        bufp->chgBit(oldp+3618,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0xeU))));
        bufp->chgBit(oldp+3619,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0xfU))));
        bufp->chgBit(oldp+3620,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0x10U))));
        bufp->chgBit(oldp+3621,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0x11U))));
        bufp->chgBit(oldp+3622,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0x12U))));
        bufp->chgBit(oldp+3623,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0x13U))));
        bufp->chgBit(oldp+3624,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0x14U))));
        bufp->chgBit(oldp+3625,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0x15U))));
        bufp->chgBit(oldp+3626,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                       >> 0x16U))));
        bufp->chgBit(oldp+3627,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1)) 
                                       | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4deint__DOT__bundleIn_0_rlast)))));
        bufp->chgBit(oldp+3628,((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3629,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 1U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3630,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 2U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3631,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 3U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3632,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 4U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3633,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 5U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3634,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 6U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3635,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 7U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3636,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 8U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3637,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 9U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3638,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0xaU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3639,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0xbU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3640,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0xcU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3641,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0xdU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3642,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0xeU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3643,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0xfU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3644,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0x10U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3645,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0x11U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3646,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0x12U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3647,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0x13U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3648,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0x14U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3649,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0x15U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgBit(oldp+3650,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                  >> 0x16U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
        bufp->chgQData(oldp+3651,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data[0]),64);
        bufp->chgQData(oldp+3653,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data
                                  [0U]),64);
        bufp->chgCData(oldp+3655,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb[0]),8);
        bufp->chgCData(oldp+3656,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb
                                  [0U]),8);
        bufp->chgBit(oldp+3657,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last[0]));
        bufp->chgBit(oldp+3658,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last
                                [0U]));
        bufp->chgBit(oldp+3659,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full));
        bufp->chgBit(oldp+3660,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                               >> 4U))) 
                                 | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                  >> 4U))) 
                                    | ((2U == (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                >> 4U))) 
                                       | ((3U == (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                     >> 4U))) 
                                          | ((4U == 
                                              (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                >> 4U))) 
                                             | ((5U 
                                                 == 
                                                 (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                     >> 4U))) 
                                                | ((6U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                        >> 4U))) 
                                                   | (7U 
                                                      == 
                                                      (7U 
                                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                          >> 4U))))))))))));
        bufp->chgCData(oldp+3661,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter),5);
        bufp->chgCData(oldp+3662,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3663,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+3664,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+3665,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__param),3);
        bufp->chgCData(oldp+3666,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__size),4);
        bufp->chgCData(oldp+3667,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__source),7);
        bufp->chgIData(oldp+3668,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__address),31);
        bufp->chgCData(oldp+3669,((0x1fU & (~ (0x1fU 
                                               & (((IData)(0xffU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_size)) 
                                                  >> 3U))))),5);
        bufp->chgCData(oldp+3670,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter),5);
        bufp->chgCData(oldp+3671,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3672,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+3673,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+3674,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__size_1),4);
        bufp->chgCData(oldp+3675,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__source_1),7);
        bufp->chgBit(oldp+3676,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__denied));
        bufp->chgWData(oldp+3677,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight),128);
        bufp->chgWData(oldp+3681,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_opcodes),512);
        bufp->chgWData(oldp+3697,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_sizes),1024);
        bufp->chgCData(oldp+3729,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter_1),5);
        bufp->chgCData(oldp+3730,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter_1) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3731,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+3732,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_1),5);
        bufp->chgCData(oldp+3733,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_1) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3734,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_1))));
        __Vtemp_hd2b6c582__11[0U] = 1U;
        __Vtemp_hd2b6c582__11[1U] = 0U;
        __Vtemp_hd2b6c582__11[2U] = 0U;
        __Vtemp_hd2b6c582__11[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h7b581ccf__0, __Vtemp_hd2b6c582__11, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source));
        if (((6U != ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1)
                      ? 1U : 0U)) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___T_1227))) {
            __Vtemp_h4d25a699__0[0U] = __Vtemp_h7b581ccf__0[0U];
            __Vtemp_h4d25a699__0[1U] = __Vtemp_h7b581ccf__0[1U];
            __Vtemp_h4d25a699__0[2U] = __Vtemp_h7b581ccf__0[2U];
            __Vtemp_h4d25a699__0[3U] = __Vtemp_h7b581ccf__0[3U];
        } else {
            __Vtemp_h4d25a699__0[0U] = 0U;
            __Vtemp_h4d25a699__0[1U] = 0U;
            __Vtemp_h4d25a699__0[2U] = 0U;
            __Vtemp_h4d25a699__0[3U] = 0U;
        }
        bufp->chgWData(oldp+3735,(__Vtemp_h4d25a699__0),128);
        __Vtemp_hd2b6c582__12[0U] = 1U;
        __Vtemp_hd2b6c582__12[1U] = 0U;
        __Vtemp_hd2b6c582__12[2U] = 0U;
        __Vtemp_hd2b6c582__12[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hdf1791d2__0, __Vtemp_hd2b6c582__12, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
            __Vtemp_h055d9b1f__0[0U] = __Vtemp_hdf1791d2__0[0U];
            __Vtemp_h055d9b1f__0[1U] = __Vtemp_hdf1791d2__0[1U];
            __Vtemp_h055d9b1f__0[2U] = __Vtemp_hdf1791d2__0[2U];
            __Vtemp_h055d9b1f__0[3U] = __Vtemp_hdf1791d2__0[3U];
        } else {
            __Vtemp_h055d9b1f__0[0U] = 0U;
            __Vtemp_h055d9b1f__0[1U] = 0U;
            __Vtemp_h055d9b1f__0[2U] = 0U;
            __Vtemp_h055d9b1f__0[3U] = 0U;
        }
        bufp->chgWData(oldp+3739,(__Vtemp_h055d9b1f__0),128);
        bufp->chgCData(oldp+3743,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                           >> 1U))),4);
        VL_SHIFTR_WWI(1024,1024,10, __Vtemp_hf8e980f8__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_sizes, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+3744,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                             & __Vtemp_hf8e980f8__0[0U]) 
                                            >> 1U))),8);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h6231e614__0, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
            __Vtemp_haee95868__0[0U] = __Vtemp_h6231e614__0[0U];
            __Vtemp_haee95868__0[1U] = __Vtemp_h6231e614__0[1U];
            __Vtemp_haee95868__0[2U] = __Vtemp_h6231e614__0[2U];
            __Vtemp_haee95868__0[3U] = __Vtemp_h6231e614__0[3U];
            __Vtemp_haee95868__0[4U] = __Vtemp_h6231e614__0[4U];
            __Vtemp_haee95868__0[5U] = __Vtemp_h6231e614__0[5U];
            __Vtemp_haee95868__0[6U] = __Vtemp_h6231e614__0[6U];
            __Vtemp_haee95868__0[7U] = __Vtemp_h6231e614__0[7U];
            __Vtemp_haee95868__0[8U] = __Vtemp_h6231e614__0[8U];
            __Vtemp_haee95868__0[9U] = __Vtemp_h6231e614__0[9U];
            __Vtemp_haee95868__0[0xaU] = __Vtemp_h6231e614__0[0xaU];
            __Vtemp_haee95868__0[0xbU] = __Vtemp_h6231e614__0[0xbU];
            __Vtemp_haee95868__0[0xcU] = __Vtemp_h6231e614__0[0xcU];
            __Vtemp_haee95868__0[0xdU] = __Vtemp_h6231e614__0[0xdU];
            __Vtemp_haee95868__0[0xeU] = __Vtemp_h6231e614__0[0xeU];
            __Vtemp_haee95868__0[0xfU] = __Vtemp_h6231e614__0[0xfU];
        } else {
            __Vtemp_haee95868__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_haee95868__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_haee95868__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_haee95868__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_haee95868__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_haee95868__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_haee95868__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_haee95868__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_haee95868__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_haee95868__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_haee95868__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_haee95868__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_haee95868__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_haee95868__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_haee95868__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_haee95868__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+3745,(__Vtemp_haee95868__0),512);
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h98f13421__0, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
            __Vtemp_h86c7f4e2__0[0U] = __Vtemp_h98f13421__0[0U];
            __Vtemp_h86c7f4e2__0[1U] = __Vtemp_h98f13421__0[1U];
            __Vtemp_h86c7f4e2__0[2U] = __Vtemp_h98f13421__0[2U];
            __Vtemp_h86c7f4e2__0[3U] = __Vtemp_h98f13421__0[3U];
            __Vtemp_h86c7f4e2__0[4U] = __Vtemp_h98f13421__0[4U];
            __Vtemp_h86c7f4e2__0[5U] = __Vtemp_h98f13421__0[5U];
            __Vtemp_h86c7f4e2__0[6U] = __Vtemp_h98f13421__0[6U];
            __Vtemp_h86c7f4e2__0[7U] = __Vtemp_h98f13421__0[7U];
            __Vtemp_h86c7f4e2__0[8U] = __Vtemp_h98f13421__0[8U];
            __Vtemp_h86c7f4e2__0[9U] = __Vtemp_h98f13421__0[9U];
            __Vtemp_h86c7f4e2__0[0xaU] = __Vtemp_h98f13421__0[0xaU];
            __Vtemp_h86c7f4e2__0[0xbU] = __Vtemp_h98f13421__0[0xbU];
            __Vtemp_h86c7f4e2__0[0xcU] = __Vtemp_h98f13421__0[0xcU];
            __Vtemp_h86c7f4e2__0[0xdU] = __Vtemp_h98f13421__0[0xdU];
            __Vtemp_h86c7f4e2__0[0xeU] = __Vtemp_h98f13421__0[0xeU];
            __Vtemp_h86c7f4e2__0[0xfU] = __Vtemp_h98f13421__0[0xfU];
            __Vtemp_h86c7f4e2__0[0x10U] = __Vtemp_h98f13421__0[0x10U];
            __Vtemp_h86c7f4e2__0[0x11U] = __Vtemp_h98f13421__0[0x11U];
            __Vtemp_h86c7f4e2__0[0x12U] = __Vtemp_h98f13421__0[0x12U];
            __Vtemp_h86c7f4e2__0[0x13U] = __Vtemp_h98f13421__0[0x13U];
            __Vtemp_h86c7f4e2__0[0x14U] = __Vtemp_h98f13421__0[0x14U];
            __Vtemp_h86c7f4e2__0[0x15U] = __Vtemp_h98f13421__0[0x15U];
            __Vtemp_h86c7f4e2__0[0x16U] = __Vtemp_h98f13421__0[0x16U];
            __Vtemp_h86c7f4e2__0[0x17U] = __Vtemp_h98f13421__0[0x17U];
            __Vtemp_h86c7f4e2__0[0x18U] = __Vtemp_h98f13421__0[0x18U];
            __Vtemp_h86c7f4e2__0[0x19U] = __Vtemp_h98f13421__0[0x19U];
            __Vtemp_h86c7f4e2__0[0x1aU] = __Vtemp_h98f13421__0[0x1aU];
            __Vtemp_h86c7f4e2__0[0x1bU] = __Vtemp_h98f13421__0[0x1bU];
            __Vtemp_h86c7f4e2__0[0x1cU] = __Vtemp_h98f13421__0[0x1cU];
            __Vtemp_h86c7f4e2__0[0x1dU] = __Vtemp_h98f13421__0[0x1dU];
            __Vtemp_h86c7f4e2__0[0x1eU] = __Vtemp_h98f13421__0[0x1eU];
            __Vtemp_h86c7f4e2__0[0x1fU] = __Vtemp_h98f13421__0[0x1fU];
        } else {
            __Vtemp_h86c7f4e2__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_h86c7f4e2__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_h86c7f4e2__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_h86c7f4e2__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_h86c7f4e2__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_h86c7f4e2__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_h86c7f4e2__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_h86c7f4e2__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_h86c7f4e2__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_h86c7f4e2__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_h86c7f4e2__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_h86c7f4e2__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_h86c7f4e2__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_h86c7f4e2__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_h86c7f4e2__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_h86c7f4e2__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_h86c7f4e2__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_h86c7f4e2__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_h86c7f4e2__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_h86c7f4e2__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_h86c7f4e2__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_h86c7f4e2__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_h86c7f4e2__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_h86c7f4e2__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_h86c7f4e2__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_h86c7f4e2__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_h86c7f4e2__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_h86c7f4e2__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_h86c7f4e2__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_h86c7f4e2__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_h86c7f4e2__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_h86c7f4e2__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+3761,(__Vtemp_h86c7f4e2__0),1024);
        bufp->chgIData(oldp+3793,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__watchdog),32);
        bufp->chgWData(oldp+3794,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_1),128);
        bufp->chgWData(oldp+3798,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_sizes_1),1024);
        bufp->chgCData(oldp+3830,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_2),5);
        bufp->chgCData(oldp+3831,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_2) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+3832,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_2))));
        __Vtemp_hd2b6c582__13[0U] = 1U;
        __Vtemp_hd2b6c582__13[1U] = 0U;
        __Vtemp_hd2b6c582__13[2U] = 0U;
        __Vtemp_hd2b6c582__13[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h7843d6bb__0, __Vtemp_hd2b6c582__13, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
            __Vtemp_h6fc04c2f__0[0U] = __Vtemp_h7843d6bb__0[0U];
            __Vtemp_h6fc04c2f__0[1U] = __Vtemp_h7843d6bb__0[1U];
            __Vtemp_h6fc04c2f__0[2U] = __Vtemp_h7843d6bb__0[2U];
            __Vtemp_h6fc04c2f__0[3U] = __Vtemp_h7843d6bb__0[3U];
        } else {
            __Vtemp_h6fc04c2f__0[0U] = 0U;
            __Vtemp_h6fc04c2f__0[1U] = 0U;
            __Vtemp_h6fc04c2f__0[2U] = 0U;
            __Vtemp_h6fc04c2f__0[3U] = 0U;
        }
        bufp->chgWData(oldp+3833,(__Vtemp_h6fc04c2f__0),128);
        VL_SHIFTR_WWI(1024,1024,10, __Vtemp_h5d74a3d1__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_sizes_1, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+3837,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                             & __Vtemp_h5d74a3d1__0[0U]) 
                                            >> 1U))),8);
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h98f13421__1, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
            __Vtemp_h6cfc4588__0[0U] = __Vtemp_h98f13421__1[0U];
            __Vtemp_h6cfc4588__0[1U] = __Vtemp_h98f13421__1[1U];
            __Vtemp_h6cfc4588__0[2U] = __Vtemp_h98f13421__1[2U];
            __Vtemp_h6cfc4588__0[3U] = __Vtemp_h98f13421__1[3U];
            __Vtemp_h6cfc4588__0[4U] = __Vtemp_h98f13421__1[4U];
            __Vtemp_h6cfc4588__0[5U] = __Vtemp_h98f13421__1[5U];
            __Vtemp_h6cfc4588__0[6U] = __Vtemp_h98f13421__1[6U];
            __Vtemp_h6cfc4588__0[7U] = __Vtemp_h98f13421__1[7U];
            __Vtemp_h6cfc4588__0[8U] = __Vtemp_h98f13421__1[8U];
            __Vtemp_h6cfc4588__0[9U] = __Vtemp_h98f13421__1[9U];
            __Vtemp_h6cfc4588__0[0xaU] = __Vtemp_h98f13421__1[0xaU];
            __Vtemp_h6cfc4588__0[0xbU] = __Vtemp_h98f13421__1[0xbU];
            __Vtemp_h6cfc4588__0[0xcU] = __Vtemp_h98f13421__1[0xcU];
            __Vtemp_h6cfc4588__0[0xdU] = __Vtemp_h98f13421__1[0xdU];
            __Vtemp_h6cfc4588__0[0xeU] = __Vtemp_h98f13421__1[0xeU];
            __Vtemp_h6cfc4588__0[0xfU] = __Vtemp_h98f13421__1[0xfU];
            __Vtemp_h6cfc4588__0[0x10U] = __Vtemp_h98f13421__1[0x10U];
            __Vtemp_h6cfc4588__0[0x11U] = __Vtemp_h98f13421__1[0x11U];
            __Vtemp_h6cfc4588__0[0x12U] = __Vtemp_h98f13421__1[0x12U];
            __Vtemp_h6cfc4588__0[0x13U] = __Vtemp_h98f13421__1[0x13U];
            __Vtemp_h6cfc4588__0[0x14U] = __Vtemp_h98f13421__1[0x14U];
            __Vtemp_h6cfc4588__0[0x15U] = __Vtemp_h98f13421__1[0x15U];
            __Vtemp_h6cfc4588__0[0x16U] = __Vtemp_h98f13421__1[0x16U];
            __Vtemp_h6cfc4588__0[0x17U] = __Vtemp_h98f13421__1[0x17U];
            __Vtemp_h6cfc4588__0[0x18U] = __Vtemp_h98f13421__1[0x18U];
            __Vtemp_h6cfc4588__0[0x19U] = __Vtemp_h98f13421__1[0x19U];
            __Vtemp_h6cfc4588__0[0x1aU] = __Vtemp_h98f13421__1[0x1aU];
            __Vtemp_h6cfc4588__0[0x1bU] = __Vtemp_h98f13421__1[0x1bU];
            __Vtemp_h6cfc4588__0[0x1cU] = __Vtemp_h98f13421__1[0x1cU];
            __Vtemp_h6cfc4588__0[0x1dU] = __Vtemp_h98f13421__1[0x1dU];
            __Vtemp_h6cfc4588__0[0x1eU] = __Vtemp_h98f13421__1[0x1eU];
            __Vtemp_h6cfc4588__0[0x1fU] = __Vtemp_h98f13421__1[0x1fU];
        } else {
            __Vtemp_h6cfc4588__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_h6cfc4588__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_h6cfc4588__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_h6cfc4588__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_h6cfc4588__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_h6cfc4588__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_h6cfc4588__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_h6cfc4588__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_h6cfc4588__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_h6cfc4588__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_h6cfc4588__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_h6cfc4588__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_h6cfc4588__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_h6cfc4588__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_h6cfc4588__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_h6cfc4588__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_h6cfc4588__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_h6cfc4588__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_h6cfc4588__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_h6cfc4588__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_h6cfc4588__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_h6cfc4588__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_h6cfc4588__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_h6cfc4588__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_h6cfc4588__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_h6cfc4588__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_h6cfc4588__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_h6cfc4588__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_h6cfc4588__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_h6cfc4588__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_h6cfc4588__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_h6cfc4588__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+3838,(__Vtemp_h6cfc4588__0),1024);
        bufp->chgIData(oldp+3870,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgCData(oldp+3871,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_id[0]),5);
        bufp->chgCData(oldp+3872,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_id
                                  [0U]),5);
        bufp->chgCData(oldp+3873,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size[0]),4);
        bufp->chgCData(oldp+3874,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size
                                  [0U]),4);
        bufp->chgCData(oldp+3875,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source[0]),7);
        bufp->chgCData(oldp+3876,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source
                                  [0U]),7);
        bufp->chgBit(oldp+3877,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_wen[0]));
        bufp->chgBit(oldp+3878,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_wen
                                [0U]));
        bufp->chgBit(oldp+3879,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__maybe_full));
        bufp->chgBit(oldp+3880,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeat_last)))));
        bufp->chgCData(oldp+3881,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_mask),8);
        bufp->chgQData(oldp+3882,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_data),64);
        bufp->chgIData(oldp+3884,((IData)((vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_data 
                                           >> 0x20U))),32);
        bufp->chgIData(oldp+3885,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__cated_bits_data_lo),32);
        bufp->chgQData(oldp+3886,((((QData)((IData)(
                                                    (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_data 
                                                     >> 0x20U))) 
                                    << 0x20U) | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__cated_bits_data_lo)))),64);
        bufp->chgBit(oldp+3888,((1U & (~ (1U & (((IData)(7U) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                                >> 2U))))));
        bufp->chgBit(oldp+3889,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeat_count));
        bufp->chgBit(oldp+3890,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeat_last));
        bufp->chgBit(oldp+3891,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                       >> 2U))));
        bufp->chgBit(oldp+3892,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeat_index));
        bufp->chgCData(oldp+3893,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_mask))),4);
        bufp->chgCData(oldp+3894,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_mask) 
                                           >> 4U))),4);
        bufp->chgBit(oldp+3895,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__count));
        bufp->chgBit(oldp+3896,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__corrupt_reg));
        bufp->chgBit(oldp+3897,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_rdata_written_once));
        bufp->chgIData(oldp+3898,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_rdata_0),32);
        bufp->chgCData(oldp+3899,((0x3fU & (~ ((IData)(0x3fU) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size))))),6);
        bufp->chgBit(oldp+3900,((0U == (0x3fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address 
                                                 & (~ 
                                                    ((IData)(0x3fU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size))))))));
        bufp->chgCData(oldp+3901,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size))),2);
        bufp->chgCData(oldp+3902,((7U & (1U | ((IData)(1U) 
                                               << (3U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size)))))),3);
        bufp->chgBit(oldp+3903,((1U & (((IData)(1U) 
                                        << (3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size))) 
                                       >> 2U))));
        bufp->chgBit(oldp+3904,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address 
                                       >> 2U))));
        bufp->chgBit(oldp+3905,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address 
                                          >> 2U)))));
        bufp->chgBit(oldp+3906,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc));
        bufp->chgBit(oldp+3907,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_1));
        bufp->chgBit(oldp+3908,((1U & (((IData)(1U) 
                                        << (3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size))) 
                                       >> 1U))));
        bufp->chgBit(oldp+3909,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address 
                                       >> 1U))));
        bufp->chgBit(oldp+3910,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address 
                                          >> 1U)))));
        bufp->chgBit(oldp+3911,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_2));
        bufp->chgBit(oldp+3912,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_2));
        bufp->chgBit(oldp+3913,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_3));
        bufp->chgBit(oldp+3914,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_3));
        bufp->chgBit(oldp+3915,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_4));
        bufp->chgBit(oldp+3916,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_4));
        bufp->chgBit(oldp+3917,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_5));
        bufp->chgBit(oldp+3918,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_5));
        bufp->chgBit(oldp+3919,((1U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address)));
        bufp->chgBit(oldp+3920,((1U & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address))));
        bufp->chgBit(oldp+3921,(((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_2))));
        bufp->chgBit(oldp+3922,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_2) 
                                 | ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_2)))));
        bufp->chgBit(oldp+3923,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_2) 
                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address)));
        bufp->chgBit(oldp+3924,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_2) 
                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_2) 
                                    & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address))));
        bufp->chgBit(oldp+3925,(((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_3))));
        bufp->chgBit(oldp+3926,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_3) 
                                 | ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_3)))));
        bufp->chgBit(oldp+3927,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_3) 
                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address)));
        bufp->chgBit(oldp+3928,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_3) 
                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_3) 
                                    & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address))));
        bufp->chgBit(oldp+3929,(((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_4))));
        bufp->chgBit(oldp+3930,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_4) 
                                 | ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_4)))));
        bufp->chgBit(oldp+3931,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_4) 
                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address)));
        bufp->chgBit(oldp+3932,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_4) 
                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_4) 
                                    & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address))));
        bufp->chgBit(oldp+3933,(((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_5))));
        bufp->chgBit(oldp+3934,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_5) 
                                 | ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_5)))));
        bufp->chgBit(oldp+3935,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_5) 
                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address)));
        bufp->chgBit(oldp+3936,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_5) 
                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_5) 
                                    & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address))));
        bufp->chgCData(oldp+3937,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask),8);
        bufp->chgCData(oldp+3938,((7U & (~ (7U & (((IData)(0x3fU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size)) 
                                                  >> 3U))))),3);
        bufp->chgBit(oldp+3939,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_opcode) 
                                          >> 2U)))));
        bufp->chgCData(oldp+3940,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter),3);
        bufp->chgCData(oldp+3941,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+3942,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+3943,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+3944,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__size),3);
        bufp->chgCData(oldp+3945,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__source),4);
        bufp->chgIData(oldp+3946,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__address),32);
        bufp->chgCData(oldp+3947,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter),3);
        bufp->chgCData(oldp+3948,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+3949,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+3950,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+3951,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+3952,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__size_1),3);
        bufp->chgCData(oldp+3953,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__source_1),4);
        bufp->chgCData(oldp+3954,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__sink),6);
        bufp->chgBit(oldp+3955,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__denied));
        bufp->chgSData(oldp+3956,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight),16);
        bufp->chgQData(oldp+3957,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_opcodes),64);
        bufp->chgQData(oldp+3959,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_sizes),64);
        bufp->chgCData(oldp+3961,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter_1),3);
        bufp->chgCData(oldp+3962,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter_1) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+3963,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+3964,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_1),3);
        bufp->chgCData(oldp+3965,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_1) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+3966,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_1))));
        bufp->chgIData(oldp+3967,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__watchdog),32);
        bufp->chgSData(oldp+3968,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_1),16);
        bufp->chgQData(oldp+3969,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_sizes_1),64);
        bufp->chgCData(oldp+3971,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_2),3);
        bufp->chgCData(oldp+3972,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_2) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+3973,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_2))));
        bufp->chgIData(oldp+3974,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgBit(oldp+3975,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__full));
        bufp->chgCData(oldp+3976,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_opcode),3);
        bufp->chgCData(oldp+3977,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_size),3);
        bufp->chgCData(oldp+3978,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_source),4);
        bufp->chgIData(oldp+3979,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_address),32);
        bufp->chgCData(oldp+3980,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_mask),8);
        bufp->chgQData(oldp+3981,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_data),64);
        bufp->chgBit(oldp+3983,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_last)))));
        bufp->chgQData(oldp+3984,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_data),64);
        bufp->chgBit(oldp+3986,((1U & (~ (1U & (((IData)(7U) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size)) 
                                                >> 2U))))));
        bufp->chgBit(oldp+3987,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__count));
        bufp->chgBit(oldp+3988,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__last));
        bufp->chgBit(oldp+3989,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__enable_0));
        bufp->chgBit(oldp+3990,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_written_once));
        bufp->chgBit(oldp+3991,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_masked_enable_0));
        bufp->chgIData(oldp+3992,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_0),32);
        bufp->chgIData(oldp+3993,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_masked_enable_0)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_data
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_0)),32);
        bufp->chgBit(oldp+3994,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_written_once));
        bufp->chgBit(oldp+3995,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_masked_enable_0));
        bufp->chgCData(oldp+3996,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_0),4);
        bufp->chgCData(oldp+3997,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_masked_enable_0)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_mask)
                                    : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_0))),4);
        bufp->chgIData(oldp+3998,((IData)((vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_data 
                                           >> 0x20U))),32);
        bufp->chgIData(oldp+3999,((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_enq_bits_data)),32);
        bufp->chgQData(oldp+4000,((((QData)((IData)(
                                                    (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_data 
                                                     >> 0x20U))) 
                                    << 0x20U) | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_enq_bits_data)))),64);
        bufp->chgBit(oldp+4002,((1U & (~ (1U & (((IData)(7U) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                                >> 2U))))));
        bufp->chgBit(oldp+4003,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_count));
        bufp->chgBit(oldp+4004,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_count)))));
        bufp->chgBit(oldp+4005,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_last));
        bufp->chgBit(oldp+4006,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_0));
        bufp->chgBit(oldp+4007,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_1));
        bufp->chgBit(oldp+4008,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_2));
        bufp->chgBit(oldp+4009,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_3));
        bufp->chgBit(oldp+4010,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_4));
        bufp->chgBit(oldp+4011,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_5));
        bufp->chgBit(oldp+4012,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_6));
        bufp->chgBit(oldp+4013,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_7));
        bufp->chgBit(oldp+4014,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_8));
        bufp->chgBit(oldp+4015,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_9));
        bufp->chgBit(oldp+4016,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_10));
        bufp->chgBit(oldp+4017,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_11));
        bufp->chgBit(oldp+4018,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_12));
        bufp->chgBit(oldp+4019,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_13));
        bufp->chgBit(oldp+4020,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_14));
        bufp->chgBit(oldp+4021,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_15));
        bufp->chgBit(oldp+4022,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_16));
        bufp->chgBit(oldp+4023,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_17));
        bufp->chgBit(oldp+4024,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_18));
        bufp->chgBit(oldp+4025,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_19));
        bufp->chgBit(oldp+4026,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_20));
        bufp->chgBit(oldp+4027,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_21));
        bufp->chgBit(oldp+4028,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_22));
        bufp->chgBit(oldp+4029,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_23));
        bufp->chgBit(oldp+4030,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_24));
        bufp->chgBit(oldp+4031,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_25));
        bufp->chgBit(oldp+4032,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_26));
        bufp->chgBit(oldp+4033,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_27));
        bufp->chgBit(oldp+4034,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_28));
        bufp->chgBit(oldp+4035,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_29));
        bufp->chgBit(oldp+4036,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_30));
        bufp->chgBit(oldp+4037,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_31));
        bufp->chgBit(oldp+4038,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_32));
        bufp->chgBit(oldp+4039,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_33));
        bufp->chgBit(oldp+4040,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_34));
        bufp->chgBit(oldp+4041,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_35));
        bufp->chgBit(oldp+4042,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_36));
        bufp->chgBit(oldp+4043,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_37));
        bufp->chgBit(oldp+4044,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_38));
        bufp->chgBit(oldp+4045,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_39));
        bufp->chgBit(oldp+4046,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_40));
        bufp->chgBit(oldp+4047,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_41));
        bufp->chgBit(oldp+4048,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_42));
        bufp->chgBit(oldp+4049,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_43));
        bufp->chgBit(oldp+4050,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_44));
        bufp->chgBit(oldp+4051,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_45));
        bufp->chgBit(oldp+4052,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_46));
        bufp->chgBit(oldp+4053,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_47));
        bufp->chgBit(oldp+4054,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_48));
        bufp->chgBit(oldp+4055,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_49));
        bufp->chgBit(oldp+4056,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_50));
        bufp->chgBit(oldp+4057,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_51));
        bufp->chgBit(oldp+4058,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_52));
        bufp->chgBit(oldp+4059,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_53));
        bufp->chgBit(oldp+4060,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_54));
        bufp->chgBit(oldp+4061,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_55));
        bufp->chgBit(oldp+4062,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_56));
        bufp->chgBit(oldp+4063,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_57));
        bufp->chgBit(oldp+4064,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_58));
        bufp->chgBit(oldp+4065,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_59));
        bufp->chgBit(oldp+4066,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_60));
        bufp->chgBit(oldp+4067,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_61));
        bufp->chgBit(oldp+4068,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_62));
        bufp->chgBit(oldp+4069,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_63));
        bufp->chgBit(oldp+4070,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_hold_r));
        bufp->chgBit(oldp+4071,((1U & ((((IData)(7U) 
                                         << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                        >> 2U) & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_count)
                                                   ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_hold_r)
                                                   : 
                                                  ((0x3fU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_63)
                                                    : 
                                                   ((0x3eU 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                     ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_62)
                                                     : 
                                                    ((0x3dU 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_61)
                                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT___GEN_198)))))))));
        bufp->chgBit(oldp+4072,(((1U & ((((IData)(7U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                         >> 2U) & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_count)
                                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_hold_r)
                                                    : 
                                                   ((0x3fU 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                     ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_63)
                                                     : 
                                                    ((0x3eU 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_62)
                                                      : 
                                                     ((0x3dU 
                                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                       ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_61)
                                                       : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT___GEN_198))))))) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_count))));
        bufp->chgBit(oldp+4073,((1U & (~ (1U & (((IData)(7U) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_c_bits_size)) 
                                                >> 2U))))));
        bufp->chgBit(oldp+4074,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__count_1));
        bufp->chgBit(oldp+4075,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__last_1));
        bufp->chgBit(oldp+4076,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_sizeOH_shiftAmount));
        bufp->chgCData(oldp+4077,((3U & (1U | ((IData)(1U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_sizeOH_shiftAmount))))),2);
        bufp->chgBit(oldp+4078,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_sizeOH_shiftAmount)) 
                                       >> 1U))));
        bufp->chgBit(oldp+4079,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc));
        bufp->chgBit(oldp+4080,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc_1));
        bufp->chgBit(oldp+4081,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)) 
                                       & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))))));
        bufp->chgBit(oldp+4082,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc) 
                                       | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)) 
                                          & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))))));
        bufp->chgBit(oldp+4083,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
        bufp->chgBit(oldp+4084,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc) 
                                 | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
        bufp->chgBit(oldp+4085,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1))));
        bufp->chgBit(oldp+4086,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc_1) 
                                 | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)))));
        bufp->chgBit(oldp+4087,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
        bufp->chgBit(oldp+4088,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc_1) 
                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
        bufp->chgCData(oldp+4089,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask),4);
        bufp->chgCData(oldp+4090,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter),6);
        bufp->chgCData(oldp+4091,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+4092,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+4093,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+4094,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__param),3);
        bufp->chgCData(oldp+4095,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__size),4);
        bufp->chgCData(oldp+4096,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__source),6);
        bufp->chgIData(oldp+4097,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__address),32);
        bufp->chgCData(oldp+4098,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter),6);
        bufp->chgCData(oldp+4099,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+4100,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+4101,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+4102,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+4103,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__size_1),4);
        bufp->chgCData(oldp+4104,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__source_1),6);
        bufp->chgBit(oldp+4105,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__denied));
        bufp->chgCData(oldp+4106,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter),6);
        bufp->chgCData(oldp+4107,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+4108,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter))));
        bufp->chgCData(oldp+4109,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__opcode_3),3);
        bufp->chgCData(oldp+4110,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__param_3),3);
        bufp->chgCData(oldp+4111,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__size_3),4);
        bufp->chgCData(oldp+4112,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__source_3),6);
        bufp->chgIData(oldp+4113,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__address_2),32);
        bufp->chgQData(oldp+4114,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight),64);
        bufp->chgWData(oldp+4116,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_opcodes),256);
        bufp->chgWData(oldp+4124,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_sizes),512);
        bufp->chgCData(oldp+4140,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter_1),6);
        bufp->chgCData(oldp+4141,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter_1) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+4142,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+4143,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1),6);
        bufp->chgCData(oldp+4144,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+4145,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1))));
        bufp->chgQData(oldp+4146,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2535))
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+4148,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT____VdfgTmp_h6c2403bb__0)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                    : 0ULL)),64);
        bufp->chgCData(oldp+4150,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h57168600_0[0U] 
                                            & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                           >> 1U))),4);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_h09fbd50a__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_sizes, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+4151,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                             & __Vtemp_h09fbd50a__0[0U]) 
                                            >> 1U))),8);
        VL_SHIFTL_WWI(256,256,8, __Vtemp_h0c8c943c__1, VysyxSoCFull__ConstPool__CONST_h57168600_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT____VdfgTmp_h6c2403bb__0) {
            __Vtemp_h19506f3d__0[0U] = __Vtemp_h0c8c943c__1[0U];
            __Vtemp_h19506f3d__0[1U] = __Vtemp_h0c8c943c__1[1U];
            __Vtemp_h19506f3d__0[2U] = __Vtemp_h0c8c943c__1[2U];
            __Vtemp_h19506f3d__0[3U] = __Vtemp_h0c8c943c__1[3U];
            __Vtemp_h19506f3d__0[4U] = __Vtemp_h0c8c943c__1[4U];
            __Vtemp_h19506f3d__0[5U] = __Vtemp_h0c8c943c__1[5U];
            __Vtemp_h19506f3d__0[6U] = __Vtemp_h0c8c943c__1[6U];
            __Vtemp_h19506f3d__0[7U] = __Vtemp_h0c8c943c__1[7U];
        } else {
            __Vtemp_h19506f3d__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_h19506f3d__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_h19506f3d__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_h19506f3d__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_h19506f3d__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_h19506f3d__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_h19506f3d__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_h19506f3d__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+4152,(__Vtemp_h19506f3d__0),256);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h60eb240a__2, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT____VdfgTmp_h6c2403bb__0) {
            __Vtemp_h16e984a3__0[0U] = __Vtemp_h60eb240a__2[0U];
            __Vtemp_h16e984a3__0[1U] = __Vtemp_h60eb240a__2[1U];
            __Vtemp_h16e984a3__0[2U] = __Vtemp_h60eb240a__2[2U];
            __Vtemp_h16e984a3__0[3U] = __Vtemp_h60eb240a__2[3U];
            __Vtemp_h16e984a3__0[4U] = __Vtemp_h60eb240a__2[4U];
            __Vtemp_h16e984a3__0[5U] = __Vtemp_h60eb240a__2[5U];
            __Vtemp_h16e984a3__0[6U] = __Vtemp_h60eb240a__2[6U];
            __Vtemp_h16e984a3__0[7U] = __Vtemp_h60eb240a__2[7U];
            __Vtemp_h16e984a3__0[8U] = __Vtemp_h60eb240a__2[8U];
            __Vtemp_h16e984a3__0[9U] = __Vtemp_h60eb240a__2[9U];
            __Vtemp_h16e984a3__0[0xaU] = __Vtemp_h60eb240a__2[0xaU];
            __Vtemp_h16e984a3__0[0xbU] = __Vtemp_h60eb240a__2[0xbU];
            __Vtemp_h16e984a3__0[0xcU] = __Vtemp_h60eb240a__2[0xcU];
            __Vtemp_h16e984a3__0[0xdU] = __Vtemp_h60eb240a__2[0xdU];
            __Vtemp_h16e984a3__0[0xeU] = __Vtemp_h60eb240a__2[0xeU];
            __Vtemp_h16e984a3__0[0xfU] = __Vtemp_h60eb240a__2[0xfU];
        } else {
            __Vtemp_h16e984a3__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h16e984a3__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h16e984a3__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h16e984a3__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h16e984a3__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h16e984a3__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h16e984a3__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h16e984a3__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h16e984a3__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h16e984a3__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h16e984a3__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h16e984a3__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h16e984a3__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h16e984a3__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h16e984a3__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h16e984a3__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+4160,(__Vtemp_h16e984a3__0),512);
        bufp->chgIData(oldp+4176,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__watchdog),32);
        bufp->chgQData(oldp+4177,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_1),64);
        bufp->chgWData(oldp+4179,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_sizes_1),512);
        bufp->chgCData(oldp+4195,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter_1),6);
        bufp->chgCData(oldp+4196,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter_1) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+4197,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter_1))));
        bufp->chgCData(oldp+4198,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2),6);
        bufp->chgCData(oldp+4199,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+4200,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))));
        bufp->chgQData(oldp+4201,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2624) 
                                    & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode)))
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+4203,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT____VdfgTmp_h45b941fa__0)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                    : 0ULL)),64);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_h67f8fc73__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_sizes_1, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+4205,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                             & __Vtemp_h67f8fc73__0[0U]) 
                                            >> 1U))),8);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h60eb240a__3, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT____VdfgTmp_h45b941fa__0) {
            __Vtemp_h8a9f11ea__0[0U] = __Vtemp_h60eb240a__3[0U];
            __Vtemp_h8a9f11ea__0[1U] = __Vtemp_h60eb240a__3[1U];
            __Vtemp_h8a9f11ea__0[2U] = __Vtemp_h60eb240a__3[2U];
            __Vtemp_h8a9f11ea__0[3U] = __Vtemp_h60eb240a__3[3U];
            __Vtemp_h8a9f11ea__0[4U] = __Vtemp_h60eb240a__3[4U];
            __Vtemp_h8a9f11ea__0[5U] = __Vtemp_h60eb240a__3[5U];
            __Vtemp_h8a9f11ea__0[6U] = __Vtemp_h60eb240a__3[6U];
            __Vtemp_h8a9f11ea__0[7U] = __Vtemp_h60eb240a__3[7U];
            __Vtemp_h8a9f11ea__0[8U] = __Vtemp_h60eb240a__3[8U];
            __Vtemp_h8a9f11ea__0[9U] = __Vtemp_h60eb240a__3[9U];
            __Vtemp_h8a9f11ea__0[0xaU] = __Vtemp_h60eb240a__3[0xaU];
            __Vtemp_h8a9f11ea__0[0xbU] = __Vtemp_h60eb240a__3[0xbU];
            __Vtemp_h8a9f11ea__0[0xcU] = __Vtemp_h60eb240a__3[0xcU];
            __Vtemp_h8a9f11ea__0[0xdU] = __Vtemp_h60eb240a__3[0xdU];
            __Vtemp_h8a9f11ea__0[0xeU] = __Vtemp_h60eb240a__3[0xeU];
            __Vtemp_h8a9f11ea__0[0xfU] = __Vtemp_h60eb240a__3[0xfU];
        } else {
            __Vtemp_h8a9f11ea__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h8a9f11ea__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h8a9f11ea__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h8a9f11ea__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h8a9f11ea__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h8a9f11ea__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h8a9f11ea__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h8a9f11ea__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h8a9f11ea__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h8a9f11ea__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h8a9f11ea__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h8a9f11ea__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h8a9f11ea__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h8a9f11ea__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h8a9f11ea__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h8a9f11ea__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+4206,(__Vtemp_h8a9f11ea__0),512);
        bufp->chgIData(oldp+4222,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgBit(oldp+4223,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_2));
        bufp->chgCData(oldp+4224,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_3),6);
        bufp->chgCData(oldp+4225,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_3) 
                                            - (IData)(1U)))),6);
        bufp->chgBit(oldp+4226,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_3))));
        bufp->chgBit(oldp+4227,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2682));
        bufp->chgBit(oldp+4228,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__full));
        bufp->chgCData(oldp+4229,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_opcode),3);
        bufp->chgCData(oldp+4230,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_param),2);
        bufp->chgCData(oldp+4231,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_size),4);
        bufp->chgCData(oldp+4232,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_source),6);
        bufp->chgBit(oldp+4233,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_denied));
        bufp->chgQData(oldp+4234,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_data),64);
        bufp->chgBit(oldp+4236,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_corrupt));
        bufp->chgBit(oldp+4237,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_last_1)))));
        bufp->chgBit(oldp+4238,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_count));
        bufp->chgBit(oldp+4239,((1U & (~ (1U & (((IData)(7U) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                                >> 2U))))));
        bufp->chgBit(oldp+4240,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__count));
        bufp->chgBit(oldp+4241,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__last));
        bufp->chgBit(oldp+4242,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__corrupt_reg));
        bufp->chgBit(oldp+4243,((1U & (~ (1U & (((IData)(7U) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size_MPORT_data)) 
                                                >> 2U))))));
        bufp->chgBit(oldp+4244,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_count_1));
        bufp->chgBit(oldp+4245,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_last_1));
        bufp->chgCData(oldp+4246,((0x3fU & (~ ((IData)(0x3fU) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor_io_in_c_bits_size))))),6);
        bufp->chgBit(oldp+4247,((0U == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor_io_in_c_bits_address) 
                                                 & (~ 
                                                    ((IData)(0x3fU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor_io_in_c_bits_size))))))));
        bufp->chgCData(oldp+4248,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter),3);
        bufp->chgCData(oldp+4249,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+4250,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+4251,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+4252,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__param),3);
        bufp->chgCData(oldp+4253,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__size),3);
        bufp->chgCData(oldp+4254,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__source),7);
        bufp->chgSData(oldp+4255,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__address),13);
        bufp->chgCData(oldp+4256,((7U & (~ (7U & (((IData)(0x3fU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                                  >> 3U))))),3);
        bufp->chgCData(oldp+4257,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter),3);
        bufp->chgCData(oldp+4258,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+4259,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+4260,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+4261,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+4262,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__size_1),3);
        bufp->chgCData(oldp+4263,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__source_1),7);
        bufp->chgBit(oldp+4264,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__denied));
        bufp->chgCData(oldp+4265,((7U & (~ (7U & (((IData)(0x3fU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor_io_in_c_bits_size)) 
                                                  >> 3U))))),3);
        bufp->chgCData(oldp+4266,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter),3);
        bufp->chgCData(oldp+4267,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+4268,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter))));
        bufp->chgCData(oldp+4269,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__opcode_3),3);
        bufp->chgCData(oldp+4270,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__param_3),3);
        bufp->chgCData(oldp+4271,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__size_3),3);
        bufp->chgCData(oldp+4272,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__source_3),7);
        bufp->chgSData(oldp+4273,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__address_2),13);
        bufp->chgWData(oldp+4274,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight),128);
        bufp->chgWData(oldp+4278,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_opcodes),512);
        bufp->chgWData(oldp+4294,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_sizes),512);
        bufp->chgCData(oldp+4310,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter_1),3);
        bufp->chgCData(oldp+4311,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter_1) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+4312,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+4313,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1),3);
        bufp->chgCData(oldp+4314,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+4315,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1))));
        __Vtemp_hd2b6c582__14[0U] = 1U;
        __Vtemp_hd2b6c582__14[1U] = 0U;
        __Vtemp_hd2b6c582__14[2U] = 0U;
        __Vtemp_hd2b6c582__14[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h59965f33__0, __Vtemp_hd2b6c582__14, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
        if (((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode)) 
             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2260))) {
            __Vtemp_he4bdcf00__0[0U] = __Vtemp_h59965f33__0[0U];
            __Vtemp_he4bdcf00__0[1U] = __Vtemp_h59965f33__0[1U];
            __Vtemp_he4bdcf00__0[2U] = __Vtemp_h59965f33__0[2U];
            __Vtemp_he4bdcf00__0[3U] = __Vtemp_h59965f33__0[3U];
        } else {
            __Vtemp_he4bdcf00__0[0U] = 0U;
            __Vtemp_he4bdcf00__0[1U] = 0U;
            __Vtemp_he4bdcf00__0[2U] = 0U;
            __Vtemp_he4bdcf00__0[3U] = 0U;
        }
        bufp->chgWData(oldp+4316,(__Vtemp_he4bdcf00__0),128);
        __Vtemp_hd2b6c582__15[0U] = 1U;
        __Vtemp_hd2b6c582__15[1U] = 0U;
        __Vtemp_hd2b6c582__15[2U] = 0U;
        __Vtemp_hd2b6c582__15[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hd6eb7712__0, __Vtemp_hd2b6c582__15, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT____VdfgTmp_h3e9bf6c5__0) {
            __Vtemp_hde6497e4__0[0U] = __Vtemp_hd6eb7712__0[0U];
            __Vtemp_hde6497e4__0[1U] = __Vtemp_hd6eb7712__0[1U];
            __Vtemp_hde6497e4__0[2U] = __Vtemp_hd6eb7712__0[2U];
            __Vtemp_hde6497e4__0[3U] = __Vtemp_hd6eb7712__0[3U];
        } else {
            __Vtemp_hde6497e4__0[0U] = 0U;
            __Vtemp_hde6497e4__0[1U] = 0U;
            __Vtemp_hde6497e4__0[2U] = 0U;
            __Vtemp_hde6497e4__0[3U] = 0U;
        }
        bufp->chgWData(oldp+4320,(__Vtemp_hde6497e4__0),128);
        bufp->chgCData(oldp+4324,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                           >> 1U))),4);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_hb2150cf0__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_sizes, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        bufp->chgCData(oldp+4325,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & __Vtemp_hb2150cf0__0[0U]) 
                                           >> 1U))),4);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hcd3e0595__2, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT____VdfgTmp_h3e9bf6c5__0) {
            __Vtemp_hd2872cbf__0[0U] = __Vtemp_hcd3e0595__2[0U];
            __Vtemp_hd2872cbf__0[1U] = __Vtemp_hcd3e0595__2[1U];
            __Vtemp_hd2872cbf__0[2U] = __Vtemp_hcd3e0595__2[2U];
            __Vtemp_hd2872cbf__0[3U] = __Vtemp_hcd3e0595__2[3U];
            __Vtemp_hd2872cbf__0[4U] = __Vtemp_hcd3e0595__2[4U];
            __Vtemp_hd2872cbf__0[5U] = __Vtemp_hcd3e0595__2[5U];
            __Vtemp_hd2872cbf__0[6U] = __Vtemp_hcd3e0595__2[6U];
            __Vtemp_hd2872cbf__0[7U] = __Vtemp_hcd3e0595__2[7U];
            __Vtemp_hd2872cbf__0[8U] = __Vtemp_hcd3e0595__2[8U];
            __Vtemp_hd2872cbf__0[9U] = __Vtemp_hcd3e0595__2[9U];
            __Vtemp_hd2872cbf__0[0xaU] = __Vtemp_hcd3e0595__2[0xaU];
            __Vtemp_hd2872cbf__0[0xbU] = __Vtemp_hcd3e0595__2[0xbU];
            __Vtemp_hd2872cbf__0[0xcU] = __Vtemp_hcd3e0595__2[0xcU];
            __Vtemp_hd2872cbf__0[0xdU] = __Vtemp_hcd3e0595__2[0xdU];
            __Vtemp_hd2872cbf__0[0xeU] = __Vtemp_hcd3e0595__2[0xeU];
            __Vtemp_hd2872cbf__0[0xfU] = __Vtemp_hcd3e0595__2[0xfU];
        } else {
            __Vtemp_hd2872cbf__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_hd2872cbf__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_hd2872cbf__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_hd2872cbf__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_hd2872cbf__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_hd2872cbf__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_hd2872cbf__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_hd2872cbf__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_hd2872cbf__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_hd2872cbf__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_hd2872cbf__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_hd2872cbf__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_hd2872cbf__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_hd2872cbf__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_hd2872cbf__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_hd2872cbf__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+4326,(__Vtemp_hd2872cbf__0),512);
        bufp->chgIData(oldp+4342,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__watchdog),32);
        bufp->chgWData(oldp+4343,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_1),128);
        bufp->chgWData(oldp+4347,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_sizes_1),512);
        bufp->chgCData(oldp+4363,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter_1),3);
        bufp->chgCData(oldp+4364,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter_1) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+4365,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter_1))));
        bufp->chgCData(oldp+4366,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2),3);
        bufp->chgCData(oldp+4367,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+4368,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))));
        __Vtemp_hd2b6c582__16[0U] = 1U;
        __Vtemp_hd2b6c582__16[1U] = 0U;
        __Vtemp_hd2b6c582__16[2U] = 0U;
        __Vtemp_hd2b6c582__16[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hc73bce29__0, __Vtemp_hd2b6c582__16, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
        if (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2349) 
             & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode)))) {
            __Vtemp_h53cccf16__0[0U] = __Vtemp_hc73bce29__0[0U];
            __Vtemp_h53cccf16__0[1U] = __Vtemp_hc73bce29__0[1U];
            __Vtemp_h53cccf16__0[2U] = __Vtemp_hc73bce29__0[2U];
            __Vtemp_h53cccf16__0[3U] = __Vtemp_hc73bce29__0[3U];
        } else {
            __Vtemp_h53cccf16__0[0U] = 0U;
            __Vtemp_h53cccf16__0[1U] = 0U;
            __Vtemp_h53cccf16__0[2U] = 0U;
            __Vtemp_h53cccf16__0[3U] = 0U;
        }
        bufp->chgWData(oldp+4369,(__Vtemp_h53cccf16__0),128);
        __Vtemp_hd2b6c582__17[0U] = 1U;
        __Vtemp_hd2b6c582__17[1U] = 0U;
        __Vtemp_hd2b6c582__17[2U] = 0U;
        __Vtemp_hd2b6c582__17[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h3804401c__0, __Vtemp_hd2b6c582__17, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT____VdfgTmp_hc83f17dc__0) {
            __Vtemp_hea476403__0[0U] = __Vtemp_h3804401c__0[0U];
            __Vtemp_hea476403__0[1U] = __Vtemp_h3804401c__0[1U];
            __Vtemp_hea476403__0[2U] = __Vtemp_h3804401c__0[2U];
            __Vtemp_hea476403__0[3U] = __Vtemp_h3804401c__0[3U];
        } else {
            __Vtemp_hea476403__0[0U] = 0U;
            __Vtemp_hea476403__0[1U] = 0U;
            __Vtemp_hea476403__0[2U] = 0U;
            __Vtemp_hea476403__0[3U] = 0U;
        }
        bufp->chgWData(oldp+4373,(__Vtemp_hea476403__0),128);
        VL_SHIFTR_WWI(512,512,9, __Vtemp_h04312ac7__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_sizes_1, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        bufp->chgCData(oldp+4377,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & __Vtemp_h04312ac7__0[0U]) 
                                           >> 1U))),4);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hcd3e0595__3, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT____VdfgTmp_hc83f17dc__0) {
            __Vtemp_h4ab2599b__0[0U] = __Vtemp_hcd3e0595__3[0U];
            __Vtemp_h4ab2599b__0[1U] = __Vtemp_hcd3e0595__3[1U];
            __Vtemp_h4ab2599b__0[2U] = __Vtemp_hcd3e0595__3[2U];
            __Vtemp_h4ab2599b__0[3U] = __Vtemp_hcd3e0595__3[3U];
            __Vtemp_h4ab2599b__0[4U] = __Vtemp_hcd3e0595__3[4U];
            __Vtemp_h4ab2599b__0[5U] = __Vtemp_hcd3e0595__3[5U];
            __Vtemp_h4ab2599b__0[6U] = __Vtemp_hcd3e0595__3[6U];
            __Vtemp_h4ab2599b__0[7U] = __Vtemp_hcd3e0595__3[7U];
            __Vtemp_h4ab2599b__0[8U] = __Vtemp_hcd3e0595__3[8U];
            __Vtemp_h4ab2599b__0[9U] = __Vtemp_hcd3e0595__3[9U];
            __Vtemp_h4ab2599b__0[0xaU] = __Vtemp_hcd3e0595__3[0xaU];
            __Vtemp_h4ab2599b__0[0xbU] = __Vtemp_hcd3e0595__3[0xbU];
            __Vtemp_h4ab2599b__0[0xcU] = __Vtemp_hcd3e0595__3[0xcU];
            __Vtemp_h4ab2599b__0[0xdU] = __Vtemp_hcd3e0595__3[0xdU];
            __Vtemp_h4ab2599b__0[0xeU] = __Vtemp_hcd3e0595__3[0xeU];
            __Vtemp_h4ab2599b__0[0xfU] = __Vtemp_hcd3e0595__3[0xfU];
        } else {
            __Vtemp_h4ab2599b__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h4ab2599b__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h4ab2599b__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h4ab2599b__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h4ab2599b__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h4ab2599b__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h4ab2599b__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h4ab2599b__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h4ab2599b__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h4ab2599b__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h4ab2599b__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h4ab2599b__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h4ab2599b__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h4ab2599b__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h4ab2599b__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h4ab2599b__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+4378,(__Vtemp_h4ab2599b__0),512);
        bufp->chgIData(oldp+4394,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgBit(oldp+4395,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_2));
        bufp->chgCData(oldp+4396,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_3),3);
        bufp->chgCData(oldp+4397,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_3) 
                                         - (IData)(1U)))),3);
        bufp->chgBit(oldp+4398,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_3))));
        bufp->chgBit(oldp+4399,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2407));
        bufp->chgBit(oldp+4400,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__full));
        bufp->chgCData(oldp+4401,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_opcode),3);
        bufp->chgCData(oldp+4402,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_param),3);
        bufp->chgCData(oldp+4403,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_size),3);
        bufp->chgCData(oldp+4404,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_source),7);
        bufp->chgSData(oldp+4405,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_address),13);
        bufp->chgCData(oldp+4406,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_mask),8);
        bufp->chgBit(oldp+4407,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_corrupt));
        bufp->chgBit(oldp+4408,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__full));
        bufp->chgCData(oldp+4409,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_opcode),3);
        bufp->chgCData(oldp+4410,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_param),3);
        bufp->chgCData(oldp+4411,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_size),3);
        bufp->chgCData(oldp+4412,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_source),7);
        bufp->chgSData(oldp+4413,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_address),13);
        bufp->chgCData(oldp+4414,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsLeft),5);
        bufp->chgBit(oldp+4415,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsLeft))));
        bufp->chgCData(oldp+4416,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_filter_lo),3);
        bufp->chgCData(oldp+4417,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_mask),3);
        bufp->chgCData(oldp+4418,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_mask)) 
                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_filter_lo))),3);
        bufp->chgCData(oldp+4419,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_filter),6);
        bufp->chgCData(oldp+4420,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_unready),6);
        bufp->chgCData(oldp+4421,((7U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2)))),3);
        bufp->chgBit(oldp+4422,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2)))));
        bufp->chgBit(oldp+4423,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_0));
        bufp->chgBit(oldp+4424,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_0));
        bufp->chgBit(oldp+4425,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__muxStateEarly_0));
        bufp->chgBit(oldp+4426,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                          >> 1U)))));
        bufp->chgBit(oldp+4427,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_1));
        bufp->chgBit(oldp+4428,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_1));
        bufp->chgBit(oldp+4429,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__muxStateEarly_1));
        bufp->chgBit(oldp+4430,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                          >> 2U)))));
        bufp->chgBit(oldp+4431,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_2));
        bufp->chgBit(oldp+4432,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_2));
        bufp->chgBit(oldp+4433,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__muxStateEarly_2));
        bufp->chgCData(oldp+4434,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size),4);
        bufp->chgCData(oldp+4435,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata)
                                    ? (7U & (~ (7U 
                                                & (((IData)(0x3fU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size)) 
                                                   >> 3U))))
                                    : 0U)),3);
        bufp->chgCData(oldp+4436,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1)
                                    ? (0x1fU & (~ (0x1fU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_size)) 
                                                      >> 3U))))
                                    : 0U)),5);
        bufp->chgCData(oldp+4437,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size),4);
        bufp->chgCData(oldp+4438,(((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode))
                                    ? (7U & (~ (7U 
                                                & (((IData)(0x3fU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                                   >> 3U))))
                                    : 0U)),3);
        bufp->chgBit(oldp+4439,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__latch));
        bufp->chgBit(oldp+4440,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_0) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_1))));
        bufp->chgCData(oldp+4441,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_0)
                                    ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata)
                                        ? (7U & (~ 
                                                 (7U 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size)) 
                                                     >> 3U))))
                                        : 0U) : 0U)),3);
        bufp->chgCData(oldp+4442,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_1)
                                    ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1)
                                        ? (0x1fU & 
                                           (~ (0x1fU 
                                               & (((IData)(0xffU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_size)) 
                                                  >> 3U))))
                                        : 0U) : 0U)),5);
        bufp->chgCData(oldp+4443,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_2)
                                    ? ((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode))
                                        ? (7U & (~ 
                                                 (7U 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                                     >> 3U))))
                                        : 0U) : 0U)),3);
        bufp->chgCData(oldp+4444,((0x1fU & ((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_0)
                                               ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata)
                                                   ? 
                                                  (7U 
                                                   & (~ 
                                                      (7U 
                                                       & (((IData)(0x3fU) 
                                                           << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size)) 
                                                          >> 3U))))
                                                   : 0U)
                                               : 0U) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_1)
                                                 ? 
                                                ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1)
                                                  ? 
                                                 (~ 
                                                  (0x1fU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_size)) 
                                                      >> 3U)))
                                                  : 0U)
                                                 : 0U)) 
                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_2)
                                                ? (
                                                   (1U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode))
                                                    ? 
                                                   (7U 
                                                    & (~ 
                                                       (7U 
                                                        & (((IData)(0x3fU) 
                                                            << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                                           >> 3U))))
                                                    : 0U)
                                                : 0U)))),5);
        bufp->chgBit(oldp+4445,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsLeft))
                                        ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2))
                                        : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_0)))));
        bufp->chgBit(oldp+4446,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsLeft))
                                        ? (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                              >> 1U))
                                        : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_1)))));
        bufp->chgBit(oldp+4447,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsLeft))
                                        ? (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                              >> 2U))
                                        : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_2)))));
        bufp->chgCData(oldp+4448,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter),5);
        bufp->chgCData(oldp+4449,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+4450,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+4451,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+4452,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param),3);
        bufp->chgCData(oldp+4453,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size),4);
        bufp->chgCData(oldp+4454,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source),7);
        bufp->chgIData(oldp+4455,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__address),32);
        bufp->chgCData(oldp+4456,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter),5);
        bufp->chgCData(oldp+4457,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+4458,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+4459,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+4460,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+4461,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size_1),4);
        bufp->chgCData(oldp+4462,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source_1),7);
        bufp->chgBit(oldp+4463,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__denied));
        bufp->chgCData(oldp+4464,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter),5);
        bufp->chgCData(oldp+4465,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+4466,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter))));
        bufp->chgCData(oldp+4467,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode_3),3);
        bufp->chgCData(oldp+4468,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param_3),3);
        bufp->chgCData(oldp+4469,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size_3),4);
        bufp->chgCData(oldp+4470,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source_3),7);
        bufp->chgIData(oldp+4471,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__address_2),32);
        bufp->chgWData(oldp+4472,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight),128);
        bufp->chgWData(oldp+4476,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_opcodes),512);
        bufp->chgWData(oldp+4492,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes),1024);
        bufp->chgCData(oldp+4524,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter_1),5);
        bufp->chgCData(oldp+4525,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter_1) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+4526,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+4527,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1),5);
        bufp->chgCData(oldp+4528,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+4529,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))));
        __Vtemp_hd2b6c582__18[0U] = 1U;
        __Vtemp_hd2b6c582__18[1U] = 0U;
        __Vtemp_hd2b6c582__18[2U] = 0U;
        __Vtemp_hd2b6c582__18[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h9897773f__0, __Vtemp_hd2b6c582__18, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
        if (((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)) 
             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2536))) {
            __Vtemp_h1559c085__0[0U] = __Vtemp_h9897773f__0[0U];
            __Vtemp_h1559c085__0[1U] = __Vtemp_h9897773f__0[1U];
            __Vtemp_h1559c085__0[2U] = __Vtemp_h9897773f__0[2U];
            __Vtemp_h1559c085__0[3U] = __Vtemp_h9897773f__0[3U];
        } else {
            __Vtemp_h1559c085__0[0U] = 0U;
            __Vtemp_h1559c085__0[1U] = 0U;
            __Vtemp_h1559c085__0[2U] = 0U;
            __Vtemp_h1559c085__0[3U] = 0U;
        }
        bufp->chgWData(oldp+4530,(__Vtemp_h1559c085__0),128);
        __Vtemp_hd2b6c582__19[0U] = 1U;
        __Vtemp_hd2b6c582__19[1U] = 0U;
        __Vtemp_hd2b6c582__19[2U] = 0U;
        __Vtemp_hd2b6c582__19[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hd8787cbc__0, __Vtemp_hd2b6c582__19, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
            __Vtemp_h90895651__0[0U] = __Vtemp_hd8787cbc__0[0U];
            __Vtemp_h90895651__0[1U] = __Vtemp_hd8787cbc__0[1U];
            __Vtemp_h90895651__0[2U] = __Vtemp_hd8787cbc__0[2U];
            __Vtemp_h90895651__0[3U] = __Vtemp_hd8787cbc__0[3U];
        } else {
            __Vtemp_h90895651__0[0U] = 0U;
            __Vtemp_h90895651__0[1U] = 0U;
            __Vtemp_h90895651__0[2U] = 0U;
            __Vtemp_h90895651__0[3U] = 0U;
        }
        bufp->chgWData(oldp+4534,(__Vtemp_h90895651__0),128);
        bufp->chgCData(oldp+4538,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                            & vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                           >> 1U))),4);
        VL_SHIFTR_WWI(1024,1024,10, __Vtemp_h710fa215__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+4539,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                             & __Vtemp_h710fa215__0[0U]) 
                                            >> 1U))),8);
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h18d8ca2c__1, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
            __Vtemp_ha5b10a2c__0[0U] = __Vtemp_h18d8ca2c__1[0U];
            __Vtemp_ha5b10a2c__0[1U] = __Vtemp_h18d8ca2c__1[1U];
            __Vtemp_ha5b10a2c__0[2U] = __Vtemp_h18d8ca2c__1[2U];
            __Vtemp_ha5b10a2c__0[3U] = __Vtemp_h18d8ca2c__1[3U];
            __Vtemp_ha5b10a2c__0[4U] = __Vtemp_h18d8ca2c__1[4U];
            __Vtemp_ha5b10a2c__0[5U] = __Vtemp_h18d8ca2c__1[5U];
            __Vtemp_ha5b10a2c__0[6U] = __Vtemp_h18d8ca2c__1[6U];
            __Vtemp_ha5b10a2c__0[7U] = __Vtemp_h18d8ca2c__1[7U];
            __Vtemp_ha5b10a2c__0[8U] = __Vtemp_h18d8ca2c__1[8U];
            __Vtemp_ha5b10a2c__0[9U] = __Vtemp_h18d8ca2c__1[9U];
            __Vtemp_ha5b10a2c__0[0xaU] = __Vtemp_h18d8ca2c__1[0xaU];
            __Vtemp_ha5b10a2c__0[0xbU] = __Vtemp_h18d8ca2c__1[0xbU];
            __Vtemp_ha5b10a2c__0[0xcU] = __Vtemp_h18d8ca2c__1[0xcU];
            __Vtemp_ha5b10a2c__0[0xdU] = __Vtemp_h18d8ca2c__1[0xdU];
            __Vtemp_ha5b10a2c__0[0xeU] = __Vtemp_h18d8ca2c__1[0xeU];
            __Vtemp_ha5b10a2c__0[0xfU] = __Vtemp_h18d8ca2c__1[0xfU];
        } else {
            __Vtemp_ha5b10a2c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_ha5b10a2c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_ha5b10a2c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_ha5b10a2c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_ha5b10a2c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_ha5b10a2c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_ha5b10a2c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_ha5b10a2c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_ha5b10a2c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_ha5b10a2c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_ha5b10a2c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_ha5b10a2c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_ha5b10a2c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_ha5b10a2c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_ha5b10a2c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_ha5b10a2c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+4540,(__Vtemp_ha5b10a2c__0),512);
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h1044627f__2, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
            __Vtemp_h46396a24__0[0U] = __Vtemp_h1044627f__2[0U];
            __Vtemp_h46396a24__0[1U] = __Vtemp_h1044627f__2[1U];
            __Vtemp_h46396a24__0[2U] = __Vtemp_h1044627f__2[2U];
            __Vtemp_h46396a24__0[3U] = __Vtemp_h1044627f__2[3U];
            __Vtemp_h46396a24__0[4U] = __Vtemp_h1044627f__2[4U];
            __Vtemp_h46396a24__0[5U] = __Vtemp_h1044627f__2[5U];
            __Vtemp_h46396a24__0[6U] = __Vtemp_h1044627f__2[6U];
            __Vtemp_h46396a24__0[7U] = __Vtemp_h1044627f__2[7U];
            __Vtemp_h46396a24__0[8U] = __Vtemp_h1044627f__2[8U];
            __Vtemp_h46396a24__0[9U] = __Vtemp_h1044627f__2[9U];
            __Vtemp_h46396a24__0[0xaU] = __Vtemp_h1044627f__2[0xaU];
            __Vtemp_h46396a24__0[0xbU] = __Vtemp_h1044627f__2[0xbU];
            __Vtemp_h46396a24__0[0xcU] = __Vtemp_h1044627f__2[0xcU];
            __Vtemp_h46396a24__0[0xdU] = __Vtemp_h1044627f__2[0xdU];
            __Vtemp_h46396a24__0[0xeU] = __Vtemp_h1044627f__2[0xeU];
            __Vtemp_h46396a24__0[0xfU] = __Vtemp_h1044627f__2[0xfU];
            __Vtemp_h46396a24__0[0x10U] = __Vtemp_h1044627f__2[0x10U];
            __Vtemp_h46396a24__0[0x11U] = __Vtemp_h1044627f__2[0x11U];
            __Vtemp_h46396a24__0[0x12U] = __Vtemp_h1044627f__2[0x12U];
            __Vtemp_h46396a24__0[0x13U] = __Vtemp_h1044627f__2[0x13U];
            __Vtemp_h46396a24__0[0x14U] = __Vtemp_h1044627f__2[0x14U];
            __Vtemp_h46396a24__0[0x15U] = __Vtemp_h1044627f__2[0x15U];
            __Vtemp_h46396a24__0[0x16U] = __Vtemp_h1044627f__2[0x16U];
            __Vtemp_h46396a24__0[0x17U] = __Vtemp_h1044627f__2[0x17U];
            __Vtemp_h46396a24__0[0x18U] = __Vtemp_h1044627f__2[0x18U];
            __Vtemp_h46396a24__0[0x19U] = __Vtemp_h1044627f__2[0x19U];
            __Vtemp_h46396a24__0[0x1aU] = __Vtemp_h1044627f__2[0x1aU];
            __Vtemp_h46396a24__0[0x1bU] = __Vtemp_h1044627f__2[0x1bU];
            __Vtemp_h46396a24__0[0x1cU] = __Vtemp_h1044627f__2[0x1cU];
            __Vtemp_h46396a24__0[0x1dU] = __Vtemp_h1044627f__2[0x1dU];
            __Vtemp_h46396a24__0[0x1eU] = __Vtemp_h1044627f__2[0x1eU];
            __Vtemp_h46396a24__0[0x1fU] = __Vtemp_h1044627f__2[0x1fU];
        } else {
            __Vtemp_h46396a24__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_h46396a24__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_h46396a24__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_h46396a24__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_h46396a24__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_h46396a24__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_h46396a24__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_h46396a24__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_h46396a24__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_h46396a24__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_h46396a24__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_h46396a24__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_h46396a24__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_h46396a24__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_h46396a24__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_h46396a24__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_h46396a24__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_h46396a24__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_h46396a24__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_h46396a24__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_h46396a24__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_h46396a24__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_h46396a24__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_h46396a24__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_h46396a24__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_h46396a24__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_h46396a24__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_h46396a24__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_h46396a24__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_h46396a24__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_h46396a24__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_h46396a24__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+4556,(__Vtemp_h46396a24__0),1024);
        bufp->chgIData(oldp+4588,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__watchdog),32);
        bufp->chgWData(oldp+4589,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_1),128);
        bufp->chgWData(oldp+4593,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes_1),1024);
        bufp->chgCData(oldp+4625,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter_1),5);
        bufp->chgCData(oldp+4626,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter_1) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+4627,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter_1))));
        bufp->chgCData(oldp+4628,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2),5);
        bufp->chgCData(oldp+4629,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+4630,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))));
        __Vtemp_hd2b6c582__20[0U] = 1U;
        __Vtemp_hd2b6c582__20[1U] = 0U;
        __Vtemp_hd2b6c582__20[2U] = 0U;
        __Vtemp_hd2b6c582__20[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hb3660270__0, __Vtemp_hd2b6c582__20, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
        if (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2625) 
             & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))) {
            __Vtemp_hcd44740e__0[0U] = __Vtemp_hb3660270__0[0U];
            __Vtemp_hcd44740e__0[1U] = __Vtemp_hb3660270__0[1U];
            __Vtemp_hcd44740e__0[2U] = __Vtemp_hb3660270__0[2U];
            __Vtemp_hcd44740e__0[3U] = __Vtemp_hb3660270__0[3U];
        } else {
            __Vtemp_hcd44740e__0[0U] = 0U;
            __Vtemp_hcd44740e__0[1U] = 0U;
            __Vtemp_hcd44740e__0[2U] = 0U;
            __Vtemp_hcd44740e__0[3U] = 0U;
        }
        bufp->chgWData(oldp+4631,(__Vtemp_hcd44740e__0),128);
        __Vtemp_hd2b6c582__21[0U] = 1U;
        __Vtemp_hd2b6c582__21[1U] = 0U;
        __Vtemp_hd2b6c582__21[2U] = 0U;
        __Vtemp_hd2b6c582__21[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hdfb369d8__0, __Vtemp_hd2b6c582__21, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
            __Vtemp_h00c60c83__0[0U] = __Vtemp_hdfb369d8__0[0U];
            __Vtemp_h00c60c83__0[1U] = __Vtemp_hdfb369d8__0[1U];
            __Vtemp_h00c60c83__0[2U] = __Vtemp_hdfb369d8__0[2U];
            __Vtemp_h00c60c83__0[3U] = __Vtemp_hdfb369d8__0[3U];
        } else {
            __Vtemp_h00c60c83__0[0U] = 0U;
            __Vtemp_h00c60c83__0[1U] = 0U;
            __Vtemp_h00c60c83__0[2U] = 0U;
            __Vtemp_h00c60c83__0[3U] = 0U;
        }
        bufp->chgWData(oldp+4635,(__Vtemp_h00c60c83__0),128);
        VL_SHIFTR_WWI(1024,1024,10, __Vtemp_hb4509646__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes_1, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+4639,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                             & __Vtemp_hb4509646__0[0U]) 
                                            >> 1U))),8);
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h1044627f__3, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
            __Vtemp_h6277f23b__0[0U] = __Vtemp_h1044627f__3[0U];
            __Vtemp_h6277f23b__0[1U] = __Vtemp_h1044627f__3[1U];
            __Vtemp_h6277f23b__0[2U] = __Vtemp_h1044627f__3[2U];
            __Vtemp_h6277f23b__0[3U] = __Vtemp_h1044627f__3[3U];
            __Vtemp_h6277f23b__0[4U] = __Vtemp_h1044627f__3[4U];
            __Vtemp_h6277f23b__0[5U] = __Vtemp_h1044627f__3[5U];
            __Vtemp_h6277f23b__0[6U] = __Vtemp_h1044627f__3[6U];
            __Vtemp_h6277f23b__0[7U] = __Vtemp_h1044627f__3[7U];
            __Vtemp_h6277f23b__0[8U] = __Vtemp_h1044627f__3[8U];
            __Vtemp_h6277f23b__0[9U] = __Vtemp_h1044627f__3[9U];
            __Vtemp_h6277f23b__0[0xaU] = __Vtemp_h1044627f__3[0xaU];
            __Vtemp_h6277f23b__0[0xbU] = __Vtemp_h1044627f__3[0xbU];
            __Vtemp_h6277f23b__0[0xcU] = __Vtemp_h1044627f__3[0xcU];
            __Vtemp_h6277f23b__0[0xdU] = __Vtemp_h1044627f__3[0xdU];
            __Vtemp_h6277f23b__0[0xeU] = __Vtemp_h1044627f__3[0xeU];
            __Vtemp_h6277f23b__0[0xfU] = __Vtemp_h1044627f__3[0xfU];
            __Vtemp_h6277f23b__0[0x10U] = __Vtemp_h1044627f__3[0x10U];
            __Vtemp_h6277f23b__0[0x11U] = __Vtemp_h1044627f__3[0x11U];
            __Vtemp_h6277f23b__0[0x12U] = __Vtemp_h1044627f__3[0x12U];
            __Vtemp_h6277f23b__0[0x13U] = __Vtemp_h1044627f__3[0x13U];
            __Vtemp_h6277f23b__0[0x14U] = __Vtemp_h1044627f__3[0x14U];
            __Vtemp_h6277f23b__0[0x15U] = __Vtemp_h1044627f__3[0x15U];
            __Vtemp_h6277f23b__0[0x16U] = __Vtemp_h1044627f__3[0x16U];
            __Vtemp_h6277f23b__0[0x17U] = __Vtemp_h1044627f__3[0x17U];
            __Vtemp_h6277f23b__0[0x18U] = __Vtemp_h1044627f__3[0x18U];
            __Vtemp_h6277f23b__0[0x19U] = __Vtemp_h1044627f__3[0x19U];
            __Vtemp_h6277f23b__0[0x1aU] = __Vtemp_h1044627f__3[0x1aU];
            __Vtemp_h6277f23b__0[0x1bU] = __Vtemp_h1044627f__3[0x1bU];
            __Vtemp_h6277f23b__0[0x1cU] = __Vtemp_h1044627f__3[0x1cU];
            __Vtemp_h6277f23b__0[0x1dU] = __Vtemp_h1044627f__3[0x1dU];
            __Vtemp_h6277f23b__0[0x1eU] = __Vtemp_h1044627f__3[0x1eU];
            __Vtemp_h6277f23b__0[0x1fU] = __Vtemp_h1044627f__3[0x1fU];
        } else {
            __Vtemp_h6277f23b__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_h6277f23b__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_h6277f23b__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_h6277f23b__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_h6277f23b__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_h6277f23b__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_h6277f23b__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_h6277f23b__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_h6277f23b__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_h6277f23b__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_h6277f23b__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_h6277f23b__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_h6277f23b__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_h6277f23b__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_h6277f23b__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_h6277f23b__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_h6277f23b__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_h6277f23b__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_h6277f23b__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_h6277f23b__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_h6277f23b__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_h6277f23b__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_h6277f23b__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_h6277f23b__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_h6277f23b__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_h6277f23b__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_h6277f23b__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_h6277f23b__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_h6277f23b__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_h6277f23b__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_h6277f23b__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_h6277f23b__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+4640,(__Vtemp_h6277f23b__0),1024);
        bufp->chgIData(oldp+4672,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgBit(oldp+4673,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_2));
        bufp->chgCData(oldp+4674,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_3),5);
        bufp->chgCData(oldp+4675,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_3) 
                                            - (IData)(1U)))),5);
        bufp->chgBit(oldp+4676,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_3))));
        bufp->chgBit(oldp+4677,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2683));
        bufp->chgCData(oldp+4678,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsLeft),4);
        bufp->chgBit(oldp+4679,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsLeft))));
        bufp->chgCData(oldp+4680,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__readys_mask),2);
        bufp->chgBit(oldp+4681,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__state_0));
        bufp->chgBit(oldp+4682,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__state_1));
        bufp->chgBit(oldp+4683,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___T_461));
        bufp->chgBit(oldp+4684,((0U == (0xc0000000U 
                                        & vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address))));
        bufp->chgCData(oldp+4685,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_opdata_1)
                                    ? (0xfU & (~ (0xfU 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_size)) 
                                                     >> 2U))))
                                    : 0U)),4);
        bufp->chgCData(oldp+4686,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter),4);
        bufp->chgCData(oldp+4687,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+4688,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter))));
        bufp->chgCData(oldp+4689,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__opcode),3);
        bufp->chgCData(oldp+4690,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__size),3);
        bufp->chgCData(oldp+4691,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__source),4);
        bufp->chgIData(oldp+4692,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__address),32);
        bufp->chgCData(oldp+4693,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter),4);
        bufp->chgCData(oldp+4694,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+4695,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter))));
        bufp->chgCData(oldp+4696,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__opcode_1),3);
        bufp->chgCData(oldp+4697,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__param_1),2);
        bufp->chgCData(oldp+4698,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__size_1),3);
        bufp->chgCData(oldp+4699,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__source_1),4);
        bufp->chgCData(oldp+4700,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__sink),6);
        bufp->chgBit(oldp+4701,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__denied));
        bufp->chgSData(oldp+4702,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight),16);
        bufp->chgQData(oldp+4703,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_opcodes),64);
        bufp->chgQData(oldp+4705,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes),64);
        bufp->chgCData(oldp+4707,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1),4);
        bufp->chgCData(oldp+4708,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+4709,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1))));
        bufp->chgCData(oldp+4710,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_1),4);
        bufp->chgCData(oldp+4711,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_1) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+4712,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_1))));
        bufp->chgIData(oldp+4713,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__watchdog),32);
        bufp->chgSData(oldp+4714,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_1),16);
        bufp->chgQData(oldp+4715,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes_1),64);
        bufp->chgCData(oldp+4717,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_2),4);
        bufp->chgCData(oldp+4718,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_2) 
                                           - (IData)(1U)))),4);
        bufp->chgBit(oldp+4719,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_2))));
        bufp->chgIData(oldp+4720,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__watchdog_1),32);
        bufp->chgBit(oldp+4721,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__empty)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___bundleIn_0_awready_T_1))));
        bufp->chgBit(oldp+4722,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__empty)))));
        bufp->chgCData(oldp+4723,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_id
                                  [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value_1]),4);
        bufp->chgIData(oldp+4724,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data),32);
        bufp->chgBit(oldp+4725,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_echo_real_last
                                [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value_1]));
        bufp->chgBit(oldp+4726,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__empty)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___bundleIn_0_awready_T_1))));
        bufp->chgBit(oldp+4727,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__empty)))));
        bufp->chgQData(oldp+4728,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data),64);
        bufp->chgCData(oldp+4730,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data),8);
        bufp->chgBit(oldp+4731,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__full)))));
        bufp->chgBit(oldp+4732,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__w_full));
        bufp->chgCData(oldp+4733,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__w_id),4);
        bufp->chgCData(oldp+4734,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__w_sel1)
                                    ? 0U : 3U)),2);
        bufp->chgBit(oldp+4735,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__w_echo_real_last));
        bufp->chgBit(oldp+4736,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__in_arready));
        bufp->chgBit(oldp+4737,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__empty)))));
        bufp->chgCData(oldp+4738,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_id
                                  [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value_1]),4);
        bufp->chgIData(oldp+4739,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data),32);
        bufp->chgBit(oldp+4740,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_echo_real_last
                                [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value_1]));
        bufp->chgBit(oldp+4741,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__full)))));
        bufp->chgBit(oldp+4742,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__r_full));
        bufp->chgCData(oldp+4743,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__r_id),4);
        bufp->chgQData(oldp+4744,((((QData)((IData)(
                                                    ((((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                        ? (IData)(
                                                                  (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                   >> 0x38U))
                                                        : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r7)) 
                                                      << 0x18U) 
                                                     | ((0xff0000U 
                                                         & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                              ? (IData)(
                                                                        (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                         >> 0x30U))
                                                              : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r6)) 
                                                            << 0x10U)) 
                                                        | ((0xff00U 
                                                            & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                                 ? (IData)(
                                                                           (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                            >> 0x28U))
                                                                 : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r5)) 
                                                               << 8U)) 
                                                           | (0xffU 
                                                              & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                                  ? (IData)(
                                                                            (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                             >> 0x20U))
                                                                  : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r4)))))))) 
                                    << 0x20U) | (QData)((IData)(
                                                                ((((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                                    ? (IData)(
                                                                              (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                               >> 0x18U))
                                                                    : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r3)) 
                                                                  << 0x18U) 
                                                                 | ((0xff0000U 
                                                                     & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                                          ? (IData)(
                                                                                (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                                >> 0x10U))
                                                                          : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r2)) 
                                                                        << 0x10U)) 
                                                                    | ((0xff00U 
                                                                        & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                                             ? (IData)(
                                                                                (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                                >> 8U))
                                                                             : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r1)) 
                                                                           << 8U)) 
                                                                       | (0xffU 
                                                                          & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                                              ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data)
                                                                              : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r0)))))))))),64);
        bufp->chgCData(oldp+4746,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__r_sel1)
                                    ? 0U : 3U)),2);
        bufp->chgBit(oldp+4747,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__r_echo_real_last));
        bufp->chgBit(oldp+4748,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__full)))));
        bufp->chgBit(oldp+4749,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__full)))));
        bufp->chgBit(oldp+4750,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last_io_deq_bits_MPORT_data)) 
                                       | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__bundleOut_0_bready)))));
        bufp->chgBit(oldp+4751,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__empty)))));
        bufp->chgCData(oldp+4752,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp_io_deq_bits_MPORT_data),2);
        bufp->chgBit(oldp+4753,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last_io_deq_bits_MPORT_data));
        bufp->chgBit(oldp+4754,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__full)))));
        bufp->chgBit(oldp+4755,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_echo_real_last
                                [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value_1]));
        bufp->chgBit(oldp+4756,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last
                                [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value_1]));
        bufp->chgCData(oldp+4757,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id[0]),4);
        bufp->chgCData(oldp+4758,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id[1]),4);
        bufp->chgBit(oldp+4759,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value_1));
        bufp->chgBit(oldp+4760,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value));
        bufp->chgBit(oldp+4761,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___T));
        bufp->chgCData(oldp+4762,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp[0]),2);
        bufp->chgCData(oldp+4763,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp[1]),2);
        bufp->chgBit(oldp+4764,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last[0]));
        bufp->chgBit(oldp+4765,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last[1]));
        bufp->chgBit(oldp+4766,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__maybe_full));
        bufp->chgBit(oldp+4767,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ptr_match));
        bufp->chgBit(oldp+4768,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__empty));
        bufp->chgBit(oldp+4769,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__full));
        bufp->chgBit(oldp+4770,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq));
        bufp->chgCData(oldp+4771,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id[0]),4);
        bufp->chgCData(oldp+4772,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id[1]),4);
        bufp->chgBit(oldp+4773,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value_1));
        bufp->chgBit(oldp+4774,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value));
        bufp->chgBit(oldp+4775,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___T_13));
        bufp->chgQData(oldp+4776,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_data[0]),64);
        bufp->chgQData(oldp+4778,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_data[1]),64);
        bufp->chgCData(oldp+4780,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp[0]),2);
        bufp->chgCData(oldp+4781,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp[1]),2);
        bufp->chgBit(oldp+4782,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_echo_real_last[0]));
        bufp->chgBit(oldp+4783,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_echo_real_last[1]));
        bufp->chgBit(oldp+4784,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last[0]));
        bufp->chgBit(oldp+4785,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last[1]));
        bufp->chgBit(oldp+4786,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__maybe_full));
        bufp->chgBit(oldp+4787,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ptr_match));
        bufp->chgBit(oldp+4788,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4xbar__DOT___T_14));
        bufp->chgBit(oldp+4789,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__full));
        bufp->chgBit(oldp+4790,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT___T_2));
        bufp->chgCData(oldp+4791,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_id[0]),4);
        bufp->chgCData(oldp+4792,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_id[1]),4);
        bufp->chgBit(oldp+4793,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value_1));
        bufp->chgBit(oldp+4794,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value));
        bufp->chgIData(oldp+4795,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr[0]),32);
        bufp->chgIData(oldp+4796,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr[1]),32);
        bufp->chgBit(oldp+4797,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_echo_real_last[0]));
        bufp->chgBit(oldp+4798,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_echo_real_last[1]));
        bufp->chgBit(oldp+4799,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__maybe_full));
        bufp->chgBit(oldp+4800,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ptr_match));
        bufp->chgBit(oldp+4801,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__empty));
        bufp->chgBit(oldp+4802,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__full));
        bufp->chgBit(oldp+4803,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem_R0_en));
        bufp->chgCData(oldp+4804,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_id[0]),4);
        bufp->chgCData(oldp+4805,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_id[1]),4);
        bufp->chgBit(oldp+4806,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value_1));
        bufp->chgBit(oldp+4807,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value));
        bufp->chgIData(oldp+4808,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr[0]),32);
        bufp->chgIData(oldp+4809,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr[1]),32);
        bufp->chgBit(oldp+4810,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_echo_real_last[0]));
        bufp->chgBit(oldp+4811,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_echo_real_last[1]));
        bufp->chgBit(oldp+4812,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__maybe_full));
        bufp->chgBit(oldp+4813,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ptr_match));
        bufp->chgBit(oldp+4814,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__empty));
        bufp->chgBit(oldp+4815,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__full));
        bufp->chgBit(oldp+4816,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___T_1));
        bufp->chgQData(oldp+4817,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data[0]),64);
        bufp->chgQData(oldp+4819,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data[1]),64);
        bufp->chgBit(oldp+4821,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__value_1));
        bufp->chgBit(oldp+4822,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__value));
        bufp->chgCData(oldp+4823,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb[0]),8);
        bufp->chgCData(oldp+4824,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb[1]),8);
        bufp->chgBit(oldp+4825,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__maybe_full));
        bufp->chgBit(oldp+4826,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ptr_match));
        bufp->chgBit(oldp+4827,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__empty));
        bufp->chgBit(oldp+4828,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__full));
        bufp->chgBit(oldp+4829,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__do_deq));
        bufp->chgCData(oldp+4830,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_burst),2);
        bufp->chgCData(oldp+4831,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_burst),2);
        bufp->chgBit(oldp+4832,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__busy));
        bufp->chgIData(oldp+4833,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__r_addr),32);
        bufp->chgCData(oldp+4834,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__r_len),8);
        bufp->chgBit(oldp+4835,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_burst))));
        bufp->chgBit(oldp+4836,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__busy_1));
        bufp->chgIData(oldp+4837,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__r_addr_1),32);
        bufp->chgCData(oldp+4838,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__r_len_1),8);
        bufp->chgBit(oldp+4839,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_burst))));
        bufp->chgSData(oldp+4840,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter),9);
        bufp->chgBit(oldp+4841,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter))));
        bufp->chgBit(oldp+4842,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__wbeats_latched));
        bufp->chgBit(oldp+4843,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_awready));
        bufp->chgCData(oldp+4844,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_0),2);
        bufp->chgCData(oldp+4845,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_1),2);
        bufp->chgCData(oldp+4846,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_2),2);
        bufp->chgCData(oldp+4847,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_3),2);
        bufp->chgCData(oldp+4848,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_4),2);
        bufp->chgCData(oldp+4849,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_5),2);
        bufp->chgCData(oldp+4850,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_6),2);
        bufp->chgCData(oldp+4851,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_7),2);
        bufp->chgCData(oldp+4852,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_8),2);
        bufp->chgCData(oldp+4853,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_9),2);
        bufp->chgCData(oldp+4854,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_10),2);
        bufp->chgCData(oldp+4855,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_11),2);
        bufp->chgCData(oldp+4856,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_12),2);
        bufp->chgCData(oldp+4857,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_13),2);
        bufp->chgCData(oldp+4858,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_14),2);
        bufp->chgCData(oldp+4859,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_15),2);
        bufp->chgCData(oldp+4860,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_id[0]),4);
        bufp->chgCData(oldp+4861,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_id
                                  [0U]),4);
        bufp->chgIData(oldp+4862,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_addr[0]),32);
        bufp->chgIData(oldp+4863,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_addr
                                  [0U]),32);
        bufp->chgCData(oldp+4864,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_len[0]),8);
        bufp->chgCData(oldp+4865,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_len
                                  [0U]),8);
        bufp->chgCData(oldp+4866,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_size[0]),3);
        bufp->chgCData(oldp+4867,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_size
                                  [0U]),3);
        bufp->chgCData(oldp+4868,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_burst[0]),2);
        bufp->chgCData(oldp+4869,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_burst
                                  [0U]),2);
        bufp->chgBit(oldp+4870,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__maybe_full));
        bufp->chgCData(oldp+4871,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_id[0]),4);
        bufp->chgCData(oldp+4872,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_id
                                  [0U]),4);
        bufp->chgIData(oldp+4873,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_addr[0]),32);
        bufp->chgIData(oldp+4874,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_addr
                                  [0U]),32);
        bufp->chgCData(oldp+4875,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_len[0]),8);
        bufp->chgCData(oldp+4876,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_len
                                  [0U]),8);
        bufp->chgCData(oldp+4877,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_size[0]),3);
        bufp->chgCData(oldp+4878,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_size
                                  [0U]),3);
        bufp->chgCData(oldp+4879,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_burst[0]),2);
        bufp->chgCData(oldp+4880,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_burst
                                  [0U]),2);
        bufp->chgBit(oldp+4881,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__maybe_full));
        bufp->chgQData(oldp+4882,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data[0]),64);
        bufp->chgQData(oldp+4884,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data
                                  [0U]),64);
        bufp->chgCData(oldp+4886,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb[0]),8);
        bufp->chgCData(oldp+4887,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb
                                  [0U]),8);
        bufp->chgBit(oldp+4888,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last[0]));
        bufp->chgBit(oldp+4889,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last
                                [0U]));
        bufp->chgBit(oldp+4890,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full));
        bufp->chgIData(oldp+4891,((0xfffffffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                                 >> 3U))),28);
        bufp->chgCData(oldp+4892,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data))),8);
        bufp->chgCData(oldp+4893,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                    >> 8U)))),8);
        bufp->chgCData(oldp+4894,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                    >> 0x10U)))),8);
        bufp->chgCData(oldp+4895,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                    >> 0x18U)))),8);
        bufp->chgCData(oldp+4896,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                    >> 0x20U)))),8);
        bufp->chgCData(oldp+4897,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                    >> 0x28U)))),8);
        bufp->chgCData(oldp+4898,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                    >> 0x30U)))),8);
        bufp->chgCData(oldp+4899,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                    >> 0x38U)))),8);
        bufp->chgIData(oldp+4900,((0xfffffffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                                 >> 3U))),28);
        bufp->chgBit(oldp+4901,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___T_1) 
                                 & (0U == (0x80000000U 
                                           & (0x80000000U 
                                              ^ vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data))))));
        bufp->chgCData(oldp+4902,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data))),8);
        bufp->chgCData(oldp+4903,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                    >> 8U)))),8);
        bufp->chgCData(oldp+4904,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                    >> 0x10U)))),8);
        bufp->chgCData(oldp+4905,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                    >> 0x18U)))),8);
        bufp->chgCData(oldp+4906,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                    >> 0x20U)))),8);
        bufp->chgCData(oldp+4907,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                    >> 0x28U)))),8);
        bufp->chgCData(oldp+4908,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                    >> 0x30U)))),8);
        bufp->chgCData(oldp+4909,((0xffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                    >> 0x38U)))),8);
        bufp->chgBit(oldp+4910,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data))));
        bufp->chgBit(oldp+4911,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                       >> 1U))));
        bufp->chgBit(oldp+4912,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                       >> 2U))));
        bufp->chgBit(oldp+4913,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                       >> 3U))));
        bufp->chgBit(oldp+4914,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                       >> 4U))));
        bufp->chgBit(oldp+4915,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                       >> 5U))));
        bufp->chgBit(oldp+4916,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                       >> 6U))));
        bufp->chgBit(oldp+4917,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                       >> 7U))));
        bufp->chgBit(oldp+4918,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 3U))));
        bufp->chgBit(oldp+4919,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 4U))));
        bufp->chgBit(oldp+4920,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 5U))));
        bufp->chgBit(oldp+4921,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 6U))));
        bufp->chgBit(oldp+4922,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 7U))));
        bufp->chgBit(oldp+4923,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 8U))));
        bufp->chgBit(oldp+4924,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 9U))));
        bufp->chgBit(oldp+4925,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xaU))));
        bufp->chgBit(oldp+4926,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xbU))));
        bufp->chgBit(oldp+4927,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xcU))));
        bufp->chgBit(oldp+4928,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xdU))));
        bufp->chgBit(oldp+4929,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xeU))));
        bufp->chgBit(oldp+4930,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xfU))));
        bufp->chgBit(oldp+4931,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x10U))));
        bufp->chgBit(oldp+4932,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x11U))));
        bufp->chgBit(oldp+4933,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x12U))));
        bufp->chgBit(oldp+4934,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x13U))));
        bufp->chgBit(oldp+4935,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x14U))));
        bufp->chgBit(oldp+4936,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x15U))));
        bufp->chgBit(oldp+4937,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x16U))));
        bufp->chgBit(oldp+4938,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x17U))));
        bufp->chgBit(oldp+4939,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x18U))));
        bufp->chgBit(oldp+4940,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x19U))));
        bufp->chgBit(oldp+4941,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x1aU))));
        bufp->chgBit(oldp+4942,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x1bU))));
        bufp->chgBit(oldp+4943,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x1cU))));
        bufp->chgBit(oldp+4944,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+4945,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x1eU))));
        bufp->chgCData(oldp+4946,((0x7fU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                            >> 3U))),7);
        bufp->chgSData(oldp+4947,((0x3fffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                              >> 3U))),14);
        bufp->chgCData(oldp+4948,((0x7fU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                            >> 0x11U))),7);
        bufp->chgSData(oldp+4949,((0x3fffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                              >> 0x11U))),14);
        bufp->chgBit(oldp+4950,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 3U))));
        bufp->chgBit(oldp+4951,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 4U))));
        bufp->chgBit(oldp+4952,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 5U))));
        bufp->chgBit(oldp+4953,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 6U))));
        bufp->chgBit(oldp+4954,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 7U))));
        bufp->chgBit(oldp+4955,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 8U))));
        bufp->chgBit(oldp+4956,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 9U))));
        bufp->chgBit(oldp+4957,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xaU))));
        bufp->chgBit(oldp+4958,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xbU))));
        bufp->chgBit(oldp+4959,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xcU))));
        bufp->chgBit(oldp+4960,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xdU))));
        bufp->chgBit(oldp+4961,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xeU))));
        bufp->chgBit(oldp+4962,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0xfU))));
        bufp->chgBit(oldp+4963,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x10U))));
        bufp->chgBit(oldp+4964,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x11U))));
        bufp->chgBit(oldp+4965,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x12U))));
        bufp->chgBit(oldp+4966,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x13U))));
        bufp->chgBit(oldp+4967,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x14U))));
        bufp->chgBit(oldp+4968,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x15U))));
        bufp->chgBit(oldp+4969,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x16U))));
        bufp->chgBit(oldp+4970,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x17U))));
        bufp->chgBit(oldp+4971,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x18U))));
        bufp->chgBit(oldp+4972,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x19U))));
        bufp->chgBit(oldp+4973,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x1aU))));
        bufp->chgBit(oldp+4974,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x1bU))));
        bufp->chgBit(oldp+4975,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x1cU))));
        bufp->chgBit(oldp+4976,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+4977,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                       >> 0x1eU))));
        bufp->chgCData(oldp+4978,((0x7fU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                            >> 3U))),7);
        bufp->chgSData(oldp+4979,((0x3fffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                              >> 3U))),14);
        bufp->chgCData(oldp+4980,((0x7fU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                            >> 0x11U))),7);
        bufp->chgSData(oldp+4981,((0x3fffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                              >> 0x11U))),14);
        bufp->chgBit(oldp+4982,((0U == (0x80000000U 
                                        & (0x80000000U 
                                           ^ vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data)))));
        bufp->chgBit(oldp+4983,((0U == (0x80000000U 
                                        & (0x80000000U 
                                           ^ vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data)))));
        bufp->chgBit(oldp+4984,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__r_sel1));
        bufp->chgBit(oldp+4985,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__w_sel1));
        bufp->chgBit(oldp+4986,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG));
        bufp->chgCData(oldp+4987,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r0),8);
        bufp->chgCData(oldp+4988,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r1),8);
        bufp->chgCData(oldp+4989,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r2),8);
        bufp->chgCData(oldp+4990,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r3),8);
        bufp->chgCData(oldp+4991,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r4),8);
        bufp->chgCData(oldp+4992,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r5),8);
        bufp->chgCData(oldp+4993,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r6),8);
        bufp->chgCData(oldp+4994,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r7),8);
        bufp->chgIData(oldp+4995,(((((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                      ? (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                 >> 0x18U))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r3)) 
                                    << 0x18U) | ((0xff0000U 
                                                  & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                       ? (IData)(
                                                                 (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                  >> 0x10U))
                                                       : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r2)) 
                                                     << 0x10U)) 
                                                 | ((0xff00U 
                                                     & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                          ? (IData)(
                                                                    (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                     >> 8U))
                                                          : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r1)) 
                                                        << 8U)) 
                                                    | (0xffU 
                                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                           ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data)
                                                           : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r0))))))),32);
        bufp->chgIData(oldp+4996,(((((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                      ? (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                 >> 0x38U))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r7)) 
                                    << 0x18U) | ((0xff0000U 
                                                  & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                       ? (IData)(
                                                                 (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                  >> 0x30U))
                                                       : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r6)) 
                                                     << 0x10U)) 
                                                 | ((0xff00U 
                                                     & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                          ? (IData)(
                                                                    (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                     >> 0x28U))
                                                          : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r5)) 
                                                        << 8U)) 
                                                    | (0xffU 
                                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                           ? (IData)(
                                                                     (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                      >> 0x20U))
                                                           : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r4))))))),32);
        bufp->chgQData(oldp+4997,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data),64);
        bufp->chgBit(oldp+4999,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__reg_R0_ren));
        bufp->chgIData(oldp+5000,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__reg_R0_addr),28);
    }
    if (VL_UNLIKELY((vlSelf->__Vm_traceActivity[3U] 
                     | vlSelf->__Vm_traceActivity[5U]))) {
        bufp->chgBit(oldp+5001,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__bypass_c)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_e_valid))));
        bufp->chgBit(oldp+5002,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_valid) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__xmit))));
        bufp->chgBit(oldp+5003,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__q_release) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__c_first) 
                                    & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__xmit) 
                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_ready) 
                                          & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_valid)))))));
        bufp->chgSData(oldp+5004,(((vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram
                                    [vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__bottom] 
                                    << 3U) | (IData)(vlSelf->__VdfgTmp_ha17ae98a__0))),11);
        bufp->chgCData(oldp+5005,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram
                                  [vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__bottom]),8);
        bufp->chgBit(oldp+5006,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass_c)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_e_valid))));
        bufp->chgBit(oldp+5007,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_valid) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__xmit))));
        bufp->chgBit(oldp+5008,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_release) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__c_first) 
                                    & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__xmit) 
                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_ready) 
                                          & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_valid)))))));
    }
    if (VL_UNLIKELY((vlSelf->__Vm_traceActivity[3U] 
                     | vlSelf->__Vm_traceActivity[9U]))) {
        __Vtemp_hd2b6c582__22[0U] = 1U;
        __Vtemp_hd2b6c582__22[1U] = 0U;
        __Vtemp_hd2b6c582__22[2U] = 0U;
        __Vtemp_hd2b6c582__22[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hc8542707__0, __Vtemp_hd2b6c582__22, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2472) {
            __Vtemp_hceb6e557__0[0U] = __Vtemp_hc8542707__0[0U];
            __Vtemp_hceb6e557__0[1U] = __Vtemp_hc8542707__0[1U];
            __Vtemp_hceb6e557__0[2U] = __Vtemp_hc8542707__0[2U];
            __Vtemp_hceb6e557__0[3U] = __Vtemp_hc8542707__0[3U];
        } else {
            __Vtemp_hceb6e557__0[0U] = 0U;
            __Vtemp_hceb6e557__0[1U] = 0U;
            __Vtemp_hceb6e557__0[2U] = 0U;
            __Vtemp_hceb6e557__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5009,(__Vtemp_hceb6e557__0),128);
        __Vtemp_hd2b6c582__23[0U] = 1U;
        __Vtemp_hd2b6c582__23[1U] = 0U;
        __Vtemp_hd2b6c582__23[2U] = 0U;
        __Vtemp_hd2b6c582__23[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h468bdd37__0, __Vtemp_hd2b6c582__23, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2478) {
            __Vtemp_h930d1655__0[0U] = __Vtemp_h468bdd37__0[0U];
            __Vtemp_h930d1655__0[1U] = __Vtemp_h468bdd37__0[1U];
            __Vtemp_h930d1655__0[2U] = __Vtemp_h468bdd37__0[2U];
            __Vtemp_h930d1655__0[3U] = __Vtemp_h468bdd37__0[3U];
        } else {
            __Vtemp_h930d1655__0[0U] = 0U;
            __Vtemp_h930d1655__0[1U] = 0U;
            __Vtemp_h930d1655__0[2U] = 0U;
            __Vtemp_h930d1655__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5013,(__Vtemp_h930d1655__0),128);
        bufp->chgBit(oldp+5017,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2472) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
        __Vtemp_hf4cd7c01__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_hf4cd7c01__0[1U] = 0U;
        __Vtemp_hf4cd7c01__0[2U] = 0U;
        __Vtemp_hf4cd7c01__0[3U] = 0U;
        __Vtemp_hf4cd7c01__0[4U] = 0U;
        __Vtemp_hf4cd7c01__0[5U] = 0U;
        __Vtemp_hf4cd7c01__0[6U] = 0U;
        __Vtemp_hf4cd7c01__0[7U] = 0U;
        __Vtemp_hf4cd7c01__0[8U] = 0U;
        __Vtemp_hf4cd7c01__0[9U] = 0U;
        __Vtemp_hf4cd7c01__0[0xaU] = 0U;
        __Vtemp_hf4cd7c01__0[0xbU] = 0U;
        __Vtemp_hf4cd7c01__0[0xcU] = 0U;
        __Vtemp_hf4cd7c01__0[0xdU] = 0U;
        __Vtemp_hf4cd7c01__0[0xeU] = 0U;
        __Vtemp_hf4cd7c01__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hb47bbe68__0, __Vtemp_hf4cd7c01__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2478) {
            __Vtemp_h7e085c1c__0[0U] = __Vtemp_hb47bbe68__0[0U];
            __Vtemp_h7e085c1c__0[1U] = __Vtemp_hb47bbe68__0[1U];
            __Vtemp_h7e085c1c__0[2U] = __Vtemp_hb47bbe68__0[2U];
            __Vtemp_h7e085c1c__0[3U] = __Vtemp_hb47bbe68__0[3U];
            __Vtemp_h7e085c1c__0[4U] = __Vtemp_hb47bbe68__0[4U];
            __Vtemp_h7e085c1c__0[5U] = __Vtemp_hb47bbe68__0[5U];
            __Vtemp_h7e085c1c__0[6U] = __Vtemp_hb47bbe68__0[6U];
            __Vtemp_h7e085c1c__0[7U] = __Vtemp_hb47bbe68__0[7U];
            __Vtemp_h7e085c1c__0[8U] = __Vtemp_hb47bbe68__0[8U];
            __Vtemp_h7e085c1c__0[9U] = __Vtemp_hb47bbe68__0[9U];
            __Vtemp_h7e085c1c__0[0xaU] = __Vtemp_hb47bbe68__0[0xaU];
            __Vtemp_h7e085c1c__0[0xbU] = __Vtemp_hb47bbe68__0[0xbU];
            __Vtemp_h7e085c1c__0[0xcU] = __Vtemp_hb47bbe68__0[0xcU];
            __Vtemp_h7e085c1c__0[0xdU] = __Vtemp_hb47bbe68__0[0xdU];
            __Vtemp_h7e085c1c__0[0xeU] = __Vtemp_hb47bbe68__0[0xeU];
            __Vtemp_h7e085c1c__0[0xfU] = __Vtemp_hb47bbe68__0[0xfU];
        } else {
            __Vtemp_h7e085c1c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h7e085c1c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h7e085c1c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h7e085c1c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h7e085c1c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h7e085c1c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h7e085c1c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h7e085c1c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h7e085c1c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h7e085c1c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h7e085c1c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h7e085c1c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h7e085c1c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h7e085c1c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h7e085c1c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h7e085c1c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5018,(__Vtemp_h7e085c1c__0),512);
        bufp->chgSData(oldp+5034,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgCData(oldp+5035,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__dec_hi_hi_lo) 
                                    << 3U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT____VdfgTmp_h769f5a89__0))),5);
        bufp->chgQData(oldp+5036,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2383)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+5038,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2383) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
        bufp->chgQData(oldp+5039,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2470)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+5041,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2476)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+5043,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2470) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
        __Vtemp_hcbb4492d__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_sizes_set_interm;
        __Vtemp_hcbb4492d__0[1U] = 0U;
        __Vtemp_hcbb4492d__0[2U] = 0U;
        __Vtemp_hcbb4492d__0[3U] = 0U;
        __Vtemp_hcbb4492d__0[4U] = 0U;
        __Vtemp_hcbb4492d__0[5U] = 0U;
        __Vtemp_hcbb4492d__0[6U] = 0U;
        __Vtemp_hcbb4492d__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_ha85c2284__0, __Vtemp_hcbb4492d__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2476) {
            __Vtemp_hc1b57636__0[0U] = __Vtemp_ha85c2284__0[0U];
            __Vtemp_hc1b57636__0[1U] = __Vtemp_ha85c2284__0[1U];
            __Vtemp_hc1b57636__0[2U] = __Vtemp_ha85c2284__0[2U];
            __Vtemp_hc1b57636__0[3U] = __Vtemp_ha85c2284__0[3U];
            __Vtemp_hc1b57636__0[4U] = __Vtemp_ha85c2284__0[4U];
            __Vtemp_hc1b57636__0[5U] = __Vtemp_ha85c2284__0[5U];
            __Vtemp_hc1b57636__0[6U] = __Vtemp_ha85c2284__0[6U];
            __Vtemp_hc1b57636__0[7U] = __Vtemp_ha85c2284__0[7U];
        } else {
            __Vtemp_hc1b57636__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_hc1b57636__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_hc1b57636__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_hc1b57636__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_hc1b57636__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_hc1b57636__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_hc1b57636__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_hc1b57636__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+5044,(__Vtemp_hc1b57636__0),256);
        bufp->chgBit(oldp+5052,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2548) 
                                 & ((IData)(1U) << 
                                    (1U & (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                           >> 0x10U))))));
        bufp->chgSData(oldp+5053,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_opcode)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___T_750))
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source)))
                                    : 0U)),16);
        bufp->chgBit(oldp+5054,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5055,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel)
                                    : 0U)),9);
        __Vtemp_hd2b6c582__24[0U] = 1U;
        __Vtemp_hd2b6c582__24[1U] = 0U;
        __Vtemp_hd2b6c582__24[2U] = 0U;
        __Vtemp_hd2b6c582__24[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h2b632adb__0, __Vtemp_hd2b6c582__24, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2336) {
            __Vtemp_h0f99e0f6__0[0U] = __Vtemp_h2b632adb__0[0U];
            __Vtemp_h0f99e0f6__0[1U] = __Vtemp_h2b632adb__0[1U];
            __Vtemp_h0f99e0f6__0[2U] = __Vtemp_h2b632adb__0[2U];
            __Vtemp_h0f99e0f6__0[3U] = __Vtemp_h2b632adb__0[3U];
        } else {
            __Vtemp_h0f99e0f6__0[0U] = 0U;
            __Vtemp_h0f99e0f6__0[1U] = 0U;
            __Vtemp_h0f99e0f6__0[2U] = 0U;
            __Vtemp_h0f99e0f6__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5056,(__Vtemp_h0f99e0f6__0),128);
        __Vtemp_hd2b6c582__25[0U] = 1U;
        __Vtemp_hd2b6c582__25[1U] = 0U;
        __Vtemp_hd2b6c582__25[2U] = 0U;
        __Vtemp_hd2b6c582__25[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h7f333d01__0, __Vtemp_hd2b6c582__25, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2342) {
            __Vtemp_hd4b85638__0[0U] = __Vtemp_h7f333d01__0[0U];
            __Vtemp_hd4b85638__0[1U] = __Vtemp_h7f333d01__0[1U];
            __Vtemp_hd4b85638__0[2U] = __Vtemp_h7f333d01__0[2U];
            __Vtemp_hd4b85638__0[3U] = __Vtemp_h7f333d01__0[3U];
        } else {
            __Vtemp_hd4b85638__0[0U] = 0U;
            __Vtemp_hd4b85638__0[1U] = 0U;
            __Vtemp_hd4b85638__0[2U] = 0U;
            __Vtemp_hd4b85638__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5060,(__Vtemp_hd4b85638__0),128);
        bufp->chgBit(oldp+5064,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2336) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_source)))));
        __Vtemp_he22596d6__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_he22596d6__0[1U] = 0U;
        __Vtemp_he22596d6__0[2U] = 0U;
        __Vtemp_he22596d6__0[3U] = 0U;
        __Vtemp_he22596d6__0[4U] = 0U;
        __Vtemp_he22596d6__0[5U] = 0U;
        __Vtemp_he22596d6__0[6U] = 0U;
        __Vtemp_he22596d6__0[7U] = 0U;
        __Vtemp_he22596d6__0[8U] = 0U;
        __Vtemp_he22596d6__0[9U] = 0U;
        __Vtemp_he22596d6__0[0xaU] = 0U;
        __Vtemp_he22596d6__0[0xbU] = 0U;
        __Vtemp_he22596d6__0[0xcU] = 0U;
        __Vtemp_he22596d6__0[0xdU] = 0U;
        __Vtemp_he22596d6__0[0xeU] = 0U;
        __Vtemp_he22596d6__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hb36275cc__0, __Vtemp_he22596d6__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2342) {
            __Vtemp_h9a41323f__0[0U] = __Vtemp_hb36275cc__0[0U];
            __Vtemp_h9a41323f__0[1U] = __Vtemp_hb36275cc__0[1U];
            __Vtemp_h9a41323f__0[2U] = __Vtemp_hb36275cc__0[2U];
            __Vtemp_h9a41323f__0[3U] = __Vtemp_hb36275cc__0[3U];
            __Vtemp_h9a41323f__0[4U] = __Vtemp_hb36275cc__0[4U];
            __Vtemp_h9a41323f__0[5U] = __Vtemp_hb36275cc__0[5U];
            __Vtemp_h9a41323f__0[6U] = __Vtemp_hb36275cc__0[6U];
            __Vtemp_h9a41323f__0[7U] = __Vtemp_hb36275cc__0[7U];
            __Vtemp_h9a41323f__0[8U] = __Vtemp_hb36275cc__0[8U];
            __Vtemp_h9a41323f__0[9U] = __Vtemp_hb36275cc__0[9U];
            __Vtemp_h9a41323f__0[0xaU] = __Vtemp_hb36275cc__0[0xaU];
            __Vtemp_h9a41323f__0[0xbU] = __Vtemp_hb36275cc__0[0xbU];
            __Vtemp_h9a41323f__0[0xcU] = __Vtemp_hb36275cc__0[0xcU];
            __Vtemp_h9a41323f__0[0xdU] = __Vtemp_hb36275cc__0[0xdU];
            __Vtemp_h9a41323f__0[0xeU] = __Vtemp_hb36275cc__0[0xeU];
            __Vtemp_h9a41323f__0[0xfU] = __Vtemp_hb36275cc__0[0xfU];
        } else {
            __Vtemp_h9a41323f__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h9a41323f__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h9a41323f__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h9a41323f__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h9a41323f__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h9a41323f__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h9a41323f__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h9a41323f__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h9a41323f__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h9a41323f__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h9a41323f__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h9a41323f__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h9a41323f__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h9a41323f__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h9a41323f__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h9a41323f__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5065,(__Vtemp_h9a41323f__0),512);
        __Vtemp_hd2b6c582__26[0U] = 1U;
        __Vtemp_hd2b6c582__26[1U] = 0U;
        __Vtemp_hd2b6c582__26[2U] = 0U;
        __Vtemp_hd2b6c582__26[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h4f477e27__0, __Vtemp_hd2b6c582__26, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2472) {
            __Vtemp_ha14fb108__0[0U] = __Vtemp_h4f477e27__0[0U];
            __Vtemp_ha14fb108__0[1U] = __Vtemp_h4f477e27__0[1U];
            __Vtemp_ha14fb108__0[2U] = __Vtemp_h4f477e27__0[2U];
            __Vtemp_ha14fb108__0[3U] = __Vtemp_h4f477e27__0[3U];
        } else {
            __Vtemp_ha14fb108__0[0U] = 0U;
            __Vtemp_ha14fb108__0[1U] = 0U;
            __Vtemp_ha14fb108__0[2U] = 0U;
            __Vtemp_ha14fb108__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5081,(__Vtemp_ha14fb108__0),128);
        __Vtemp_hd2b6c582__27[0U] = 1U;
        __Vtemp_hd2b6c582__27[1U] = 0U;
        __Vtemp_hd2b6c582__27[2U] = 0U;
        __Vtemp_hd2b6c582__27[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h6568e75c__0, __Vtemp_hd2b6c582__27, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2478) {
            __Vtemp_h82f6c057__0[0U] = __Vtemp_h6568e75c__0[0U];
            __Vtemp_h82f6c057__0[1U] = __Vtemp_h6568e75c__0[1U];
            __Vtemp_h82f6c057__0[2U] = __Vtemp_h6568e75c__0[2U];
            __Vtemp_h82f6c057__0[3U] = __Vtemp_h6568e75c__0[3U];
        } else {
            __Vtemp_h82f6c057__0[0U] = 0U;
            __Vtemp_h82f6c057__0[1U] = 0U;
            __Vtemp_h82f6c057__0[2U] = 0U;
            __Vtemp_h82f6c057__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5085,(__Vtemp_h82f6c057__0),128);
        bufp->chgBit(oldp+5089,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2472) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
        __Vtemp_h089248f9__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_h089248f9__0[1U] = 0U;
        __Vtemp_h089248f9__0[2U] = 0U;
        __Vtemp_h089248f9__0[3U] = 0U;
        __Vtemp_h089248f9__0[4U] = 0U;
        __Vtemp_h089248f9__0[5U] = 0U;
        __Vtemp_h089248f9__0[6U] = 0U;
        __Vtemp_h089248f9__0[7U] = 0U;
        __Vtemp_h089248f9__0[8U] = 0U;
        __Vtemp_h089248f9__0[9U] = 0U;
        __Vtemp_h089248f9__0[0xaU] = 0U;
        __Vtemp_h089248f9__0[0xbU] = 0U;
        __Vtemp_h089248f9__0[0xcU] = 0U;
        __Vtemp_h089248f9__0[0xdU] = 0U;
        __Vtemp_h089248f9__0[0xeU] = 0U;
        __Vtemp_h089248f9__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h55b07938__0, __Vtemp_h089248f9__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2478) {
            __Vtemp_h84273931__0[0U] = __Vtemp_h55b07938__0[0U];
            __Vtemp_h84273931__0[1U] = __Vtemp_h55b07938__0[1U];
            __Vtemp_h84273931__0[2U] = __Vtemp_h55b07938__0[2U];
            __Vtemp_h84273931__0[3U] = __Vtemp_h55b07938__0[3U];
            __Vtemp_h84273931__0[4U] = __Vtemp_h55b07938__0[4U];
            __Vtemp_h84273931__0[5U] = __Vtemp_h55b07938__0[5U];
            __Vtemp_h84273931__0[6U] = __Vtemp_h55b07938__0[6U];
            __Vtemp_h84273931__0[7U] = __Vtemp_h55b07938__0[7U];
            __Vtemp_h84273931__0[8U] = __Vtemp_h55b07938__0[8U];
            __Vtemp_h84273931__0[9U] = __Vtemp_h55b07938__0[9U];
            __Vtemp_h84273931__0[0xaU] = __Vtemp_h55b07938__0[0xaU];
            __Vtemp_h84273931__0[0xbU] = __Vtemp_h55b07938__0[0xbU];
            __Vtemp_h84273931__0[0xcU] = __Vtemp_h55b07938__0[0xcU];
            __Vtemp_h84273931__0[0xdU] = __Vtemp_h55b07938__0[0xdU];
            __Vtemp_h84273931__0[0xeU] = __Vtemp_h55b07938__0[0xeU];
            __Vtemp_h84273931__0[0xfU] = __Vtemp_h55b07938__0[0xfU];
        } else {
            __Vtemp_h84273931__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h84273931__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h84273931__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h84273931__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h84273931__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h84273931__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h84273931__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h84273931__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h84273931__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h84273931__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h84273931__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h84273931__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h84273931__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h84273931__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h84273931__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h84273931__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5090,(__Vtemp_h84273931__0),512);
        bufp->chgQData(oldp+5106,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2470)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+5108,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2476)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+5110,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2470) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                    == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                 >> 1U))))));
        __Vtemp_h132c8ac8__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_h132c8ac8__0[1U] = 0U;
        __Vtemp_h132c8ac8__0[2U] = 0U;
        __Vtemp_h132c8ac8__0[3U] = 0U;
        __Vtemp_h132c8ac8__0[4U] = 0U;
        __Vtemp_h132c8ac8__0[5U] = 0U;
        __Vtemp_h132c8ac8__0[6U] = 0U;
        __Vtemp_h132c8ac8__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_h16e7d29b__0, __Vtemp_h132c8ac8__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2476) {
            __Vtemp_h45f801a3__0[0U] = __Vtemp_h16e7d29b__0[0U];
            __Vtemp_h45f801a3__0[1U] = __Vtemp_h16e7d29b__0[1U];
            __Vtemp_h45f801a3__0[2U] = __Vtemp_h16e7d29b__0[2U];
            __Vtemp_h45f801a3__0[3U] = __Vtemp_h16e7d29b__0[3U];
            __Vtemp_h45f801a3__0[4U] = __Vtemp_h16e7d29b__0[4U];
            __Vtemp_h45f801a3__0[5U] = __Vtemp_h16e7d29b__0[5U];
            __Vtemp_h45f801a3__0[6U] = __Vtemp_h16e7d29b__0[6U];
            __Vtemp_h45f801a3__0[7U] = __Vtemp_h16e7d29b__0[7U];
        } else {
            __Vtemp_h45f801a3__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_h45f801a3__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_h45f801a3__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_h45f801a3__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_h45f801a3__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_h45f801a3__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_h45f801a3__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_h45f801a3__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+5111,(__Vtemp_h45f801a3__0),256);
        bufp->chgQData(oldp+5119,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2470)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+5121,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2476)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+5123,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2470) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
        __Vtemp_h6345fb0f__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_h6345fb0f__0[1U] = 0U;
        __Vtemp_h6345fb0f__0[2U] = 0U;
        __Vtemp_h6345fb0f__0[3U] = 0U;
        __Vtemp_h6345fb0f__0[4U] = 0U;
        __Vtemp_h6345fb0f__0[5U] = 0U;
        __Vtemp_h6345fb0f__0[6U] = 0U;
        __Vtemp_h6345fb0f__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_h3548a753__0, __Vtemp_h6345fb0f__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2476) {
            __Vtemp_h3ca4acea__0[0U] = __Vtemp_h3548a753__0[0U];
            __Vtemp_h3ca4acea__0[1U] = __Vtemp_h3548a753__0[1U];
            __Vtemp_h3ca4acea__0[2U] = __Vtemp_h3548a753__0[2U];
            __Vtemp_h3ca4acea__0[3U] = __Vtemp_h3548a753__0[3U];
            __Vtemp_h3ca4acea__0[4U] = __Vtemp_h3548a753__0[4U];
            __Vtemp_h3ca4acea__0[5U] = __Vtemp_h3548a753__0[5U];
            __Vtemp_h3ca4acea__0[6U] = __Vtemp_h3548a753__0[6U];
            __Vtemp_h3ca4acea__0[7U] = __Vtemp_h3548a753__0[7U];
        } else {
            __Vtemp_h3ca4acea__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_h3ca4acea__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_h3ca4acea__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_h3ca4acea__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_h3ca4acea__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_h3ca4acea__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_h3ca4acea__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_h3ca4acea__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+5124,(__Vtemp_h3ca4acea__0),256);
        __Vtemp_hd2b6c582__28[0U] = 1U;
        __Vtemp_hd2b6c582__28[1U] = 0U;
        __Vtemp_hd2b6c582__28[2U] = 0U;
        __Vtemp_hd2b6c582__28[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h8faf5e5c__0, __Vtemp_hd2b6c582__28, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2336) {
            __Vtemp_ha4c79e17__0[0U] = __Vtemp_h8faf5e5c__0[0U];
            __Vtemp_ha4c79e17__0[1U] = __Vtemp_h8faf5e5c__0[1U];
            __Vtemp_ha4c79e17__0[2U] = __Vtemp_h8faf5e5c__0[2U];
            __Vtemp_ha4c79e17__0[3U] = __Vtemp_h8faf5e5c__0[3U];
        } else {
            __Vtemp_ha4c79e17__0[0U] = 0U;
            __Vtemp_ha4c79e17__0[1U] = 0U;
            __Vtemp_ha4c79e17__0[2U] = 0U;
            __Vtemp_ha4c79e17__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5132,(__Vtemp_ha4c79e17__0),128);
        __Vtemp_hd2b6c582__29[0U] = 1U;
        __Vtemp_hd2b6c582__29[1U] = 0U;
        __Vtemp_hd2b6c582__29[2U] = 0U;
        __Vtemp_hd2b6c582__29[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h1fc024aa__0, __Vtemp_hd2b6c582__29, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2342) {
            __Vtemp_h44c43396__0[0U] = __Vtemp_h1fc024aa__0[0U];
            __Vtemp_h44c43396__0[1U] = __Vtemp_h1fc024aa__0[1U];
            __Vtemp_h44c43396__0[2U] = __Vtemp_h1fc024aa__0[2U];
            __Vtemp_h44c43396__0[3U] = __Vtemp_h1fc024aa__0[3U];
        } else {
            __Vtemp_h44c43396__0[0U] = 0U;
            __Vtemp_h44c43396__0[1U] = 0U;
            __Vtemp_h44c43396__0[2U] = 0U;
            __Vtemp_h44c43396__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5136,(__Vtemp_h44c43396__0),128);
        bufp->chgBit(oldp+5140,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2336) 
                                 & (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                     << 1U) == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_source)))));
        __Vtemp_hecbdfaee__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_hecbdfaee__0[1U] = 0U;
        __Vtemp_hecbdfaee__0[2U] = 0U;
        __Vtemp_hecbdfaee__0[3U] = 0U;
        __Vtemp_hecbdfaee__0[4U] = 0U;
        __Vtemp_hecbdfaee__0[5U] = 0U;
        __Vtemp_hecbdfaee__0[6U] = 0U;
        __Vtemp_hecbdfaee__0[7U] = 0U;
        __Vtemp_hecbdfaee__0[8U] = 0U;
        __Vtemp_hecbdfaee__0[9U] = 0U;
        __Vtemp_hecbdfaee__0[0xaU] = 0U;
        __Vtemp_hecbdfaee__0[0xbU] = 0U;
        __Vtemp_hecbdfaee__0[0xcU] = 0U;
        __Vtemp_hecbdfaee__0[0xdU] = 0U;
        __Vtemp_hecbdfaee__0[0xeU] = 0U;
        __Vtemp_hecbdfaee__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h648dca23__0, __Vtemp_hecbdfaee__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2342) {
            __Vtemp_ha7ff1fc6__0[0U] = __Vtemp_h648dca23__0[0U];
            __Vtemp_ha7ff1fc6__0[1U] = __Vtemp_h648dca23__0[1U];
            __Vtemp_ha7ff1fc6__0[2U] = __Vtemp_h648dca23__0[2U];
            __Vtemp_ha7ff1fc6__0[3U] = __Vtemp_h648dca23__0[3U];
            __Vtemp_ha7ff1fc6__0[4U] = __Vtemp_h648dca23__0[4U];
            __Vtemp_ha7ff1fc6__0[5U] = __Vtemp_h648dca23__0[5U];
            __Vtemp_ha7ff1fc6__0[6U] = __Vtemp_h648dca23__0[6U];
            __Vtemp_ha7ff1fc6__0[7U] = __Vtemp_h648dca23__0[7U];
            __Vtemp_ha7ff1fc6__0[8U] = __Vtemp_h648dca23__0[8U];
            __Vtemp_ha7ff1fc6__0[9U] = __Vtemp_h648dca23__0[9U];
            __Vtemp_ha7ff1fc6__0[0xaU] = __Vtemp_h648dca23__0[0xaU];
            __Vtemp_ha7ff1fc6__0[0xbU] = __Vtemp_h648dca23__0[0xbU];
            __Vtemp_ha7ff1fc6__0[0xcU] = __Vtemp_h648dca23__0[0xcU];
            __Vtemp_ha7ff1fc6__0[0xdU] = __Vtemp_h648dca23__0[0xdU];
            __Vtemp_ha7ff1fc6__0[0xeU] = __Vtemp_h648dca23__0[0xeU];
            __Vtemp_ha7ff1fc6__0[0xfU] = __Vtemp_h648dca23__0[0xfU];
        } else {
            __Vtemp_ha7ff1fc6__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_ha7ff1fc6__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_ha7ff1fc6__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_ha7ff1fc6__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_ha7ff1fc6__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_ha7ff1fc6__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_ha7ff1fc6__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_ha7ff1fc6__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_ha7ff1fc6__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_ha7ff1fc6__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_ha7ff1fc6__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_ha7ff1fc6__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_ha7ff1fc6__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_ha7ff1fc6__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_ha7ff1fc6__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_ha7ff1fc6__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5141,(__Vtemp_ha7ff1fc6__0),512);
        __Vtemp_hd2b6c582__30[0U] = 1U;
        __Vtemp_hd2b6c582__30[1U] = 0U;
        __Vtemp_hd2b6c582__30[2U] = 0U;
        __Vtemp_hd2b6c582__30[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h40d7680f__0, __Vtemp_hd2b6c582__30, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2476) {
            __Vtemp_h7bd593be__0[0U] = __Vtemp_h40d7680f__0[0U];
            __Vtemp_h7bd593be__0[1U] = __Vtemp_h40d7680f__0[1U];
            __Vtemp_h7bd593be__0[2U] = __Vtemp_h40d7680f__0[2U];
            __Vtemp_h7bd593be__0[3U] = __Vtemp_h40d7680f__0[3U];
        } else {
            __Vtemp_h7bd593be__0[0U] = 0U;
            __Vtemp_h7bd593be__0[1U] = 0U;
            __Vtemp_h7bd593be__0[2U] = 0U;
            __Vtemp_h7bd593be__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5157,(__Vtemp_h7bd593be__0),128);
        __Vtemp_hd2b6c582__31[0U] = 1U;
        __Vtemp_hd2b6c582__31[1U] = 0U;
        __Vtemp_hd2b6c582__31[2U] = 0U;
        __Vtemp_hd2b6c582__31[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_he5167908__0, __Vtemp_hd2b6c582__31, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2482) {
            __Vtemp_h42e46311__0[0U] = __Vtemp_he5167908__0[0U];
            __Vtemp_h42e46311__0[1U] = __Vtemp_he5167908__0[1U];
            __Vtemp_h42e46311__0[2U] = __Vtemp_he5167908__0[2U];
            __Vtemp_h42e46311__0[3U] = __Vtemp_he5167908__0[3U];
        } else {
            __Vtemp_h42e46311__0[0U] = 0U;
            __Vtemp_h42e46311__0[1U] = 0U;
            __Vtemp_h42e46311__0[2U] = 0U;
            __Vtemp_h42e46311__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5161,(__Vtemp_h42e46311__0),128);
        bufp->chgBit(oldp+5165,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2476) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
        __Vtemp_h7bcab632__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_h7bcab632__0[1U] = 0U;
        __Vtemp_h7bcab632__0[2U] = 0U;
        __Vtemp_h7bcab632__0[3U] = 0U;
        __Vtemp_h7bcab632__0[4U] = 0U;
        __Vtemp_h7bcab632__0[5U] = 0U;
        __Vtemp_h7bcab632__0[6U] = 0U;
        __Vtemp_h7bcab632__0[7U] = 0U;
        __Vtemp_h7bcab632__0[8U] = 0U;
        __Vtemp_h7bcab632__0[9U] = 0U;
        __Vtemp_h7bcab632__0[0xaU] = 0U;
        __Vtemp_h7bcab632__0[0xbU] = 0U;
        __Vtemp_h7bcab632__0[0xcU] = 0U;
        __Vtemp_h7bcab632__0[0xdU] = 0U;
        __Vtemp_h7bcab632__0[0xeU] = 0U;
        __Vtemp_h7bcab632__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hbad014cf__0, __Vtemp_h7bcab632__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2482) {
            __Vtemp_h6fa7c2d4__0[0U] = __Vtemp_hbad014cf__0[0U];
            __Vtemp_h6fa7c2d4__0[1U] = __Vtemp_hbad014cf__0[1U];
            __Vtemp_h6fa7c2d4__0[2U] = __Vtemp_hbad014cf__0[2U];
            __Vtemp_h6fa7c2d4__0[3U] = __Vtemp_hbad014cf__0[3U];
            __Vtemp_h6fa7c2d4__0[4U] = __Vtemp_hbad014cf__0[4U];
            __Vtemp_h6fa7c2d4__0[5U] = __Vtemp_hbad014cf__0[5U];
            __Vtemp_h6fa7c2d4__0[6U] = __Vtemp_hbad014cf__0[6U];
            __Vtemp_h6fa7c2d4__0[7U] = __Vtemp_hbad014cf__0[7U];
            __Vtemp_h6fa7c2d4__0[8U] = __Vtemp_hbad014cf__0[8U];
            __Vtemp_h6fa7c2d4__0[9U] = __Vtemp_hbad014cf__0[9U];
            __Vtemp_h6fa7c2d4__0[0xaU] = __Vtemp_hbad014cf__0[0xaU];
            __Vtemp_h6fa7c2d4__0[0xbU] = __Vtemp_hbad014cf__0[0xbU];
            __Vtemp_h6fa7c2d4__0[0xcU] = __Vtemp_hbad014cf__0[0xcU];
            __Vtemp_h6fa7c2d4__0[0xdU] = __Vtemp_hbad014cf__0[0xdU];
            __Vtemp_h6fa7c2d4__0[0xeU] = __Vtemp_hbad014cf__0[0xeU];
            __Vtemp_h6fa7c2d4__0[0xfU] = __Vtemp_hbad014cf__0[0xfU];
        } else {
            __Vtemp_h6fa7c2d4__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h6fa7c2d4__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h6fa7c2d4__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h6fa7c2d4__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h6fa7c2d4__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h6fa7c2d4__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h6fa7c2d4__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h6fa7c2d4__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h6fa7c2d4__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h6fa7c2d4__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h6fa7c2d4__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h6fa7c2d4__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h6fa7c2d4__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h6fa7c2d4__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h6fa7c2d4__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h6fa7c2d4__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5166,(__Vtemp_h6fa7c2d4__0),512);
        __Vtemp_hd2b6c582__32[0U] = 1U;
        __Vtemp_hd2b6c582__32[1U] = 0U;
        __Vtemp_hd2b6c582__32[2U] = 0U;
        __Vtemp_hd2b6c582__32[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h57f8e3ea__0, __Vtemp_hd2b6c582__32, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2608) {
            __Vtemp_hce816a0d__0[0U] = __Vtemp_h57f8e3ea__0[0U];
            __Vtemp_hce816a0d__0[1U] = __Vtemp_h57f8e3ea__0[1U];
            __Vtemp_hce816a0d__0[2U] = __Vtemp_h57f8e3ea__0[2U];
            __Vtemp_hce816a0d__0[3U] = __Vtemp_h57f8e3ea__0[3U];
        } else {
            __Vtemp_hce816a0d__0[0U] = 0U;
            __Vtemp_hce816a0d__0[1U] = 0U;
            __Vtemp_hce816a0d__0[2U] = 0U;
            __Vtemp_hce816a0d__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5182,(__Vtemp_hce816a0d__0),128);
        __Vtemp_hd2b6c582__33[0U] = 1U;
        __Vtemp_hd2b6c582__33[1U] = 0U;
        __Vtemp_hd2b6c582__33[2U] = 0U;
        __Vtemp_hd2b6c582__33[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h872a5f31__0, __Vtemp_hd2b6c582__33, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2614) {
            __Vtemp_hf1b996b9__0[0U] = __Vtemp_h872a5f31__0[0U];
            __Vtemp_hf1b996b9__0[1U] = __Vtemp_h872a5f31__0[1U];
            __Vtemp_hf1b996b9__0[2U] = __Vtemp_h872a5f31__0[2U];
            __Vtemp_hf1b996b9__0[3U] = __Vtemp_h872a5f31__0[3U];
        } else {
            __Vtemp_hf1b996b9__0[0U] = 0U;
            __Vtemp_hf1b996b9__0[1U] = 0U;
            __Vtemp_hf1b996b9__0[2U] = 0U;
            __Vtemp_hf1b996b9__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5186,(__Vtemp_hf1b996b9__0),128);
        bufp->chgBit(oldp+5190,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2608) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
        __Vtemp_h573c882e__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_h573c882e__0[1U] = 0U;
        __Vtemp_h573c882e__0[2U] = 0U;
        __Vtemp_h573c882e__0[3U] = 0U;
        __Vtemp_h573c882e__0[4U] = 0U;
        __Vtemp_h573c882e__0[5U] = 0U;
        __Vtemp_h573c882e__0[6U] = 0U;
        __Vtemp_h573c882e__0[7U] = 0U;
        __Vtemp_h573c882e__0[8U] = 0U;
        __Vtemp_h573c882e__0[9U] = 0U;
        __Vtemp_h573c882e__0[0xaU] = 0U;
        __Vtemp_h573c882e__0[0xbU] = 0U;
        __Vtemp_h573c882e__0[0xcU] = 0U;
        __Vtemp_h573c882e__0[0xdU] = 0U;
        __Vtemp_h573c882e__0[0xeU] = 0U;
        __Vtemp_h573c882e__0[0xfU] = 0U;
        __Vtemp_h573c882e__0[0x10U] = 0U;
        __Vtemp_h573c882e__0[0x11U] = 0U;
        __Vtemp_h573c882e__0[0x12U] = 0U;
        __Vtemp_h573c882e__0[0x13U] = 0U;
        __Vtemp_h573c882e__0[0x14U] = 0U;
        __Vtemp_h573c882e__0[0x15U] = 0U;
        __Vtemp_h573c882e__0[0x16U] = 0U;
        __Vtemp_h573c882e__0[0x17U] = 0U;
        __Vtemp_h573c882e__0[0x18U] = 0U;
        __Vtemp_h573c882e__0[0x19U] = 0U;
        __Vtemp_h573c882e__0[0x1aU] = 0U;
        __Vtemp_h573c882e__0[0x1bU] = 0U;
        __Vtemp_h573c882e__0[0x1cU] = 0U;
        __Vtemp_h573c882e__0[0x1dU] = 0U;
        __Vtemp_h573c882e__0[0x1eU] = 0U;
        __Vtemp_h573c882e__0[0x1fU] = 0U;
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_ha958f336__0, __Vtemp_h573c882e__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 4U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2614) {
            __Vtemp_h913be801__0[0U] = __Vtemp_ha958f336__0[0U];
            __Vtemp_h913be801__0[1U] = __Vtemp_ha958f336__0[1U];
            __Vtemp_h913be801__0[2U] = __Vtemp_ha958f336__0[2U];
            __Vtemp_h913be801__0[3U] = __Vtemp_ha958f336__0[3U];
            __Vtemp_h913be801__0[4U] = __Vtemp_ha958f336__0[4U];
            __Vtemp_h913be801__0[5U] = __Vtemp_ha958f336__0[5U];
            __Vtemp_h913be801__0[6U] = __Vtemp_ha958f336__0[6U];
            __Vtemp_h913be801__0[7U] = __Vtemp_ha958f336__0[7U];
            __Vtemp_h913be801__0[8U] = __Vtemp_ha958f336__0[8U];
            __Vtemp_h913be801__0[9U] = __Vtemp_ha958f336__0[9U];
            __Vtemp_h913be801__0[0xaU] = __Vtemp_ha958f336__0[0xaU];
            __Vtemp_h913be801__0[0xbU] = __Vtemp_ha958f336__0[0xbU];
            __Vtemp_h913be801__0[0xcU] = __Vtemp_ha958f336__0[0xcU];
            __Vtemp_h913be801__0[0xdU] = __Vtemp_ha958f336__0[0xdU];
            __Vtemp_h913be801__0[0xeU] = __Vtemp_ha958f336__0[0xeU];
            __Vtemp_h913be801__0[0xfU] = __Vtemp_ha958f336__0[0xfU];
            __Vtemp_h913be801__0[0x10U] = __Vtemp_ha958f336__0[0x10U];
            __Vtemp_h913be801__0[0x11U] = __Vtemp_ha958f336__0[0x11U];
            __Vtemp_h913be801__0[0x12U] = __Vtemp_ha958f336__0[0x12U];
            __Vtemp_h913be801__0[0x13U] = __Vtemp_ha958f336__0[0x13U];
            __Vtemp_h913be801__0[0x14U] = __Vtemp_ha958f336__0[0x14U];
            __Vtemp_h913be801__0[0x15U] = __Vtemp_ha958f336__0[0x15U];
            __Vtemp_h913be801__0[0x16U] = __Vtemp_ha958f336__0[0x16U];
            __Vtemp_h913be801__0[0x17U] = __Vtemp_ha958f336__0[0x17U];
            __Vtemp_h913be801__0[0x18U] = __Vtemp_ha958f336__0[0x18U];
            __Vtemp_h913be801__0[0x19U] = __Vtemp_ha958f336__0[0x19U];
            __Vtemp_h913be801__0[0x1aU] = __Vtemp_ha958f336__0[0x1aU];
            __Vtemp_h913be801__0[0x1bU] = __Vtemp_ha958f336__0[0x1bU];
            __Vtemp_h913be801__0[0x1cU] = __Vtemp_ha958f336__0[0x1cU];
            __Vtemp_h913be801__0[0x1dU] = __Vtemp_ha958f336__0[0x1dU];
            __Vtemp_h913be801__0[0x1eU] = __Vtemp_ha958f336__0[0x1eU];
            __Vtemp_h913be801__0[0x1fU] = __Vtemp_ha958f336__0[0x1fU];
        } else {
            __Vtemp_h913be801__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_h913be801__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_h913be801__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_h913be801__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_h913be801__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_h913be801__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_h913be801__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_h913be801__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_h913be801__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_h913be801__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_h913be801__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_h913be801__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_h913be801__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_h913be801__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_h913be801__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_h913be801__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_h913be801__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_h913be801__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_h913be801__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_h913be801__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_h913be801__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_h913be801__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_h913be801__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_h913be801__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_h913be801__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_h913be801__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_h913be801__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_h913be801__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_h913be801__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_h913be801__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_h913be801__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_h913be801__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+5191,(__Vtemp_h913be801__0),1024);
        bufp->chgSData(oldp+5223,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgCData(oldp+5224,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__dec_hi_hi_lo) 
                                    << 3U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT____VdfgTmp_h689b7916__0))),5);
        bufp->chgQData(oldp+5225,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2524)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+5227,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2524) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
        bufp->chgQData(oldp+5228,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2611)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+5230,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2617)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+5232,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2611) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
        __Vtemp_heefaeec6__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_sizes_set_interm;
        __Vtemp_heefaeec6__0[1U] = 0U;
        __Vtemp_heefaeec6__0[2U] = 0U;
        __Vtemp_heefaeec6__0[3U] = 0U;
        __Vtemp_heefaeec6__0[4U] = 0U;
        __Vtemp_heefaeec6__0[5U] = 0U;
        __Vtemp_heefaeec6__0[6U] = 0U;
        __Vtemp_heefaeec6__0[7U] = 0U;
        __Vtemp_heefaeec6__0[8U] = 0U;
        __Vtemp_heefaeec6__0[9U] = 0U;
        __Vtemp_heefaeec6__0[0xaU] = 0U;
        __Vtemp_heefaeec6__0[0xbU] = 0U;
        __Vtemp_heefaeec6__0[0xcU] = 0U;
        __Vtemp_heefaeec6__0[0xdU] = 0U;
        __Vtemp_heefaeec6__0[0xeU] = 0U;
        __Vtemp_heefaeec6__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h3f0b4583__0, __Vtemp_heefaeec6__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2617) {
            __Vtemp_h827891ff__0[0U] = __Vtemp_h3f0b4583__0[0U];
            __Vtemp_h827891ff__0[1U] = __Vtemp_h3f0b4583__0[1U];
            __Vtemp_h827891ff__0[2U] = __Vtemp_h3f0b4583__0[2U];
            __Vtemp_h827891ff__0[3U] = __Vtemp_h3f0b4583__0[3U];
            __Vtemp_h827891ff__0[4U] = __Vtemp_h3f0b4583__0[4U];
            __Vtemp_h827891ff__0[5U] = __Vtemp_h3f0b4583__0[5U];
            __Vtemp_h827891ff__0[6U] = __Vtemp_h3f0b4583__0[6U];
            __Vtemp_h827891ff__0[7U] = __Vtemp_h3f0b4583__0[7U];
            __Vtemp_h827891ff__0[8U] = __Vtemp_h3f0b4583__0[8U];
            __Vtemp_h827891ff__0[9U] = __Vtemp_h3f0b4583__0[9U];
            __Vtemp_h827891ff__0[0xaU] = __Vtemp_h3f0b4583__0[0xaU];
            __Vtemp_h827891ff__0[0xbU] = __Vtemp_h3f0b4583__0[0xbU];
            __Vtemp_h827891ff__0[0xcU] = __Vtemp_h3f0b4583__0[0xcU];
            __Vtemp_h827891ff__0[0xdU] = __Vtemp_h3f0b4583__0[0xdU];
            __Vtemp_h827891ff__0[0xeU] = __Vtemp_h3f0b4583__0[0xeU];
            __Vtemp_h827891ff__0[0xfU] = __Vtemp_h3f0b4583__0[0xfU];
        } else {
            __Vtemp_h827891ff__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h827891ff__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h827891ff__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h827891ff__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h827891ff__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h827891ff__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h827891ff__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h827891ff__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h827891ff__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h827891ff__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h827891ff__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h827891ff__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h827891ff__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h827891ff__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h827891ff__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h827891ff__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5233,(__Vtemp_h827891ff__0),512);
        bufp->chgBit(oldp+5249,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT___ridx_T_1) 
                                 & ((IData)(1U) << 
                                    (1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                           >> 0x10U))))));
        bufp->chgSData(oldp+5250,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_opcode)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_750))
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source)))
                                    : 0U)),16);
        bufp->chgBit(oldp+5251,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5252,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel)
                                    : 0U)),9);
        __Vtemp_hd2b6c582__34[0U] = 1U;
        __Vtemp_hd2b6c582__34[1U] = 0U;
        __Vtemp_hd2b6c582__34[2U] = 0U;
        __Vtemp_hd2b6c582__34[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h50bb761e__0, __Vtemp_hd2b6c582__34, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2336) {
            __Vtemp_h9889196e__0[0U] = __Vtemp_h50bb761e__0[0U];
            __Vtemp_h9889196e__0[1U] = __Vtemp_h50bb761e__0[1U];
            __Vtemp_h9889196e__0[2U] = __Vtemp_h50bb761e__0[2U];
            __Vtemp_h9889196e__0[3U] = __Vtemp_h50bb761e__0[3U];
        } else {
            __Vtemp_h9889196e__0[0U] = 0U;
            __Vtemp_h9889196e__0[1U] = 0U;
            __Vtemp_h9889196e__0[2U] = 0U;
            __Vtemp_h9889196e__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5253,(__Vtemp_h9889196e__0),128);
        __Vtemp_hd2b6c582__35[0U] = 1U;
        __Vtemp_hd2b6c582__35[1U] = 0U;
        __Vtemp_hd2b6c582__35[2U] = 0U;
        __Vtemp_hd2b6c582__35[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hcf85d53d__0, __Vtemp_hd2b6c582__35, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2342) {
            __Vtemp_hc611caff__0[0U] = __Vtemp_hcf85d53d__0[0U];
            __Vtemp_hc611caff__0[1U] = __Vtemp_hcf85d53d__0[1U];
            __Vtemp_hc611caff__0[2U] = __Vtemp_hcf85d53d__0[2U];
            __Vtemp_hc611caff__0[3U] = __Vtemp_hcf85d53d__0[3U];
        } else {
            __Vtemp_hc611caff__0[0U] = 0U;
            __Vtemp_hc611caff__0[1U] = 0U;
            __Vtemp_hc611caff__0[2U] = 0U;
            __Vtemp_hc611caff__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5257,(__Vtemp_hc611caff__0),128);
        bufp->chgBit(oldp+5261,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2336) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source)))));
        __Vtemp_h5ff39152__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_h5ff39152__0[1U] = 0U;
        __Vtemp_h5ff39152__0[2U] = 0U;
        __Vtemp_h5ff39152__0[3U] = 0U;
        __Vtemp_h5ff39152__0[4U] = 0U;
        __Vtemp_h5ff39152__0[5U] = 0U;
        __Vtemp_h5ff39152__0[6U] = 0U;
        __Vtemp_h5ff39152__0[7U] = 0U;
        __Vtemp_h5ff39152__0[8U] = 0U;
        __Vtemp_h5ff39152__0[9U] = 0U;
        __Vtemp_h5ff39152__0[0xaU] = 0U;
        __Vtemp_h5ff39152__0[0xbU] = 0U;
        __Vtemp_h5ff39152__0[0xcU] = 0U;
        __Vtemp_h5ff39152__0[0xdU] = 0U;
        __Vtemp_h5ff39152__0[0xeU] = 0U;
        __Vtemp_h5ff39152__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hb3630b24__0, __Vtemp_h5ff39152__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2342) {
            __Vtemp_hc0b1f8cf__0[0U] = __Vtemp_hb3630b24__0[0U];
            __Vtemp_hc0b1f8cf__0[1U] = __Vtemp_hb3630b24__0[1U];
            __Vtemp_hc0b1f8cf__0[2U] = __Vtemp_hb3630b24__0[2U];
            __Vtemp_hc0b1f8cf__0[3U] = __Vtemp_hb3630b24__0[3U];
            __Vtemp_hc0b1f8cf__0[4U] = __Vtemp_hb3630b24__0[4U];
            __Vtemp_hc0b1f8cf__0[5U] = __Vtemp_hb3630b24__0[5U];
            __Vtemp_hc0b1f8cf__0[6U] = __Vtemp_hb3630b24__0[6U];
            __Vtemp_hc0b1f8cf__0[7U] = __Vtemp_hb3630b24__0[7U];
            __Vtemp_hc0b1f8cf__0[8U] = __Vtemp_hb3630b24__0[8U];
            __Vtemp_hc0b1f8cf__0[9U] = __Vtemp_hb3630b24__0[9U];
            __Vtemp_hc0b1f8cf__0[0xaU] = __Vtemp_hb3630b24__0[0xaU];
            __Vtemp_hc0b1f8cf__0[0xbU] = __Vtemp_hb3630b24__0[0xbU];
            __Vtemp_hc0b1f8cf__0[0xcU] = __Vtemp_hb3630b24__0[0xcU];
            __Vtemp_hc0b1f8cf__0[0xdU] = __Vtemp_hb3630b24__0[0xdU];
            __Vtemp_hc0b1f8cf__0[0xeU] = __Vtemp_hb3630b24__0[0xeU];
            __Vtemp_hc0b1f8cf__0[0xfU] = __Vtemp_hb3630b24__0[0xfU];
        } else {
            __Vtemp_hc0b1f8cf__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_hc0b1f8cf__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_hc0b1f8cf__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_hc0b1f8cf__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_hc0b1f8cf__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_hc0b1f8cf__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_hc0b1f8cf__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_hc0b1f8cf__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_hc0b1f8cf__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_hc0b1f8cf__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_hc0b1f8cf__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_hc0b1f8cf__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_hc0b1f8cf__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_hc0b1f8cf__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_hc0b1f8cf__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_hc0b1f8cf__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5262,(__Vtemp_hc0b1f8cf__0),512);
        __Vtemp_hd2b6c582__36[0U] = 1U;
        __Vtemp_hd2b6c582__36[1U] = 0U;
        __Vtemp_hd2b6c582__36[2U] = 0U;
        __Vtemp_hd2b6c582__36[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hb89f136e__0, __Vtemp_hd2b6c582__36, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2608) {
            __Vtemp_h23f039b9__0[0U] = __Vtemp_hb89f136e__0[0U];
            __Vtemp_h23f039b9__0[1U] = __Vtemp_hb89f136e__0[1U];
            __Vtemp_h23f039b9__0[2U] = __Vtemp_hb89f136e__0[2U];
            __Vtemp_h23f039b9__0[3U] = __Vtemp_hb89f136e__0[3U];
        } else {
            __Vtemp_h23f039b9__0[0U] = 0U;
            __Vtemp_h23f039b9__0[1U] = 0U;
            __Vtemp_h23f039b9__0[2U] = 0U;
            __Vtemp_h23f039b9__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5278,(__Vtemp_h23f039b9__0),128);
        __Vtemp_hd2b6c582__37[0U] = 1U;
        __Vtemp_hd2b6c582__37[1U] = 0U;
        __Vtemp_hd2b6c582__37[2U] = 0U;
        __Vtemp_hd2b6c582__37[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hf363bd78__0, __Vtemp_hd2b6c582__37, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2614) {
            __Vtemp_hf20d8365__0[0U] = __Vtemp_hf363bd78__0[0U];
            __Vtemp_hf20d8365__0[1U] = __Vtemp_hf363bd78__0[1U];
            __Vtemp_hf20d8365__0[2U] = __Vtemp_hf363bd78__0[2U];
            __Vtemp_hf20d8365__0[3U] = __Vtemp_hf363bd78__0[3U];
        } else {
            __Vtemp_hf20d8365__0[0U] = 0U;
            __Vtemp_hf20d8365__0[1U] = 0U;
            __Vtemp_hf20d8365__0[2U] = 0U;
            __Vtemp_hf20d8365__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5282,(__Vtemp_hf20d8365__0),128);
        bufp->chgBit(oldp+5286,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2608) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
        __Vtemp_h99a08fe7__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_h99a08fe7__0[1U] = 0U;
        __Vtemp_h99a08fe7__0[2U] = 0U;
        __Vtemp_h99a08fe7__0[3U] = 0U;
        __Vtemp_h99a08fe7__0[4U] = 0U;
        __Vtemp_h99a08fe7__0[5U] = 0U;
        __Vtemp_h99a08fe7__0[6U] = 0U;
        __Vtemp_h99a08fe7__0[7U] = 0U;
        __Vtemp_h99a08fe7__0[8U] = 0U;
        __Vtemp_h99a08fe7__0[9U] = 0U;
        __Vtemp_h99a08fe7__0[0xaU] = 0U;
        __Vtemp_h99a08fe7__0[0xbU] = 0U;
        __Vtemp_h99a08fe7__0[0xcU] = 0U;
        __Vtemp_h99a08fe7__0[0xdU] = 0U;
        __Vtemp_h99a08fe7__0[0xeU] = 0U;
        __Vtemp_h99a08fe7__0[0xfU] = 0U;
        __Vtemp_h99a08fe7__0[0x10U] = 0U;
        __Vtemp_h99a08fe7__0[0x11U] = 0U;
        __Vtemp_h99a08fe7__0[0x12U] = 0U;
        __Vtemp_h99a08fe7__0[0x13U] = 0U;
        __Vtemp_h99a08fe7__0[0x14U] = 0U;
        __Vtemp_h99a08fe7__0[0x15U] = 0U;
        __Vtemp_h99a08fe7__0[0x16U] = 0U;
        __Vtemp_h99a08fe7__0[0x17U] = 0U;
        __Vtemp_h99a08fe7__0[0x18U] = 0U;
        __Vtemp_h99a08fe7__0[0x19U] = 0U;
        __Vtemp_h99a08fe7__0[0x1aU] = 0U;
        __Vtemp_h99a08fe7__0[0x1bU] = 0U;
        __Vtemp_h99a08fe7__0[0x1cU] = 0U;
        __Vtemp_h99a08fe7__0[0x1dU] = 0U;
        __Vtemp_h99a08fe7__0[0x1eU] = 0U;
        __Vtemp_h99a08fe7__0[0x1fU] = 0U;
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_hcd780bb8__0, __Vtemp_h99a08fe7__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 4U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2614) {
            __Vtemp_hc8f623c5__0[0U] = __Vtemp_hcd780bb8__0[0U];
            __Vtemp_hc8f623c5__0[1U] = __Vtemp_hcd780bb8__0[1U];
            __Vtemp_hc8f623c5__0[2U] = __Vtemp_hcd780bb8__0[2U];
            __Vtemp_hc8f623c5__0[3U] = __Vtemp_hcd780bb8__0[3U];
            __Vtemp_hc8f623c5__0[4U] = __Vtemp_hcd780bb8__0[4U];
            __Vtemp_hc8f623c5__0[5U] = __Vtemp_hcd780bb8__0[5U];
            __Vtemp_hc8f623c5__0[6U] = __Vtemp_hcd780bb8__0[6U];
            __Vtemp_hc8f623c5__0[7U] = __Vtemp_hcd780bb8__0[7U];
            __Vtemp_hc8f623c5__0[8U] = __Vtemp_hcd780bb8__0[8U];
            __Vtemp_hc8f623c5__0[9U] = __Vtemp_hcd780bb8__0[9U];
            __Vtemp_hc8f623c5__0[0xaU] = __Vtemp_hcd780bb8__0[0xaU];
            __Vtemp_hc8f623c5__0[0xbU] = __Vtemp_hcd780bb8__0[0xbU];
            __Vtemp_hc8f623c5__0[0xcU] = __Vtemp_hcd780bb8__0[0xcU];
            __Vtemp_hc8f623c5__0[0xdU] = __Vtemp_hcd780bb8__0[0xdU];
            __Vtemp_hc8f623c5__0[0xeU] = __Vtemp_hcd780bb8__0[0xeU];
            __Vtemp_hc8f623c5__0[0xfU] = __Vtemp_hcd780bb8__0[0xfU];
            __Vtemp_hc8f623c5__0[0x10U] = __Vtemp_hcd780bb8__0[0x10U];
            __Vtemp_hc8f623c5__0[0x11U] = __Vtemp_hcd780bb8__0[0x11U];
            __Vtemp_hc8f623c5__0[0x12U] = __Vtemp_hcd780bb8__0[0x12U];
            __Vtemp_hc8f623c5__0[0x13U] = __Vtemp_hcd780bb8__0[0x13U];
            __Vtemp_hc8f623c5__0[0x14U] = __Vtemp_hcd780bb8__0[0x14U];
            __Vtemp_hc8f623c5__0[0x15U] = __Vtemp_hcd780bb8__0[0x15U];
            __Vtemp_hc8f623c5__0[0x16U] = __Vtemp_hcd780bb8__0[0x16U];
            __Vtemp_hc8f623c5__0[0x17U] = __Vtemp_hcd780bb8__0[0x17U];
            __Vtemp_hc8f623c5__0[0x18U] = __Vtemp_hcd780bb8__0[0x18U];
            __Vtemp_hc8f623c5__0[0x19U] = __Vtemp_hcd780bb8__0[0x19U];
            __Vtemp_hc8f623c5__0[0x1aU] = __Vtemp_hcd780bb8__0[0x1aU];
            __Vtemp_hc8f623c5__0[0x1bU] = __Vtemp_hcd780bb8__0[0x1bU];
            __Vtemp_hc8f623c5__0[0x1cU] = __Vtemp_hcd780bb8__0[0x1cU];
            __Vtemp_hc8f623c5__0[0x1dU] = __Vtemp_hcd780bb8__0[0x1dU];
            __Vtemp_hc8f623c5__0[0x1eU] = __Vtemp_hcd780bb8__0[0x1eU];
            __Vtemp_hc8f623c5__0[0x1fU] = __Vtemp_hcd780bb8__0[0x1fU];
        } else {
            __Vtemp_hc8f623c5__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_hc8f623c5__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_hc8f623c5__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_hc8f623c5__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_hc8f623c5__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_hc8f623c5__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_hc8f623c5__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_hc8f623c5__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_hc8f623c5__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_hc8f623c5__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_hc8f623c5__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_hc8f623c5__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_hc8f623c5__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_hc8f623c5__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_hc8f623c5__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_hc8f623c5__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_hc8f623c5__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_hc8f623c5__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_hc8f623c5__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_hc8f623c5__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_hc8f623c5__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_hc8f623c5__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_hc8f623c5__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_hc8f623c5__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_hc8f623c5__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_hc8f623c5__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_hc8f623c5__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_hc8f623c5__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_hc8f623c5__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_hc8f623c5__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_hc8f623c5__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_hc8f623c5__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+5287,(__Vtemp_hc8f623c5__0),1024);
        bufp->chgQData(oldp+5319,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2611)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+5321,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2617)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+5323,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2611) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                    == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                 >> 1U))))));
        __Vtemp_h1c13dfc3__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_h1c13dfc3__0[1U] = 0U;
        __Vtemp_h1c13dfc3__0[2U] = 0U;
        __Vtemp_h1c13dfc3__0[3U] = 0U;
        __Vtemp_h1c13dfc3__0[4U] = 0U;
        __Vtemp_h1c13dfc3__0[5U] = 0U;
        __Vtemp_h1c13dfc3__0[6U] = 0U;
        __Vtemp_h1c13dfc3__0[7U] = 0U;
        __Vtemp_h1c13dfc3__0[8U] = 0U;
        __Vtemp_h1c13dfc3__0[9U] = 0U;
        __Vtemp_h1c13dfc3__0[0xaU] = 0U;
        __Vtemp_h1c13dfc3__0[0xbU] = 0U;
        __Vtemp_h1c13dfc3__0[0xcU] = 0U;
        __Vtemp_h1c13dfc3__0[0xdU] = 0U;
        __Vtemp_h1c13dfc3__0[0xeU] = 0U;
        __Vtemp_h1c13dfc3__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hae827845__0, __Vtemp_h1c13dfc3__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2617) {
            __Vtemp_h5c284d9d__0[0U] = __Vtemp_hae827845__0[0U];
            __Vtemp_h5c284d9d__0[1U] = __Vtemp_hae827845__0[1U];
            __Vtemp_h5c284d9d__0[2U] = __Vtemp_hae827845__0[2U];
            __Vtemp_h5c284d9d__0[3U] = __Vtemp_hae827845__0[3U];
            __Vtemp_h5c284d9d__0[4U] = __Vtemp_hae827845__0[4U];
            __Vtemp_h5c284d9d__0[5U] = __Vtemp_hae827845__0[5U];
            __Vtemp_h5c284d9d__0[6U] = __Vtemp_hae827845__0[6U];
            __Vtemp_h5c284d9d__0[7U] = __Vtemp_hae827845__0[7U];
            __Vtemp_h5c284d9d__0[8U] = __Vtemp_hae827845__0[8U];
            __Vtemp_h5c284d9d__0[9U] = __Vtemp_hae827845__0[9U];
            __Vtemp_h5c284d9d__0[0xaU] = __Vtemp_hae827845__0[0xaU];
            __Vtemp_h5c284d9d__0[0xbU] = __Vtemp_hae827845__0[0xbU];
            __Vtemp_h5c284d9d__0[0xcU] = __Vtemp_hae827845__0[0xcU];
            __Vtemp_h5c284d9d__0[0xdU] = __Vtemp_hae827845__0[0xdU];
            __Vtemp_h5c284d9d__0[0xeU] = __Vtemp_hae827845__0[0xeU];
            __Vtemp_h5c284d9d__0[0xfU] = __Vtemp_hae827845__0[0xfU];
        } else {
            __Vtemp_h5c284d9d__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h5c284d9d__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h5c284d9d__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h5c284d9d__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h5c284d9d__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h5c284d9d__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h5c284d9d__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h5c284d9d__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h5c284d9d__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h5c284d9d__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h5c284d9d__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h5c284d9d__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h5c284d9d__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h5c284d9d__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h5c284d9d__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h5c284d9d__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5324,(__Vtemp_h5c284d9d__0),512);
        bufp->chgQData(oldp+5340,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2611)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+5342,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2617)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+5344,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2611) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
        __Vtemp_h18fc88e8__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_h18fc88e8__0[1U] = 0U;
        __Vtemp_h18fc88e8__0[2U] = 0U;
        __Vtemp_h18fc88e8__0[3U] = 0U;
        __Vtemp_h18fc88e8__0[4U] = 0U;
        __Vtemp_h18fc88e8__0[5U] = 0U;
        __Vtemp_h18fc88e8__0[6U] = 0U;
        __Vtemp_h18fc88e8__0[7U] = 0U;
        __Vtemp_h18fc88e8__0[8U] = 0U;
        __Vtemp_h18fc88e8__0[9U] = 0U;
        __Vtemp_h18fc88e8__0[0xaU] = 0U;
        __Vtemp_h18fc88e8__0[0xbU] = 0U;
        __Vtemp_h18fc88e8__0[0xcU] = 0U;
        __Vtemp_h18fc88e8__0[0xdU] = 0U;
        __Vtemp_h18fc88e8__0[0xeU] = 0U;
        __Vtemp_h18fc88e8__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h28d0e98f__0, __Vtemp_h18fc88e8__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2617) {
            __Vtemp_h31a87b0c__0[0U] = __Vtemp_h28d0e98f__0[0U];
            __Vtemp_h31a87b0c__0[1U] = __Vtemp_h28d0e98f__0[1U];
            __Vtemp_h31a87b0c__0[2U] = __Vtemp_h28d0e98f__0[2U];
            __Vtemp_h31a87b0c__0[3U] = __Vtemp_h28d0e98f__0[3U];
            __Vtemp_h31a87b0c__0[4U] = __Vtemp_h28d0e98f__0[4U];
            __Vtemp_h31a87b0c__0[5U] = __Vtemp_h28d0e98f__0[5U];
            __Vtemp_h31a87b0c__0[6U] = __Vtemp_h28d0e98f__0[6U];
            __Vtemp_h31a87b0c__0[7U] = __Vtemp_h28d0e98f__0[7U];
            __Vtemp_h31a87b0c__0[8U] = __Vtemp_h28d0e98f__0[8U];
            __Vtemp_h31a87b0c__0[9U] = __Vtemp_h28d0e98f__0[9U];
            __Vtemp_h31a87b0c__0[0xaU] = __Vtemp_h28d0e98f__0[0xaU];
            __Vtemp_h31a87b0c__0[0xbU] = __Vtemp_h28d0e98f__0[0xbU];
            __Vtemp_h31a87b0c__0[0xcU] = __Vtemp_h28d0e98f__0[0xcU];
            __Vtemp_h31a87b0c__0[0xdU] = __Vtemp_h28d0e98f__0[0xdU];
            __Vtemp_h31a87b0c__0[0xeU] = __Vtemp_h28d0e98f__0[0xeU];
            __Vtemp_h31a87b0c__0[0xfU] = __Vtemp_h28d0e98f__0[0xfU];
        } else {
            __Vtemp_h31a87b0c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h31a87b0c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h31a87b0c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h31a87b0c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h31a87b0c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h31a87b0c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h31a87b0c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h31a87b0c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h31a87b0c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h31a87b0c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h31a87b0c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h31a87b0c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h31a87b0c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h31a87b0c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h31a87b0c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h31a87b0c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5345,(__Vtemp_h31a87b0c__0),512);
        __Vtemp_hd2b6c582__38[0U] = 1U;
        __Vtemp_hd2b6c582__38[1U] = 0U;
        __Vtemp_hd2b6c582__38[2U] = 0U;
        __Vtemp_hd2b6c582__38[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hd6dfee6d__0, __Vtemp_hd2b6c582__38, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2336) {
            __Vtemp_heab1c766__0[0U] = __Vtemp_hd6dfee6d__0[0U];
            __Vtemp_heab1c766__0[1U] = __Vtemp_hd6dfee6d__0[1U];
            __Vtemp_heab1c766__0[2U] = __Vtemp_hd6dfee6d__0[2U];
            __Vtemp_heab1c766__0[3U] = __Vtemp_hd6dfee6d__0[3U];
        } else {
            __Vtemp_heab1c766__0[0U] = 0U;
            __Vtemp_heab1c766__0[1U] = 0U;
            __Vtemp_heab1c766__0[2U] = 0U;
            __Vtemp_heab1c766__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5361,(__Vtemp_heab1c766__0),128);
        __Vtemp_hd2b6c582__39[0U] = 1U;
        __Vtemp_hd2b6c582__39[1U] = 0U;
        __Vtemp_hd2b6c582__39[2U] = 0U;
        __Vtemp_hd2b6c582__39[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hadf9061b__0, __Vtemp_hd2b6c582__39, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2342) {
            __Vtemp_h2080aae1__0[0U] = __Vtemp_hadf9061b__0[0U];
            __Vtemp_h2080aae1__0[1U] = __Vtemp_hadf9061b__0[1U];
            __Vtemp_h2080aae1__0[2U] = __Vtemp_hadf9061b__0[2U];
            __Vtemp_h2080aae1__0[3U] = __Vtemp_hadf9061b__0[3U];
        } else {
            __Vtemp_h2080aae1__0[0U] = 0U;
            __Vtemp_h2080aae1__0[1U] = 0U;
            __Vtemp_h2080aae1__0[2U] = 0U;
            __Vtemp_h2080aae1__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5365,(__Vtemp_h2080aae1__0),128);
        bufp->chgBit(oldp+5369,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2336) 
                                 & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                     << 1U) == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source)))));
        __Vtemp_h6c69caa1__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_h6c69caa1__0[1U] = 0U;
        __Vtemp_h6c69caa1__0[2U] = 0U;
        __Vtemp_h6c69caa1__0[3U] = 0U;
        __Vtemp_h6c69caa1__0[4U] = 0U;
        __Vtemp_h6c69caa1__0[5U] = 0U;
        __Vtemp_h6c69caa1__0[6U] = 0U;
        __Vtemp_h6c69caa1__0[7U] = 0U;
        __Vtemp_h6c69caa1__0[8U] = 0U;
        __Vtemp_h6c69caa1__0[9U] = 0U;
        __Vtemp_h6c69caa1__0[0xaU] = 0U;
        __Vtemp_h6c69caa1__0[0xbU] = 0U;
        __Vtemp_h6c69caa1__0[0xcU] = 0U;
        __Vtemp_h6c69caa1__0[0xdU] = 0U;
        __Vtemp_h6c69caa1__0[0xeU] = 0U;
        __Vtemp_h6c69caa1__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h5aff5c72__0, __Vtemp_h6c69caa1__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2342) {
            __Vtemp_h188e8997__0[0U] = __Vtemp_h5aff5c72__0[0U];
            __Vtemp_h188e8997__0[1U] = __Vtemp_h5aff5c72__0[1U];
            __Vtemp_h188e8997__0[2U] = __Vtemp_h5aff5c72__0[2U];
            __Vtemp_h188e8997__0[3U] = __Vtemp_h5aff5c72__0[3U];
            __Vtemp_h188e8997__0[4U] = __Vtemp_h5aff5c72__0[4U];
            __Vtemp_h188e8997__0[5U] = __Vtemp_h5aff5c72__0[5U];
            __Vtemp_h188e8997__0[6U] = __Vtemp_h5aff5c72__0[6U];
            __Vtemp_h188e8997__0[7U] = __Vtemp_h5aff5c72__0[7U];
            __Vtemp_h188e8997__0[8U] = __Vtemp_h5aff5c72__0[8U];
            __Vtemp_h188e8997__0[9U] = __Vtemp_h5aff5c72__0[9U];
            __Vtemp_h188e8997__0[0xaU] = __Vtemp_h5aff5c72__0[0xaU];
            __Vtemp_h188e8997__0[0xbU] = __Vtemp_h5aff5c72__0[0xbU];
            __Vtemp_h188e8997__0[0xcU] = __Vtemp_h5aff5c72__0[0xcU];
            __Vtemp_h188e8997__0[0xdU] = __Vtemp_h5aff5c72__0[0xdU];
            __Vtemp_h188e8997__0[0xeU] = __Vtemp_h5aff5c72__0[0xeU];
            __Vtemp_h188e8997__0[0xfU] = __Vtemp_h5aff5c72__0[0xfU];
        } else {
            __Vtemp_h188e8997__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h188e8997__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h188e8997__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h188e8997__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h188e8997__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h188e8997__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h188e8997__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h188e8997__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h188e8997__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h188e8997__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h188e8997__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h188e8997__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h188e8997__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h188e8997__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h188e8997__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h188e8997__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5370,(__Vtemp_h188e8997__0),512);
        __Vtemp_hd2b6c582__40[0U] = 1U;
        __Vtemp_hd2b6c582__40[1U] = 0U;
        __Vtemp_hd2b6c582__40[2U] = 0U;
        __Vtemp_hd2b6c582__40[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h24eef674__0, __Vtemp_hd2b6c582__40, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2612) {
            __Vtemp_hdcaf4d27__0[0U] = __Vtemp_h24eef674__0[0U];
            __Vtemp_hdcaf4d27__0[1U] = __Vtemp_h24eef674__0[1U];
            __Vtemp_hdcaf4d27__0[2U] = __Vtemp_h24eef674__0[2U];
            __Vtemp_hdcaf4d27__0[3U] = __Vtemp_h24eef674__0[3U];
        } else {
            __Vtemp_hdcaf4d27__0[0U] = 0U;
            __Vtemp_hdcaf4d27__0[1U] = 0U;
            __Vtemp_hdcaf4d27__0[2U] = 0U;
            __Vtemp_hdcaf4d27__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5386,(__Vtemp_hdcaf4d27__0),128);
        __Vtemp_hd2b6c582__41[0U] = 1U;
        __Vtemp_hd2b6c582__41[1U] = 0U;
        __Vtemp_hd2b6c582__41[2U] = 0U;
        __Vtemp_hd2b6c582__41[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h7d913924__0, __Vtemp_hd2b6c582__41, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 1U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2618) {
            __Vtemp_h042381c0__0[0U] = __Vtemp_h7d913924__0[0U];
            __Vtemp_h042381c0__0[1U] = __Vtemp_h7d913924__0[1U];
            __Vtemp_h042381c0__0[2U] = __Vtemp_h7d913924__0[2U];
            __Vtemp_h042381c0__0[3U] = __Vtemp_h7d913924__0[3U];
        } else {
            __Vtemp_h042381c0__0[0U] = 0U;
            __Vtemp_h042381c0__0[1U] = 0U;
            __Vtemp_h042381c0__0[2U] = 0U;
            __Vtemp_h042381c0__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5390,(__Vtemp_h042381c0__0),128);
        bufp->chgBit(oldp+5394,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2612) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
        __Vtemp_h0a647d74__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_sizes_set_interm;
        __Vtemp_h0a647d74__0[1U] = 0U;
        __Vtemp_h0a647d74__0[2U] = 0U;
        __Vtemp_h0a647d74__0[3U] = 0U;
        __Vtemp_h0a647d74__0[4U] = 0U;
        __Vtemp_h0a647d74__0[5U] = 0U;
        __Vtemp_h0a647d74__0[6U] = 0U;
        __Vtemp_h0a647d74__0[7U] = 0U;
        __Vtemp_h0a647d74__0[8U] = 0U;
        __Vtemp_h0a647d74__0[9U] = 0U;
        __Vtemp_h0a647d74__0[0xaU] = 0U;
        __Vtemp_h0a647d74__0[0xbU] = 0U;
        __Vtemp_h0a647d74__0[0xcU] = 0U;
        __Vtemp_h0a647d74__0[0xdU] = 0U;
        __Vtemp_h0a647d74__0[0xeU] = 0U;
        __Vtemp_h0a647d74__0[0xfU] = 0U;
        __Vtemp_h0a647d74__0[0x10U] = 0U;
        __Vtemp_h0a647d74__0[0x11U] = 0U;
        __Vtemp_h0a647d74__0[0x12U] = 0U;
        __Vtemp_h0a647d74__0[0x13U] = 0U;
        __Vtemp_h0a647d74__0[0x14U] = 0U;
        __Vtemp_h0a647d74__0[0x15U] = 0U;
        __Vtemp_h0a647d74__0[0x16U] = 0U;
        __Vtemp_h0a647d74__0[0x17U] = 0U;
        __Vtemp_h0a647d74__0[0x18U] = 0U;
        __Vtemp_h0a647d74__0[0x19U] = 0U;
        __Vtemp_h0a647d74__0[0x1aU] = 0U;
        __Vtemp_h0a647d74__0[0x1bU] = 0U;
        __Vtemp_h0a647d74__0[0x1cU] = 0U;
        __Vtemp_h0a647d74__0[0x1dU] = 0U;
        __Vtemp_h0a647d74__0[0x1eU] = 0U;
        __Vtemp_h0a647d74__0[0x1fU] = 0U;
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h2dd64540__0, __Vtemp_h0a647d74__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                       << 4U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2618) {
            __Vtemp_h9c438eea__0[0U] = __Vtemp_h2dd64540__0[0U];
            __Vtemp_h9c438eea__0[1U] = __Vtemp_h2dd64540__0[1U];
            __Vtemp_h9c438eea__0[2U] = __Vtemp_h2dd64540__0[2U];
            __Vtemp_h9c438eea__0[3U] = __Vtemp_h2dd64540__0[3U];
            __Vtemp_h9c438eea__0[4U] = __Vtemp_h2dd64540__0[4U];
            __Vtemp_h9c438eea__0[5U] = __Vtemp_h2dd64540__0[5U];
            __Vtemp_h9c438eea__0[6U] = __Vtemp_h2dd64540__0[6U];
            __Vtemp_h9c438eea__0[7U] = __Vtemp_h2dd64540__0[7U];
            __Vtemp_h9c438eea__0[8U] = __Vtemp_h2dd64540__0[8U];
            __Vtemp_h9c438eea__0[9U] = __Vtemp_h2dd64540__0[9U];
            __Vtemp_h9c438eea__0[0xaU] = __Vtemp_h2dd64540__0[0xaU];
            __Vtemp_h9c438eea__0[0xbU] = __Vtemp_h2dd64540__0[0xbU];
            __Vtemp_h9c438eea__0[0xcU] = __Vtemp_h2dd64540__0[0xcU];
            __Vtemp_h9c438eea__0[0xdU] = __Vtemp_h2dd64540__0[0xdU];
            __Vtemp_h9c438eea__0[0xeU] = __Vtemp_h2dd64540__0[0xeU];
            __Vtemp_h9c438eea__0[0xfU] = __Vtemp_h2dd64540__0[0xfU];
            __Vtemp_h9c438eea__0[0x10U] = __Vtemp_h2dd64540__0[0x10U];
            __Vtemp_h9c438eea__0[0x11U] = __Vtemp_h2dd64540__0[0x11U];
            __Vtemp_h9c438eea__0[0x12U] = __Vtemp_h2dd64540__0[0x12U];
            __Vtemp_h9c438eea__0[0x13U] = __Vtemp_h2dd64540__0[0x13U];
            __Vtemp_h9c438eea__0[0x14U] = __Vtemp_h2dd64540__0[0x14U];
            __Vtemp_h9c438eea__0[0x15U] = __Vtemp_h2dd64540__0[0x15U];
            __Vtemp_h9c438eea__0[0x16U] = __Vtemp_h2dd64540__0[0x16U];
            __Vtemp_h9c438eea__0[0x17U] = __Vtemp_h2dd64540__0[0x17U];
            __Vtemp_h9c438eea__0[0x18U] = __Vtemp_h2dd64540__0[0x18U];
            __Vtemp_h9c438eea__0[0x19U] = __Vtemp_h2dd64540__0[0x19U];
            __Vtemp_h9c438eea__0[0x1aU] = __Vtemp_h2dd64540__0[0x1aU];
            __Vtemp_h9c438eea__0[0x1bU] = __Vtemp_h2dd64540__0[0x1bU];
            __Vtemp_h9c438eea__0[0x1cU] = __Vtemp_h2dd64540__0[0x1cU];
            __Vtemp_h9c438eea__0[0x1dU] = __Vtemp_h2dd64540__0[0x1dU];
            __Vtemp_h9c438eea__0[0x1eU] = __Vtemp_h2dd64540__0[0x1eU];
            __Vtemp_h9c438eea__0[0x1fU] = __Vtemp_h2dd64540__0[0x1fU];
        } else {
            __Vtemp_h9c438eea__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_h9c438eea__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_h9c438eea__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_h9c438eea__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_h9c438eea__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_h9c438eea__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_h9c438eea__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_h9c438eea__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_h9c438eea__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_h9c438eea__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_h9c438eea__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_h9c438eea__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_h9c438eea__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_h9c438eea__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_h9c438eea__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_h9c438eea__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_h9c438eea__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_h9c438eea__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_h9c438eea__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_h9c438eea__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_h9c438eea__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_h9c438eea__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_h9c438eea__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_h9c438eea__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_h9c438eea__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_h9c438eea__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_h9c438eea__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_h9c438eea__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_h9c438eea__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_h9c438eea__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_h9c438eea__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_h9c438eea__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+5395,(__Vtemp_h9c438eea__0),1024);
    }
    if (VL_UNLIKELY((vlSelf->__Vm_traceActivity[3U] 
                     | vlSelf->__Vm_traceActivity[0xdU]))) {
        bufp->chgCData(oldp+5427,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_deq_valid)
                                             ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq) 
                                                 & (0x1fU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))
                                                 ? 0U
                                                 : 
                                                ((IData)(1U) 
                                                 + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))
                                             : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))),5);
        bufp->chgBit(oldp+5428,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq) 
                                 & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))));
        bufp->chgCData(oldp+5429,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_deq_valid)
                                             ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq) 
                                                 & (0x1fU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))
                                                 ? 0U
                                                 : 
                                                ((IData)(1U) 
                                                 + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))
                                             : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))),5);
        bufp->chgBit(oldp+5430,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq) 
                                 & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))));
        bufp->chgCData(oldp+5431,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_deq_valid)
                                             ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq) 
                                                 & (0x1fU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))
                                                 ? 0U
                                                 : 
                                                ((IData)(1U) 
                                                 + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))
                                             : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))),5);
        bufp->chgBit(oldp+5432,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq) 
                                 & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))));
        bufp->chgCData(oldp+5433,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_deq_valid)
                                             ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq) 
                                                 & (0x1fU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))
                                                 ? 0U
                                                 : 
                                                ((IData)(1U) 
                                                 + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))
                                             : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))),5);
        bufp->chgBit(oldp+5434,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq) 
                                 & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))));
        bufp->chgCData(oldp+5435,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_deq_valid)
                                             ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq) 
                                                 & (0x1fU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))
                                                 ? 0U
                                                 : 
                                                ((IData)(1U) 
                                                 + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))
                                             : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))),5);
        bufp->chgBit(oldp+5436,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq) 
                                 & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))));
    }
    if (VL_UNLIKELY((vlSelf->__Vm_traceActivity[3U] 
                     | vlSelf->__Vm_traceActivity[0x10U]))) {
        bufp->chgCData(oldp+5437,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_deq_valid)
                                             ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq) 
                                                 & (0x1fU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))
                                                 ? 0U
                                                 : 
                                                ((IData)(1U) 
                                                 + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))
                                             : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))),5);
        bufp->chgBit(oldp+5438,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq) 
                                 & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))));
        bufp->chgCData(oldp+5439,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_deq_valid)
                                             ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq) 
                                                 & (0x1fU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))
                                                 ? 0U
                                                 : 
                                                ((IData)(1U) 
                                                 + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))
                                             : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))),5);
        bufp->chgBit(oldp+5440,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq) 
                                 & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))));
        bufp->chgCData(oldp+5441,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_deq_valid)
                                             ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq) 
                                                 & (0x1fU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))
                                                 ? 0U
                                                 : 
                                                ((IData)(1U) 
                                                 + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))
                                             : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))),5);
        bufp->chgBit(oldp+5442,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq) 
                                 & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))));
        bufp->chgCData(oldp+5443,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_deq_valid)
                                             ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq) 
                                                 & (0x1fU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))
                                                 ? 0U
                                                 : 
                                                ((IData)(1U) 
                                                 + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))
                                             : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))),5);
        bufp->chgBit(oldp+5444,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq) 
                                 & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))));
        bufp->chgCData(oldp+5445,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_deq_valid)
                                             ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq) 
                                                 & (0x1fU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))
                                                 ? 0U
                                                 : 
                                                ((IData)(1U) 
                                                 + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))
                                             : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))),5);
        bufp->chgBit(oldp+5446,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq) 
                                 & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))));
    }
    if (VL_UNLIKELY((vlSelf->__Vm_traceActivity[3U] 
                     | vlSelf->__Vm_traceActivity[0x12U]))) {
        bufp->chgIData(oldp+5447,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_7
                                    : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                        ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_6
                                        : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                            ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_5
                                            : ((4U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_4
                                                : (
                                                   (3U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_3
                                                    : 
                                                   ((2U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                     ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_2
                                                     : 
                                                    ((1U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                      ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_1
                                                      : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_0)))))))),32);
        bufp->chgIData(oldp+5448,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_7
                                    : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                        ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_6
                                        : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                            ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_5
                                            : ((4U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_4
                                                : (
                                                   (3U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_3
                                                    : 
                                                   ((2U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                     ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_2
                                                     : 
                                                    ((1U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                      ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_1
                                                      : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_0)))))))),32);
        bufp->chgIData(oldp+5449,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_7
                                    : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                        ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_6
                                        : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                            ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_5
                                            : ((4U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_4
                                                : (
                                                   (3U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_3
                                                    : 
                                                   ((2U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                     ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_2
                                                     : 
                                                    ((1U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                      ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_1
                                                      : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_0)))))))),32);
        bufp->chgIData(oldp+5450,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_7
                                    : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                        ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_6
                                        : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                            ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_5
                                            : ((4U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_4
                                                : (
                                                   (3U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_3
                                                    : 
                                                   ((2U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                     ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_2
                                                     : 
                                                    ((1U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                      ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_1
                                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_0)))))))),32);
        bufp->chgIData(oldp+5451,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_7
                                    : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                        ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_6
                                        : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                            ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_5
                                            : ((4U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_4
                                                : (
                                                   (3U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_3
                                                    : 
                                                   ((2U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                     ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_2
                                                     : 
                                                    ((1U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                      ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_1
                                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_0)))))))),32);
        bufp->chgIData(oldp+5452,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_7
                                    : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                        ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_6
                                        : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                            ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_5
                                            : ((4U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_4
                                                : (
                                                   (3U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_3
                                                    : 
                                                   ((2U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                     ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_2
                                                     : 
                                                    ((1U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                      ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_1
                                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_0)))))))),32);
    }
    if (VL_UNLIKELY((vlSelf->__Vm_traceActivity[3U] 
                     | vlSelf->__Vm_traceActivity[0x13U]))) {
        bufp->chgIData(oldp+5453,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass)
                                    ? 0U : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg)),32);
        bufp->chgBit(oldp+5454,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                   ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                                  [0U] : (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid) 
                                    | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)))));
        bufp->chgIData(oldp+5455,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr
                                   [0U] : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address)),32);
        bufp->chgCData(oldp+5456,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                             ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len
                                            [0U] : 
                                            (~ (0xffU 
                                                & (((IData)(0x7ffU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size)) 
                                                   >> 3U)))))),8);
        bufp->chgCData(oldp+5457,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size
                                   [0U] : ((3U <= (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))
                                            ? 3U : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size)))),3);
        bufp->chgCData(oldp+5458,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size
                                   [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))),4);
        bufp->chgCData(oldp+5459,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source
                                   [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source))),7);
        bufp->chgBit(oldp+5460,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___out_arw_valid_T_1) 
                                  & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0)) 
                                     & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___bundleIn_0_a_ready_T_1))) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__maybe_full))));
        bufp->chgQData(oldp+5461,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_data
                                   [0U] : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_data_MPORT_data)),64);
        bufp->chgCData(oldp+5463,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_strb
                                   [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_mask))),8);
        bufp->chgBit(oldp+5464,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_last
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_last_MPORT_data))));
        bufp->chgBit(oldp+5465,(((~ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                      ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                                     [0U] : (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0)))) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid) 
                                    | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)))));
        bufp->chgBit(oldp+5466,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                                   [0U] : (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))) 
                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid) 
                                     | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full))) 
                                 & ((0xfU == (0xfU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                     ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__maybe_full))
                                     : ((0xeU == (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                         ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__maybe_full))
                                         : ((0xdU == 
                                             (0xfU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                             ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__maybe_full))
                                             : ((0xcU 
                                                 == 
                                                 (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                                 ? 
                                                (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__maybe_full))
                                                 : 
                                                ((0xbU 
                                                  == 
                                                  (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                                  ? 
                                                 (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__maybe_full))
                                                  : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT___GEN_90)))))))));
        bufp->chgBit(oldp+5467,((((~ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                       ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                                      [0U] : (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0)))) 
                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid) 
                                     | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full))) 
                                 & ((0xfU == (0xfU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                     ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__maybe_full))
                                     : ((0xeU == (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                         ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__maybe_full))
                                         : ((0xdU == 
                                             (0xfU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                             ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__maybe_full))
                                             : ((0xcU 
                                                 == 
                                                 (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                                 ? 
                                                (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__maybe_full))
                                                 : 
                                                ((0xbU 
                                                  == 
                                                  (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                                  ? 
                                                 (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__maybe_full))
                                                  : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT___GEN_10)))))))));
        bufp->chgBit(oldp+5468,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__full)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_corrupt)
                                  : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_corrupt))));
        bufp->chgBit(oldp+5469,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft))
                                        ? (~ (1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___readys_T_3)))
                                        : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__state_1)))));
        bufp->chgBit(oldp+5470,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_ready))));
        bufp->chgBit(oldp+5471,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft))
                                        ? (~ (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___readys_T_3) 
                                               << 1U)))
                                        : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__state_0)))));
        bufp->chgBit(oldp+5472,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_ready) 
                                 & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft))
                                     ? (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___readys_T_3) 
                                                 << 1U)))
                                     : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__state_0)))));
        __Vtemp_hd2b6c582__42[0U] = 1U;
        __Vtemp_hd2b6c582__42[1U] = 0U;
        __Vtemp_hd2b6c582__42[2U] = 0U;
        __Vtemp_hd2b6c582__42[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h8796a3fc__0, __Vtemp_hd2b6c582__42, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2385) {
            __Vtemp_h17c141c2__0[0U] = __Vtemp_h8796a3fc__0[0U];
            __Vtemp_h17c141c2__0[1U] = __Vtemp_h8796a3fc__0[1U];
            __Vtemp_h17c141c2__0[2U] = __Vtemp_h8796a3fc__0[2U];
            __Vtemp_h17c141c2__0[3U] = __Vtemp_h8796a3fc__0[3U];
        } else {
            __Vtemp_h17c141c2__0[0U] = 0U;
            __Vtemp_h17c141c2__0[1U] = 0U;
            __Vtemp_h17c141c2__0[2U] = 0U;
            __Vtemp_h17c141c2__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5473,(__Vtemp_h17c141c2__0),128);
        __Vtemp_hd2b6c582__43[0U] = 1U;
        __Vtemp_hd2b6c582__43[1U] = 0U;
        __Vtemp_hd2b6c582__43[2U] = 0U;
        __Vtemp_hd2b6c582__43[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h0ad017e8__0, __Vtemp_hd2b6c582__43, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2388) {
            __Vtemp_he3a31f6f__0[0U] = __Vtemp_h0ad017e8__0[0U];
            __Vtemp_he3a31f6f__0[1U] = __Vtemp_h0ad017e8__0[1U];
            __Vtemp_he3a31f6f__0[2U] = __Vtemp_h0ad017e8__0[2U];
            __Vtemp_he3a31f6f__0[3U] = __Vtemp_h0ad017e8__0[3U];
        } else {
            __Vtemp_he3a31f6f__0[0U] = 0U;
            __Vtemp_he3a31f6f__0[1U] = 0U;
            __Vtemp_he3a31f6f__0[2U] = 0U;
            __Vtemp_he3a31f6f__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5477,(__Vtemp_he3a31f6f__0),128);
        bufp->chgBit(oldp+5481,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2385) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___same_cycle_resp_T_2))));
        __Vtemp_h15bb005e__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h15bb005e__0[1U] = 0U;
        __Vtemp_h15bb005e__0[2U] = 0U;
        __Vtemp_h15bb005e__0[3U] = 0U;
        __Vtemp_h15bb005e__0[4U] = 0U;
        __Vtemp_h15bb005e__0[5U] = 0U;
        __Vtemp_h15bb005e__0[6U] = 0U;
        __Vtemp_h15bb005e__0[7U] = 0U;
        __Vtemp_h15bb005e__0[8U] = 0U;
        __Vtemp_h15bb005e__0[9U] = 0U;
        __Vtemp_h15bb005e__0[0xaU] = 0U;
        __Vtemp_h15bb005e__0[0xbU] = 0U;
        __Vtemp_h15bb005e__0[0xcU] = 0U;
        __Vtemp_h15bb005e__0[0xdU] = 0U;
        __Vtemp_h15bb005e__0[0xeU] = 0U;
        __Vtemp_h15bb005e__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hacdb5011__0, __Vtemp_h15bb005e__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2388) {
            __Vtemp_h60c82c65__0[0U] = __Vtemp_hacdb5011__0[0U];
            __Vtemp_h60c82c65__0[1U] = __Vtemp_hacdb5011__0[1U];
            __Vtemp_h60c82c65__0[2U] = __Vtemp_hacdb5011__0[2U];
            __Vtemp_h60c82c65__0[3U] = __Vtemp_hacdb5011__0[3U];
            __Vtemp_h60c82c65__0[4U] = __Vtemp_hacdb5011__0[4U];
            __Vtemp_h60c82c65__0[5U] = __Vtemp_hacdb5011__0[5U];
            __Vtemp_h60c82c65__0[6U] = __Vtemp_hacdb5011__0[6U];
            __Vtemp_h60c82c65__0[7U] = __Vtemp_hacdb5011__0[7U];
            __Vtemp_h60c82c65__0[8U] = __Vtemp_hacdb5011__0[8U];
            __Vtemp_h60c82c65__0[9U] = __Vtemp_hacdb5011__0[9U];
            __Vtemp_h60c82c65__0[0xaU] = __Vtemp_hacdb5011__0[0xaU];
            __Vtemp_h60c82c65__0[0xbU] = __Vtemp_hacdb5011__0[0xbU];
            __Vtemp_h60c82c65__0[0xcU] = __Vtemp_hacdb5011__0[0xcU];
            __Vtemp_h60c82c65__0[0xdU] = __Vtemp_hacdb5011__0[0xdU];
            __Vtemp_h60c82c65__0[0xeU] = __Vtemp_hacdb5011__0[0xeU];
            __Vtemp_h60c82c65__0[0xfU] = __Vtemp_hacdb5011__0[0xfU];
        } else {
            __Vtemp_h60c82c65__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h60c82c65__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h60c82c65__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h60c82c65__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h60c82c65__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h60c82c65__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h60c82c65__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h60c82c65__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h60c82c65__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h60c82c65__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h60c82c65__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h60c82c65__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h60c82c65__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h60c82c65__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h60c82c65__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h60c82c65__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5482,(__Vtemp_h60c82c65__0),512);
        __Vtemp_h0a94b854__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_h0a94b854__0[1U] = 0U;
        __Vtemp_h0a94b854__0[2U] = 0U;
        __Vtemp_h0a94b854__0[3U] = 0U;
        __Vtemp_h0a94b854__0[4U] = 0U;
        __Vtemp_h0a94b854__0[5U] = 0U;
        __Vtemp_h0a94b854__0[6U] = 0U;
        __Vtemp_h0a94b854__0[7U] = 0U;
        __Vtemp_h0a94b854__0[8U] = 0U;
        __Vtemp_h0a94b854__0[9U] = 0U;
        __Vtemp_h0a94b854__0[0xaU] = 0U;
        __Vtemp_h0a94b854__0[0xbU] = 0U;
        __Vtemp_h0a94b854__0[0xcU] = 0U;
        __Vtemp_h0a94b854__0[0xdU] = 0U;
        __Vtemp_h0a94b854__0[0xeU] = 0U;
        __Vtemp_h0a94b854__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h43a7b3e6__0, __Vtemp_h0a94b854__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2388) {
            __Vtemp_h5f7db45c__0[0U] = __Vtemp_h43a7b3e6__0[0U];
            __Vtemp_h5f7db45c__0[1U] = __Vtemp_h43a7b3e6__0[1U];
            __Vtemp_h5f7db45c__0[2U] = __Vtemp_h43a7b3e6__0[2U];
            __Vtemp_h5f7db45c__0[3U] = __Vtemp_h43a7b3e6__0[3U];
            __Vtemp_h5f7db45c__0[4U] = __Vtemp_h43a7b3e6__0[4U];
            __Vtemp_h5f7db45c__0[5U] = __Vtemp_h43a7b3e6__0[5U];
            __Vtemp_h5f7db45c__0[6U] = __Vtemp_h43a7b3e6__0[6U];
            __Vtemp_h5f7db45c__0[7U] = __Vtemp_h43a7b3e6__0[7U];
            __Vtemp_h5f7db45c__0[8U] = __Vtemp_h43a7b3e6__0[8U];
            __Vtemp_h5f7db45c__0[9U] = __Vtemp_h43a7b3e6__0[9U];
            __Vtemp_h5f7db45c__0[0xaU] = __Vtemp_h43a7b3e6__0[0xaU];
            __Vtemp_h5f7db45c__0[0xbU] = __Vtemp_h43a7b3e6__0[0xbU];
            __Vtemp_h5f7db45c__0[0xcU] = __Vtemp_h43a7b3e6__0[0xcU];
            __Vtemp_h5f7db45c__0[0xdU] = __Vtemp_h43a7b3e6__0[0xdU];
            __Vtemp_h5f7db45c__0[0xeU] = __Vtemp_h43a7b3e6__0[0xeU];
            __Vtemp_h5f7db45c__0[0xfU] = __Vtemp_h43a7b3e6__0[0xfU];
        } else {
            __Vtemp_h5f7db45c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h5f7db45c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h5f7db45c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h5f7db45c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h5f7db45c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h5f7db45c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h5f7db45c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h5f7db45c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h5f7db45c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h5f7db45c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h5f7db45c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h5f7db45c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h5f7db45c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h5f7db45c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h5f7db45c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h5f7db45c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5498,(__Vtemp_h5f7db45c__0),512);
        bufp->chgSData(oldp+5514,(((7U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                 >> 3U)))
                                    ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                        & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                           == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                       [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                    : ((6U == (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                >> 3U)))
                                        ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                            & ((7U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                               == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                            ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                            : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                           [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                        : ((5U == (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                      >> 3U)))
                                            ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                                & ((7U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                                ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                                : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                               [(7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                            : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___GEN_36))))),16);
        bufp->chgBit(oldp+5515,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__xmit)) 
                                       | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__stall)) 
                                          & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_ready))))));
        bufp->chgQData(oldp+5516,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2386)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source))
                                    : 0ULL)),64);
        __Vtemp_h34e40acb__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_opcodes_set_interm;
        __Vtemp_h34e40acb__0[1U] = 0U;
        __Vtemp_h34e40acb__0[2U] = 0U;
        __Vtemp_h34e40acb__0[3U] = 0U;
        __Vtemp_h34e40acb__0[4U] = 0U;
        __Vtemp_h34e40acb__0[5U] = 0U;
        __Vtemp_h34e40acb__0[6U] = 0U;
        __Vtemp_h34e40acb__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_h075d223d__0, __Vtemp_h34e40acb__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2386) {
            __Vtemp_h0f40c1ff__0[0U] = __Vtemp_h075d223d__0[0U];
            __Vtemp_h0f40c1ff__0[1U] = __Vtemp_h075d223d__0[1U];
            __Vtemp_h0f40c1ff__0[2U] = __Vtemp_h075d223d__0[2U];
            __Vtemp_h0f40c1ff__0[3U] = __Vtemp_h075d223d__0[3U];
            __Vtemp_h0f40c1ff__0[4U] = __Vtemp_h075d223d__0[4U];
            __Vtemp_h0f40c1ff__0[5U] = __Vtemp_h075d223d__0[5U];
            __Vtemp_h0f40c1ff__0[6U] = __Vtemp_h075d223d__0[6U];
            __Vtemp_h0f40c1ff__0[7U] = __Vtemp_h075d223d__0[7U];
        } else {
            __Vtemp_h0f40c1ff__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_h0f40c1ff__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_h0f40c1ff__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_h0f40c1ff__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_h0f40c1ff__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_h0f40c1ff__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_h0f40c1ff__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_h0f40c1ff__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+5518,(__Vtemp_h0f40c1ff__0),256);
        __Vtemp_h7380af1b__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_sizes_set_interm;
        __Vtemp_h7380af1b__0[1U] = 0U;
        __Vtemp_h7380af1b__0[2U] = 0U;
        __Vtemp_h7380af1b__0[3U] = 0U;
        __Vtemp_h7380af1b__0[4U] = 0U;
        __Vtemp_h7380af1b__0[5U] = 0U;
        __Vtemp_h7380af1b__0[6U] = 0U;
        __Vtemp_h7380af1b__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_h8c4cd9a1__0, __Vtemp_h7380af1b__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2386) {
            __Vtemp_hbe75ce94__0[0U] = __Vtemp_h8c4cd9a1__0[0U];
            __Vtemp_hbe75ce94__0[1U] = __Vtemp_h8c4cd9a1__0[1U];
            __Vtemp_hbe75ce94__0[2U] = __Vtemp_h8c4cd9a1__0[2U];
            __Vtemp_hbe75ce94__0[3U] = __Vtemp_h8c4cd9a1__0[3U];
            __Vtemp_hbe75ce94__0[4U] = __Vtemp_h8c4cd9a1__0[4U];
            __Vtemp_hbe75ce94__0[5U] = __Vtemp_h8c4cd9a1__0[5U];
            __Vtemp_hbe75ce94__0[6U] = __Vtemp_h8c4cd9a1__0[6U];
            __Vtemp_hbe75ce94__0[7U] = __Vtemp_h8c4cd9a1__0[7U];
        } else {
            __Vtemp_hbe75ce94__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_hbe75ce94__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_hbe75ce94__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_hbe75ce94__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_hbe75ce94__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_hbe75ce94__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_hbe75ce94__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_hbe75ce94__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+5526,(__Vtemp_hbe75ce94__0),256);
        bufp->chgBit(oldp+5534,((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0))));
        bufp->chgSData(oldp+5535,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5536,((0x7fU & ((((IData)(1U) 
                                            << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                           >> 1U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5537,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5538,((0x3fU & ((((IData)(1U) 
                                            << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                           >> 2U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5539,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5540,((0x1fU & ((((IData)(1U) 
                                            << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                           >> 3U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5541,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5542,((0xfU & ((((IData)(1U) 
                                           << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                          >> 4U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5543,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5544,((7U & ((((IData)(1U) 
                                         << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                        >> 5U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5545,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5546,((3U & ((((IData)(1U) 
                                         << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                        >> 6U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5547,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5548,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0) 
                                 & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                    >> 7U))));
        bufp->chgSData(oldp+5549,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5550,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5551,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5552,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5553,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5554,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5555,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5556,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5557,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5558,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5559,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5560,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5561,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5562,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5563,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5564,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5565,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgIData(oldp+5566,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_7
                                    : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                        ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_6
                                        : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                            ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_5
                                            : ((4U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_4
                                                : (
                                                   (3U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_3
                                                    : 
                                                   ((2U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                     ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_2
                                                     : 
                                                    ((1U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                      ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_1
                                                      : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_0)))))))),32);
        bufp->chgBit(oldp+5567,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2249) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_source)))));
        __Vtemp_hd2b6c582__44[0U] = 1U;
        __Vtemp_hd2b6c582__44[1U] = 0U;
        __Vtemp_hd2b6c582__44[2U] = 0U;
        __Vtemp_hd2b6c582__44[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h68cc3f7a__0, __Vtemp_hd2b6c582__44, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2385) {
            __Vtemp_h00d6350a__0[0U] = __Vtemp_h68cc3f7a__0[0U];
            __Vtemp_h00d6350a__0[1U] = __Vtemp_h68cc3f7a__0[1U];
            __Vtemp_h00d6350a__0[2U] = __Vtemp_h68cc3f7a__0[2U];
            __Vtemp_h00d6350a__0[3U] = __Vtemp_h68cc3f7a__0[3U];
        } else {
            __Vtemp_h00d6350a__0[0U] = 0U;
            __Vtemp_h00d6350a__0[1U] = 0U;
            __Vtemp_h00d6350a__0[2U] = 0U;
            __Vtemp_h00d6350a__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5568,(__Vtemp_h00d6350a__0),128);
        __Vtemp_hd2b6c582__45[0U] = 1U;
        __Vtemp_hd2b6c582__45[1U] = 0U;
        __Vtemp_hd2b6c582__45[2U] = 0U;
        __Vtemp_hd2b6c582__45[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h3421f697__0, __Vtemp_hd2b6c582__45, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2388) {
            __Vtemp_h8d52773b__0[0U] = __Vtemp_h3421f697__0[0U];
            __Vtemp_h8d52773b__0[1U] = __Vtemp_h3421f697__0[1U];
            __Vtemp_h8d52773b__0[2U] = __Vtemp_h3421f697__0[2U];
            __Vtemp_h8d52773b__0[3U] = __Vtemp_h3421f697__0[3U];
        } else {
            __Vtemp_h8d52773b__0[0U] = 0U;
            __Vtemp_h8d52773b__0[1U] = 0U;
            __Vtemp_h8d52773b__0[2U] = 0U;
            __Vtemp_h8d52773b__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5572,(__Vtemp_h8d52773b__0),128);
        bufp->chgBit(oldp+5576,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2385) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___same_cycle_resp_T_2))));
        __Vtemp_h4a3a99dc__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h4a3a99dc__0[1U] = 0U;
        __Vtemp_h4a3a99dc__0[2U] = 0U;
        __Vtemp_h4a3a99dc__0[3U] = 0U;
        __Vtemp_h4a3a99dc__0[4U] = 0U;
        __Vtemp_h4a3a99dc__0[5U] = 0U;
        __Vtemp_h4a3a99dc__0[6U] = 0U;
        __Vtemp_h4a3a99dc__0[7U] = 0U;
        __Vtemp_h4a3a99dc__0[8U] = 0U;
        __Vtemp_h4a3a99dc__0[9U] = 0U;
        __Vtemp_h4a3a99dc__0[0xaU] = 0U;
        __Vtemp_h4a3a99dc__0[0xbU] = 0U;
        __Vtemp_h4a3a99dc__0[0xcU] = 0U;
        __Vtemp_h4a3a99dc__0[0xdU] = 0U;
        __Vtemp_h4a3a99dc__0[0xeU] = 0U;
        __Vtemp_h4a3a99dc__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h30bed16f__0, __Vtemp_h4a3a99dc__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2388) {
            __Vtemp_h8632a413__0[0U] = __Vtemp_h30bed16f__0[0U];
            __Vtemp_h8632a413__0[1U] = __Vtemp_h30bed16f__0[1U];
            __Vtemp_h8632a413__0[2U] = __Vtemp_h30bed16f__0[2U];
            __Vtemp_h8632a413__0[3U] = __Vtemp_h30bed16f__0[3U];
            __Vtemp_h8632a413__0[4U] = __Vtemp_h30bed16f__0[4U];
            __Vtemp_h8632a413__0[5U] = __Vtemp_h30bed16f__0[5U];
            __Vtemp_h8632a413__0[6U] = __Vtemp_h30bed16f__0[6U];
            __Vtemp_h8632a413__0[7U] = __Vtemp_h30bed16f__0[7U];
            __Vtemp_h8632a413__0[8U] = __Vtemp_h30bed16f__0[8U];
            __Vtemp_h8632a413__0[9U] = __Vtemp_h30bed16f__0[9U];
            __Vtemp_h8632a413__0[0xaU] = __Vtemp_h30bed16f__0[0xaU];
            __Vtemp_h8632a413__0[0xbU] = __Vtemp_h30bed16f__0[0xbU];
            __Vtemp_h8632a413__0[0xcU] = __Vtemp_h30bed16f__0[0xcU];
            __Vtemp_h8632a413__0[0xdU] = __Vtemp_h30bed16f__0[0xdU];
            __Vtemp_h8632a413__0[0xeU] = __Vtemp_h30bed16f__0[0xeU];
            __Vtemp_h8632a413__0[0xfU] = __Vtemp_h30bed16f__0[0xfU];
        } else {
            __Vtemp_h8632a413__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h8632a413__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h8632a413__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h8632a413__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h8632a413__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h8632a413__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h8632a413__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h8632a413__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h8632a413__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h8632a413__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h8632a413__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h8632a413__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h8632a413__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h8632a413__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h8632a413__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h8632a413__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5577,(__Vtemp_h8632a413__0),512);
        __Vtemp_h0af14a00__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_h0af14a00__0[1U] = 0U;
        __Vtemp_h0af14a00__0[2U] = 0U;
        __Vtemp_h0af14a00__0[3U] = 0U;
        __Vtemp_h0af14a00__0[4U] = 0U;
        __Vtemp_h0af14a00__0[5U] = 0U;
        __Vtemp_h0af14a00__0[6U] = 0U;
        __Vtemp_h0af14a00__0[7U] = 0U;
        __Vtemp_h0af14a00__0[8U] = 0U;
        __Vtemp_h0af14a00__0[9U] = 0U;
        __Vtemp_h0af14a00__0[0xaU] = 0U;
        __Vtemp_h0af14a00__0[0xbU] = 0U;
        __Vtemp_h0af14a00__0[0xcU] = 0U;
        __Vtemp_h0af14a00__0[0xdU] = 0U;
        __Vtemp_h0af14a00__0[0xeU] = 0U;
        __Vtemp_h0af14a00__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h26efe72f__0, __Vtemp_h0af14a00__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2388) {
            __Vtemp_hd2d68312__0[0U] = __Vtemp_h26efe72f__0[0U];
            __Vtemp_hd2d68312__0[1U] = __Vtemp_h26efe72f__0[1U];
            __Vtemp_hd2d68312__0[2U] = __Vtemp_h26efe72f__0[2U];
            __Vtemp_hd2d68312__0[3U] = __Vtemp_h26efe72f__0[3U];
            __Vtemp_hd2d68312__0[4U] = __Vtemp_h26efe72f__0[4U];
            __Vtemp_hd2d68312__0[5U] = __Vtemp_h26efe72f__0[5U];
            __Vtemp_hd2d68312__0[6U] = __Vtemp_h26efe72f__0[6U];
            __Vtemp_hd2d68312__0[7U] = __Vtemp_h26efe72f__0[7U];
            __Vtemp_hd2d68312__0[8U] = __Vtemp_h26efe72f__0[8U];
            __Vtemp_hd2d68312__0[9U] = __Vtemp_h26efe72f__0[9U];
            __Vtemp_hd2d68312__0[0xaU] = __Vtemp_h26efe72f__0[0xaU];
            __Vtemp_hd2d68312__0[0xbU] = __Vtemp_h26efe72f__0[0xbU];
            __Vtemp_hd2d68312__0[0xcU] = __Vtemp_h26efe72f__0[0xcU];
            __Vtemp_hd2d68312__0[0xdU] = __Vtemp_h26efe72f__0[0xdU];
            __Vtemp_hd2d68312__0[0xeU] = __Vtemp_h26efe72f__0[0xeU];
            __Vtemp_hd2d68312__0[0xfU] = __Vtemp_h26efe72f__0[0xfU];
        } else {
            __Vtemp_hd2d68312__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_hd2d68312__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_hd2d68312__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_hd2d68312__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_hd2d68312__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_hd2d68312__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_hd2d68312__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_hd2d68312__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_hd2d68312__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_hd2d68312__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_hd2d68312__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_hd2d68312__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_hd2d68312__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_hd2d68312__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_hd2d68312__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_hd2d68312__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5593,(__Vtemp_hd2d68312__0),512);
        bufp->chgQData(oldp+5609,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2383)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+5611,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2386)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+5613,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2383) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                                    == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                 >> 1U))))));
        __Vtemp_hcf50e77f__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_hcf50e77f__0[1U] = 0U;
        __Vtemp_hcf50e77f__0[2U] = 0U;
        __Vtemp_hcf50e77f__0[3U] = 0U;
        __Vtemp_hcf50e77f__0[4U] = 0U;
        __Vtemp_hcf50e77f__0[5U] = 0U;
        __Vtemp_hcf50e77f__0[6U] = 0U;
        __Vtemp_hcf50e77f__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_h9385a95a__0, __Vtemp_hcf50e77f__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2386) {
            __Vtemp_habf4076f__0[0U] = __Vtemp_h9385a95a__0[0U];
            __Vtemp_habf4076f__0[1U] = __Vtemp_h9385a95a__0[1U];
            __Vtemp_habf4076f__0[2U] = __Vtemp_h9385a95a__0[2U];
            __Vtemp_habf4076f__0[3U] = __Vtemp_h9385a95a__0[3U];
            __Vtemp_habf4076f__0[4U] = __Vtemp_h9385a95a__0[4U];
            __Vtemp_habf4076f__0[5U] = __Vtemp_h9385a95a__0[5U];
            __Vtemp_habf4076f__0[6U] = __Vtemp_h9385a95a__0[6U];
            __Vtemp_habf4076f__0[7U] = __Vtemp_h9385a95a__0[7U];
        } else {
            __Vtemp_habf4076f__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_habf4076f__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_habf4076f__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_habf4076f__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_habf4076f__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_habf4076f__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_habf4076f__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_habf4076f__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+5614,(__Vtemp_habf4076f__0),256);
        __Vtemp_h8dee8eb1__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_h8dee8eb1__0[1U] = 0U;
        __Vtemp_h8dee8eb1__0[2U] = 0U;
        __Vtemp_h8dee8eb1__0[3U] = 0U;
        __Vtemp_h8dee8eb1__0[4U] = 0U;
        __Vtemp_h8dee8eb1__0[5U] = 0U;
        __Vtemp_h8dee8eb1__0[6U] = 0U;
        __Vtemp_h8dee8eb1__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_h17f4c518__0, __Vtemp_h8dee8eb1__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2386) {
            __Vtemp_h5b0f9740__0[0U] = __Vtemp_h17f4c518__0[0U];
            __Vtemp_h5b0f9740__0[1U] = __Vtemp_h17f4c518__0[1U];
            __Vtemp_h5b0f9740__0[2U] = __Vtemp_h17f4c518__0[2U];
            __Vtemp_h5b0f9740__0[3U] = __Vtemp_h17f4c518__0[3U];
            __Vtemp_h5b0f9740__0[4U] = __Vtemp_h17f4c518__0[4U];
            __Vtemp_h5b0f9740__0[5U] = __Vtemp_h17f4c518__0[5U];
            __Vtemp_h5b0f9740__0[6U] = __Vtemp_h17f4c518__0[6U];
            __Vtemp_h5b0f9740__0[7U] = __Vtemp_h17f4c518__0[7U];
        } else {
            __Vtemp_h5b0f9740__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_h5b0f9740__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_h5b0f9740__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_h5b0f9740__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_h5b0f9740__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_h5b0f9740__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_h5b0f9740__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_h5b0f9740__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+5622,(__Vtemp_h5b0f9740__0),256);
        bufp->chgBit(oldp+5630,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___out_arw_valid_T_1) 
                                 & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0)) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___bundleIn_0_a_ready_T_1)))));
        bufp->chgBit(oldp+5631,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full))));
        bufp->chgBit(oldp+5632,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                        ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                                       [0U] : (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5633,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_6) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5634,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_5) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5635,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_4) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5636,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_3) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5637,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_2) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5638,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_1) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5639,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5640,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___T_1216) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source)))));
        bufp->chgQData(oldp+5641,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2383)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+5643,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2386)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+5645,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2383) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
        __Vtemp_h0793fd36__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h0793fd36__0[1U] = 0U;
        __Vtemp_h0793fd36__0[2U] = 0U;
        __Vtemp_h0793fd36__0[3U] = 0U;
        __Vtemp_h0793fd36__0[4U] = 0U;
        __Vtemp_h0793fd36__0[5U] = 0U;
        __Vtemp_h0793fd36__0[6U] = 0U;
        __Vtemp_h0793fd36__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_hc122770d__0, __Vtemp_h0793fd36__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2386) {
            __Vtemp_ha47afeed__0[0U] = __Vtemp_hc122770d__0[0U];
            __Vtemp_ha47afeed__0[1U] = __Vtemp_hc122770d__0[1U];
            __Vtemp_ha47afeed__0[2U] = __Vtemp_hc122770d__0[2U];
            __Vtemp_ha47afeed__0[3U] = __Vtemp_hc122770d__0[3U];
            __Vtemp_ha47afeed__0[4U] = __Vtemp_hc122770d__0[4U];
            __Vtemp_ha47afeed__0[5U] = __Vtemp_hc122770d__0[5U];
            __Vtemp_ha47afeed__0[6U] = __Vtemp_hc122770d__0[6U];
            __Vtemp_ha47afeed__0[7U] = __Vtemp_hc122770d__0[7U];
        } else {
            __Vtemp_ha47afeed__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_ha47afeed__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_ha47afeed__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_ha47afeed__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_ha47afeed__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_ha47afeed__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_ha47afeed__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_ha47afeed__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+5646,(__Vtemp_ha47afeed__0),256);
        __Vtemp_h64c8f14b__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_h64c8f14b__0[1U] = 0U;
        __Vtemp_h64c8f14b__0[2U] = 0U;
        __Vtemp_h64c8f14b__0[3U] = 0U;
        __Vtemp_h64c8f14b__0[4U] = 0U;
        __Vtemp_h64c8f14b__0[5U] = 0U;
        __Vtemp_h64c8f14b__0[6U] = 0U;
        __Vtemp_h64c8f14b__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_hb16dd826__0, __Vtemp_h64c8f14b__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2386) {
            __Vtemp_h78ff577a__0[0U] = __Vtemp_hb16dd826__0[0U];
            __Vtemp_h78ff577a__0[1U] = __Vtemp_hb16dd826__0[1U];
            __Vtemp_h78ff577a__0[2U] = __Vtemp_hb16dd826__0[2U];
            __Vtemp_h78ff577a__0[3U] = __Vtemp_hb16dd826__0[3U];
            __Vtemp_h78ff577a__0[4U] = __Vtemp_hb16dd826__0[4U];
            __Vtemp_h78ff577a__0[5U] = __Vtemp_hb16dd826__0[5U];
            __Vtemp_h78ff577a__0[6U] = __Vtemp_hb16dd826__0[6U];
            __Vtemp_h78ff577a__0[7U] = __Vtemp_hb16dd826__0[7U];
        } else {
            __Vtemp_h78ff577a__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_h78ff577a__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_h78ff577a__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_h78ff577a__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_h78ff577a__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_h78ff577a__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_h78ff577a__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_h78ff577a__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+5654,(__Vtemp_h78ff577a__0),256);
        bufp->chgBit(oldp+5662,((1U & (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                        >> 2U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_count)))));
        bufp->chgBit(oldp+5663,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2249) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_source)))));
        bufp->chgBit(oldp+5664,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2389) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_bits_source)))));
    }
    if (VL_UNLIKELY((vlSelf->__Vm_traceActivity[3U] 
                     | vlSelf->__Vm_traceActivity[0x16U]))) {
        bufp->chgIData(oldp+5665,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass)
                                    ? 0U : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg)),32);
        bufp->chgBit(oldp+5666,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__maybe_full)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT___GEN_95))));
        bufp->chgBit(oldp+5667,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__maybe_full)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT___GEN_15))));
        bufp->chgBit(oldp+5668,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq_io_enq_valid) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full))));
        bufp->chgQData(oldp+5669,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data
                                   [0U] : vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data_MPORT_data)),64);
        bufp->chgCData(oldp+5671,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb
                                   [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb_MPORT_data))),8);
        bufp->chgBit(oldp+5672,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__full)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT___GEN_95))));
        bufp->chgBit(oldp+5673,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__full)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT___GEN_15))));
        bufp->chgBit(oldp+5674,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_d_valid) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_opcode)) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__maybe_full))));
        bufp->chgQData(oldp+5675,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_data
                                   [0U] : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_data_MPORT_data)),64);
        bufp->chgCData(oldp+5677,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_resp
                                   [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_resp_MPORT_data))),2);
        bufp->chgBit(oldp+5678,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last_MPORT_data))));
        bufp->chgCData(oldp+5679,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id)
                                    ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__empty)
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id
                                       [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value])
                                    : ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__empty)
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id
                                       [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value]))),3);
        bufp->chgCData(oldp+5680,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id)
                                    ? (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                        & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                           == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id
                                       [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])
                                    : (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                        & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                           == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id
                                       [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value]))),3);
        bufp->chgBit(oldp+5681,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id)
                                  ? (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                      & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                         == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last
                                     [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])
                                  : (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                      & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                         == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last
                                     [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value]))));
        bufp->chgCData(oldp+5682,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_resp) 
                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id)
                                       ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__error_1)
                                       : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__error_0)))),2);
        bufp->chgBit(oldp+5683,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id)
                                   ? (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                          == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                       ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                       : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last
                                      [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])
                                   : (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                          == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                       ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                       : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last
                                      [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value])) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__maybe_full)
                                     ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last
                                    [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last_MPORT_data)))));
        bufp->chgCData(oldp+5684,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id)
                                      ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__empty)
                                          ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                          : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id
                                         [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value])
                                      : ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__empty)
                                          ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                          : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id
                                         [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value])) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id))),4);
        bufp->chgCData(oldp+5685,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id)
                                      ? (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                          & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                             == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                          ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                          : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id
                                         [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])
                                      : (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                          & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                             == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                          ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                          : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id
                                         [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value])) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id))),4);
        bufp->chgBit(oldp+5686,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__full)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_corrupt)
                                  : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_a_bits_corrupt))));
        bufp->chgBit(oldp+5687,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__beatsLeft))
                                        ? (~ (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT___readys_T_3)))
                                        : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__state_1)))));
        bufp->chgBit(oldp+5688,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__beatsLeft)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_ready))));
        bufp->chgBit(oldp+5689,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__beatsLeft))
                                        ? (~ (3U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT___readys_T_3) 
                                               << 1U)))
                                        : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__state_0)))));
        bufp->chgBit(oldp+5690,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_ready) 
                                 & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__beatsLeft))
                                     ? (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT___readys_T_3) 
                                                 << 1U)))
                                     : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__state_0)))));
        __Vtemp_hd2b6c582__46[0U] = 1U;
        __Vtemp_hd2b6c582__46[1U] = 0U;
        __Vtemp_hd2b6c582__46[2U] = 0U;
        __Vtemp_hd2b6c582__46[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hbc28b1fd__0, __Vtemp_hd2b6c582__46, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2521) {
            __Vtemp_h4060f2ce__0[0U] = __Vtemp_hbc28b1fd__0[0U];
            __Vtemp_h4060f2ce__0[1U] = __Vtemp_hbc28b1fd__0[1U];
            __Vtemp_h4060f2ce__0[2U] = __Vtemp_hbc28b1fd__0[2U];
            __Vtemp_h4060f2ce__0[3U] = __Vtemp_hbc28b1fd__0[3U];
        } else {
            __Vtemp_h4060f2ce__0[0U] = 0U;
            __Vtemp_h4060f2ce__0[1U] = 0U;
            __Vtemp_h4060f2ce__0[2U] = 0U;
            __Vtemp_h4060f2ce__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5691,(__Vtemp_h4060f2ce__0),128);
        __Vtemp_hd2b6c582__47[0U] = 1U;
        __Vtemp_hd2b6c582__47[1U] = 0U;
        __Vtemp_hd2b6c582__47[2U] = 0U;
        __Vtemp_hd2b6c582__47[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hee6ca5b8__0, __Vtemp_hd2b6c582__47, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2524) {
            __Vtemp_h173e626b__0[0U] = __Vtemp_hee6ca5b8__0[0U];
            __Vtemp_h173e626b__0[1U] = __Vtemp_hee6ca5b8__0[1U];
            __Vtemp_h173e626b__0[2U] = __Vtemp_hee6ca5b8__0[2U];
            __Vtemp_h173e626b__0[3U] = __Vtemp_hee6ca5b8__0[3U];
        } else {
            __Vtemp_h173e626b__0[0U] = 0U;
            __Vtemp_h173e626b__0[1U] = 0U;
            __Vtemp_h173e626b__0[2U] = 0U;
            __Vtemp_h173e626b__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5695,(__Vtemp_h173e626b__0),128);
        bufp->chgBit(oldp+5699,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2521) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___same_cycle_resp_T_2))));
        __Vtemp_hda10d62d__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_hda10d62d__0[1U] = 0U;
        __Vtemp_hda10d62d__0[2U] = 0U;
        __Vtemp_hda10d62d__0[3U] = 0U;
        __Vtemp_hda10d62d__0[4U] = 0U;
        __Vtemp_hda10d62d__0[5U] = 0U;
        __Vtemp_hda10d62d__0[6U] = 0U;
        __Vtemp_hda10d62d__0[7U] = 0U;
        __Vtemp_hda10d62d__0[8U] = 0U;
        __Vtemp_hda10d62d__0[9U] = 0U;
        __Vtemp_hda10d62d__0[0xaU] = 0U;
        __Vtemp_hda10d62d__0[0xbU] = 0U;
        __Vtemp_hda10d62d__0[0xcU] = 0U;
        __Vtemp_hda10d62d__0[0xdU] = 0U;
        __Vtemp_hda10d62d__0[0xeU] = 0U;
        __Vtemp_hda10d62d__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h9b9dbf35__0, __Vtemp_hda10d62d__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2524) {
            __Vtemp_h3b347fb7__0[0U] = __Vtemp_h9b9dbf35__0[0U];
            __Vtemp_h3b347fb7__0[1U] = __Vtemp_h9b9dbf35__0[1U];
            __Vtemp_h3b347fb7__0[2U] = __Vtemp_h9b9dbf35__0[2U];
            __Vtemp_h3b347fb7__0[3U] = __Vtemp_h9b9dbf35__0[3U];
            __Vtemp_h3b347fb7__0[4U] = __Vtemp_h9b9dbf35__0[4U];
            __Vtemp_h3b347fb7__0[5U] = __Vtemp_h9b9dbf35__0[5U];
            __Vtemp_h3b347fb7__0[6U] = __Vtemp_h9b9dbf35__0[6U];
            __Vtemp_h3b347fb7__0[7U] = __Vtemp_h9b9dbf35__0[7U];
            __Vtemp_h3b347fb7__0[8U] = __Vtemp_h9b9dbf35__0[8U];
            __Vtemp_h3b347fb7__0[9U] = __Vtemp_h9b9dbf35__0[9U];
            __Vtemp_h3b347fb7__0[0xaU] = __Vtemp_h9b9dbf35__0[0xaU];
            __Vtemp_h3b347fb7__0[0xbU] = __Vtemp_h9b9dbf35__0[0xbU];
            __Vtemp_h3b347fb7__0[0xcU] = __Vtemp_h9b9dbf35__0[0xcU];
            __Vtemp_h3b347fb7__0[0xdU] = __Vtemp_h9b9dbf35__0[0xdU];
            __Vtemp_h3b347fb7__0[0xeU] = __Vtemp_h9b9dbf35__0[0xeU];
            __Vtemp_h3b347fb7__0[0xfU] = __Vtemp_h9b9dbf35__0[0xfU];
        } else {
            __Vtemp_h3b347fb7__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h3b347fb7__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h3b347fb7__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h3b347fb7__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h3b347fb7__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h3b347fb7__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h3b347fb7__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h3b347fb7__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h3b347fb7__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h3b347fb7__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h3b347fb7__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h3b347fb7__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h3b347fb7__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h3b347fb7__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h3b347fb7__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h3b347fb7__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5700,(__Vtemp_h3b347fb7__0),512);
        __Vtemp_hea10cb78__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_hea10cb78__0[1U] = 0U;
        __Vtemp_hea10cb78__0[2U] = 0U;
        __Vtemp_hea10cb78__0[3U] = 0U;
        __Vtemp_hea10cb78__0[4U] = 0U;
        __Vtemp_hea10cb78__0[5U] = 0U;
        __Vtemp_hea10cb78__0[6U] = 0U;
        __Vtemp_hea10cb78__0[7U] = 0U;
        __Vtemp_hea10cb78__0[8U] = 0U;
        __Vtemp_hea10cb78__0[9U] = 0U;
        __Vtemp_hea10cb78__0[0xaU] = 0U;
        __Vtemp_hea10cb78__0[0xbU] = 0U;
        __Vtemp_hea10cb78__0[0xcU] = 0U;
        __Vtemp_hea10cb78__0[0xdU] = 0U;
        __Vtemp_hea10cb78__0[0xeU] = 0U;
        __Vtemp_hea10cb78__0[0xfU] = 0U;
        __Vtemp_hea10cb78__0[0x10U] = 0U;
        __Vtemp_hea10cb78__0[0x11U] = 0U;
        __Vtemp_hea10cb78__0[0x12U] = 0U;
        __Vtemp_hea10cb78__0[0x13U] = 0U;
        __Vtemp_hea10cb78__0[0x14U] = 0U;
        __Vtemp_hea10cb78__0[0x15U] = 0U;
        __Vtemp_hea10cb78__0[0x16U] = 0U;
        __Vtemp_hea10cb78__0[0x17U] = 0U;
        __Vtemp_hea10cb78__0[0x18U] = 0U;
        __Vtemp_hea10cb78__0[0x19U] = 0U;
        __Vtemp_hea10cb78__0[0x1aU] = 0U;
        __Vtemp_hea10cb78__0[0x1bU] = 0U;
        __Vtemp_hea10cb78__0[0x1cU] = 0U;
        __Vtemp_hea10cb78__0[0x1dU] = 0U;
        __Vtemp_hea10cb78__0[0x1eU] = 0U;
        __Vtemp_hea10cb78__0[0x1fU] = 0U;
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h8beaa0e4__0, __Vtemp_hea10cb78__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2524) {
            __Vtemp_he31d0654__0[0U] = __Vtemp_h8beaa0e4__0[0U];
            __Vtemp_he31d0654__0[1U] = __Vtemp_h8beaa0e4__0[1U];
            __Vtemp_he31d0654__0[2U] = __Vtemp_h8beaa0e4__0[2U];
            __Vtemp_he31d0654__0[3U] = __Vtemp_h8beaa0e4__0[3U];
            __Vtemp_he31d0654__0[4U] = __Vtemp_h8beaa0e4__0[4U];
            __Vtemp_he31d0654__0[5U] = __Vtemp_h8beaa0e4__0[5U];
            __Vtemp_he31d0654__0[6U] = __Vtemp_h8beaa0e4__0[6U];
            __Vtemp_he31d0654__0[7U] = __Vtemp_h8beaa0e4__0[7U];
            __Vtemp_he31d0654__0[8U] = __Vtemp_h8beaa0e4__0[8U];
            __Vtemp_he31d0654__0[9U] = __Vtemp_h8beaa0e4__0[9U];
            __Vtemp_he31d0654__0[0xaU] = __Vtemp_h8beaa0e4__0[0xaU];
            __Vtemp_he31d0654__0[0xbU] = __Vtemp_h8beaa0e4__0[0xbU];
            __Vtemp_he31d0654__0[0xcU] = __Vtemp_h8beaa0e4__0[0xcU];
            __Vtemp_he31d0654__0[0xdU] = __Vtemp_h8beaa0e4__0[0xdU];
            __Vtemp_he31d0654__0[0xeU] = __Vtemp_h8beaa0e4__0[0xeU];
            __Vtemp_he31d0654__0[0xfU] = __Vtemp_h8beaa0e4__0[0xfU];
            __Vtemp_he31d0654__0[0x10U] = __Vtemp_h8beaa0e4__0[0x10U];
            __Vtemp_he31d0654__0[0x11U] = __Vtemp_h8beaa0e4__0[0x11U];
            __Vtemp_he31d0654__0[0x12U] = __Vtemp_h8beaa0e4__0[0x12U];
            __Vtemp_he31d0654__0[0x13U] = __Vtemp_h8beaa0e4__0[0x13U];
            __Vtemp_he31d0654__0[0x14U] = __Vtemp_h8beaa0e4__0[0x14U];
            __Vtemp_he31d0654__0[0x15U] = __Vtemp_h8beaa0e4__0[0x15U];
            __Vtemp_he31d0654__0[0x16U] = __Vtemp_h8beaa0e4__0[0x16U];
            __Vtemp_he31d0654__0[0x17U] = __Vtemp_h8beaa0e4__0[0x17U];
            __Vtemp_he31d0654__0[0x18U] = __Vtemp_h8beaa0e4__0[0x18U];
            __Vtemp_he31d0654__0[0x19U] = __Vtemp_h8beaa0e4__0[0x19U];
            __Vtemp_he31d0654__0[0x1aU] = __Vtemp_h8beaa0e4__0[0x1aU];
            __Vtemp_he31d0654__0[0x1bU] = __Vtemp_h8beaa0e4__0[0x1bU];
            __Vtemp_he31d0654__0[0x1cU] = __Vtemp_h8beaa0e4__0[0x1cU];
            __Vtemp_he31d0654__0[0x1dU] = __Vtemp_h8beaa0e4__0[0x1dU];
            __Vtemp_he31d0654__0[0x1eU] = __Vtemp_h8beaa0e4__0[0x1eU];
            __Vtemp_he31d0654__0[0x1fU] = __Vtemp_h8beaa0e4__0[0x1fU];
        } else {
            __Vtemp_he31d0654__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_he31d0654__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_he31d0654__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_he31d0654__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_he31d0654__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_he31d0654__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_he31d0654__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_he31d0654__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_he31d0654__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_he31d0654__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_he31d0654__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_he31d0654__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_he31d0654__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_he31d0654__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_he31d0654__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_he31d0654__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_he31d0654__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_he31d0654__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_he31d0654__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_he31d0654__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_he31d0654__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_he31d0654__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_he31d0654__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_he31d0654__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_he31d0654__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_he31d0654__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_he31d0654__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_he31d0654__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_he31d0654__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_he31d0654__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_he31d0654__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_he31d0654__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+5716,(__Vtemp_he31d0654__0),1024);
        bufp->chgBit(oldp+5748,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__maybe_full) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_ready) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_valid)))));
        bufp->chgBit(oldp+5749,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2_auto_in_arready) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data))));
        bufp->chgBit(oldp+5750,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__in_awready) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last_MPORT_data))));
        bufp->chgBit(oldp+5751,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl_auto_in_wready) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT___bundleOut_0_wvalid_T_1))));
        bufp->chgBit(oldp+5752,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__maybe_full) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2_auto_in_arready)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data))));
        bufp->chgBit(oldp+5753,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq_1__DOT__maybe_full) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__in_awready)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last_MPORT_data))));
        bufp->chgBit(oldp+5754,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl_auto_in_wready)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT___bundleOut_0_wvalid_T_1))));
        bufp->chgBit(oldp+5755,((1U & ((~ ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                           & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                              == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))) 
                                       | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_io_enq_valid)))));
        bufp->chgBit(oldp+5756,((1U & ((~ ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                           & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                              == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))) 
                                       | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1_io_enq_valid)))));
        bufp->chgSData(oldp+5757,(((7U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                 >> 3U)))
                                    ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                        & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                           == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                       [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                    : ((6U == (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                >> 3U)))
                                        ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                            & ((7U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                               == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                            ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                            : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                           [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                        : ((5U == (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                      >> 3U)))
                                            ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                                & ((7U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                                ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                                : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                               [(7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                            : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_36))))),16);
        bufp->chgIData(oldp+5758,((4U | ((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_en) 
                                           & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_addr)))
                                           ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_data)
                                           : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data
                                          [0U]) << 0x10U))),32);
        bufp->chgSData(oldp+5759,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_en) 
                                    & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data
                                   [0U])),16);
        bufp->chgBit(oldp+5760,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__xmit)) 
                                       | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__stall)) 
                                          & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_ready))))));
        bufp->chgBit(oldp+5761,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__xmit)) 
                                       | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__stall)) 
                                          & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_ready))))));
        bufp->chgQData(oldp+5762,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2527)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source))
                                    : 0ULL)),64);
        __Vtemp_h95bd946a__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_opcodes_set_interm;
        __Vtemp_h95bd946a__0[1U] = 0U;
        __Vtemp_h95bd946a__0[2U] = 0U;
        __Vtemp_h95bd946a__0[3U] = 0U;
        __Vtemp_h95bd946a__0[4U] = 0U;
        __Vtemp_h95bd946a__0[5U] = 0U;
        __Vtemp_h95bd946a__0[6U] = 0U;
        __Vtemp_h95bd946a__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_h174b4313__0, __Vtemp_h95bd946a__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2527) {
            __Vtemp_hba0e1bc4__0[0U] = __Vtemp_h174b4313__0[0U];
            __Vtemp_hba0e1bc4__0[1U] = __Vtemp_h174b4313__0[1U];
            __Vtemp_hba0e1bc4__0[2U] = __Vtemp_h174b4313__0[2U];
            __Vtemp_hba0e1bc4__0[3U] = __Vtemp_h174b4313__0[3U];
            __Vtemp_hba0e1bc4__0[4U] = __Vtemp_h174b4313__0[4U];
            __Vtemp_hba0e1bc4__0[5U] = __Vtemp_h174b4313__0[5U];
            __Vtemp_hba0e1bc4__0[6U] = __Vtemp_h174b4313__0[6U];
            __Vtemp_hba0e1bc4__0[7U] = __Vtemp_h174b4313__0[7U];
        } else {
            __Vtemp_hba0e1bc4__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_hba0e1bc4__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_hba0e1bc4__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_hba0e1bc4__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_hba0e1bc4__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_hba0e1bc4__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_hba0e1bc4__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_hba0e1bc4__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+5764,(__Vtemp_hba0e1bc4__0),256);
        __Vtemp_h6c721338__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_sizes_set_interm;
        __Vtemp_h6c721338__0[1U] = 0U;
        __Vtemp_h6c721338__0[2U] = 0U;
        __Vtemp_h6c721338__0[3U] = 0U;
        __Vtemp_h6c721338__0[4U] = 0U;
        __Vtemp_h6c721338__0[5U] = 0U;
        __Vtemp_h6c721338__0[6U] = 0U;
        __Vtemp_h6c721338__0[7U] = 0U;
        __Vtemp_h6c721338__0[8U] = 0U;
        __Vtemp_h6c721338__0[9U] = 0U;
        __Vtemp_h6c721338__0[0xaU] = 0U;
        __Vtemp_h6c721338__0[0xbU] = 0U;
        __Vtemp_h6c721338__0[0xcU] = 0U;
        __Vtemp_h6c721338__0[0xdU] = 0U;
        __Vtemp_h6c721338__0[0xeU] = 0U;
        __Vtemp_h6c721338__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h73d251f8__0, __Vtemp_h6c721338__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2527) {
            __Vtemp_hca5da7f2__0[0U] = __Vtemp_h73d251f8__0[0U];
            __Vtemp_hca5da7f2__0[1U] = __Vtemp_h73d251f8__0[1U];
            __Vtemp_hca5da7f2__0[2U] = __Vtemp_h73d251f8__0[2U];
            __Vtemp_hca5da7f2__0[3U] = __Vtemp_h73d251f8__0[3U];
            __Vtemp_hca5da7f2__0[4U] = __Vtemp_h73d251f8__0[4U];
            __Vtemp_hca5da7f2__0[5U] = __Vtemp_h73d251f8__0[5U];
            __Vtemp_hca5da7f2__0[6U] = __Vtemp_h73d251f8__0[6U];
            __Vtemp_hca5da7f2__0[7U] = __Vtemp_h73d251f8__0[7U];
            __Vtemp_hca5da7f2__0[8U] = __Vtemp_h73d251f8__0[8U];
            __Vtemp_hca5da7f2__0[9U] = __Vtemp_h73d251f8__0[9U];
            __Vtemp_hca5da7f2__0[0xaU] = __Vtemp_h73d251f8__0[0xaU];
            __Vtemp_hca5da7f2__0[0xbU] = __Vtemp_h73d251f8__0[0xbU];
            __Vtemp_hca5da7f2__0[0xcU] = __Vtemp_h73d251f8__0[0xcU];
            __Vtemp_hca5da7f2__0[0xdU] = __Vtemp_h73d251f8__0[0xdU];
            __Vtemp_hca5da7f2__0[0xeU] = __Vtemp_h73d251f8__0[0xeU];
            __Vtemp_hca5da7f2__0[0xfU] = __Vtemp_h73d251f8__0[0xfU];
        } else {
            __Vtemp_hca5da7f2__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_hca5da7f2__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_hca5da7f2__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_hca5da7f2__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_hca5da7f2__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_hca5da7f2__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_hca5da7f2__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_hca5da7f2__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_hca5da7f2__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_hca5da7f2__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_hca5da7f2__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_hca5da7f2__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_hca5da7f2__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_hca5da7f2__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_hca5da7f2__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_hca5da7f2__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5772,(__Vtemp_hca5da7f2__0),512);
        bufp->chgSData(oldp+5788,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_739)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                    : 0U)),16);
        bufp->chgSData(oldp+5789,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_742)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                    : 0U)),16);
        bufp->chgSData(oldp+5790,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source)))
                                    : 0U)),16);
        bufp->chgBit(oldp+5791,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_739) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source)))));
        bufp->chgQData(oldp+5792,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_742)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgQData(oldp+5794,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+5796,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_742)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_sizes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgSData(oldp+5798,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source)))
                                    : 0U)),16);
        bufp->chgQData(oldp+5799,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgCData(oldp+5801,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_denied)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)
                                    : 0U)),3);
        bufp->chgBit(oldp+5802,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3)) 
                                 | (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_0)))));
        bufp->chgBit(oldp+5803,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___a_first_T) 
                                 & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter)))));
        bufp->chgCData(oldp+5804,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___a_first_T) 
                                     & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter))) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__inc_lo))),2);
        bufp->chgBit(oldp+5805,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___d_first_T) 
                                 & ((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3)) 
                                    | (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_0))))));
        bufp->chgCData(oldp+5806,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___d_first_T) 
                                   & ((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3)) 
                                      | (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_0))))),2);
        bufp->chgSData(oldp+5807,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___T_742)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                    : 0U)),16);
        bufp->chgBit(oldp+5808,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_a_valid) 
                                  & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1))) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source)))));
        bufp->chgCData(oldp+5809,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        bufp->chgQData(oldp+5810,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___T_742)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgQData(oldp+5812,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___T_742)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_sizes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgCData(oldp+5814,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes_1 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        bufp->chgBit(oldp+5815,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft))
                                  ? 1U : (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__state_1)))));
        bufp->chgBit(oldp+5816,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_ready))));
        bufp->chgSData(oldp+5817,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___T_682)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                    : 0U)),16);
        bufp->chgBit(oldp+5818,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_a_valid) 
                                  & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1))) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source)))));
        VL_SHIFTR_WWI(128,128,7, __Vtemp_h65e0e576__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+5819,((0x7fU & (__Vtemp_h65e0e576__0[0U] 
                                            >> 1U))),8);
        bufp->chgQData(oldp+5820,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___T_682)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        __Vtemp_ha68bae87__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_ha68bae87__0[1U] = 0U;
        __Vtemp_ha68bae87__0[2U] = 0U;
        __Vtemp_ha68bae87__0[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_he90fbcab__0, __Vtemp_ha68bae87__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___T_682) {
            __Vtemp_h36cc4b7e__0[0U] = __Vtemp_he90fbcab__0[0U];
            __Vtemp_h36cc4b7e__0[1U] = __Vtemp_he90fbcab__0[1U];
            __Vtemp_h36cc4b7e__0[2U] = __Vtemp_he90fbcab__0[2U];
            __Vtemp_h36cc4b7e__0[3U] = __Vtemp_he90fbcab__0[3U];
        } else {
            __Vtemp_h36cc4b7e__0[0U] = 0U;
            __Vtemp_h36cc4b7e__0[1U] = 0U;
            __Vtemp_h36cc4b7e__0[2U] = 0U;
            __Vtemp_h36cc4b7e__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5822,(__Vtemp_h36cc4b7e__0),128);
        VL_SHIFTR_WWI(128,128,7, __Vtemp_ha5567f31__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes_1, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        bufp->chgCData(oldp+5826,((0x7fU & (__Vtemp_ha5567f31__0[0U] 
                                            >> 1U))),8);
        bufp->chgBit(oldp+5827,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_ready) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_valid)))));
        bufp->chgIData(oldp+5828,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_en) 
                                     & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_addr)))
                                     ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_data)
                                     : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data
                                    [0U]) << 7U)),23);
        bufp->chgBit(oldp+5829,((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0))));
        bufp->chgSData(oldp+5830,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5831,((0x7fU & ((((IData)(1U) 
                                            << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                           >> 1U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5832,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5833,((0x3fU & ((((IData)(1U) 
                                            << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                           >> 2U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5834,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5835,((0x1fU & ((((IData)(1U) 
                                            << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                           >> 3U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5836,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5837,((0xfU & ((((IData)(1U) 
                                           << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                          >> 4U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5838,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5839,((7U & ((((IData)(1U) 
                                         << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                        >> 5U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5840,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5841,((3U & ((((IData)(1U) 
                                         << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                        >> 6U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
        bufp->chgSData(oldp+5842,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5843,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0) 
                                 & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                    >> 7U))));
        bufp->chgSData(oldp+5844,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
        bufp->chgBit(oldp+5845,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5846,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5847,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5848,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5849,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5850,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5851,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5852,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5853,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5854,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5855,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5856,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5857,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5858,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgBit(oldp+5859,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                 & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))));
        bufp->chgSData(oldp+5860,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel)
                                    : 0U)),9);
        bufp->chgIData(oldp+5861,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_7
                                    : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                        ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_6
                                        : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                            ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_5
                                            : ((4U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_4
                                                : (
                                                   (3U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_3
                                                    : 
                                                   ((2U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                     ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_2
                                                     : 
                                                    ((1U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                      ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_1
                                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_0)))))))),32);
        bufp->chgBit(oldp+5862,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_en) 
                                 & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_addr)))));
        bufp->chgQData(oldp+5863,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_en)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel
                                    : 0ULL)),33);
        bufp->chgIData(oldp+5865,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_7
                                    : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                        ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_6
                                        : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                            ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_5
                                            : ((4U 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                                ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_4
                                                : (
                                                   (3U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_3
                                                    : 
                                                   ((2U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                                     ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_2
                                                     : 
                                                    ((1U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                                      ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_1
                                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_0)))))))),32);
        bufp->chgBit(oldp+5866,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2249) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source)))));
        bufp->chgBit(oldp+5867,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a_last)) 
                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__out_1_ready) 
                                          & (((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__counter)) 
                                              | (0U 
                                                 == 
                                                 ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beats1_opdata)
                                                   ? 
                                                  (0xfU 
                                                   & (~ 
                                                      (0xfU 
                                                       & (((IData)(0x3fU) 
                                                           << 
                                                           vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                           [0U]) 
                                                          >> 2U))))
                                                   : 0U))) 
                                             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__idle)))))));
        bufp->chgBit(oldp+5868,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beatsLeft)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_ready))));
        bufp->chgSData(oldp+5869,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgQData(oldp+5870,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgSData(oldp+5872,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgQData(oldp+5873,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgSData(oldp+5875,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT___T_822)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                    : 0U)),16);
        bufp->chgBit(oldp+5876,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor_io_in_a_valid) 
                                  & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter_1))) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___same_cycle_resp_T_2))));
        bufp->chgCData(oldp+5877,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_sizes 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        bufp->chgQData(oldp+5878,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT___T_822)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgQData(oldp+5880,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT___T_822)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_sizes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgCData(oldp+5882,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_sizes_1 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        __Vtemp_hd2b6c582__48[0U] = 1U;
        __Vtemp_hd2b6c582__48[1U] = 0U;
        __Vtemp_hd2b6c582__48[2U] = 0U;
        __Vtemp_hd2b6c582__48[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h8713611e__0, __Vtemp_hd2b6c582__48, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2521) {
            __Vtemp_he5a2c2f6__0[0U] = __Vtemp_h8713611e__0[0U];
            __Vtemp_he5a2c2f6__0[1U] = __Vtemp_h8713611e__0[1U];
            __Vtemp_he5a2c2f6__0[2U] = __Vtemp_h8713611e__0[2U];
            __Vtemp_he5a2c2f6__0[3U] = __Vtemp_h8713611e__0[3U];
        } else {
            __Vtemp_he5a2c2f6__0[0U] = 0U;
            __Vtemp_he5a2c2f6__0[1U] = 0U;
            __Vtemp_he5a2c2f6__0[2U] = 0U;
            __Vtemp_he5a2c2f6__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5883,(__Vtemp_he5a2c2f6__0),128);
        __Vtemp_hd2b6c582__49[0U] = 1U;
        __Vtemp_hd2b6c582__49[1U] = 0U;
        __Vtemp_hd2b6c582__49[2U] = 0U;
        __Vtemp_hd2b6c582__49[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h91d2575f__0, __Vtemp_hd2b6c582__49, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2524) {
            __Vtemp_ha73f49ce__0[0U] = __Vtemp_h91d2575f__0[0U];
            __Vtemp_ha73f49ce__0[1U] = __Vtemp_h91d2575f__0[1U];
            __Vtemp_ha73f49ce__0[2U] = __Vtemp_h91d2575f__0[2U];
            __Vtemp_ha73f49ce__0[3U] = __Vtemp_h91d2575f__0[3U];
        } else {
            __Vtemp_ha73f49ce__0[0U] = 0U;
            __Vtemp_ha73f49ce__0[1U] = 0U;
            __Vtemp_ha73f49ce__0[2U] = 0U;
            __Vtemp_ha73f49ce__0[3U] = 0U;
        }
        bufp->chgWData(oldp+5887,(__Vtemp_ha73f49ce__0),128);
        bufp->chgBit(oldp+5891,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2521) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___same_cycle_resp_T_2))));
        __Vtemp_h9f2e61d5__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h9f2e61d5__0[1U] = 0U;
        __Vtemp_h9f2e61d5__0[2U] = 0U;
        __Vtemp_h9f2e61d5__0[3U] = 0U;
        __Vtemp_h9f2e61d5__0[4U] = 0U;
        __Vtemp_h9f2e61d5__0[5U] = 0U;
        __Vtemp_h9f2e61d5__0[6U] = 0U;
        __Vtemp_h9f2e61d5__0[7U] = 0U;
        __Vtemp_h9f2e61d5__0[8U] = 0U;
        __Vtemp_h9f2e61d5__0[9U] = 0U;
        __Vtemp_h9f2e61d5__0[0xaU] = 0U;
        __Vtemp_h9f2e61d5__0[0xbU] = 0U;
        __Vtemp_h9f2e61d5__0[0xcU] = 0U;
        __Vtemp_h9f2e61d5__0[0xdU] = 0U;
        __Vtemp_h9f2e61d5__0[0xeU] = 0U;
        __Vtemp_h9f2e61d5__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hfce6d997__0, __Vtemp_h9f2e61d5__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2524) {
            __Vtemp_ha30ba96f__0[0U] = __Vtemp_hfce6d997__0[0U];
            __Vtemp_ha30ba96f__0[1U] = __Vtemp_hfce6d997__0[1U];
            __Vtemp_ha30ba96f__0[2U] = __Vtemp_hfce6d997__0[2U];
            __Vtemp_ha30ba96f__0[3U] = __Vtemp_hfce6d997__0[3U];
            __Vtemp_ha30ba96f__0[4U] = __Vtemp_hfce6d997__0[4U];
            __Vtemp_ha30ba96f__0[5U] = __Vtemp_hfce6d997__0[5U];
            __Vtemp_ha30ba96f__0[6U] = __Vtemp_hfce6d997__0[6U];
            __Vtemp_ha30ba96f__0[7U] = __Vtemp_hfce6d997__0[7U];
            __Vtemp_ha30ba96f__0[8U] = __Vtemp_hfce6d997__0[8U];
            __Vtemp_ha30ba96f__0[9U] = __Vtemp_hfce6d997__0[9U];
            __Vtemp_ha30ba96f__0[0xaU] = __Vtemp_hfce6d997__0[0xaU];
            __Vtemp_ha30ba96f__0[0xbU] = __Vtemp_hfce6d997__0[0xbU];
            __Vtemp_ha30ba96f__0[0xcU] = __Vtemp_hfce6d997__0[0xcU];
            __Vtemp_ha30ba96f__0[0xdU] = __Vtemp_hfce6d997__0[0xdU];
            __Vtemp_ha30ba96f__0[0xeU] = __Vtemp_hfce6d997__0[0xeU];
            __Vtemp_ha30ba96f__0[0xfU] = __Vtemp_hfce6d997__0[0xfU];
        } else {
            __Vtemp_ha30ba96f__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_ha30ba96f__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_ha30ba96f__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_ha30ba96f__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_ha30ba96f__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_ha30ba96f__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_ha30ba96f__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_ha30ba96f__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_ha30ba96f__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_ha30ba96f__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_ha30ba96f__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_ha30ba96f__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_ha30ba96f__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_ha30ba96f__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_ha30ba96f__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_ha30ba96f__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5892,(__Vtemp_ha30ba96f__0),512);
        __Vtemp_h240ca687__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_h240ca687__0[1U] = 0U;
        __Vtemp_h240ca687__0[2U] = 0U;
        __Vtemp_h240ca687__0[3U] = 0U;
        __Vtemp_h240ca687__0[4U] = 0U;
        __Vtemp_h240ca687__0[5U] = 0U;
        __Vtemp_h240ca687__0[6U] = 0U;
        __Vtemp_h240ca687__0[7U] = 0U;
        __Vtemp_h240ca687__0[8U] = 0U;
        __Vtemp_h240ca687__0[9U] = 0U;
        __Vtemp_h240ca687__0[0xaU] = 0U;
        __Vtemp_h240ca687__0[0xbU] = 0U;
        __Vtemp_h240ca687__0[0xcU] = 0U;
        __Vtemp_h240ca687__0[0xdU] = 0U;
        __Vtemp_h240ca687__0[0xeU] = 0U;
        __Vtemp_h240ca687__0[0xfU] = 0U;
        __Vtemp_h240ca687__0[0x10U] = 0U;
        __Vtemp_h240ca687__0[0x11U] = 0U;
        __Vtemp_h240ca687__0[0x12U] = 0U;
        __Vtemp_h240ca687__0[0x13U] = 0U;
        __Vtemp_h240ca687__0[0x14U] = 0U;
        __Vtemp_h240ca687__0[0x15U] = 0U;
        __Vtemp_h240ca687__0[0x16U] = 0U;
        __Vtemp_h240ca687__0[0x17U] = 0U;
        __Vtemp_h240ca687__0[0x18U] = 0U;
        __Vtemp_h240ca687__0[0x19U] = 0U;
        __Vtemp_h240ca687__0[0x1aU] = 0U;
        __Vtemp_h240ca687__0[0x1bU] = 0U;
        __Vtemp_h240ca687__0[0x1cU] = 0U;
        __Vtemp_h240ca687__0[0x1dU] = 0U;
        __Vtemp_h240ca687__0[0x1eU] = 0U;
        __Vtemp_h240ca687__0[0x1fU] = 0U;
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_hf71ec090__0, __Vtemp_h240ca687__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2524) {
            __Vtemp_h01b038d4__0[0U] = __Vtemp_hf71ec090__0[0U];
            __Vtemp_h01b038d4__0[1U] = __Vtemp_hf71ec090__0[1U];
            __Vtemp_h01b038d4__0[2U] = __Vtemp_hf71ec090__0[2U];
            __Vtemp_h01b038d4__0[3U] = __Vtemp_hf71ec090__0[3U];
            __Vtemp_h01b038d4__0[4U] = __Vtemp_hf71ec090__0[4U];
            __Vtemp_h01b038d4__0[5U] = __Vtemp_hf71ec090__0[5U];
            __Vtemp_h01b038d4__0[6U] = __Vtemp_hf71ec090__0[6U];
            __Vtemp_h01b038d4__0[7U] = __Vtemp_hf71ec090__0[7U];
            __Vtemp_h01b038d4__0[8U] = __Vtemp_hf71ec090__0[8U];
            __Vtemp_h01b038d4__0[9U] = __Vtemp_hf71ec090__0[9U];
            __Vtemp_h01b038d4__0[0xaU] = __Vtemp_hf71ec090__0[0xaU];
            __Vtemp_h01b038d4__0[0xbU] = __Vtemp_hf71ec090__0[0xbU];
            __Vtemp_h01b038d4__0[0xcU] = __Vtemp_hf71ec090__0[0xcU];
            __Vtemp_h01b038d4__0[0xdU] = __Vtemp_hf71ec090__0[0xdU];
            __Vtemp_h01b038d4__0[0xeU] = __Vtemp_hf71ec090__0[0xeU];
            __Vtemp_h01b038d4__0[0xfU] = __Vtemp_hf71ec090__0[0xfU];
            __Vtemp_h01b038d4__0[0x10U] = __Vtemp_hf71ec090__0[0x10U];
            __Vtemp_h01b038d4__0[0x11U] = __Vtemp_hf71ec090__0[0x11U];
            __Vtemp_h01b038d4__0[0x12U] = __Vtemp_hf71ec090__0[0x12U];
            __Vtemp_h01b038d4__0[0x13U] = __Vtemp_hf71ec090__0[0x13U];
            __Vtemp_h01b038d4__0[0x14U] = __Vtemp_hf71ec090__0[0x14U];
            __Vtemp_h01b038d4__0[0x15U] = __Vtemp_hf71ec090__0[0x15U];
            __Vtemp_h01b038d4__0[0x16U] = __Vtemp_hf71ec090__0[0x16U];
            __Vtemp_h01b038d4__0[0x17U] = __Vtemp_hf71ec090__0[0x17U];
            __Vtemp_h01b038d4__0[0x18U] = __Vtemp_hf71ec090__0[0x18U];
            __Vtemp_h01b038d4__0[0x19U] = __Vtemp_hf71ec090__0[0x19U];
            __Vtemp_h01b038d4__0[0x1aU] = __Vtemp_hf71ec090__0[0x1aU];
            __Vtemp_h01b038d4__0[0x1bU] = __Vtemp_hf71ec090__0[0x1bU];
            __Vtemp_h01b038d4__0[0x1cU] = __Vtemp_hf71ec090__0[0x1cU];
            __Vtemp_h01b038d4__0[0x1dU] = __Vtemp_hf71ec090__0[0x1dU];
            __Vtemp_h01b038d4__0[0x1eU] = __Vtemp_hf71ec090__0[0x1eU];
            __Vtemp_h01b038d4__0[0x1fU] = __Vtemp_hf71ec090__0[0x1fU];
        } else {
            __Vtemp_h01b038d4__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_h01b038d4__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_h01b038d4__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_h01b038d4__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_h01b038d4__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_h01b038d4__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_h01b038d4__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_h01b038d4__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_h01b038d4__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_h01b038d4__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_h01b038d4__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_h01b038d4__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_h01b038d4__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_h01b038d4__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_h01b038d4__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_h01b038d4__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_h01b038d4__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_h01b038d4__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_h01b038d4__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_h01b038d4__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_h01b038d4__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_h01b038d4__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_h01b038d4__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_h01b038d4__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_h01b038d4__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_h01b038d4__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_h01b038d4__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_h01b038d4__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_h01b038d4__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_h01b038d4__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_h01b038d4__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_h01b038d4__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+5908,(__Vtemp_h01b038d4__0),1024);
        bufp->chgQData(oldp+5940,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2524)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+5942,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2527)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+5944,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2524) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                                    == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                 >> 1U))))));
        __Vtemp_ha134a33e__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_ha134a33e__0[1U] = 0U;
        __Vtemp_ha134a33e__0[2U] = 0U;
        __Vtemp_ha134a33e__0[3U] = 0U;
        __Vtemp_ha134a33e__0[4U] = 0U;
        __Vtemp_ha134a33e__0[5U] = 0U;
        __Vtemp_ha134a33e__0[6U] = 0U;
        __Vtemp_ha134a33e__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_he1718b0e__0, __Vtemp_ha134a33e__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2527) {
            __Vtemp_hafccb777__0[0U] = __Vtemp_he1718b0e__0[0U];
            __Vtemp_hafccb777__0[1U] = __Vtemp_he1718b0e__0[1U];
            __Vtemp_hafccb777__0[2U] = __Vtemp_he1718b0e__0[2U];
            __Vtemp_hafccb777__0[3U] = __Vtemp_he1718b0e__0[3U];
            __Vtemp_hafccb777__0[4U] = __Vtemp_he1718b0e__0[4U];
            __Vtemp_hafccb777__0[5U] = __Vtemp_he1718b0e__0[5U];
            __Vtemp_hafccb777__0[6U] = __Vtemp_he1718b0e__0[6U];
            __Vtemp_hafccb777__0[7U] = __Vtemp_he1718b0e__0[7U];
        } else {
            __Vtemp_hafccb777__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_hafccb777__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_hafccb777__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_hafccb777__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_hafccb777__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_hafccb777__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_hafccb777__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_hafccb777__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+5945,(__Vtemp_hafccb777__0),256);
        __Vtemp_h90676411__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_h90676411__0[1U] = 0U;
        __Vtemp_h90676411__0[2U] = 0U;
        __Vtemp_h90676411__0[3U] = 0U;
        __Vtemp_h90676411__0[4U] = 0U;
        __Vtemp_h90676411__0[5U] = 0U;
        __Vtemp_h90676411__0[6U] = 0U;
        __Vtemp_h90676411__0[7U] = 0U;
        __Vtemp_h90676411__0[8U] = 0U;
        __Vtemp_h90676411__0[9U] = 0U;
        __Vtemp_h90676411__0[0xaU] = 0U;
        __Vtemp_h90676411__0[0xbU] = 0U;
        __Vtemp_h90676411__0[0xcU] = 0U;
        __Vtemp_h90676411__0[0xdU] = 0U;
        __Vtemp_h90676411__0[0xeU] = 0U;
        __Vtemp_h90676411__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h08213693__0, __Vtemp_h90676411__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2527) {
            __Vtemp_h25e26205__0[0U] = __Vtemp_h08213693__0[0U];
            __Vtemp_h25e26205__0[1U] = __Vtemp_h08213693__0[1U];
            __Vtemp_h25e26205__0[2U] = __Vtemp_h08213693__0[2U];
            __Vtemp_h25e26205__0[3U] = __Vtemp_h08213693__0[3U];
            __Vtemp_h25e26205__0[4U] = __Vtemp_h08213693__0[4U];
            __Vtemp_h25e26205__0[5U] = __Vtemp_h08213693__0[5U];
            __Vtemp_h25e26205__0[6U] = __Vtemp_h08213693__0[6U];
            __Vtemp_h25e26205__0[7U] = __Vtemp_h08213693__0[7U];
            __Vtemp_h25e26205__0[8U] = __Vtemp_h08213693__0[8U];
            __Vtemp_h25e26205__0[9U] = __Vtemp_h08213693__0[9U];
            __Vtemp_h25e26205__0[0xaU] = __Vtemp_h08213693__0[0xaU];
            __Vtemp_h25e26205__0[0xbU] = __Vtemp_h08213693__0[0xbU];
            __Vtemp_h25e26205__0[0xcU] = __Vtemp_h08213693__0[0xcU];
            __Vtemp_h25e26205__0[0xdU] = __Vtemp_h08213693__0[0xdU];
            __Vtemp_h25e26205__0[0xeU] = __Vtemp_h08213693__0[0xeU];
            __Vtemp_h25e26205__0[0xfU] = __Vtemp_h08213693__0[0xfU];
        } else {
            __Vtemp_h25e26205__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h25e26205__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h25e26205__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h25e26205__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h25e26205__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h25e26205__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h25e26205__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h25e26205__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h25e26205__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h25e26205__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h25e26205__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h25e26205__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h25e26205__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h25e26205__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h25e26205__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h25e26205__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+5953,(__Vtemp_h25e26205__0),512);
        bufp->chgBit(oldp+5969,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_6) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5970,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_5) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5971,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_4) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5972,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_3) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5973,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_2) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5974,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_1) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5975,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5976,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__maybe_full) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT___do_enq_T))));
        bufp->chgBit(oldp+5977,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___T_1216) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source)))));
        bufp->chgBit(oldp+5978,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_ready) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_valid)))));
        bufp->chgBit(oldp+5979,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last_MPORT_data))));
        bufp->chgBit(oldp+5980,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_6) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5981,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_5) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5982,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_4) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5983,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_3) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5984,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_2) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5985,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_1) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5986,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write) 
                                 != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
        bufp->chgBit(oldp+5987,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT___do_deq_T))));
        bufp->chgBit(oldp+5988,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___T_1216) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source)))));
        bufp->chgBit(oldp+5989,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__maybe_full) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_ready) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_valid)))));
        bufp->chgBit(oldp+5990,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__count) 
                                          & (~ (1U 
                                                & (((IData)(7U) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_size)) 
                                                   >> 2U))))))));
        bufp->chgIData(oldp+5991,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_masked_enable_0)
                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1_auto_in_d_bits_data
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_rdata_0)),32);
        bufp->chgSData(oldp+5992,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT___T_822)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_source)))
                                    : 0U)),16);
        bufp->chgBit(oldp+5993,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_valid) 
                                  & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter_1))) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source)))));
        bufp->chgCData(oldp+5994,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_sizes 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        bufp->chgQData(oldp+5995,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT___T_822)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgQData(oldp+5997,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT___T_822)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_sizes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgCData(oldp+5999,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_sizes_1 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        bufp->chgQData(oldp+6000,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2524)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                    : 0ULL)),64);
        bufp->chgQData(oldp+6002,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2527)
                                    ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+6004,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2524) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
        __Vtemp_h294c62e4__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h294c62e4__0[1U] = 0U;
        __Vtemp_h294c62e4__0[2U] = 0U;
        __Vtemp_h294c62e4__0[3U] = 0U;
        __Vtemp_h294c62e4__0[4U] = 0U;
        __Vtemp_h294c62e4__0[5U] = 0U;
        __Vtemp_h294c62e4__0[6U] = 0U;
        __Vtemp_h294c62e4__0[7U] = 0U;
        VL_SHIFTL_WWI(256,256,8, __Vtemp_h18cec2ad__0, __Vtemp_h294c62e4__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2527) {
            __Vtemp_hbef894ad__0[0U] = __Vtemp_h18cec2ad__0[0U];
            __Vtemp_hbef894ad__0[1U] = __Vtemp_h18cec2ad__0[1U];
            __Vtemp_hbef894ad__0[2U] = __Vtemp_h18cec2ad__0[2U];
            __Vtemp_hbef894ad__0[3U] = __Vtemp_h18cec2ad__0[3U];
            __Vtemp_hbef894ad__0[4U] = __Vtemp_h18cec2ad__0[4U];
            __Vtemp_hbef894ad__0[5U] = __Vtemp_h18cec2ad__0[5U];
            __Vtemp_hbef894ad__0[6U] = __Vtemp_h18cec2ad__0[6U];
            __Vtemp_hbef894ad__0[7U] = __Vtemp_h18cec2ad__0[7U];
        } else {
            __Vtemp_hbef894ad__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
            __Vtemp_hbef894ad__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
            __Vtemp_hbef894ad__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
            __Vtemp_hbef894ad__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
            __Vtemp_hbef894ad__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
            __Vtemp_hbef894ad__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
            __Vtemp_hbef894ad__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
            __Vtemp_hbef894ad__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
        }
        bufp->chgWData(oldp+6005,(__Vtemp_hbef894ad__0),256);
        __Vtemp_hd7220b3f__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_hd7220b3f__0[1U] = 0U;
        __Vtemp_hd7220b3f__0[2U] = 0U;
        __Vtemp_hd7220b3f__0[3U] = 0U;
        __Vtemp_hd7220b3f__0[4U] = 0U;
        __Vtemp_hd7220b3f__0[5U] = 0U;
        __Vtemp_hd7220b3f__0[6U] = 0U;
        __Vtemp_hd7220b3f__0[7U] = 0U;
        __Vtemp_hd7220b3f__0[8U] = 0U;
        __Vtemp_hd7220b3f__0[9U] = 0U;
        __Vtemp_hd7220b3f__0[0xaU] = 0U;
        __Vtemp_hd7220b3f__0[0xbU] = 0U;
        __Vtemp_hd7220b3f__0[0xcU] = 0U;
        __Vtemp_hd7220b3f__0[0xdU] = 0U;
        __Vtemp_hd7220b3f__0[0xeU] = 0U;
        __Vtemp_hd7220b3f__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hbc977ad0__0, __Vtemp_hd7220b3f__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2527) {
            __Vtemp_h7c6e251d__0[0U] = __Vtemp_hbc977ad0__0[0U];
            __Vtemp_h7c6e251d__0[1U] = __Vtemp_hbc977ad0__0[1U];
            __Vtemp_h7c6e251d__0[2U] = __Vtemp_hbc977ad0__0[2U];
            __Vtemp_h7c6e251d__0[3U] = __Vtemp_hbc977ad0__0[3U];
            __Vtemp_h7c6e251d__0[4U] = __Vtemp_hbc977ad0__0[4U];
            __Vtemp_h7c6e251d__0[5U] = __Vtemp_hbc977ad0__0[5U];
            __Vtemp_h7c6e251d__0[6U] = __Vtemp_hbc977ad0__0[6U];
            __Vtemp_h7c6e251d__0[7U] = __Vtemp_hbc977ad0__0[7U];
            __Vtemp_h7c6e251d__0[8U] = __Vtemp_hbc977ad0__0[8U];
            __Vtemp_h7c6e251d__0[9U] = __Vtemp_hbc977ad0__0[9U];
            __Vtemp_h7c6e251d__0[0xaU] = __Vtemp_hbc977ad0__0[0xaU];
            __Vtemp_h7c6e251d__0[0xbU] = __Vtemp_hbc977ad0__0[0xbU];
            __Vtemp_h7c6e251d__0[0xcU] = __Vtemp_hbc977ad0__0[0xcU];
            __Vtemp_h7c6e251d__0[0xdU] = __Vtemp_hbc977ad0__0[0xdU];
            __Vtemp_h7c6e251d__0[0xeU] = __Vtemp_hbc977ad0__0[0xeU];
            __Vtemp_h7c6e251d__0[0xfU] = __Vtemp_hbc977ad0__0[0xfU];
        } else {
            __Vtemp_h7c6e251d__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h7c6e251d__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h7c6e251d__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h7c6e251d__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h7c6e251d__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h7c6e251d__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h7c6e251d__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h7c6e251d__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h7c6e251d__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h7c6e251d__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h7c6e251d__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h7c6e251d__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h7c6e251d__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h7c6e251d__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h7c6e251d__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h7c6e251d__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+6013,(__Vtemp_h7c6e251d__0),512);
        bufp->chgBit(oldp+6029,((1U & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                        >> 2U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_count)))));
        bufp->chgBit(oldp+6030,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2249) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source)))));
        bufp->chgBit(oldp+6031,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2525) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source)))));
        bufp->chgCData(oldp+6032,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__readys_mask)) 
                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__readys_filter_lo))),2);
        bufp->chgCData(oldp+6033,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__earlyWinner_1)
                                    ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_opdata_1)
                                        ? (0xfU & (~ 
                                                   (0xfU 
                                                    & (((IData)(0x3fU) 
                                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_size)) 
                                                       >> 2U))))
                                        : 0U) : 0U)),4);
        bufp->chgCData(oldp+6034,((0xfU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__earlyWinner_0)
                                             ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_0)
                                             : 0U) 
                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__earlyWinner_1)
                                               ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_opdata_1)
                                                   ? 
                                                  (~ 
                                                   (0xfU 
                                                    & (((IData)(0x3fU) 
                                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_size)) 
                                                       >> 2U)))
                                                   : 0U)
                                               : 0U)))),4);
        bufp->chgBit(oldp+6035,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsLeft))
                                        ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT___readys_readys_T_2))
                                        : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__state_0)))));
        bufp->chgBit(oldp+6036,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsLeft))
                                        ? (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT___readys_readys_T_2) 
                                              >> 1U))
                                        : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__state_1)))));
        bufp->chgSData(oldp+6037,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___T_822)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                    : 0U)),16);
        bufp->chgBit(oldp+6038,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_valid) 
                                  & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1))) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___same_cycle_resp_T_2))));
        bufp->chgCData(oldp+6039,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        bufp->chgQData(oldp+6040,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___T_822)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgQData(oldp+6042,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___T_822)
                                    ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_sizes_set_interm)) 
                                       << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                           << 2U)) : 0ULL)),64);
        bufp->chgCData(oldp+6044,((0xfU & (IData)((7ULL 
                                                   & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes_1 
                                                       >> 
                                                       ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                        << 2U)) 
                                                      >> 1U))))),4);
        bufp->chgBit(oldp+6045,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_valid) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT___in_awready_T))));
        bufp->chgCData(oldp+6046,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__maybe_full)
                                            ? vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_id
                                           [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))),4);
        bufp->chgQData(oldp+6047,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data
                                   [0U] : vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data_MPORT_data)),64);
        bufp->chgCData(oldp+6049,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb
                                   [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb_MPORT_data))),8);
        bufp->chgCData(oldp+6050,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__maybe_full)
                                            ? vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_id
                                           [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))),4);
        bufp->chgBit(oldp+6051,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last_MPORT_data))));
        bufp->chgSData(oldp+6052,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter))
                                    ? ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__wbeats_valid)
                                        ? 1U : 0U) : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter))),9);
        bufp->chgBit(oldp+6053,((1U == ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter))
                                         ? ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__wbeats_valid)
                                             ? 1U : 0U)
                                         : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter)))));
        bufp->chgBit(oldp+6054,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__maybe_full) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_ready) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq_io_enq_valid)))));
        bufp->chgBit(oldp+6055,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__maybe_full) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_ready) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_valid)))));
        bufp->chgBit(oldp+6056,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq_io_deq_ready) 
                                    & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq_io_deq_valid)))));
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[4U])) {
        bufp->chgBit(oldp+6057,((1U & (IData)((vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__data 
                                               >> 0x3fU)))));
        bufp->chgCData(oldp+6058,(vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__cmd),8);
        bufp->chgQData(oldp+6059,(vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__data),64);
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[5U])) {
        bufp->chgBit(oldp+6061,((1U & (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr) 
                                        >> 4U) | ((~ 
                                                   ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lcr) 
                                                    >> 6U)) 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__stx_o_tmp))))));
        bufp->chgBit(oldp+6062,(((1U != (IData)(vlSelf->ysyxSoCFull__DOT__kdb__DOT__state)) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__kdb__DOT__clk_div))));
        bufp->chgBit(oldp+6063,(vlSelf->ysyxSoCFull__DOT__asic__DOT__lps2__DOT__mps2_ps2_dat));
        bufp->chgBit(oldp+6064,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_e_valid));
        bufp->chgBit(oldp+6065,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_valid));
        bufp->chgBit(oldp+6066,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_valid));
        bufp->chgBit(oldp+6067,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_valid));
        bufp->chgBit(oldp+6068,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_valid));
        bufp->chgBit(oldp+6069,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0)))));
        bufp->chgBit(oldp+6070,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6071,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6072,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2));
        bufp->chgCData(oldp+6073,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray_io_q),4);
        bufp->chgBit(oldp+6074,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6075,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_ridx_bin),4);
        bufp->chgBit(oldp+6076,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6077,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6078,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6079,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6080,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6081,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6082,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6083,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6084,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6085,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6086,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6087,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6088,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6089,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6090,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6091,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6092,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgCData(oldp+6093,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray_io_q),4);
        bufp->chgBit(oldp+6094,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6095,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_ridx_bin),4);
        bufp->chgBit(oldp+6096,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6097,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6098,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6099,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6100,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6101,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6102,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6103,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6104,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6105,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6106,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6107,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6108,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6109,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6110,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6111,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6112,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgCData(oldp+6113,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray_io_q),4);
        bufp->chgBit(oldp+6114,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6115,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_ridx_bin),4);
        bufp->chgBit(oldp+6116,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6117,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6118,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6119,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6120,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6121,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6122,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6123,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6124,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6125,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6126,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6127,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6128,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6129,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6130,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6131,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6132,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgCData(oldp+6133,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray_io_q),4);
        bufp->chgBit(oldp+6134,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6135,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_ridx_bin),4);
        bufp->chgBit(oldp+6136,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6137,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6138,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6139,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6140,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6141,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6142,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6143,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6144,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6145,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6146,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6147,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6148,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6149,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6150,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6151,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6152,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgCData(oldp+6153,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray_io_q),4);
        bufp->chgBit(oldp+6154,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6155,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_ridx_bin),4);
        bufp->chgBit(oldp+6156,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6157,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6158,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6159,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6160,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6161,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6162,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6163,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6164,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6165,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6166,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6167,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6168,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6169,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6170,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6171,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6172,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6173,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6174,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6175,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6176,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6177,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6178,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6179,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6180,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6181,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr) 
                                          >> 1U)))));
        bufp->chgBit(oldp+6182,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr))));
        bufp->chgBit(oldp+6183,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__interrupt));
        bufp->chgBit(oldp+6184,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr) 
                                       >> 1U))));
        bufp->chgBit(oldp+6185,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__enable));
        bufp->chgBit(oldp+6186,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__srx_pad));
        bufp->chgCData(oldp+6187,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ier),4);
        bufp->chgCData(oldp+6188,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__iir),4);
        bufp->chgCData(oldp+6189,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__fcr),2);
        bufp->chgCData(oldp+6190,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr),5);
        bufp->chgCData(oldp+6191,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lcr),8);
        bufp->chgCData(oldp+6192,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msr),8);
        bufp->chgSData(oldp+6193,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__dl),16);
        bufp->chgCData(oldp+6194,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__scratch),8);
        bufp->chgBit(oldp+6195,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__start_dlc));
        bufp->chgBit(oldp+6196,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr_mask_d));
        bufp->chgBit(oldp+6197,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msi_reset));
        bufp->chgSData(oldp+6198,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__dlc),16);
        bufp->chgCData(oldp+6199,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__trigger_level),4);
        bufp->chgBit(oldp+6200,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rx_reset));
        bufp->chgBit(oldp+6201,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tx_reset));
        bufp->chgBit(oldp+6202,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lcr) 
                                       >> 7U))));
        bufp->chgBit(oldp+6203,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr) 
                                       >> 4U))));
        bufp->chgBit(oldp+6204,((IData)((0x10U != (0x12U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr))))));
        bufp->chgBit(oldp+6205,((IData)((0x11U == (0x11U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr))))));
        bufp->chgBit(oldp+6206,((IData)((0x14U == (0x14U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr))))));
        bufp->chgBit(oldp+6207,((IData)((0x18U == (0x18U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr))))));
        bufp->chgCData(oldp+6208,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7r) 
                                    << 7U) | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6r) 
                                               << 6U) 
                                              | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5r) 
                                                  << 5U) 
                                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4r) 
                                                     << 4U) 
                                                    | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3r) 
                                                        << 3U) 
                                                       | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2r) 
                                                           << 2U) 
                                                          | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1r) 
                                                              << 1U) 
                                                             | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0r))))))))),8);
        bufp->chgBit(oldp+6209,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0));
        bufp->chgBit(oldp+6210,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_overrun));
        bufp->chgBit(oldp+6211,((1U & ((IData)(vlSelf->__VdfgTmp_ha17ae98a__0) 
                                       >> 1U))));
        bufp->chgBit(oldp+6212,((1U & (IData)(vlSelf->__VdfgTmp_ha17ae98a__0))));
        bufp->chgBit(oldp+6213,((1U & ((IData)(vlSelf->__VdfgTmp_ha17ae98a__0) 
                                       >> 2U))));
        bufp->chgBit(oldp+6214,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5));
        bufp->chgBit(oldp+6215,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6));
        bufp->chgBit(oldp+6216,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7));
        bufp->chgBit(oldp+6217,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0r));
        bufp->chgBit(oldp+6218,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1r));
        bufp->chgBit(oldp+6219,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2r));
        bufp->chgBit(oldp+6220,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3r));
        bufp->chgBit(oldp+6221,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4r));
        bufp->chgBit(oldp+6222,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5r));
        bufp->chgBit(oldp+6223,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6r));
        bufp->chgBit(oldp+6224,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7r));
        bufp->chgBit(oldp+6225,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int));
        bufp->chgBit(oldp+6226,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int));
        bufp->chgBit(oldp+6227,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int));
        bufp->chgBit(oldp+6228,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int));
        bufp->chgBit(oldp+6229,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int));
        bufp->chgBit(oldp+6230,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tf_push));
        bufp->chgBit(oldp+6231,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_pop));
        bufp->chgBit(oldp+6232,((0U != (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                        [0U] | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                [1U] 
                                                | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                   [2U] 
                                                   | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                      [3U] 
                                                      | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                         [4U] 
                                                         | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                            [5U] 
                                                            | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                               [6U] 
                                                               | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                  [7U] 
                                                                  | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                     [8U] 
                                                                     | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                        [9U] 
                                                                        | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                           [0xaU] 
                                                                           | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                              [0xbU] 
                                                                              | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                                [0xcU] 
                                                                                | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                                [0xdU] 
                                                                                | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                                [0xeU] 
                                                                                | vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                                [0xfU]))))))))))))))))));
        bufp->chgBit(oldp+6233,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_push_pulse));
        bufp->chgCData(oldp+6234,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_count),5);
        bufp->chgCData(oldp+6235,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tf_count),5);
        bufp->chgCData(oldp+6236,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tstate),3);
        bufp->chgCData(oldp+6237,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rstate),4);
        bufp->chgSData(oldp+6238,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__counter_t),10);
        bufp->chgBit(oldp+6239,((1U & (~ (IData)((0U 
                                                  != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_cnt)))))));
        bufp->chgCData(oldp+6240,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_cnt),8);
        bufp->chgCData(oldp+6241,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value),8);
        bufp->chgBit(oldp+6242,(((~ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lcr) 
                                     >> 6U)) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__stx_o_tmp))));
        bufp->chgBit(oldp+6243,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__serial_in));
        bufp->chgCData(oldp+6244,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__delayed_modem_signals),4);
        bufp->chgBit(oldp+6245,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0_d));
        bufp->chgBit(oldp+6246,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1_d));
        bufp->chgBit(oldp+6247,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2_d));
        bufp->chgBit(oldp+6248,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3_d));
        bufp->chgBit(oldp+6249,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4_d));
        bufp->chgBit(oldp+6250,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5_d));
        bufp->chgBit(oldp+6251,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6_d));
        bufp->chgBit(oldp+6252,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7_d));
        bufp->chgBit(oldp+6253,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_d));
        bufp->chgBit(oldp+6254,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int_d));
        bufp->chgBit(oldp+6255,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_d));
        bufp->chgBit(oldp+6256,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_d));
        bufp->chgBit(oldp+6257,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_d));
        bufp->chgBit(oldp+6258,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_d)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int))));
        bufp->chgBit(oldp+6259,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int_d)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int))));
        bufp->chgBit(oldp+6260,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_d)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int))));
        bufp->chgBit(oldp+6261,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_d)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int))));
        bufp->chgBit(oldp+6262,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_d)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int))));
        bufp->chgBit(oldp+6263,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_pnd));
        bufp->chgBit(oldp+6264,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_pnd));
        bufp->chgBit(oldp+6265,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int_pnd));
        bufp->chgBit(oldp+6266,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_pnd));
        bufp->chgBit(oldp+6267,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_pnd));
        bufp->chgBit(oldp+6268,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__i_uart_sync_flops__DOT__flop_0));
        bufp->chgCData(oldp+6269,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16),4);
        bufp->chgCData(oldp+6270,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rbit_counter),3);
        bufp->chgCData(oldp+6271,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rshift),8);
        bufp->chgBit(oldp+6272,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity));
        bufp->chgBit(oldp+6273,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity_error));
        bufp->chgBit(oldp+6274,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rframing_error));
        bufp->chgBit(oldp+6275,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rbit_in));
        bufp->chgBit(oldp+6276,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity_xor));
        bufp->chgCData(oldp+6277,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__counter_b),8);
        bufp->chgBit(oldp+6278,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_push_q));
        bufp->chgSData(oldp+6279,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_data_in),11);
        bufp->chgBit(oldp+6280,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_push));
        bufp->chgBit(oldp+6281,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__counter_b))));
        bufp->chgBit(oldp+6282,((7U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16))));
        bufp->chgBit(oldp+6283,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16))));
        bufp->chgBit(oldp+6284,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16))));
        bufp->chgCData(oldp+6285,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16) 
                                           - (IData)(1U)))),4);
        bufp->chgSData(oldp+6286,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value),10);
        bufp->chgCData(oldp+6287,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value) 
                                            >> 2U))),8);
        bufp->chgCData(oldp+6288,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[0]),3);
        bufp->chgCData(oldp+6289,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[1]),3);
        bufp->chgCData(oldp+6290,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[2]),3);
        bufp->chgCData(oldp+6291,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[3]),3);
        bufp->chgCData(oldp+6292,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[4]),3);
        bufp->chgCData(oldp+6293,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[5]),3);
        bufp->chgCData(oldp+6294,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[6]),3);
        bufp->chgCData(oldp+6295,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[7]),3);
        bufp->chgCData(oldp+6296,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[8]),3);
        bufp->chgCData(oldp+6297,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[9]),3);
        bufp->chgCData(oldp+6298,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[10]),3);
        bufp->chgCData(oldp+6299,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[11]),3);
        bufp->chgCData(oldp+6300,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[12]),3);
        bufp->chgCData(oldp+6301,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[13]),3);
        bufp->chgCData(oldp+6302,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[14]),3);
        bufp->chgCData(oldp+6303,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[15]),3);
        bufp->chgCData(oldp+6304,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__top),4);
        bufp->chgCData(oldp+6305,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__bottom),4);
        bufp->chgCData(oldp+6306,((0xfU & ((IData)(1U) 
                                           + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__top)))),4);
        bufp->chgCData(oldp+6307,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [0U]),3);
        bufp->chgCData(oldp+6308,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [1U]),3);
        bufp->chgCData(oldp+6309,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [2U]),3);
        bufp->chgCData(oldp+6310,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [3U]),3);
        bufp->chgCData(oldp+6311,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [4U]),3);
        bufp->chgCData(oldp+6312,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [5U]),3);
        bufp->chgCData(oldp+6313,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [6U]),3);
        bufp->chgCData(oldp+6314,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [7U]),3);
        bufp->chgCData(oldp+6315,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [8U]),3);
        bufp->chgCData(oldp+6316,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [9U]),3);
        bufp->chgCData(oldp+6317,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [0xaU]),3);
        bufp->chgCData(oldp+6318,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [0xbU]),3);
        bufp->chgCData(oldp+6319,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [0xcU]),3);
        bufp->chgCData(oldp+6320,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [0xdU]),3);
        bufp->chgCData(oldp+6321,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [0xeU]),3);
        bufp->chgCData(oldp+6322,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                  [0xfU]),3);
        bufp->chgCData(oldp+6323,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_data_in) 
                                            >> 3U))),8);
        bufp->chgCData(oldp+6324,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__counter),5);
        bufp->chgCData(oldp+6325,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__bit_counter),3);
        bufp->chgCData(oldp+6326,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__shift_out),7);
        bufp->chgBit(oldp+6327,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__stx_o_tmp));
        bufp->chgBit(oldp+6328,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__parity_xor));
        bufp->chgBit(oldp+6329,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_pop));
        bufp->chgBit(oldp+6330,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__bit_out));
        bufp->chgBit(oldp+6331,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_overrun));
        bufp->chgCData(oldp+6332,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__top),4);
        bufp->chgCData(oldp+6333,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__bottom),4);
        bufp->chgCData(oldp+6334,((0xfU & ((IData)(1U) 
                                           + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__top)))),4);
        bufp->chgBit(oldp+6335,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_e_valid));
        bufp->chgBit(oldp+6336,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_valid));
        bufp->chgBit(oldp+6337,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_valid));
        bufp->chgBit(oldp+6338,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_valid));
        bufp->chgBit(oldp+6339,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_valid));
        bufp->chgBit(oldp+6340,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0)))));
        bufp->chgBit(oldp+6341,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6342,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6343,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2));
        bufp->chgCData(oldp+6344,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray_io_q),4);
        bufp->chgBit(oldp+6345,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6346,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_ridx_bin),4);
        bufp->chgBit(oldp+6347,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6348,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6349,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6350,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6351,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6352,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6353,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6354,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6355,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6356,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6357,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6358,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6359,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6360,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6361,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6362,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6363,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgCData(oldp+6364,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray_io_q),4);
        bufp->chgBit(oldp+6365,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6366,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_ridx_bin),4);
        bufp->chgBit(oldp+6367,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6368,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6369,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6370,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6371,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6372,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6373,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6374,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6375,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6376,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6377,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6378,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6379,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6380,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6381,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6382,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6383,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgCData(oldp+6384,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray_io_q),4);
        bufp->chgBit(oldp+6385,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6386,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_ridx_bin),4);
        bufp->chgBit(oldp+6387,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6388,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6389,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6390,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6391,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6392,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6393,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6394,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6395,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6396,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6397,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6398,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6399,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6400,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6401,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6402,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6403,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgCData(oldp+6404,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray_io_q),4);
        bufp->chgBit(oldp+6405,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6406,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_ridx_bin),4);
        bufp->chgBit(oldp+6407,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6408,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6409,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6410,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6411,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6412,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6413,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6414,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6415,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6416,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6417,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6418,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6419,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6420,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6421,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6422,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6423,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgCData(oldp+6424,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray_io_q),4);
        bufp->chgBit(oldp+6425,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6426,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_ridx_bin),4);
        bufp->chgBit(oldp+6427,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6428,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6429,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6430,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6431,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6432,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6433,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6434,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6435,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6436,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6437,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6438,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6439,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6440,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6441,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6442,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6443,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6444,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6445,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6446,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6447,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6448,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6449,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__valid_reg));
        bufp->chgBit(oldp+6450,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6451,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgSData(oldp+6452,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__cnt),13);
        bufp->chgBit(oldp+6453,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__clk_div));
        bufp->chgCData(oldp+6454,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__state),2);
        bufp->chgCData(oldp+6455,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__dat),8);
        bufp->chgCData(oldp+6456,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__rec_dat),8);
        bufp->chgBit(oldp+6457,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__send_val));
        bufp->chgCData(oldp+6458,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__send_cnt),4);
        bufp->chgBit(oldp+6459,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__kdb__DOT__dat))));
        bufp->chgCData(oldp+6460,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__kdb_clk_sync),2);
        bufp->chgBit(oldp+6461,((IData)((2U == (IData)(vlSelf->ysyxSoCFull__DOT__kdb__DOT__kdb_clk_sync)))));
    }
    if (VL_UNLIKELY((vlSelf->__Vm_traceActivity[5U] 
                     | vlSelf->__Vm_traceActivity[0x12U]))) {
        bufp->chgBit(oldp+6462,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx) 
                                    != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray_io_q)))));
        bufp->chgBit(oldp+6463,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx) 
                                    != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray_io_q)))));
        bufp->chgBit(oldp+6464,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx) 
                                    != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray_io_q)))));
        bufp->chgBit(oldp+6465,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx) 
                                    != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray_io_q)))));
        bufp->chgBit(oldp+6466,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx) 
                                    != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray_io_q)))));
        bufp->chgBit(oldp+6467,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx) 
                                    != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray_io_q)))));
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[6U])) {
        bufp->chgCData(oldp+6468,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray),4);
        bufp->chgCData(oldp+6469,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray),4);
        bufp->chgCData(oldp+6470,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray),4);
        bufp->chgCData(oldp+6471,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray),4);
        bufp->chgCData(oldp+6472,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray),4);
        bufp->chgBit(oldp+6473,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_gray));
        bufp->chgBit(oldp+6474,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_gray));
        bufp->chgBit(oldp+6475,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0)))));
        bufp->chgBit(oldp+6476,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6477,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6478,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6479,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q_io_deq_ready));
        bufp->chgBit(oldp+6480,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q_io_deq_ready));
        bufp->chgBit(oldp+6481,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q_io_deq_ready));
        bufp->chgBit(oldp+6482,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q_io_deq_ready));
        bufp->chgBit(oldp+6483,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q_io_deq_ready));
        bufp->chgBit(oldp+6484,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source_io_enq_ready));
        bufp->chgBit(oldp+6485,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source_io_enq_ready));
        bufp->chgCData(oldp+6486,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                     << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                               << 2U)) 
                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                       << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
        bufp->chgBit(oldp+6487,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6488,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_widx_bin),4);
        bufp->chgCData(oldp+6489,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__index),3);
        bufp->chgBit(oldp+6490,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ready_reg));
        bufp->chgBit(oldp+6491,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6492,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6493,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6494,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6495,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6496,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6497,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6498,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6499,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6500,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6501,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6502,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6503,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6504,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6505,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6506,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgCData(oldp+6507,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                     << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                               << 2U)) 
                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                       << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
        bufp->chgBit(oldp+6508,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6509,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_widx_bin),4);
        bufp->chgCData(oldp+6510,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__index),3);
        bufp->chgBit(oldp+6511,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ready_reg));
        bufp->chgBit(oldp+6512,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6513,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6514,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6515,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6516,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6517,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6518,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6519,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6520,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6521,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6522,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6523,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6524,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6525,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6526,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6527,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgCData(oldp+6528,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                     << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                               << 2U)) 
                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                       << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
        bufp->chgBit(oldp+6529,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6530,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_widx_bin),4);
        bufp->chgCData(oldp+6531,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__index),3);
        bufp->chgBit(oldp+6532,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ready_reg));
        bufp->chgBit(oldp+6533,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6534,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6535,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6536,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6537,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6538,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6539,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6540,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6541,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6542,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6543,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6544,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6545,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6546,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6547,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6548,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgCData(oldp+6549,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                     << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                               << 2U)) 
                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                       << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
        bufp->chgBit(oldp+6550,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6551,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_widx_bin),4);
        bufp->chgCData(oldp+6552,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__index),3);
        bufp->chgBit(oldp+6553,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ready_reg));
        bufp->chgBit(oldp+6554,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6555,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6556,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6557,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6558,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6559,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6560,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6561,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6562,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6563,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6564,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6565,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6566,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6567,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6568,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6569,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgCData(oldp+6570,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                     << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                               << 2U)) 
                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                       << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
        bufp->chgBit(oldp+6571,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6572,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_widx_bin),4);
        bufp->chgCData(oldp+6573,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__index),3);
        bufp->chgBit(oldp+6574,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ready_reg));
        bufp->chgBit(oldp+6575,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6576,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6577,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6578,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6579,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6580,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6581,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6582,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6583,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6584,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6585,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6586,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6587,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6588,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6589,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6590,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6591,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6592,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6593,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_widx_bin));
        bufp->chgBit(oldp+6594,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_widx_bin) 
                                    + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source_io_enq_ready)))));
        bufp->chgBit(oldp+6595,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ready_reg));
        bufp->chgBit(oldp+6596,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6597,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6598,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6599,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6600,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6601,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6602,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_widx_bin));
        bufp->chgBit(oldp+6603,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_widx_bin) 
                                    + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source_io_enq_ready)))));
        bufp->chgBit(oldp+6604,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ready_reg));
        bufp->chgBit(oldp+6605,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6606,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6607,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6608,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6609,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray))));
        bufp->chgBit(oldp+6610,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                       >> 1U))));
        bufp->chgBit(oldp+6611,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                       >> 2U))));
        bufp->chgBit(oldp+6612,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                       >> 3U))));
        bufp->chgBit(oldp+6613,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray))));
        bufp->chgBit(oldp+6614,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                       >> 1U))));
        bufp->chgBit(oldp+6615,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                       >> 2U))));
        bufp->chgBit(oldp+6616,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                       >> 3U))));
        bufp->chgBit(oldp+6617,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray))));
        bufp->chgBit(oldp+6618,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                       >> 1U))));
        bufp->chgBit(oldp+6619,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                       >> 2U))));
        bufp->chgBit(oldp+6620,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                       >> 3U))));
        bufp->chgBit(oldp+6621,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray))));
        bufp->chgBit(oldp+6622,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                       >> 1U))));
        bufp->chgBit(oldp+6623,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                       >> 2U))));
        bufp->chgBit(oldp+6624,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                       >> 3U))));
        bufp->chgBit(oldp+6625,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray))));
        bufp->chgBit(oldp+6626,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                       >> 1U))));
        bufp->chgBit(oldp+6627,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                       >> 2U))));
        bufp->chgBit(oldp+6628,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                       >> 3U))));
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[7U])) {
        bufp->chgCData(oldp+6629,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray),4);
        bufp->chgCData(oldp+6630,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray),4);
        bufp->chgCData(oldp+6631,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray),4);
        bufp->chgCData(oldp+6632,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray),4);
        bufp->chgCData(oldp+6633,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray),4);
        bufp->chgBit(oldp+6634,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_gray));
        bufp->chgBit(oldp+6635,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_gray));
        bufp->chgBit(oldp+6636,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0)))));
        bufp->chgBit(oldp+6637,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6638,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6639,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6640,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q_io_deq_ready));
        bufp->chgBit(oldp+6641,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q_io_deq_ready));
        bufp->chgBit(oldp+6642,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q_io_deq_ready));
        bufp->chgBit(oldp+6643,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q_io_deq_ready));
        bufp->chgBit(oldp+6644,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q_io_deq_ready));
        bufp->chgBit(oldp+6645,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source_io_enq_ready));
        bufp->chgBit(oldp+6646,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source_io_enq_ready));
        bufp->chgCData(oldp+6647,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                     << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                               << 2U)) 
                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                       << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
        bufp->chgBit(oldp+6648,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6649,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_widx_bin),4);
        bufp->chgCData(oldp+6650,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__index),3);
        bufp->chgBit(oldp+6651,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ready_reg));
        bufp->chgBit(oldp+6652,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6653,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6654,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6655,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6656,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6657,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6658,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6659,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6660,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6661,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6662,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6663,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6664,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6665,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6666,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6667,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgCData(oldp+6668,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                     << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                               << 2U)) 
                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                       << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
        bufp->chgBit(oldp+6669,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6670,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_widx_bin),4);
        bufp->chgCData(oldp+6671,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__index),3);
        bufp->chgBit(oldp+6672,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ready_reg));
        bufp->chgBit(oldp+6673,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6674,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6675,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6676,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6677,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6678,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6679,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6680,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6681,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6682,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6683,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6684,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6685,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6686,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6687,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6688,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgCData(oldp+6689,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                     << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                               << 2U)) 
                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                       << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
        bufp->chgBit(oldp+6690,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6691,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_widx_bin),4);
        bufp->chgCData(oldp+6692,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__index),3);
        bufp->chgBit(oldp+6693,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ready_reg));
        bufp->chgBit(oldp+6694,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6695,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6696,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6697,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6698,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6699,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6700,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6701,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6702,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6703,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6704,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6705,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6706,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6707,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6708,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6709,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgCData(oldp+6710,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                     << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                               << 2U)) 
                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                       << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
        bufp->chgBit(oldp+6711,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6712,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_widx_bin),4);
        bufp->chgCData(oldp+6713,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__index),3);
        bufp->chgBit(oldp+6714,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ready_reg));
        bufp->chgBit(oldp+6715,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6716,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6717,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6718,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6719,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6720,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6721,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6722,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6723,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6724,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6725,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6726,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6727,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6728,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6729,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6730,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgCData(oldp+6731,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                     << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                               << 2U)) 
                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                       << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
        bufp->chgBit(oldp+6732,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgCData(oldp+6733,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_widx_bin),4);
        bufp->chgCData(oldp+6734,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__index),3);
        bufp->chgBit(oldp+6735,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ready_reg));
        bufp->chgBit(oldp+6736,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6737,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
        bufp->chgBit(oldp+6738,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
        bufp->chgBit(oldp+6739,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
        bufp->chgCData(oldp+6740,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
        bufp->chgCData(oldp+6741,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                    << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
        bufp->chgBit(oldp+6742,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6743,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6744,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
        bufp->chgBit(oldp+6745,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
        bufp->chgBit(oldp+6746,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
        bufp->chgBit(oldp+6747,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
        bufp->chgBit(oldp+6748,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
        bufp->chgBit(oldp+6749,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
        bufp->chgBit(oldp+6750,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6751,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6752,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6753,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6754,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_widx_bin));
        bufp->chgBit(oldp+6755,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_widx_bin) 
                                    + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source_io_enq_ready)))));
        bufp->chgBit(oldp+6756,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ready_reg));
        bufp->chgBit(oldp+6757,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6758,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6759,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6760,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6761,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6762,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+6763,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_widx_bin));
        bufp->chgBit(oldp+6764,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_widx_bin) 
                                    + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source_io_enq_ready)))));
        bufp->chgBit(oldp+6765,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ready_reg));
        bufp->chgBit(oldp+6766,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6767,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6768,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+6769,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+6770,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray))));
        bufp->chgBit(oldp+6771,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                       >> 1U))));
        bufp->chgBit(oldp+6772,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                       >> 2U))));
        bufp->chgBit(oldp+6773,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                       >> 3U))));
        bufp->chgBit(oldp+6774,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray))));
        bufp->chgBit(oldp+6775,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                       >> 1U))));
        bufp->chgBit(oldp+6776,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                       >> 2U))));
        bufp->chgBit(oldp+6777,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                       >> 3U))));
        bufp->chgBit(oldp+6778,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray))));
        bufp->chgBit(oldp+6779,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                       >> 1U))));
        bufp->chgBit(oldp+6780,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                       >> 2U))));
        bufp->chgBit(oldp+6781,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                       >> 3U))));
        bufp->chgBit(oldp+6782,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray))));
        bufp->chgBit(oldp+6783,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                       >> 1U))));
        bufp->chgBit(oldp+6784,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                       >> 2U))));
        bufp->chgBit(oldp+6785,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                       >> 3U))));
    }
}
