

================================================================
== Vitis HLS Report for 'dot_float_2u_unsigned_int_Block_split13_proc97'
================================================================
* Date:           Mon May 24 12:53:42 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       1|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      27|    -|
|Register         |        -|    -|      34|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      34|      28|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |l_dot_blk_n  |   9|          2|    1|          2|
    |p_res        |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|   34|         68|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |p_res_preg   |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  34|   0|   34|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  dot<float, 2u, unsigned int>_Block_.split13_proc97|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  dot<float, 2u, unsigned int>_Block_.split13_proc97|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  dot<float, 2u, unsigned int>_Block_.split13_proc97|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  dot<float, 2u, unsigned int>_Block_.split13_proc97|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|  dot<float, 2u, unsigned int>_Block_.split13_proc97|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  dot<float, 2u, unsigned int>_Block_.split13_proc97|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  dot<float, 2u, unsigned int>_Block_.split13_proc97|  return value|
|l_dot_dout     |   in|   32|     ap_fifo|                                               l_dot|       pointer|
|l_dot_empty_n  |   in|    1|     ap_fifo|                                               l_dot|       pointer|
|l_dot_read     |  out|    1|     ap_fifo|                                               l_dot|       pointer|
|p_res          |  out|   32|      ap_vld|                                               p_res|       pointer|
|p_res_ap_vld   |  out|    1|      ap_vld|                                               p_res|       pointer|
+---------------+-----+-----+------------+----------------------------------------------------+--------------+

