### Hi there, I'm Danh Le ðŸ‘‹ðŸ‘‹ðŸ‘‹

I am a Computer Engineering student at the University of Information Technology (UIT). 

I am primarily interested in the field of semiconductor design. I am focusing on topics such as **Digital IC Design**, **Computer Architecture**, **RTL Design with Verilog**, and **FPGA Prototyping**. <br>


  
## ðŸ“« Connect with me:

[![Linkedin](https://i.stack.imgur.com/gVE0j.png) LinkedIn](https://www.linkedin.com/in/danhlent/)
&nbsp;
[![GitHub](https://i.stack.imgur.com/tskMh.png) GitHub](https://github.com/DanhLent)
&nbsp;
[![Youtube](https://raw.githubusercontent.com/vietnh1009/introduction/main/Youtube.png) Youtube](https://www.youtube.com/@danh2823)

### ðŸš€ My Pinned Projects

<a href="https://github.com/DanhLent/RISC-V-CPU-Core">
  <img align="center" src="https://github-readme-stats.anuraghazra1.vercel.app/api/pin/?username=DanhLent&repo=RISC-V-CPU-Core&theme=tokyonight" />
</a>
<a href="https://github.com/DanhLent/STM32-Neopixel-Audio">
  <img align="center" src="https://github-readme-stats.anuraghazra1.vercel.app/api/pin/?username=DanhLent&repo=STM32-Neopixel-Audio&theme=synthwave" />
</a>

