*$
* TPS62403
*****************************************************************************
* (C) Copyright 2015 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.                                             
** TI and its licensors and suppliers make no warranties, either expressed                                           
** or implied, with respect to this model, including the warranties of                                                    
** merchantability or fitness for a particular purpose. The model is                                                      
** provided solely on an "as is" basis. The entire risk as to its quality                                                    
** and performance is with the customer                                                                                          
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS62403
* Date: 6NOV2015
* Model Type: Transient 
* Simulator: PSpice 
* Simulator Version: 16.0.0.p001
* EVM Order Number:  
* EVM Users Guide: 
* Datasheet: SLVS681F –JUNE 2006–REVISED AUGUST 2014
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*1) (a)Mode pin functionality has been modeled.
*   (b)DEF pin functionality(Dynamic voltage scaling) has been modeled.
*   (c)Current limit functionality has been modeled.
*   (d)Enable shutdown functionality has been modeled.
*2)This model doesn't have EasyScale(TM) Implementation.
*3)The operating Quiescent current and Shutdown current have not been modeled.
*4)Thermal Shutdown characteristics have not been modeled.
***************************************************************************
.SUBCKT TPS62403_TRANS  ADJ2 SW1 SW2 DEF_1 VIN EN1 EN2 MODE_DATA FB1 PAD GND
+PARAMS: Steadystate=0
X_U21         N310630 RST N16733547 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U13         N310666 N310328 N310630 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R3         N117971 EN2_INT  1  
X_U6         N309982 N310186 N310368 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V5         N01088 0 0Vdc
X_U12         RST N310468 N310438 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_PULSE_LOGIC_U1         U1_PWM_C1 U1_OCP_MODE_N_C1 U1_PULSE_LOGIC_N00140
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_PULSE_LOGIC_ABM3         U1_PULSE_LOGIC_N166694561 0 VALUE {
+  IF(V(U1_PFM_SEL_C1)>0.5, V(U1_PFM_C1), V(U1_PULSE_LOGIC_N00140))    }
R_U1_PULSE_LOGIC_R25         U1_PULSE_LOGIC_N166694561 U1_PULSE_C1  1  
C_U1_PULSE_LOGIC_C16         0 U1_PULSE_C1  1n  
R_U1_PFM_CONTROLLER_R45         U1_PFM_CONTROLLER_N17044737
+  U1_PFM_CONTROLLER_N17044739  1  
G_U1_PFM_CONTROLLER_ABM2I2         0 U1_PFM_CONTROLLER_VCOUNTER2 VALUE {
+  (V(U1_PFM_CONTROLLER_N17178265) - V(0)) *0.027825    }
E_U1_PFM_CONTROLLER_GAIN7         U1_PFM_CONTROLLER_VININT 0 VALUE {1 * V(VIN)}
R_U1_PFM_CONTROLLER_R42         U1_PFM_CONTROLLER_N17181849
+  U1_PFM_CONTROLLER_N17181863  10k  
X_U1_PFM_CONTROLLER_U68         U1_I_LO_C1 U1_PFM_CONTROLLER_PMOS_SKIPILIMIT
+  U1_PFM_CONTROLLER_N16860336 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_PFM_CONTROLLER_V32         U1_PFM_CONTROLLER_N17243897 0  
+PULSE 0 1 0 1n 1n 100n 444.4n
C_U1_PFM_CONTROLLER_C30         0 U1_PFM_CONTROLLER_N17044739  1n  
C_U1_PFM_CONTROLLER_C25         0 U1_PFM_CONTROLLER_N17022990  1n  
X_U1_PFM_CONTROLLER_U83         U1_PFM_CONTROLLER_IAVG_ENTRY
+  U1_PFM_CONTROLLER_N17243897 U1_PFM_CONTROLLER_IAVG_COUNT
+  U1_PFM_CONTROLLER_N17191522 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_PFM_CONTROLLER_S7    U1_PFM_CONTROLLER_N17173860 0
+  U1_PFM_CONTROLLER_VCOUNTER1 0 PFM_CONTROLLER_U1_PFM_CONTROLLER_S7 
E_U1_PFM_CONTROLLER_E7         U1_PFM_CONTROLLER_COUNT32_COMPLETE 0 VALUE { {IF
+  (V(U1_PFM_CONTROLLER_VCOUNTER2) > V(U1_PFM_CONTROLLER_N17178451), 1, 0)} }
C_U1_PFM_CONTROLLER_C27         0 U1_PFM_CONTROLLER_N17181863  144p  
X_U1_PFM_CONTROLLER_U111         U1_CLKPH0 U1_PFM_SEL_C1
+  U1_PFM_CONTROLLER_SKIPBURST U1_PFM_CONTROLLER_N16899339 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U1_PFM_CONTROLLER_R37         U1_PFM_CONTROLLER_N17389174
+  U1_PFM_CONTROLLER_N16993011  300k  
R_U1_PFM_CONTROLLER_R41         U1_PFM_CONTROLLER_N17031490
+  U1_PFM_CONTROLLER_N17029574  1  
R_U1_PFM_CONTROLLER_R34         0 U1_PFM_CONTROLLER_N17191522  10k  
R_U1_PFM_CONTROLLER_R48         U1_PFM_CONTROLLER_N17345029
+  U1_PFM_CONTROLLER_I_LO_MASKED_2  1  
X_U1_PFM_CONTROLLER_U96         U1_PFM_CONTROLLER_N17044763 N00803
+  U1_PFM_CONTROLLER_N17044672 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_PFM_CONTROLLER_V11         U1_PFM_CONTROLLER_N17178451 0 2.65
C_U1_PFM_CONTROLLER_C26         0 U1_PFM_CONTROLLER_N17029574  1n  
C_U1_PFM_CONTROLLER_C34         0 U1_PFM_CONTROLLER_I_LO_MASKED_2  1n  
E_U1_PFM_CONTROLLER_ABM4         U1_PFM_CONTROLLER_N17182365 0 VALUE {
+  IF(V(U1_PFM_CONTROLLER_N17181863) > 0.5,1,0)    }
X_U1_PFM_CONTROLLER_U104         U1_PFM_CONTROLLER_N17221055
+  U1_PFM_CONTROLLER_N17221474 U1_PFM_CONTROLLER_N17178312 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_PFM_CONTROLLER_U109         U1_PFM_CONTROLLER_MODE_INV U1_STARTUP_OVER_C1
+  U1_PFM_CONTROLLER_VOUT_ABOVE_2PCNT U1_PFM_CONTROLLER_IAVG_MASK AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_PFM_CONTROLLER_R43         U1_PFM_CONTROLLER_N17182365
+  U1_PFM_CONTROLLER_N17181912  1  
R_U1_PFM_CONTROLLER_R32         0 U1_PFM_CONTROLLER_N17051405  10k  
R_U1_PFM_CONTROLLER_R46         U1_PFM_CONTROLLER_N17178299
+  U1_PFM_CONTROLLER_N17178265  1  
V_U1_PFM_CONTROLLER_V29         U1_PFM_CONTROLLER_N17044763 0 606mV
C_U1_PFM_CONTROLLER_C10         0 U1_PFM_CONTROLLER_VCOUNTER1  10n  
C_U1_PFM_CONTROLLER_C28         0 U1_PFM_CONTROLLER_N17181912  1n  
D_U1_PFM_CONTROLLER_D8         U1_PFM_CONTROLLER_N17198767
+  U1_PFM_CONTROLLER_N17195170 D_D1 
X_U1_PFM_CONTROLLER_H1    U1_PFM_CONTROLLER_VININT U1_PFM_CONTROLLER_N16816475
+  U1_PFM_CONTROLLER_N16977715 0 PFM_CONTROLLER_U1_PFM_CONTROLLER_H1 
C_U1_PFM_CONTROLLER_C31         0 U1_PFM_CONTROLLER_N17178265  1n  
X_U1_PFM_CONTROLLER_U112         U1_PFM_CONTROLLER_PFM_EXIT
+  U1_PFM_CONTROLLER_SDWN U1_PFM_CONTROLLER_N17349284 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U1_PFM_CONTROLLER_D9         U1_PFM_CONTROLLER_N17419235
+  U1_PFM_CONTROLLER_N17420989 D_D1 
E_U1_PFM_CONTROLLER_ABM2         U1_PFM_CONTROLLER_N16998575 0 VALUE { {1-
+  (V(U1_PFM_CONTROLLER_SW_MASKED)/(V(U1_PFM_CONTROLLER_VININT)+0.000001))  
+ }   }
D_U1_PFM_CONTROLLER_D5         U1_PFM_CONTROLLER_N17044688
+  U1_PFM_CONTROLLER_N17044672 D_D1 
D_U1_PFM_CONTROLLER_D2         0 U1_PFM_CONTROLLER_VCOUNTER1 D_D1 
X_U1_PFM_CONTROLLER_U74         U1_PFM_CONTROLLER_N16860336
+  U1_PFM_CONTROLLER_N16848033 U1_PFM_CONTROLLER_N16900793 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_PFM_CONTROLLER_U76         U1_PFM_CONTROLLER_N16860336
+  U1_PFM_CONTROLLER_N16848033 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
X_U1_PFM_CONTROLLER_U108         U1_PFM_CONTROLLER_N17221055
+  U1_PFM_CONTROLLER_N17221474 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U1_PFM_CONTROLLER_U95         N00803 U1_PFM_CONTROLLER_N17181939
+  U1_PFM_CONTROLLER_N17181849 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_PFM_CONTROLLER_R35         0 U1_PFM_CONTROLLER_N17198767  500MEG  
C_U1_PFM_CONTROLLER_C37         0 U1_PFM_CONTROLLER_N17420989  1n  
D_U1_PFM_CONTROLLER_D3         U1_PFM_CONTROLLER_VCOUNTER1
+  U1_PFM_CONTROLLER_N17173756 D_D1 
E_U1_PFM_CONTROLLER_ABM11         U1_PFM_CONTROLLER_N17381533 0 VALUE { IF(
+  V(U1_PFM_CONTROLLER_IAVG_MASK) > 0.5,  
+ V(U1_I_LO_C1),100)   }
V_U1_PFM_CONTROLLER_V23         U1_PFM_CONTROLLER_N16879546 0 1m
R_U1_PFM_CONTROLLER_R49         U1_PFM_CONTROLLER_N17331840
+  U1_PFM_CONTROLLER_SW_MASKED  1  
E_U1_PFM_CONTROLLER_SUM3         U1_PFM_CONTROLLER_N17031490 0 VALUE 
+ {V(U1_PFM_CONTROLLER_N16977715)+V(U1_PFM_CONTROLLER_N17027213)}
E_U1_PFM_CONTROLLER_GAIN4         U1_PFM_CONTROLLER_N17027213 0 VALUE {-1 *
+  V(U1_PFM_CONTROLLER_HALFIRIPPLE)}
C_U1_PFM_CONTROLLER_C35         0 U1_PFM_CONTROLLER_SW_MASKED  1n  
V_U1_PFM_CONTROLLER_V28         U1_PFM_CONTROLLER_N17181939 0 606mV
R_U1_PFM_CONTROLLER_R25         0 U1_PFM_CONTROLLER_N16816475  32  
X_U1_PFM_CONTROLLER_U62         INT_MODE U1_PFM_CONTROLLER_MODE_INV
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_PFM_CONTROLLER_U82         U1_PFM_CONTROLLER_PFM_ENTRY
+  U1_PFM_CONTROLLER_N17349284 U1_PFM_SEL_C1 U1_PFM_CONTROLLER_PFM_SEL_BAR
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_PFM_CONTROLLER_V8         U1_PFM_CONTROLLER_N17173756 0 3.8Vdc
X_U1_PFM_CONTROLLER_U107         U1_PFM_CONTROLLER_SKIPBURST U1_PFM_SEL_C1
+  U1_PFM_CONTROLLER_N17173860 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_PFM_CONTROLLER_H2    U1_PFM_CONTROLLER_VININT U1_PFM_CONTROLLER_N16958080
+  U1_PFM_CONTROLLER_N17020908 0 PFM_CONTROLLER_U1_PFM_CONTROLLER_H2 
D_U1_PFM_CONTROLLER_D4         U1_PFM_CONTROLLER_N17181863
+  U1_PFM_CONTROLLER_N17181849 D_D1 
X_U1_PFM_CONTROLLER_U115         U1_PFM_SEL_C1 U1_PFM_CONTROLLER_SDWN
+  U1_PFM_CONTROLLER_N17369175 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_PFM_CONTROLLER_ABM6         U1_PFM_CONTROLLER_N17178299 0 VALUE { IF(
+  V(U1_PFM_CONTROLLER_IAVG_RESET) > 0.5,-40,  
+ +V(U1_PFM_CONTROLLER_N17178312))   }
X_U1_PFM_CONTROLLER_U85         U1_PFM_CONTROLLER_N17044739
+  U1_PFM_CONTROLLER_N17078272 U1_PFM_CONTROLLER_SKIPBURST
+  U1_PFM_CONTROLLER_N17051405 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U1_PFM_CONTROLLER_R29         0 U1_PFM_CONTROLLER_N16856532  10k  
E_U1_PFM_CONTROLLER_ABM9         U1_PFM_CONTROLLER_N17331840 0 VALUE { IF(
+  V(U1_PFM_CONTROLLER_IAVG_MASK) > 0.5,  
+ V(U1_PFM_CONTROLLER_N16993011),1)   }
G_U1_PFM_CONTROLLER_ABM2I1         0 U1_PFM_CONTROLLER_VCOUNTER1 VALUE {
+  (V(U1_PFM_CONTROLLER_N17238572) - V(0)) *0.027825    }
X_U1_PFM_CONTROLLER_U63         U1_PFM_CONTROLLER_VOUT_ABOVE_2PCNT
+  U1_PFM_CONTROLLER_N16887616 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_PFM_CONTROLLER_S8    U1_PFM_CONTROLLER_N17369175 0
+  U1_PFM_CONTROLLER_VCOUNTER2 0 PFM_CONTROLLER_U1_PFM_CONTROLLER_S8 
R_U1_PFM_CONTROLLER_R50         U1_PFM_CONTROLLER_N17381533
+  U1_PFM_CONTROLLER_I_LO_MASKED  1  
E_U1_PFM_CONTROLLER_E6         U1_PFM_CONTROLLER_COUNT16_COMPLETE 0 VALUE { {IF
+  (V(U1_PFM_CONTROLLER_VCOUNTER1) > V(U1_PFM_CONTROLLER_N17173776), 1, 0)} }
V_U1_PFM_CONTROLLER_V31         U1_PFM_CONTROLLER_N17195170 0 1.2
X_U1_PFM_CONTROLLER_U110         N00803 U1_PFM_CONTROLLER_N110
+  U1_PFM_CONTROLLER_VOUT_ABOVE_2PCNT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_PFM_CONTROLLER_U67         U1_PFM_CONTROLLER_I_LO_MASKED
+  U1_PFM_CONTROLLER_N17022990 U1_PFM_CONTROLLER_IAVG_EXIT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_PFM_CONTROLLER_U66         U1_PFM_CONTROLLER_MODE_INV U1_STARTUP_OVER_C1
+  U1_PFM_CONTROLLER_VOUT_ABOVE_2PCNT U1_PFM_CONTROLLER_COUNT32_COMPLETE
+  U1_PFM_CONTROLLER_PFM_ENTRY AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_PFM_CONTROLLER_U114         U1_PFM_CONTROLLER_N17181912
+  U1_PFM_CONTROLLER_SDWN U1_PFM_CONTROLLER_COUNT16_COMPLETE
+  U1_PFM_CONTROLLER_N17078272 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_PFM_CONTROLLER_V20         U1_PFM_CONTROLLER_N110 0 594mV
R_U1_PFM_CONTROLLER_R26         0 U1_PFM_CONTROLLER_N16958080  24  
R_U1_PFM_CONTROLLER_R39         U1_PFM_CONTROLLER_N17008775
+  U1_PFM_CONTROLLER_HALFIRIPPLE  1  
X_U1_PFM_CONTROLLER_U70         U1_PFM_CONTROLLER_N16879546
+  U1_PFM_CONTROLLER_I_LO_MASKED U1_PFM_CONTROLLER_N16880619 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_PFM_CONTROLLER_R51         U1_PFM_CONTROLLER_N17419235
+  U1_PFM_CONTROLLER_N17420989  20k  
C_U1_PFM_CONTROLLER_C36         0 U1_PFM_CONTROLLER_I_LO_MASKED  1n  
V_U1_PFM_CONTROLLER_V9         U1_PFM_CONTROLLER_N17173776 0 3.65Vdc
E_U1_PFM_CONTROLLER_SUM1         U1_PFM_CONTROLLER_PMOS_SKIPILIMIT 0 VALUE 
+ {V(U1_PFM_CONTROLLER_N16977715)+V(U1_PFM_CONTROLLER_HALFIRIPPLE)}
E_U1_PFM_CONTROLLER_GAIN5         U1_PFM_CONTROLLER_N17389174 0 VALUE {1 *
+  V(SW1)}
C_U1_PFM_CONTROLLER_C11         0 U1_PFM_CONTROLLER_VCOUNTER2  10n  
C_U1_PFM_CONTROLLER_C24         0 U1_PFM_CONTROLLER_HALFIRIPPLE  1n  
R_U1_PFM_CONTROLLER_R47         U1_PFM_CONTROLLER_N17208869
+  U1_PFM_CONTROLLER_IAVG_RESET  1  
R_U1_PFM_CONTROLLER_R40         U1_PFM_CONTROLLER_N17022706
+  U1_PFM_CONTROLLER_N17022990  1  
C_U1_PFM_CONTROLLER_C23         0 U1_PFM_CONTROLLER_VOUTOVERVIN  1n  
D_U1_PFM_CONTROLLER_D6         0 U1_PFM_CONTROLLER_VCOUNTER2 D_D1 
X_U1_PFM_CONTROLLER_U77         U1_PFM_CONTROLLER_N16880619
+  U1_PFM_CONTROLLER_N17406327 U1_DCM_LS_SDWN_C1 U1_PFM_CONTROLLER_N16881023
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_PFM_CONTROLLER_R30         0 U1_PFM_CONTROLLER_N16881023  10k  
X_U1_PFM_CONTROLLER_U75         U1_PFM_CONTROLLER_N16899339
+  U1_PFM_CONTROLLER_N16899361 U1_PFM_CONTROLLER_N16901563 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U1_PFM_CONTROLLER_R38         U1_PFM_CONTROLLER_N16998575
+  U1_PFM_CONTROLLER_VOUTOVERVIN  1  
E_U1_PFM_CONTROLLER_ABM3         U1_PFM_CONTROLLER_N17008775 0 VALUE { 
+ {V(U1_PFM_CONTROLLER_SW_MASKED)*V(U1_PFM_CONTROLLER_VOUTOVERVIN)*0.10101  
+ }   }
X_U1_PFM_CONTROLLER_U81         U1_PFM_CONTROLLER_N16899339
+  U1_PFM_CONTROLLER_N16899361 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
E_U1_PFM_CONTROLLER_GAIN6         U1_PFM_CONTROLLER_N17419235 0 VALUE {1 *
+  V(INT_MODE)}
C_U1_PFM_CONTROLLER_C22         0 U1_PFM_CONTROLLER_N16993011  20p  
D_U1_PFM_CONTROLLER_D7         U1_PFM_CONTROLLER_VCOUNTER2
+  U1_PFM_CONTROLLER_N17178442 D_D1 
R_U1_PFM_CONTROLLER_R44         U1_PFM_CONTROLLER_N17044672
+  U1_PFM_CONTROLLER_N17044688  10k  
X_U1_PFM_CONTROLLER_U105         U1_PFM_CONTROLLER_IAVG_COUNT
+  U1_PFM_CONTROLLER_IAVG_MASK U1_PFM_CONTROLLER_N17221055 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_PFM_CONTROLLER_U101         U1_PFM_CONTROLLER_COUNT16_COMPLETE INT_MODE
+  U1_PFM_CONTROLLER_IAVG_EXIT U1_PFM_CONTROLLER_N16887616
+  U1_PFM_CONTROLLER_PFM_EXIT OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_PFM_CONTROLLER_S9    U1_PFM_CONTROLLER_IAVG_COUNT 0
+  U1_PFM_CONTROLLER_N17198767 0 PFM_CONTROLLER_U1_PFM_CONTROLLER_S9 
E_U1_PFM_CONTROLLER_ABM10         U1_PFM_CONTROLLER_N17345029 0 VALUE { IF(
+  V(U1_PFM_CONTROLLER_IAVG_MASK) > 0.5  
+ & V(U1_PFM_SEL_C1) < 0.5,  
+ V(U1_I_LO_C1),100)  }
X_U1_PFM_CONTROLLER_U65         U1_PFM_CONTROLLER_N17029574
+  U1_PFM_CONTROLLER_I_LO_MASKED_2 U1_PFM_CONTROLLER_IAVG_ENTRY COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_PFM_CONTROLLER_ABM7         U1_PFM_CONTROLLER_N17208869 0 VALUE {
+  IF(V(U1_PFM_CONTROLLER_N17198767) >1,1,0)    }
C_U1_PFM_CONTROLLER_C29         0 U1_PFM_CONTROLLER_N17044688  43.2p  
C_U1_PFM_CONTROLLER_C33         0 U1_PFM_CONTROLLER_IAVG_RESET  1n  
C_U1_PFM_CONTROLLER_C32         0 U1_PFM_CONTROLLER_N17198767  1n  
X_U1_PFM_CONTROLLER_U116         U1_HS_C1 U1_PFM_CONTROLLER_N17420989
+  U1_PFM_CONTROLLER_N17406327 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_PFM_CONTROLLER_U113         SDWN_N_C1 U1_PFM_CONTROLLER_SDWN INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_PFM_CONTROLLER_SUM2         U1_PFM_CONTROLLER_N17022706 0 VALUE 
+ {V(U1_PFM_CONTROLLER_N17020908)+V(U1_PFM_CONTROLLER_HALFIRIPPLE)}
V_U1_PFM_CONTROLLER_V10         U1_PFM_CONTROLLER_N17178442 0 7Vdc
X_U1_PFM_CONTROLLER_U78         U1_PFM_CONTROLLER_N16901563
+  U1_PFM_CONTROLLER_N16900793 U1_PFM_C1 U1_PFM_CONTROLLER_N16856532
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_PFM_CONTROLLER_U98         U1_PFM_C1 U1_PFM_CONTROLLER_N17173663
+  U1_PFM_CONTROLLER_N17238572 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_U1_PFM_CONTROLLER_I1         U1_PFM_CONTROLLER_N17195170
+  U1_PFM_CONTROLLER_N17198767 DC 2.25m  
E_U1_PFM_CONTROLLER_ABM5         U1_PFM_CONTROLLER_N17044737 0 VALUE {
+  IF(V(U1_PFM_CONTROLLER_N17044688) > 0.5,1,0)    }
X_U1_PFM_CONTROLLER_U99         U1_PFM_C1 U1_PFM_CONTROLLER_N17173663
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
X_U1_U46         U1_N16767738 U1_N16767622 U1_CLKPH0 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U1_V20         U1_N16767738 0 0.01Vdc
E_U1_GATE_DRIVER_ABM1         U1_GATE_DRIVER_N100 0 VALUE {
+  IF(V(SDWN_N_C1)>0.5, V(U1_GATE_DRIVER_N104), 0)    }
X_U1_GATE_DRIVER_U28         U1_GATE_DRIVER_N107 U1_GATE_DRIVER_N111
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
E_U1_GATE_DRIVER_ABM2         U1_GATE_DRIVER_N101 0 VALUE {
+  IF(V(U1_GATE_DRIVER_N109)>0.5, 0, V(U1_GATE_DRIVER_N105))    }
X_U1_GATE_DRIVER_U24         U1_GATE_DRIVER_N107 U1_GATE_DRIVER_N111
+  U1_GATE_DRIVER_N105 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_GATE_DRIVER_R21         U1_GATE_DRIVER_N100 U1_HS_C1  1  
X_U1_GATE_DRIVER_U25         U1_GATE_DRIVER_N108 U1_DCM_LS_SDWN_C1
+  U1_GATE_DRIVER_N109 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_GATE_DRIVER_C9         0 U1_LS_C1  1n  
X_U1_GATE_DRIVER_U27         U1_PULSE_C1 U1_GATE_DRIVER_LDRVIN INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_GATE_DRIVER_R19         U1_GATE_DRIVER_N101 U1_LS_C1  1  
X_U1_GATE_DRIVER_U29         U1_PULSE_C1 U1_GATE_DRIVER_N110
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
C_U1_GATE_DRIVER_C12         0 U1_HS_C1  1n  
X_U1_GATE_DRIVER_U23         U1_PULSE_C1 U1_GATE_DRIVER_N110
+  U1_GATE_DRIVER_N104 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_GATE_DRIVER_U30         U1_GATE_DRIVER_LDRVIN U1_GATE_DRIVER_LDRV_PBIAS
+  U1_GATE_DRIVER_N107 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_GATE_DRIVER_U793         U1_PULSE_C1 U1_GATE_DRIVER_N108
+  U1_GATE_DRIVER_LDRV_PBIAS U1_GATE_DRIVER_LDRV_PBIASBAR SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_GATE_DRIVER_U26         SDWN_N_C1 U1_GATE_DRIVER_N108 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V19         U1_N16767622 0  
+PULSE 0 1 0 {444.44n-0.2ns} 0.1ns 0.1ns 444.44n
E_U1_SOFT_START_ABM1         U1_SOFT_START_N16695949 0 VALUE {
+  LIMIT(V(U1_SOFT_START_N2153140), 0.6,0)    }
V_U1_SOFT_START_V23         U1_SOFT_START_N16703901 0 588mV
R_U1_SOFT_START_R35         U1_SOFT_START_N16695949 U1_VREF_SS_C1  1  
C_U1_SOFT_START_C17         U1_SOFT_START_N2153140 0  40nF  
V_U1_SOFT_START_V24         U1_SOFT_START_N16704307 0 1
D_U1_SOFT_START_D1         U1_SOFT_START_N2153140 U1_SOFT_START_N16704307 D_D1 
C_U1_SOFT_START_C25         0 U1_VREF_SS_C1  1n  
G_U1_SOFT_START_ABMII1         0 U1_SOFT_START_N2153140 VALUE {
+  V(SDWN_N_C1)*(28.8u)    }
E_U1_SOFT_START_GAIN1         U1_SOFT_START_N16705752 0 VALUE {1 * V(N00803)}
X_U1_SOFT_START_S1    SDWN_N_C1 0 U1_SOFT_START_N2153140
+  U1_SOFT_START_N16705752 SOFT_START_U1_SOFT_START_S1 
X_U1_SOFT_START_U54         U1_VREF_SS_C1 U1_SOFT_START_N16703901
+  U1_STARTUP_OVER_C1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_PWM_CONTROLLER_U44         U1_PWM_CONTROLLER_3 U1_PWM_CONTROLLER_4
+  U1_PWM_C1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_PWM_CONTROLLER_COMPENSATOR_R4         N00803
+  U1_PWM_CONTROLLER_COMPENSATOR_FB_COMPN  160k  
E_U1_PWM_CONTROLLER_COMPENSATOR_GAIN8        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16857645 0 VALUE {0.2 * V(VIN)}
E_U1_PWM_CONTROLLER_COMPENSATOR_GAIN5        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16946571 0 VALUE {1 * V(VIN)}
X_U1_PWM_CONTROLLER_COMPENSATOR_S10    U1_PWM_CONTROLLER_COMPENSATOR_SDWN 0
+  U1_PWM_CONTROLLER_COMPENSATOR_FB_COMPP U1_PWM_CONTROLLER_COMPENSATOR_N16888314
+  COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S10 
C_U1_PWM_CONTROLLER_COMPENSATOR_C7         0
+  U1_PWM_CONTROLLER_COMPENSATOR_FB_COMPN  0.5p  
E_U1_PWM_CONTROLLER_COMPENSATOR_GAIN7        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16888314 0 VALUE {1.3 * V(N00803)}
V_U1_PWM_CONTROLLER_COMPENSATOR_V4        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16943197 0 700m
R_U1_PWM_CONTROLLER_COMPENSATOR_R22        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16946571
+  U1_PWM_CONTROLLER_COMPENSATOR_N16946960  2k  
E_U1_PWM_CONTROLLER_COMPENSATOR_GAIN6        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16907688 0 VALUE {1 *
+  V(U1_PWM_CONTROLLER_COMPENSATOR_N16946960)}
E_U1_PWM_CONTROLLER_COMPENSATOR_GAIN2        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16874995 0 VALUE {0.2 * V(SW1)}
E_U1_PWM_CONTROLLER_COMPENSATOR_SUM3         U1_PWM_CONTROLLER_3 0 VALUE 
+ {V(U1_PWM_CONTROLLER_COMPENSATOR_IM1)+V(U1_PWM_CONTROLLER_COMPENSATOR_IP2)}
R_U1_PWM_CONTROLLER_COMPENSATOR_R17        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16874995 U1_PWM_CONTROLLER_COMPENSATOR_IM1 
+  354k  
E_U1_PWM_CONTROLLER_COMPENSATOR_GAIN1         U1_PWM_CONTROLLER_COMPENSATOR_IP1
+  0 VALUE {1 * V(U1_PWM_CONTROLLER_COMPENSATOR_N16806342)}
R_U1_PWM_CONTROLLER_COMPENSATOR_R21        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16806342
+  U1_PWM_CONTROLLER_COMPENSATOR_N16907688  250k  
C_U1_PWM_CONTROLLER_COMPENSATOR_C12         0 U1_PWM_CONTROLLER_COMPENSATOR_IM1
+   20p  
X_U1_PWM_CONTROLLER_COMPENSATOR_S6    U1_PFM_SEL_C1 0
+  U1_PWM_CONTROLLER_COMPENSATOR_FB_COMPP U1_PWM_CONTROLLER_COMPENSATOR_N16805429
+  COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S6 
E_U1_PWM_CONTROLLER_COMPENSATOR_E3        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16805352 0
+  U1_PWM_CONTROLLER_COMPENSATOR_FB_COMPP U1_PWM_CONTROLLER_COMPENSATOR_FB_COMPN
+  100k
E_U1_PWM_CONTROLLER_COMPENSATOR_GAIN9        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16978613 0 VALUE {1 *
+  V(U1_PWM_CONTROLLER_COMPENSATOR_FB_COMPN)}
X_U1_PWM_CONTROLLER_COMPENSATOR_S7    U1_PFM_SEL_C1 0
+  U1_PWM_CONTROLLER_COMPENSATOR_FB_COMPP U1_PWM_CONTROLLER_COMPENSATOR_N16943197
+  COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S7 
X_U1_PWM_CONTROLLER_COMPENSATOR_U13        
+  U1_PWM_CONTROLLER_COMPENSATOR_VERROR U1_PWM_CONTROLLER_COMPENSATOR_N16857645
+  d_d PARAMS:
E_U1_PWM_CONTROLLER_COMPENSATOR_GAIN3         U1_PWM_CONTROLLER_COMPENSATOR_IP2
+  0 VALUE {0.5 * V(U1_PWM_CONTROLLER_COMPENSATOR_VERROR)}
C_U1_PWM_CONTROLLER_COMPENSATOR_C9         0
+  U1_PWM_CONTROLLER_COMPENSATOR_FB_COMPP  0.5p  
C_U1_PWM_CONTROLLER_COMPENSATOR_C13         0
+  U1_PWM_CONTROLLER_COMPENSATOR_N16946960  1n  
R_U1_PWM_CONTROLLER_COMPENSATOR_R1         0
+  U1_PWM_CONTROLLER_COMPENSATOR_N16805429  800MEG  
R_U1_PWM_CONTROLLER_COMPENSATOR_R15        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16814256
+  U1_PWM_CONTROLLER_COMPENSATOR_N16805424  18.18k  
E_U1_PWM_CONTROLLER_COMPENSATOR_GAIN4         U1_PWM_CONTROLLER_COMPENSATOR_IM2
+  0 VALUE {-0.5 * V(U1_PWM_CONTROLLER_COMPENSATOR_VERROR)}
C_U1_PWM_CONTROLLER_COMPENSATOR_C10         0
+  U1_PWM_CONTROLLER_COMPENSATOR_N16814256  12p  
C_U1_PWM_CONTROLLER_COMPENSATOR_C11         0
+  U1_PWM_CONTROLLER_COMPENSATOR_N16806342  6p IC=0 
R_U1_PWM_CONTROLLER_COMPENSATOR_R2        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16805585 U1_PWM_CONTROLLER_COMPENSATOR_FB_COMPP
+   160k  
C_U1_PWM_CONTROLLER_COMPENSATOR_C1         0
+  U1_PWM_CONTROLLER_COMPENSATOR_N16805585  70p  
X_U1_PWM_CONTROLLER_COMPENSATOR_U12        
+  U1_PWM_CONTROLLER_COMPENSATOR_FB_COMPP U1_PWM_CONTROLLER_COMPENSATOR_N16978790
+  d_d PARAMS:
X_U1_PWM_CONTROLLER_COMPENSATOR_H1    U1_PWM_CONTROLLER_COMPENSATOR_N16805352
+  U1_PWM_CONTROLLER_COMPENSATOR_N16805354
+  U1_PWM_CONTROLLER_COMPENSATOR_N16805424 0
+  COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_H1 
E_U1_PWM_CONTROLLER_COMPENSATOR_E5        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16814282 0
+  U1_PWM_CONTROLLER_COMPENSATOR_N16814256 0 1
E_U1_PWM_CONTROLLER_COMPENSATOR_SUM2         U1_PWM_CONTROLLER_4 0 VALUE 
+ {V(U1_PWM_CONTROLLER_COMPENSATOR_IM2)+V(U1_PWM_CONTROLLER_COMPENSATOR_IP1)}
R_U1_PWM_CONTROLLER_COMPENSATOR_R12         0
+  U1_PWM_CONTROLLER_COMPENSATOR_N16805354  200k  
X_U1_PWM_CONTROLLER_COMPENSATOR_U11         SDWN_N_C1
+  U1_PWM_CONTROLLER_COMPENSATOR_SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_PWM_CONTROLLER_COMPENSATOR_R16        
+  U1_PWM_CONTROLLER_COMPENSATOR_VERROR U1_PWM_CONTROLLER_COMPENSATOR_N16814282 
+  1  
D_U1_PWM_CONTROLLER_COMPENSATOR_D1         0
+  U1_PWM_CONTROLLER_COMPENSATOR_VERROR D_D1 
V_U1_PWM_CONTROLLER_COMPENSATOR_V5        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16978790
+  U1_PWM_CONTROLLER_COMPENSATOR_N16978613 0.5
C_U1_PWM_CONTROLLER_COMPENSATOR_C8         0
+  U1_PWM_CONTROLLER_COMPENSATOR_N16805354  12p  
C_U1_PWM_CONTROLLER_COMPENSATOR_C6         0
+  U1_PWM_CONTROLLER_COMPENSATOR_VERROR  53.07n  
X_U1_PWM_CONTROLLER_COMPENSATOR_U10         U1_CLKPH0 U1_PFM_SEL_C1
+  U1_PWM_CONTROLLER_COMPENSATOR_SDWN U1_PWM_CONTROLLER_COMPENSATOR_N16829840
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_PWM_CONTROLLER_COMPENSATOR_G1        
+  U1_PWM_CONTROLLER_COMPENSATOR_N16805429 0 U1_VREF_SS_C1 N00803 -10u
X_U1_PWM_CONTROLLER_COMPENSATOR_S9    U1_PWM_CONTROLLER_COMPENSATOR_N16829840 0
+  U1_PWM_CONTROLLER_COMPENSATOR_N16806342 0
+  COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S9 
X_U1_BUCK_CONVERTER_S1    U1_HS_C1 0 VIN U1_BUCK_CONVERTER_N16769736
+  BUCK_CONVERTER_U1_BUCK_CONVERTER_S1 
D_U1_BUCK_CONVERTER_D2         0 U1_BUCK_CONVERTER_N16769736 D_D1 
D_U1_BUCK_CONVERTER_D1         U1_BUCK_CONVERTER_N16769736 VIN D_D1 
X_U1_BUCK_CONVERTER_H1    U1_BUCK_CONVERTER_N16769736 SW1 U1_I_LO_C1 0
+  BUCK_CONVERTER_U1_BUCK_CONVERTER_H1 
X_U1_BUCK_CONVERTER_S2    U1_LS_C1 0 U1_BUCK_CONVERTER_N16769736 0
+  BUCK_CONVERTER_U1_BUCK_CONVERTER_S2 
R_U1_FAULT_PROTECTION_R1         0 U1_FAULT_PROTECTION_UVLO  1k  
V_U1_FAULT_PROTECTION_V1         U1_FAULT_PROTECTION_N16787195 0 1
X_U1_FAULT_PROTECTION_U36         U1_CLKPH0 U1_FAULT_PROTECTION_N16785536
+  U1_FAULT_PROTECTION_N16779956 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_FAULT_PROTECTION_U24         U1_FAULT_PROTECTION_N16787195
+  U1_FAULT_PROTECTION_UVLO VIN 0 swhyste PARAMS:  RON=1 ROFF=1MEG VT=2.375
+  VH=0.025
C_U1_FAULT_PROTECTION_C1         0 U1_FAULT_PROTECTION_N16791645  {700p+ 300p} 
+  
X_U1_FAULT_PROTECTION_U56         U1_FAULT_PROTECTION_N16791645 EN1_INT
+  U1_FAULT_PROTECTION_N16782348 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_FAULT_PROTECTION_U59         U1_I_LO_C1 U1_N16804472
+  U1_FAULT_PROTECTION_N16784982 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_FAULT_PROTECTION_U37         U1_FAULT_PROTECTION_N16784982
+  U1_FAULT_PROTECTION_N16779956 U1_FAULT_PROTECTION_OCP_MODE U1_OCP_MODE_N_C1
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_FAULT_PROTECTION_U38         U1_FAULT_PROTECTION_UVLO EN1_INT SDWN_N_ES_C1
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_FAULT_PROTECTION_D1         U1_FAULT_PROTECTION_N16791645 EN1_INT D_D1 
X_U1_FAULT_PROTECTION_U35         U1_FAULT_PROTECTION_N16782348
+  U1_FAULT_PROTECTION_UVLO SDWN_N_C1 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_FAULT_PROTECTION_U60         U1_N16804472 U1_I_LO_C1
+  U1_FAULT_PROTECTION_N16785536 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_FAULT_PROTECTION_R2         EN1_INT U1_FAULT_PROTECTION_N16791645  244.8k 
+  
V_U1_V21         U1_N16804472 0 0.8
C_C2         0 EN2_INT  1n  
R_U2_PFM_CONTROLLER_R45         U2_PFM_CONTROLLER_N17044737
+  U2_PFM_CONTROLLER_N17044739  1  
G_U2_PFM_CONTROLLER_ABM2I2         0 U2_PFM_CONTROLLER_VCOUNTER2 VALUE {
+  (V(U2_PFM_CONTROLLER_N17178265) - V(0)) *0.027825    }
E_U2_PFM_CONTROLLER_GAIN7         U2_PFM_CONTROLLER_VININT 0 VALUE {1 * V(VIN)}
R_U2_PFM_CONTROLLER_R42         U2_PFM_CONTROLLER_N17181849
+  U2_PFM_CONTROLLER_N17181863  10k  
X_U2_PFM_CONTROLLER_U68         U2_I_LO_C2 U2_PFM_CONTROLLER_PMOS_SKIPILIMIT
+  U2_PFM_CONTROLLER_N16860336 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_PFM_CONTROLLER_V32         U2_PFM_CONTROLLER_N17243897 0  
+PULSE 0 1 0 1n 1n 100n 444.4n
C_U2_PFM_CONTROLLER_C30         0 U2_PFM_CONTROLLER_N17044739  1n  
C_U2_PFM_CONTROLLER_C25         0 U2_PFM_CONTROLLER_N17022990  1n  
X_U2_PFM_CONTROLLER_U83         U2_PFM_CONTROLLER_IAVG_ENTRY
+  U2_PFM_CONTROLLER_N17243897 U2_PFM_CONTROLLER_IAVG_COUNT
+  U2_PFM_CONTROLLER_N17191522 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U2_PFM_CONTROLLER_S7    U2_PFM_CONTROLLER_N17173860 0
+  U2_PFM_CONTROLLER_VCOUNTER1 0 PFM_CONTROLLER_U2_PFM_CONTROLLER_S7 
E_U2_PFM_CONTROLLER_E7         U2_PFM_CONTROLLER_COUNT32_COMPLETE 0 VALUE { {IF
+  (V(U2_PFM_CONTROLLER_VCOUNTER2) > V(U2_PFM_CONTROLLER_N17178451), 1, 0)} }
C_U2_PFM_CONTROLLER_C27         0 U2_PFM_CONTROLLER_N17181863  144p  
X_U2_PFM_CONTROLLER_U111         U2_CLKPH180 U2_PFM_SEL_C2
+  U2_PFM_CONTROLLER_SKIPBURST U2_PFM_CONTROLLER_N16899339 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_PFM_CONTROLLER_R37         U2_PFM_CONTROLLER_N17389174
+  U2_PFM_CONTROLLER_N16993011  300k  
R_U2_PFM_CONTROLLER_R41         U2_PFM_CONTROLLER_N17031490
+  U2_PFM_CONTROLLER_N17029574  1  
R_U2_PFM_CONTROLLER_R34         0 U2_PFM_CONTROLLER_N17191522  10k  
R_U2_PFM_CONTROLLER_R48         U2_PFM_CONTROLLER_N17345029
+  U2_PFM_CONTROLLER_I_LO_MASKED_2  1  
X_U2_PFM_CONTROLLER_U96         U2_PFM_CONTROLLER_N17044763 N16779883
+  U2_PFM_CONTROLLER_N17044672 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_PFM_CONTROLLER_V11         U2_PFM_CONTROLLER_N17178451 0 2.65
C_U2_PFM_CONTROLLER_C26         0 U2_PFM_CONTROLLER_N17029574  1n  
C_U2_PFM_CONTROLLER_C34         0 U2_PFM_CONTROLLER_I_LO_MASKED_2  1n  
E_U2_PFM_CONTROLLER_ABM4         U2_PFM_CONTROLLER_N17182365 0 VALUE {
+  IF(V(U2_PFM_CONTROLLER_N17181863) > 0.5,1,0)    }
X_U2_PFM_CONTROLLER_U104         U2_PFM_CONTROLLER_N17221055
+  U2_PFM_CONTROLLER_N17221474 U2_PFM_CONTROLLER_N17178312 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_PFM_CONTROLLER_U109         U2_PFM_CONTROLLER_MODE_INV U2_STARTUP_OVER_C2
+  U2_PFM_CONTROLLER_VOUT_ABOVE_2PCNT U2_PFM_CONTROLLER_IAVG_MASK AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_PFM_CONTROLLER_R43         U2_PFM_CONTROLLER_N17182365
+  U2_PFM_CONTROLLER_N17181912  1  
R_U2_PFM_CONTROLLER_R32         0 U2_PFM_CONTROLLER_N17051405  10k  
R_U2_PFM_CONTROLLER_R46         U2_PFM_CONTROLLER_N17178299
+  U2_PFM_CONTROLLER_N17178265  1  
V_U2_PFM_CONTROLLER_V29         U2_PFM_CONTROLLER_N17044763 0 606mV
C_U2_PFM_CONTROLLER_C10         0 U2_PFM_CONTROLLER_VCOUNTER1  10n  
C_U2_PFM_CONTROLLER_C28         0 U2_PFM_CONTROLLER_N17181912  1n  
D_U2_PFM_CONTROLLER_D8         U2_PFM_CONTROLLER_N17198767
+  U2_PFM_CONTROLLER_N17195170 D_D1 
X_U2_PFM_CONTROLLER_H1    U2_PFM_CONTROLLER_VININT U2_PFM_CONTROLLER_N16816475
+  U2_PFM_CONTROLLER_N16977715 0 PFM_CONTROLLER_U2_PFM_CONTROLLER_H1 
C_U2_PFM_CONTROLLER_C31         0 U2_PFM_CONTROLLER_N17178265  1n  
X_U2_PFM_CONTROLLER_U112         U2_PFM_CONTROLLER_PFM_EXIT
+  U2_PFM_CONTROLLER_SDWN U2_PFM_CONTROLLER_N17349284 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U2_PFM_CONTROLLER_D9         U2_PFM_CONTROLLER_N17419235
+  U2_PFM_CONTROLLER_N17420989 D_D1 
E_U2_PFM_CONTROLLER_ABM2         U2_PFM_CONTROLLER_N16998575 0 VALUE { {1-
+  (V(U2_PFM_CONTROLLER_SW_MASKED)/(V(U2_PFM_CONTROLLER_VININT)+0.000001))  
+ }   }
D_U2_PFM_CONTROLLER_D5         U2_PFM_CONTROLLER_N17044688
+  U2_PFM_CONTROLLER_N17044672 D_D1 
D_U2_PFM_CONTROLLER_D2         0 U2_PFM_CONTROLLER_VCOUNTER1 D_D1 
X_U2_PFM_CONTROLLER_U74         U2_PFM_CONTROLLER_N16860336
+  U2_PFM_CONTROLLER_N16848033 U2_PFM_CONTROLLER_N16900793 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_PFM_CONTROLLER_U76         U2_PFM_CONTROLLER_N16860336
+  U2_PFM_CONTROLLER_N16848033 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
X_U2_PFM_CONTROLLER_U108         U2_PFM_CONTROLLER_N17221055
+  U2_PFM_CONTROLLER_N17221474 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U2_PFM_CONTROLLER_U95         N16779883 U2_PFM_CONTROLLER_N17181939
+  U2_PFM_CONTROLLER_N17181849 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_PFM_CONTROLLER_R35         0 U2_PFM_CONTROLLER_N17198767  500MEG  
C_U2_PFM_CONTROLLER_C37         0 U2_PFM_CONTROLLER_N17420989  1n  
D_U2_PFM_CONTROLLER_D3         U2_PFM_CONTROLLER_VCOUNTER1
+  U2_PFM_CONTROLLER_N17173756 D_D1 
E_U2_PFM_CONTROLLER_ABM11         U2_PFM_CONTROLLER_N17381533 0 VALUE { IF(
+  V(U2_PFM_CONTROLLER_IAVG_MASK) > 0.5,  
+ V(U2_I_LO_C2),100)   }
V_U2_PFM_CONTROLLER_V23         U2_PFM_CONTROLLER_N16879546 0 1m
R_U2_PFM_CONTROLLER_R49         U2_PFM_CONTROLLER_N17331840
+  U2_PFM_CONTROLLER_SW_MASKED  1  
E_U2_PFM_CONTROLLER_SUM3         U2_PFM_CONTROLLER_N17031490 0 VALUE 
+ {V(U2_PFM_CONTROLLER_N16977715)+V(U2_PFM_CONTROLLER_N17027213)}
E_U2_PFM_CONTROLLER_GAIN4         U2_PFM_CONTROLLER_N17027213 0 VALUE {-1 *
+  V(U2_PFM_CONTROLLER_HALFIRIPPLE)}
C_U2_PFM_CONTROLLER_C35         0 U2_PFM_CONTROLLER_SW_MASKED  1n  
V_U2_PFM_CONTROLLER_V28         U2_PFM_CONTROLLER_N17181939 0 606mV
R_U2_PFM_CONTROLLER_R25         0 U2_PFM_CONTROLLER_N16816475  32  
X_U2_PFM_CONTROLLER_U62         INT_MODE U2_PFM_CONTROLLER_MODE_INV
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_PFM_CONTROLLER_U82         U2_PFM_CONTROLLER_PFM_ENTRY
+  U2_PFM_CONTROLLER_N17349284 U2_PFM_SEL_C2 U2_PFM_CONTROLLER_PFM_SEL_BAR
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_PFM_CONTROLLER_V8         U2_PFM_CONTROLLER_N17173756 0 3.8Vdc
X_U2_PFM_CONTROLLER_U107         U2_PFM_CONTROLLER_SKIPBURST U2_PFM_SEL_C2
+  U2_PFM_CONTROLLER_N17173860 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_PFM_CONTROLLER_H2    U2_PFM_CONTROLLER_VININT U2_PFM_CONTROLLER_N16958080
+  U2_PFM_CONTROLLER_N17020908 0 PFM_CONTROLLER_U2_PFM_CONTROLLER_H2 
D_U2_PFM_CONTROLLER_D4         U2_PFM_CONTROLLER_N17181863
+  U2_PFM_CONTROLLER_N17181849 D_D1 
X_U2_PFM_CONTROLLER_U115         U2_PFM_SEL_C2 U2_PFM_CONTROLLER_SDWN
+  U2_PFM_CONTROLLER_N17369175 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U2_PFM_CONTROLLER_ABM6         U2_PFM_CONTROLLER_N17178299 0 VALUE { IF(
+  V(U2_PFM_CONTROLLER_IAVG_RESET) > 0.5,-40,  
+ +V(U2_PFM_CONTROLLER_N17178312))   }
X_U2_PFM_CONTROLLER_U85         U2_PFM_CONTROLLER_N17044739
+  U2_PFM_CONTROLLER_N17078272 U2_PFM_CONTROLLER_SKIPBURST
+  U2_PFM_CONTROLLER_N17051405 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U2_PFM_CONTROLLER_R29         0 U2_PFM_CONTROLLER_N16856532  10k  
E_U2_PFM_CONTROLLER_ABM9         U2_PFM_CONTROLLER_N17331840 0 VALUE { IF(
+  V(U2_PFM_CONTROLLER_IAVG_MASK) > 0.5,  
+ V(U2_PFM_CONTROLLER_N16993011),1)   }
G_U2_PFM_CONTROLLER_ABM2I1         0 U2_PFM_CONTROLLER_VCOUNTER1 VALUE {
+  (V(U2_PFM_CONTROLLER_N17238572) - V(0)) *0.027825    }
X_U2_PFM_CONTROLLER_U63         U2_PFM_CONTROLLER_VOUT_ABOVE_2PCNT
+  U2_PFM_CONTROLLER_N16887616 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_PFM_CONTROLLER_S8    U2_PFM_CONTROLLER_N17369175 0
+  U2_PFM_CONTROLLER_VCOUNTER2 0 PFM_CONTROLLER_U2_PFM_CONTROLLER_S8 
R_U2_PFM_CONTROLLER_R50         U2_PFM_CONTROLLER_N17381533
+  U2_PFM_CONTROLLER_I_LO_MASKED  1  
E_U2_PFM_CONTROLLER_E6         U2_PFM_CONTROLLER_COUNT16_COMPLETE 0 VALUE { {IF
+  (V(U2_PFM_CONTROLLER_VCOUNTER1) > V(U2_PFM_CONTROLLER_N17173776), 1, 0)} }
V_U2_PFM_CONTROLLER_V31         U2_PFM_CONTROLLER_N17195170 0 1.2
X_U2_PFM_CONTROLLER_U110         N16779883 U2_PFM_CONTROLLER_N110
+  U2_PFM_CONTROLLER_VOUT_ABOVE_2PCNT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U2_PFM_CONTROLLER_U67         U2_PFM_CONTROLLER_I_LO_MASKED
+  U2_PFM_CONTROLLER_N17022990 U2_PFM_CONTROLLER_IAVG_EXIT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_PFM_CONTROLLER_U66         U2_PFM_CONTROLLER_MODE_INV U2_STARTUP_OVER_C2
+  U2_PFM_CONTROLLER_VOUT_ABOVE_2PCNT U2_PFM_CONTROLLER_COUNT32_COMPLETE
+  U2_PFM_CONTROLLER_PFM_ENTRY AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_PFM_CONTROLLER_U114         U2_PFM_CONTROLLER_N17181912
+  U2_PFM_CONTROLLER_SDWN U2_PFM_CONTROLLER_COUNT16_COMPLETE
+  U2_PFM_CONTROLLER_N17078272 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U2_PFM_CONTROLLER_V20         U2_PFM_CONTROLLER_N110 0 594mV
R_U2_PFM_CONTROLLER_R26         0 U2_PFM_CONTROLLER_N16958080  24  
R_U2_PFM_CONTROLLER_R39         U2_PFM_CONTROLLER_N17008775
+  U2_PFM_CONTROLLER_HALFIRIPPLE  1  
X_U2_PFM_CONTROLLER_U70         U2_PFM_CONTROLLER_N16879546
+  U2_PFM_CONTROLLER_I_LO_MASKED U2_PFM_CONTROLLER_N16880619 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_PFM_CONTROLLER_R51         U2_PFM_CONTROLLER_N17419235
+  U2_PFM_CONTROLLER_N17420989  20k  
C_U2_PFM_CONTROLLER_C36         0 U2_PFM_CONTROLLER_I_LO_MASKED  1n  
V_U2_PFM_CONTROLLER_V9         U2_PFM_CONTROLLER_N17173776 0 3.65Vdc
E_U2_PFM_CONTROLLER_SUM1         U2_PFM_CONTROLLER_PMOS_SKIPILIMIT 0 VALUE 
+ {V(U2_PFM_CONTROLLER_N16977715)+V(U2_PFM_CONTROLLER_HALFIRIPPLE)}
E_U2_PFM_CONTROLLER_GAIN5         U2_PFM_CONTROLLER_N17389174 0 VALUE {1 *
+  V(SW2)}
C_U2_PFM_CONTROLLER_C11         0 U2_PFM_CONTROLLER_VCOUNTER2  10n  
C_U2_PFM_CONTROLLER_C24         0 U2_PFM_CONTROLLER_HALFIRIPPLE  1n  
R_U2_PFM_CONTROLLER_R47         U2_PFM_CONTROLLER_N17208869
+  U2_PFM_CONTROLLER_IAVG_RESET  1  
R_U2_PFM_CONTROLLER_R40         U2_PFM_CONTROLLER_N17022706
+  U2_PFM_CONTROLLER_N17022990  1  
C_U2_PFM_CONTROLLER_C23         0 U2_PFM_CONTROLLER_VOUTOVERVIN  1n  
D_U2_PFM_CONTROLLER_D6         0 U2_PFM_CONTROLLER_VCOUNTER2 D_D1 
X_U2_PFM_CONTROLLER_U77         U2_PFM_CONTROLLER_N16880619
+  U2_PFM_CONTROLLER_N17406327 U2_DCM_LS_SDWN_C2 U2_PFM_CONTROLLER_N16881023
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_PFM_CONTROLLER_R30         0 U2_PFM_CONTROLLER_N16881023  10k  
X_U2_PFM_CONTROLLER_U75         U2_PFM_CONTROLLER_N16899339
+  U2_PFM_CONTROLLER_N16899361 U2_PFM_CONTROLLER_N16901563 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_PFM_CONTROLLER_R38         U2_PFM_CONTROLLER_N16998575
+  U2_PFM_CONTROLLER_VOUTOVERVIN  1  
E_U2_PFM_CONTROLLER_ABM3         U2_PFM_CONTROLLER_N17008775 0 VALUE { 
+ {V(U2_PFM_CONTROLLER_SW_MASKED)*V(U2_PFM_CONTROLLER_VOUTOVERVIN)*0.10101  
+ }   }
X_U2_PFM_CONTROLLER_U81         U2_PFM_CONTROLLER_N16899339
+  U2_PFM_CONTROLLER_N16899361 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
E_U2_PFM_CONTROLLER_GAIN6         U2_PFM_CONTROLLER_N17419235 0 VALUE {1 *
+  V(INT_MODE)}
C_U2_PFM_CONTROLLER_C22         0 U2_PFM_CONTROLLER_N16993011  20p  
D_U2_PFM_CONTROLLER_D7         U2_PFM_CONTROLLER_VCOUNTER2
+  U2_PFM_CONTROLLER_N17178442 D_D1 
R_U2_PFM_CONTROLLER_R44         U2_PFM_CONTROLLER_N17044672
+  U2_PFM_CONTROLLER_N17044688  10k  
X_U2_PFM_CONTROLLER_U105         U2_PFM_CONTROLLER_IAVG_COUNT
+  U2_PFM_CONTROLLER_IAVG_MASK U2_PFM_CONTROLLER_N17221055 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_PFM_CONTROLLER_U101         U2_PFM_CONTROLLER_COUNT16_COMPLETE INT_MODE
+  U2_PFM_CONTROLLER_IAVG_EXIT U2_PFM_CONTROLLER_N16887616
+  U2_PFM_CONTROLLER_PFM_EXIT OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_PFM_CONTROLLER_S9    U2_PFM_CONTROLLER_IAVG_COUNT 0
+  U2_PFM_CONTROLLER_N17198767 0 PFM_CONTROLLER_U2_PFM_CONTROLLER_S9 
E_U2_PFM_CONTROLLER_ABM10         U2_PFM_CONTROLLER_N17345029 0 VALUE { IF(
+  V(U2_PFM_CONTROLLER_IAVG_MASK) > 0.5  
+ & V(U2_PFM_SEL_C2) < 0.5,  
+ V(U2_I_LO_C2),100)  }
X_U2_PFM_CONTROLLER_U65         U2_PFM_CONTROLLER_N17029574
+  U2_PFM_CONTROLLER_I_LO_MASKED_2 U2_PFM_CONTROLLER_IAVG_ENTRY COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_PFM_CONTROLLER_ABM7         U2_PFM_CONTROLLER_N17208869 0 VALUE {
+  IF(V(U2_PFM_CONTROLLER_N17198767) >1,1,0)    }
C_U2_PFM_CONTROLLER_C29         0 U2_PFM_CONTROLLER_N17044688  43.2p  
C_U2_PFM_CONTROLLER_C33         0 U2_PFM_CONTROLLER_IAVG_RESET  1n  
C_U2_PFM_CONTROLLER_C32         0 U2_PFM_CONTROLLER_N17198767  1n  
X_U2_PFM_CONTROLLER_U116         U2_HS_C2 U2_PFM_CONTROLLER_N17420989
+  U2_PFM_CONTROLLER_N17406327 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_PFM_CONTROLLER_U113         SDWN_N_C2 U2_PFM_CONTROLLER_SDWN INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U2_PFM_CONTROLLER_SUM2         U2_PFM_CONTROLLER_N17022706 0 VALUE 
+ {V(U2_PFM_CONTROLLER_N17020908)+V(U2_PFM_CONTROLLER_HALFIRIPPLE)}
V_U2_PFM_CONTROLLER_V10         U2_PFM_CONTROLLER_N17178442 0 7Vdc
X_U2_PFM_CONTROLLER_U78         U2_PFM_CONTROLLER_N16901563
+  U2_PFM_CONTROLLER_N16900793 U2_PFM_C2 U2_PFM_CONTROLLER_N16856532
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_PFM_CONTROLLER_U98         U2_PFM_C2 U2_PFM_CONTROLLER_N17173663
+  U2_PFM_CONTROLLER_N17238572 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_U2_PFM_CONTROLLER_I1         U2_PFM_CONTROLLER_N17195170
+  U2_PFM_CONTROLLER_N17198767 DC 2.25m  
E_U2_PFM_CONTROLLER_ABM5         U2_PFM_CONTROLLER_N17044737 0 VALUE {
+  IF(V(U2_PFM_CONTROLLER_N17044688) > 0.5,1,0)    }
X_U2_PFM_CONTROLLER_U99         U2_PFM_C2 U2_PFM_CONTROLLER_N17173663
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
X_U2_PULSE_LOGIC_U1         U2_PWM_C2 U2_OCP_MODE_N_C2 U2_PULSE_LOGIC_N00140
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U2_PULSE_LOGIC_ABM3         U2_PULSE_LOGIC_N166694561 0 VALUE {
+  IF(V(U2_PFM_SEL_C2)>0.5, V(U2_PFM_C2), V(U2_PULSE_LOGIC_N00140))    }
R_U2_PULSE_LOGIC_R25         U2_PULSE_LOGIC_N166694561 U2_PULSE_C2  1  
C_U2_PULSE_LOGIC_C16         0 U2_PULSE_C2  1n  
R_U2_R1         0 N01088  10k  
X_U2_U46         U2_N16767473 U2_N16767357 U2_CLKPH180 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U2_V20         U2_N16767473 0 0.01Vdc
V_U2_V19         U2_N16767357 0  
+PULSE 0 1 222.22n {444.44n-0.2ns} 0.1ns 0.1ns {444.44n}
V_U2_V21         U2_N16812991 0 1
E_U2_GATE_DRIVER_ABM1         U2_GATE_DRIVER_N100 0 VALUE {
+  IF(V(SDWN_N_C2)>0.5, V(U2_GATE_DRIVER_N104), 0)    }
X_U2_GATE_DRIVER_U28         U2_GATE_DRIVER_N107 U2_GATE_DRIVER_N111
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
E_U2_GATE_DRIVER_ABM2         U2_GATE_DRIVER_N101 0 VALUE {
+  IF(V(U2_GATE_DRIVER_N109)>0.5, 0, V(U2_GATE_DRIVER_N105))    }
X_U2_GATE_DRIVER_U24         U2_GATE_DRIVER_N107 U2_GATE_DRIVER_N111
+  U2_GATE_DRIVER_N105 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_GATE_DRIVER_R21         U2_GATE_DRIVER_N100 U2_HS_C2  1  
X_U2_GATE_DRIVER_U25         U2_GATE_DRIVER_N108 U2_DCM_LS_SDWN_C2
+  U2_GATE_DRIVER_N109 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_GATE_DRIVER_C9         0 U2_LS_C2  1n  
X_U2_GATE_DRIVER_U27         U2_PULSE_C2 U2_GATE_DRIVER_LDRVIN INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_GATE_DRIVER_R19         U2_GATE_DRIVER_N101 U2_LS_C2  1  
X_U2_GATE_DRIVER_U29         U2_PULSE_C2 U2_GATE_DRIVER_N110
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
C_U2_GATE_DRIVER_C12         0 U2_HS_C2  1n  
X_U2_GATE_DRIVER_U23         U2_PULSE_C2 U2_GATE_DRIVER_N110
+  U2_GATE_DRIVER_N104 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_GATE_DRIVER_U30         U2_GATE_DRIVER_LDRVIN U2_GATE_DRIVER_LDRV_PBIAS
+  U2_GATE_DRIVER_N107 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_GATE_DRIVER_U793         U2_PULSE_C2 U2_GATE_DRIVER_N108
+  U2_GATE_DRIVER_LDRV_PBIAS U2_GATE_DRIVER_LDRV_PBIASBAR SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_GATE_DRIVER_U26         SDWN_N_C2 U2_GATE_DRIVER_N108 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_R2         0 N01088  10k  
X_U2_BUCK_CONVERTER_S1    U2_HS_C2 0 VIN U2_BUCK_CONVERTER_N16769736
+  BUCK_CONVERTER_U2_BUCK_CONVERTER_S1 
D_U2_BUCK_CONVERTER_D2         0 U2_BUCK_CONVERTER_N16769736 D_D1 
D_U2_BUCK_CONVERTER_D1         U2_BUCK_CONVERTER_N16769736 VIN D_D1 
X_U2_BUCK_CONVERTER_H1    U2_BUCK_CONVERTER_N16769736 SW2 U2_I_LO_C2 0
+  BUCK_CONVERTER_U2_BUCK_CONVERTER_H1 
X_U2_BUCK_CONVERTER_S2    U2_LS_C2 0 U2_BUCK_CONVERTER_N16769736 0
+  BUCK_CONVERTER_U2_BUCK_CONVERTER_S2 
X_U2_PWM_CONTROLLER_U44         U2_PWM_CONTROLLER_3 U2_PWM_CONTROLLER_4
+  U2_PWM_C2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_PWM_CONTROLLER_COMPENSATOR_R4         N16779883
+  U2_PWM_CONTROLLER_COMPENSATOR_FB_COMPN  160k  
E_U2_PWM_CONTROLLER_COMPENSATOR_GAIN8        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16857645 0 VALUE {0.2 * V(VIN)}
E_U2_PWM_CONTROLLER_COMPENSATOR_GAIN5        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16946571 0 VALUE {1 * V(VIN)}
X_U2_PWM_CONTROLLER_COMPENSATOR_S10    U2_PWM_CONTROLLER_COMPENSATOR_SDWN 0
+  U2_PWM_CONTROLLER_COMPENSATOR_FB_COMPP U2_PWM_CONTROLLER_COMPENSATOR_N16888314
+  COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S10 
C_U2_PWM_CONTROLLER_COMPENSATOR_C7         0
+  U2_PWM_CONTROLLER_COMPENSATOR_FB_COMPN  0.5p  
E_U2_PWM_CONTROLLER_COMPENSATOR_GAIN7        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16888314 0 VALUE {1.3 * V(N16779883)}
V_U2_PWM_CONTROLLER_COMPENSATOR_V4        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16943197 0 700m
R_U2_PWM_CONTROLLER_COMPENSATOR_R22        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16946571
+  U2_PWM_CONTROLLER_COMPENSATOR_N16946960  2k  
E_U2_PWM_CONTROLLER_COMPENSATOR_GAIN6        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16907688 0 VALUE {1 *
+  V(U2_PWM_CONTROLLER_COMPENSATOR_N16946960)}
E_U2_PWM_CONTROLLER_COMPENSATOR_GAIN2        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16874995 0 VALUE {0.2 * V(SW2)}
E_U2_PWM_CONTROLLER_COMPENSATOR_SUM3         U2_PWM_CONTROLLER_3 0 VALUE 
+ {V(U2_PWM_CONTROLLER_COMPENSATOR_IM1)+V(U2_PWM_CONTROLLER_COMPENSATOR_IP2)}
R_U2_PWM_CONTROLLER_COMPENSATOR_R17        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16874995 U2_PWM_CONTROLLER_COMPENSATOR_IM1 
+  354k  
E_U2_PWM_CONTROLLER_COMPENSATOR_GAIN1         U2_PWM_CONTROLLER_COMPENSATOR_IP1
+  0 VALUE {1 * V(U2_PWM_CONTROLLER_COMPENSATOR_N16806342)}
R_U2_PWM_CONTROLLER_COMPENSATOR_R21        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16806342
+  U2_PWM_CONTROLLER_COMPENSATOR_N16907688  250k  
C_U2_PWM_CONTROLLER_COMPENSATOR_C12         0 U2_PWM_CONTROLLER_COMPENSATOR_IM1
+   20p  
X_U2_PWM_CONTROLLER_COMPENSATOR_S6    U2_PFM_SEL_C2 0
+  U2_PWM_CONTROLLER_COMPENSATOR_FB_COMPP U2_PWM_CONTROLLER_COMPENSATOR_N16805429
+  COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S6 
E_U2_PWM_CONTROLLER_COMPENSATOR_E3        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16805352 0
+  U2_PWM_CONTROLLER_COMPENSATOR_FB_COMPP U2_PWM_CONTROLLER_COMPENSATOR_FB_COMPN
+  100k
E_U2_PWM_CONTROLLER_COMPENSATOR_GAIN9        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16978613 0 VALUE {1 *
+  V(U2_PWM_CONTROLLER_COMPENSATOR_FB_COMPN)}
X_U2_PWM_CONTROLLER_COMPENSATOR_S7    U2_PFM_SEL_C2 0
+  U2_PWM_CONTROLLER_COMPENSATOR_FB_COMPP U2_PWM_CONTROLLER_COMPENSATOR_N16943197
+  COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S7 
X_U2_PWM_CONTROLLER_COMPENSATOR_U13        
+  U2_PWM_CONTROLLER_COMPENSATOR_VERROR U2_PWM_CONTROLLER_COMPENSATOR_N16857645
+  d_d PARAMS:
E_U2_PWM_CONTROLLER_COMPENSATOR_GAIN3         U2_PWM_CONTROLLER_COMPENSATOR_IP2
+  0 VALUE {0.5 * V(U2_PWM_CONTROLLER_COMPENSATOR_VERROR)}
C_U2_PWM_CONTROLLER_COMPENSATOR_C9         0
+  U2_PWM_CONTROLLER_COMPENSATOR_FB_COMPP  0.5p  
C_U2_PWM_CONTROLLER_COMPENSATOR_C13         0
+  U2_PWM_CONTROLLER_COMPENSATOR_N16946960  1n  
R_U2_PWM_CONTROLLER_COMPENSATOR_R1         0
+  U2_PWM_CONTROLLER_COMPENSATOR_N16805429  800MEG  
R_U2_PWM_CONTROLLER_COMPENSATOR_R15        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16814256
+  U2_PWM_CONTROLLER_COMPENSATOR_N16805424  18.18k  
E_U2_PWM_CONTROLLER_COMPENSATOR_GAIN4         U2_PWM_CONTROLLER_COMPENSATOR_IM2
+  0 VALUE {-0.5 * V(U2_PWM_CONTROLLER_COMPENSATOR_VERROR)}
C_U2_PWM_CONTROLLER_COMPENSATOR_C10         0
+  U2_PWM_CONTROLLER_COMPENSATOR_N16814256  12p  
C_U2_PWM_CONTROLLER_COMPENSATOR_C11         0
+  U2_PWM_CONTROLLER_COMPENSATOR_N16806342  6p IC=0 
R_U2_PWM_CONTROLLER_COMPENSATOR_R2        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16805585 U2_PWM_CONTROLLER_COMPENSATOR_FB_COMPP
+   160k  
C_U2_PWM_CONTROLLER_COMPENSATOR_C1         0
+  U2_PWM_CONTROLLER_COMPENSATOR_N16805585  70p  
X_U2_PWM_CONTROLLER_COMPENSATOR_U12        
+  U2_PWM_CONTROLLER_COMPENSATOR_FB_COMPP U2_PWM_CONTROLLER_COMPENSATOR_N16978790
+  d_d PARAMS:
X_U2_PWM_CONTROLLER_COMPENSATOR_H1    U2_PWM_CONTROLLER_COMPENSATOR_N16805352
+  U2_PWM_CONTROLLER_COMPENSATOR_N16805354
+  U2_PWM_CONTROLLER_COMPENSATOR_N16805424 0
+  COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_H1 
E_U2_PWM_CONTROLLER_COMPENSATOR_E5        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16814282 0
+  U2_PWM_CONTROLLER_COMPENSATOR_N16814256 0 1
E_U2_PWM_CONTROLLER_COMPENSATOR_SUM2         U2_PWM_CONTROLLER_4 0 VALUE 
+ {V(U2_PWM_CONTROLLER_COMPENSATOR_IM2)+V(U2_PWM_CONTROLLER_COMPENSATOR_IP1)}
R_U2_PWM_CONTROLLER_COMPENSATOR_R12         0
+  U2_PWM_CONTROLLER_COMPENSATOR_N16805354  200k  
X_U2_PWM_CONTROLLER_COMPENSATOR_U11         SDWN_N_C2
+  U2_PWM_CONTROLLER_COMPENSATOR_SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_PWM_CONTROLLER_COMPENSATOR_R16        
+  U2_PWM_CONTROLLER_COMPENSATOR_VERROR U2_PWM_CONTROLLER_COMPENSATOR_N16814282 
+  1  
D_U2_PWM_CONTROLLER_COMPENSATOR_D1         0
+  U2_PWM_CONTROLLER_COMPENSATOR_VERROR D_D1 
V_U2_PWM_CONTROLLER_COMPENSATOR_V5        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16978790
+  U2_PWM_CONTROLLER_COMPENSATOR_N16978613 0.5
C_U2_PWM_CONTROLLER_COMPENSATOR_C8         0
+  U2_PWM_CONTROLLER_COMPENSATOR_N16805354  12p  
C_U2_PWM_CONTROLLER_COMPENSATOR_C6         0
+  U2_PWM_CONTROLLER_COMPENSATOR_VERROR  53.07n  
X_U2_PWM_CONTROLLER_COMPENSATOR_U10         U2_CLKPH180 U2_PFM_SEL_C2
+  U2_PWM_CONTROLLER_COMPENSATOR_SDWN U2_PWM_CONTROLLER_COMPENSATOR_N16829840
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U2_PWM_CONTROLLER_COMPENSATOR_G1        
+  U2_PWM_CONTROLLER_COMPENSATOR_N16805429 0 U2_VREF_SS_C2 N16779883 -10u
X_U2_PWM_CONTROLLER_COMPENSATOR_S9    U2_PWM_CONTROLLER_COMPENSATOR_N16829840 0
+  U2_PWM_CONTROLLER_COMPENSATOR_N16806342 0
+  COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S9 
E_U2_SOFT_START_ABM1         U2_SOFT_START_N16695949 0 VALUE {
+  LIMIT(V(U2_SOFT_START_N2153140), 0.6,0)    }
V_U2_SOFT_START_V23         U2_SOFT_START_N16703901 0 588mV
R_U2_SOFT_START_R35         U2_SOFT_START_N16695949 U2_VREF_SS_C2  1  
C_U2_SOFT_START_C17         U2_SOFT_START_N2153140 0  40nF  
V_U2_SOFT_START_V24         U2_SOFT_START_N16704307 0 1
D_U2_SOFT_START_D1         U2_SOFT_START_N2153140 U2_SOFT_START_N16704307 D_D1 
C_U2_SOFT_START_C25         0 U2_VREF_SS_C2  1n  
G_U2_SOFT_START_ABMII1         0 U2_SOFT_START_N2153140 VALUE {
+  V(SDWN_N_C2)*(28.8u)    }
E_U2_SOFT_START_GAIN1         U2_SOFT_START_N16705752 0 VALUE {1 *
+  V(N16779883)}
X_U2_SOFT_START_S1    SDWN_N_C2 0 U2_SOFT_START_N2153140
+  U2_SOFT_START_N16705752 SOFT_START_U2_SOFT_START_S1 
X_U2_SOFT_START_U54         U2_VREF_SS_C2 U2_SOFT_START_N16703901
+  U2_STARTUP_OVER_C2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_FAULT_PROTECTION_R1         0 U2_FAULT_PROTECTION_UVLO  1k  
V_U2_FAULT_PROTECTION_V1         U2_FAULT_PROTECTION_N16787195 0 1
X_U2_FAULT_PROTECTION_U36         U2_CLKPH180 U2_FAULT_PROTECTION_N16785536
+  U2_FAULT_PROTECTION_N16779956 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_FAULT_PROTECTION_U24         U2_FAULT_PROTECTION_N16787195
+  U2_FAULT_PROTECTION_UVLO VIN 0 swhyste PARAMS:  RON=1 ROFF=1MEG VT=2.375
+  VH=0.025
C_U2_FAULT_PROTECTION_C1         0 U2_FAULT_PROTECTION_N16791645  {700p+ 300p} 
+  
X_U2_FAULT_PROTECTION_U56         U2_FAULT_PROTECTION_N16791645 EN2_INT
+  U2_FAULT_PROTECTION_N16782348 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_FAULT_PROTECTION_U59         U2_I_LO_C2 U2_N16812991
+  U2_FAULT_PROTECTION_N16784982 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_FAULT_PROTECTION_U37         U2_FAULT_PROTECTION_N16784982
+  U2_FAULT_PROTECTION_N16779956 U2_FAULT_PROTECTION_OCP_MODE U2_OCP_MODE_N_C2
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_FAULT_PROTECTION_U38         U2_FAULT_PROTECTION_UVLO EN2_INT SDWN_N_ES_C2
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U2_FAULT_PROTECTION_D1         U2_FAULT_PROTECTION_N16791645 EN2_INT D_D1 
X_U2_FAULT_PROTECTION_U35         U2_FAULT_PROTECTION_N16782348
+  U2_FAULT_PROTECTION_UVLO SDWN_N_C2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_FAULT_PROTECTION_U60         U2_N16812991 U2_I_LO_C2
+  U2_FAULT_PROTECTION_N16785536 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_FAULT_PROTECTION_R2         EN2_INT U2_FAULT_PROTECTION_N16791645  244.8k 
+  
V_V4         N310186 0 1
X_U20         ENAB RST INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R1         0 N3103941  10k  
X_U14         MODE N16733547 N310756 N310716 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U17         MODE N311006 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
+  DELAY=100n
R_R5         GND 0  1m  
C_C8         ADJ2 N16779883  33p  
C_C4         0 N309982  1n  
X_U5         SDWN_N_ES_C1 SDWN_N_ES_C2 ENAB OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7         MODE N310302 N310328 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R8         0 N310716  10k  
E_ABM3         N135941 0 VALUE { IF(V(MODE_DATA) > 1.2,1,0)    }
R_R7         N310518 N310556  44.6k  
X_U18         MODE N311006 N310468 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R43         ADJ2 N16779883  1.21meg  
R_R4         N135941 MODE  1  
X_U8         MODE N310302 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
+  DELAY=100n
C_C7         N00803 FB1  25p  
R_R41         N16779883 0  332k  
C_C5         N310518 0  1n  
R_R9         N310762 N310756  728.6k  
C_C3         0 MODE  1n  
R_R6         PAD 0  1m  
G_ABMI1         N310060 N309982 VALUE { 1.923u    }
C_C6         N310762 0  1n  
E_ABM1         N107561 0 VALUE { IF(V(EN1) > 1.2,1,0)    }
D_D2         N310556 N310518 D_D1 
R_R36         N00803 0  332k  
V_V2         N310060 0 1.3
R_R2         N107561 EN1_INT  1  
D_D3         N310756 N310762 D_D1 
X_S3    DEF_1 0 FB1 N00803 TPS62403_TOPLEVEL_S3 
X_U9         N310368 N310328 N16730106 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_C1         0 EN1_INT  1n  
D_D1         N309982 N310060 D_D1 
X_U11         N310368 N310666 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U19         N16730106 RST N16731320 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10         MODE N16731320 N310556 N3103941 SRLATCHSHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_ABM2         N117971 0 VALUE { IF(V(EN2) > 1.2,1,0)    }
X_S2    N310438 0 N309982 0 TPS62403_TOPLEVEL_S2 
X_U16         N310518 N310762 INT_MODE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
.IC         V(U1_PFM_CONTROLLER_VCOUNTER2 )=0
.IC         V(U1_PFM_CONTROLLER_VCOUNTER1 )=0
.IC         V(U1_FAULT_PROTECTION_N16791645 )={Steadystate}
.IC         V(EN2_INT )={SteadyState}
.IC         V(U2_PFM_CONTROLLER_VCOUNTER2 )=0
.IC         V(U2_PFM_CONTROLLER_VCOUNTER1 )=0
.IC         V(U2_FAULT_PROTECTION_N16791645 )={Steadystate}
.IC         V(EN1_INT )={SteadyState}
.ENDS TPS62403_TRANS
*$
.subckt PFM_CONTROLLER_U1_PFM_CONTROLLER_S7 1 2 3 4  
S_U1_PFM_CONTROLLER_S7         3 4 1 2 _U1_PFM_CONTROLLER_S7
RS_U1_PFM_CONTROLLER_S7         1 2 1G
.MODEL         _U1_PFM_CONTROLLER_S7 VSWITCH Roff=10m Ron=10e6 Voff=0.2
+  Von=0.8
.ends PFM_CONTROLLER_U1_PFM_CONTROLLER_S7
*$
.subckt PFM_CONTROLLER_U1_PFM_CONTROLLER_H1 1 2 3 4  
H_U1_PFM_CONTROLLER_H1         3 4 VH_U1_PFM_CONTROLLER_H1 1
VH_U1_PFM_CONTROLLER_H1         1 2 0V
.ends PFM_CONTROLLER_U1_PFM_CONTROLLER_H1
*$
.subckt PFM_CONTROLLER_U1_PFM_CONTROLLER_H2 1 2 3 4  
H_U1_PFM_CONTROLLER_H2         3 4 VH_U1_PFM_CONTROLLER_H2 1
VH_U1_PFM_CONTROLLER_H2         1 2 0V
.ends PFM_CONTROLLER_U1_PFM_CONTROLLER_H2
*$
.subckt PFM_CONTROLLER_U1_PFM_CONTROLLER_S8 1 2 3 4  
S_U1_PFM_CONTROLLER_S8         3 4 1 2 _U1_PFM_CONTROLLER_S8
RS_U1_PFM_CONTROLLER_S8         1 2 1G
.MODEL         _U1_PFM_CONTROLLER_S8 VSWITCH Roff=10e6 Ron=10m Voff=0.2
+  Von=0.8
.ends PFM_CONTROLLER_U1_PFM_CONTROLLER_S8
*$
.subckt PFM_CONTROLLER_U1_PFM_CONTROLLER_S9 1 2 3 4  
S_U1_PFM_CONTROLLER_S9         3 4 1 2 _U1_PFM_CONTROLLER_S9
RS_U1_PFM_CONTROLLER_S9         1 2 1G
.MODEL         _U1_PFM_CONTROLLER_S9 VSWITCH Roff=10e6 Ron=10m Voff=0.2V
+  Von=0.8V
.ends PFM_CONTROLLER_U1_PFM_CONTROLLER_S9
*$
.subckt SOFT_START_U1_SOFT_START_S1 1 2 3 4  
S_U1_SOFT_START_S1         3 4 1 2 _U1_SOFT_START_S1
RS_U1_SOFT_START_S1         1 2 1G
.MODEL         _U1_SOFT_START_S1 VSWITCH Roff=1 Ron=100e6 Voff=0.2 Von=0.8
.ends SOFT_START_U1_SOFT_START_S1
*$
.subckt COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S10 1 2 3 4  
S_U1_PWM_CONTROLLER_COMPENSATOR_S10         3 4 1 2
+  _U1_PWM_CONTROLLER_COMPENSATOR_S10
RS_U1_PWM_CONTROLLER_COMPENSATOR_S10         1 2 1G
.MODEL         _U1_PWM_CONTROLLER_COMPENSATOR_S10 VSWITCH Roff=1G Ron=1
+  Voff=0.4V Von=0.8V
.ends COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S10
*$
.subckt COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S6 1 2 3 4  
S_U1_PWM_CONTROLLER_COMPENSATOR_S6         3 4 1 2
+  _U1_PWM_CONTROLLER_COMPENSATOR_S6
RS_U1_PWM_CONTROLLER_COMPENSATOR_S6         1 2 1G
.MODEL         _U1_PWM_CONTROLLER_COMPENSATOR_S6 VSWITCH Roff=10e6 Ron=1m
+  Voff=0.8V Von=0.4V
.ends COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S6
*$
.subckt COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S7 1 2 3 4  
S_U1_PWM_CONTROLLER_COMPENSATOR_S7         3 4 1 2
+  _U1_PWM_CONTROLLER_COMPENSATOR_S7
RS_U1_PWM_CONTROLLER_COMPENSATOR_S7         1 2 1G
.MODEL         _U1_PWM_CONTROLLER_COMPENSATOR_S7 VSWITCH Roff=10e6 Ron=1m
+  Voff=0.4V Von=0.8V
.ends COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S7
*$
.subckt COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_H1 1 2 3 4  
H_U1_PWM_CONTROLLER_COMPENSATOR_H1         3 4
+  VH_U1_PWM_CONTROLLER_COMPENSATOR_H1 1.818
VH_U1_PWM_CONTROLLER_COMPENSATOR_H1         1 2 0V
.ends COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_H1
*$
.subckt COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S9 1 2 3 4  
S_U1_PWM_CONTROLLER_COMPENSATOR_S9         3 4 1 2
+  _U1_PWM_CONTROLLER_COMPENSATOR_S9
RS_U1_PWM_CONTROLLER_COMPENSATOR_S9         1 2 1G
.MODEL         _U1_PWM_CONTROLLER_COMPENSATOR_S9 VSWITCH Roff=10e6 Ron=1m
+  Voff=0.4V Von=0.8V
.ends COMPENSATOR_U1_PWM_CONTROLLER_COMPENSATOR_S9
*$
.subckt BUCK_CONVERTER_U1_BUCK_CONVERTER_S1 1 2 3 4  
S_U1_BUCK_CONVERTER_S1         3 4 1 2 _U1_BUCK_CONVERTER_S1
RS_U1_BUCK_CONVERTER_S1         1 2 1G
.MODEL         _U1_BUCK_CONVERTER_S1 VSWITCH Roff=6e6 Ron=280m Voff=0.2V
+  Von=0.8V
.ends BUCK_CONVERTER_U1_BUCK_CONVERTER_S1
*$
.subckt BUCK_CONVERTER_U1_BUCK_CONVERTER_H1 1 2 3 4  
H_U1_BUCK_CONVERTER_H1         3 4 VH_U1_BUCK_CONVERTER_H1 1
VH_U1_BUCK_CONVERTER_H1         1 2 0V
.ends BUCK_CONVERTER_U1_BUCK_CONVERTER_H1
*$
.subckt BUCK_CONVERTER_U1_BUCK_CONVERTER_S2 1 2 3 4  
S_U1_BUCK_CONVERTER_S2         3 4 1 2 _U1_BUCK_CONVERTER_S2
RS_U1_BUCK_CONVERTER_S2         1 2 1G
.MODEL         _U1_BUCK_CONVERTER_S2 VSWITCH Roff=1e6 Ron=200m Voff=0.2
+  Von=0.8
.ends BUCK_CONVERTER_U1_BUCK_CONVERTER_S2
*$
.subckt PFM_CONTROLLER_U2_PFM_CONTROLLER_S7 1 2 3 4  
S_U2_PFM_CONTROLLER_S7         3 4 1 2 _U2_PFM_CONTROLLER_S7
RS_U2_PFM_CONTROLLER_S7         1 2 1G
.MODEL         _U2_PFM_CONTROLLER_S7 VSWITCH Roff=10m Ron=10e6 Voff=0.2
+  Von=0.8
.ends PFM_CONTROLLER_U2_PFM_CONTROLLER_S7
*$
.subckt PFM_CONTROLLER_U2_PFM_CONTROLLER_H1 1 2 3 4  
H_U2_PFM_CONTROLLER_H1         3 4 VH_U2_PFM_CONTROLLER_H1 1
VH_U2_PFM_CONTROLLER_H1         1 2 0V
.ends PFM_CONTROLLER_U2_PFM_CONTROLLER_H1
*$
.subckt PFM_CONTROLLER_U2_PFM_CONTROLLER_H2 1 2 3 4  
H_U2_PFM_CONTROLLER_H2         3 4 VH_U2_PFM_CONTROLLER_H2 1
VH_U2_PFM_CONTROLLER_H2         1 2 0V
.ends PFM_CONTROLLER_U2_PFM_CONTROLLER_H2
*$
.subckt PFM_CONTROLLER_U2_PFM_CONTROLLER_S8 1 2 3 4  
S_U2_PFM_CONTROLLER_S8         3 4 1 2 _U2_PFM_CONTROLLER_S8
RS_U2_PFM_CONTROLLER_S8         1 2 1G
.MODEL         _U2_PFM_CONTROLLER_S8 VSWITCH Roff=10e6 Ron=10m Voff=0.2
+  Von=0.8
.ends PFM_CONTROLLER_U2_PFM_CONTROLLER_S8
*$
.subckt PFM_CONTROLLER_U2_PFM_CONTROLLER_S9 1 2 3 4  
S_U2_PFM_CONTROLLER_S9         3 4 1 2 _U2_PFM_CONTROLLER_S9
RS_U2_PFM_CONTROLLER_S9         1 2 1G
.MODEL         _U2_PFM_CONTROLLER_S9 VSWITCH Roff=10e6 Ron=10m Voff=0.2V
+  Von=0.8V
.ends PFM_CONTROLLER_U2_PFM_CONTROLLER_S9
*$
.subckt BUCK_CONVERTER_U2_BUCK_CONVERTER_S1 1 2 3 4  
S_U2_BUCK_CONVERTER_S1         3 4 1 2 _U2_BUCK_CONVERTER_S1
RS_U2_BUCK_CONVERTER_S1         1 2 1G
.MODEL         _U2_BUCK_CONVERTER_S1 VSWITCH Roff=6e6 Ron=280m Voff=0.2V
+  Von=0.8V
.ends BUCK_CONVERTER_U2_BUCK_CONVERTER_S1
*$
.subckt BUCK_CONVERTER_U2_BUCK_CONVERTER_H1 1 2 3 4  
H_U2_BUCK_CONVERTER_H1         3 4 VH_U2_BUCK_CONVERTER_H1 1
VH_U2_BUCK_CONVERTER_H1         1 2 0V
.ends BUCK_CONVERTER_U2_BUCK_CONVERTER_H1
*$
.subckt BUCK_CONVERTER_U2_BUCK_CONVERTER_S2 1 2 3 4  
S_U2_BUCK_CONVERTER_S2         3 4 1 2 _U2_BUCK_CONVERTER_S2
RS_U2_BUCK_CONVERTER_S2         1 2 1G
.MODEL         _U2_BUCK_CONVERTER_S2 VSWITCH Roff=1e6 Ron=200m Voff=0.2
+  Von=0.8
.ends BUCK_CONVERTER_U2_BUCK_CONVERTER_S2
*$
.subckt COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S10 1 2 3 4  
S_U2_PWM_CONTROLLER_COMPENSATOR_S10         3 4 1 2
+  _U2_PWM_CONTROLLER_COMPENSATOR_S10
RS_U2_PWM_CONTROLLER_COMPENSATOR_S10         1 2 1G
.MODEL         _U2_PWM_CONTROLLER_COMPENSATOR_S10 VSWITCH Roff=1G Ron=1
+  Voff=0.4V Von=0.8V
.ends COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S10
*$
.subckt COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S6 1 2 3 4  
S_U2_PWM_CONTROLLER_COMPENSATOR_S6         3 4 1 2
+  _U2_PWM_CONTROLLER_COMPENSATOR_S6
RS_U2_PWM_CONTROLLER_COMPENSATOR_S6         1 2 1G
.MODEL         _U2_PWM_CONTROLLER_COMPENSATOR_S6 VSWITCH Roff=10e6 Ron=1m
+  Voff=0.8V Von=0.4V
.ends COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S6
*$
.subckt COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S7 1 2 3 4  
S_U2_PWM_CONTROLLER_COMPENSATOR_S7         3 4 1 2
+  _U2_PWM_CONTROLLER_COMPENSATOR_S7
RS_U2_PWM_CONTROLLER_COMPENSATOR_S7         1 2 1G
.MODEL         _U2_PWM_CONTROLLER_COMPENSATOR_S7 VSWITCH Roff=10e6 Ron=1m
+  Voff=0.4V Von=0.8V
.ends COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S7
*$
.subckt COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_H1 1 2 3 4  
H_U2_PWM_CONTROLLER_COMPENSATOR_H1         3 4
+  VH_U2_PWM_CONTROLLER_COMPENSATOR_H1 1.818
VH_U2_PWM_CONTROLLER_COMPENSATOR_H1         1 2 0V
.ends COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_H1
*$
.subckt COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S9 1 2 3 4  
S_U2_PWM_CONTROLLER_COMPENSATOR_S9         3 4 1 2
+  _U2_PWM_CONTROLLER_COMPENSATOR_S9
RS_U2_PWM_CONTROLLER_COMPENSATOR_S9         1 2 1G
.MODEL         _U2_PWM_CONTROLLER_COMPENSATOR_S9 VSWITCH Roff=10e6 Ron=1m
+  Voff=0.4V Von=0.8V
.ends COMPENSATOR_U2_PWM_CONTROLLER_COMPENSATOR_S9
*$
.subckt SOFT_START_U2_SOFT_START_S1 1 2 3 4  
S_U2_SOFT_START_S1         3 4 1 2 _U2_SOFT_START_S1
RS_U2_SOFT_START_S1         1 2 1G
.MODEL         _U2_SOFT_START_S1 VSWITCH Roff=1 Ron=100e6 Voff=0.2 Von=0.8
.ends SOFT_START_U2_SOFT_START_S1
*$
.subckt TPS62403_TOPLEVEL_S3 1 2 3 4  
S_S3         3 4 1 2 _S3
RS_S3         1 2 1G
.MODEL         _S3 VSWITCH Roff=539.5k Ron=276.667k Voff=0.4 Von=0.9
.ends TPS62403_TOPLEVEL_S3
*$
.subckt TPS62403_TOPLEVEL_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends TPS62403_TOPLEVEL_S2
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.subckt SWHYSTE NodeMinus NodePlus Plus Minus PARAMS: RON=1 
+ ROFF=1MEG VT=5 VH=2
S5 NodePlus NodeMinus 8 0 smoothSW
EBcrtl 8 0 Value = { IF ( V(plus)-V(minus) > V(ref), 1, 0 ) }
EBref ref1 0 Value = { IF ( V(8) > 0.5, {VT-VH}, {VT+VH} ) }
Rdel ref1 ref 100
Cdel ref 0 100p  IC={VT+VH}
Rconv1 8 0 10Meg
Rconv2 plus 0 10Meg
Rconv3 minus 0 10Meg
.model smoothSW VSWITCH (RON={RON} ROFF={ROFF} VON=1 VOFF=0)
.ends SWHYSTE
* PSpice Model Editor - Version 16.0.0
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
