
Nucleo-Linetracer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3d8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c04  0800a578  0800a578  0001a578  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b17c  0800b17c  00020214  2**0
                  CONTENTS
  4 .ARM          00000008  0800b17c  0800b17c  0001b17c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b184  0800b184  00020214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b184  0800b184  0001b184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b188  0800b188  0001b188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000214  20000000  0800b18c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002de0  20000214  0800b3a0  00020214  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002ff4  0800b3a0  00022ff4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c6c0  00000000  00000000  00020287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003185  00000000  00000000  0002c947  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f28  00000000  00000000  0002fad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b54  00000000  00000000  000309f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016034  00000000  00000000  0003154c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ed8e  00000000  00000000  00047580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00075fdd  00000000  00000000  0005630e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004e64  00000000  00000000  000cc2ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000d1150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000214 	.word	0x20000214
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a560 	.word	0x0800a560

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000218 	.word	0x20000218
 80001dc:	0800a560 	.word	0x0800a560

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c3c:	f080 811c 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8119 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c6a:	f080 8107 	bcs.w	8000e7c <__udivmoddi4+0x294>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8104 	bls.w	8000e7c <__udivmoddi4+0x294>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ed 	beq.w	8000e72 <__udivmoddi4+0x28a>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f8 	bhi.w	8000ea6 <__udivmoddi4+0x2be>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8090 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80cb 	bhi.w	8000ea0 <__udivmoddi4+0x2b8>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80bb 	bhi.w	8000eaa <__udivmoddi4+0x2c2>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb08 f50e 	mul.w	r5, r8, lr
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d88:	f080 8088 	bcs.w	8000e9c <__udivmoddi4+0x2b4>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8085 	bls.w	8000e9c <__udivmoddi4+0x2b4>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da0:	fb09 4413 	mls	r4, r9, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000db8:	d26c      	bcs.n	8000e94 <__udivmoddi4+0x2ac>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d96a      	bls.n	8000e94 <__udivmoddi4+0x2ac>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	42ac      	cmp	r4, r5
 8000dd0:	46c8      	mov	r8, r9
 8000dd2:	46ae      	mov	lr, r5
 8000dd4:	d356      	bcc.n	8000e84 <__udivmoddi4+0x29c>
 8000dd6:	d053      	beq.n	8000e80 <__udivmoddi4+0x298>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb0 0208 	subs.w	r2, r0, r8
 8000dde:	eb64 040e 	sbc.w	r4, r4, lr
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40ca      	lsrs	r2, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	4317      	orrs	r7, r2
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	f1c3 0120 	rsb	r1, r3, #32
 8000dfc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e00:	fa20 f201 	lsr.w	r2, r0, r1
 8000e04:	fa25 f101 	lsr.w	r1, r5, r1
 8000e08:	409d      	lsls	r5, r3
 8000e0a:	432a      	orrs	r2, r5
 8000e0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e18:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e22:	fb00 f50e 	mul.w	r5, r0, lr
 8000e26:	428d      	cmp	r5, r1
 8000e28:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x258>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e36:	d22f      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e38:	428d      	cmp	r5, r1
 8000e3a:	d92d      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1b49      	subs	r1, r1, r5
 8000e42:	b292      	uxth	r2, r2
 8000e44:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e48:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e50:	fb05 f10e 	mul.w	r1, r5, lr
 8000e54:	4291      	cmp	r1, r2
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x282>
 8000e58:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e60:	d216      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000e62:	4291      	cmp	r1, r2
 8000e64:	d914      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e66:	3d02      	subs	r5, #2
 8000e68:	4462      	add	r2, ip
 8000e6a:	1a52      	subs	r2, r2, r1
 8000e6c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e70:	e738      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e72:	4631      	mov	r1, r6
 8000e74:	4630      	mov	r0, r6
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e78:	4639      	mov	r1, r7
 8000e7a:	e6e6      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e6fb      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e80:	4548      	cmp	r0, r9
 8000e82:	d2a9      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e84:	ebb9 0802 	subs.w	r8, r9, r2
 8000e88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	e7a3      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e90:	4645      	mov	r5, r8
 8000e92:	e7ea      	b.n	8000e6a <__udivmoddi4+0x282>
 8000e94:	462b      	mov	r3, r5
 8000e96:	e794      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e98:	4640      	mov	r0, r8
 8000e9a:	e7d1      	b.n	8000e40 <__udivmoddi4+0x258>
 8000e9c:	46d0      	mov	r8, sl
 8000e9e:	e77b      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000ea0:	3d02      	subs	r5, #2
 8000ea2:	4462      	add	r2, ip
 8000ea4:	e732      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e70a      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000eaa:	4464      	add	r4, ip
 8000eac:	3802      	subs	r0, #2
 8000eae:	e742      	b.n	8000d36 <__udivmoddi4+0x14e>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	f003 0307 	and.w	r3, r3, #7
 8000ec2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eca:	68ba      	ldr	r2, [r7, #8]
 8000ecc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000edc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ee0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ee4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ee6:	4a04      	ldr	r2, [pc, #16]	; (8000ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	60d3      	str	r3, [r2, #12]
}
 8000eec:	bf00      	nop
 8000eee:	3714      	adds	r7, #20
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	e000ed00 	.word	0xe000ed00

08000efc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f00:	4b04      	ldr	r3, [pc, #16]	; (8000f14 <__NVIC_GetPriorityGrouping+0x18>)
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	0a1b      	lsrs	r3, r3, #8
 8000f06:	f003 0307 	and.w	r3, r3, #7
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	e000ed00 	.word	0xe000ed00

08000f18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	db0b      	blt.n	8000f42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	f003 021f 	and.w	r2, r3, #31
 8000f30:	4907      	ldr	r1, [pc, #28]	; (8000f50 <__NVIC_EnableIRQ+0x38>)
 8000f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f36:	095b      	lsrs	r3, r3, #5
 8000f38:	2001      	movs	r0, #1
 8000f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f42:	bf00      	nop
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	e000e100 	.word	0xe000e100

08000f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	6039      	str	r1, [r7, #0]
 8000f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	db0a      	blt.n	8000f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	490c      	ldr	r1, [pc, #48]	; (8000fa0 <__NVIC_SetPriority+0x4c>)
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	0112      	lsls	r2, r2, #4
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	440b      	add	r3, r1
 8000f78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f7c:	e00a      	b.n	8000f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	4908      	ldr	r1, [pc, #32]	; (8000fa4 <__NVIC_SetPriority+0x50>)
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	f003 030f 	and.w	r3, r3, #15
 8000f8a:	3b04      	subs	r3, #4
 8000f8c:	0112      	lsls	r2, r2, #4
 8000f8e:	b2d2      	uxtb	r2, r2
 8000f90:	440b      	add	r3, r1
 8000f92:	761a      	strb	r2, [r3, #24]
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	e000e100 	.word	0xe000e100
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b089      	sub	sp, #36	; 0x24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	f003 0307 	and.w	r3, r3, #7
 8000fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	f1c3 0307 	rsb	r3, r3, #7
 8000fc2:	2b04      	cmp	r3, #4
 8000fc4:	bf28      	it	cs
 8000fc6:	2304      	movcs	r3, #4
 8000fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	3304      	adds	r3, #4
 8000fce:	2b06      	cmp	r3, #6
 8000fd0:	d902      	bls.n	8000fd8 <NVIC_EncodePriority+0x30>
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	3b03      	subs	r3, #3
 8000fd6:	e000      	b.n	8000fda <NVIC_EncodePriority+0x32>
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fdc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43da      	mvns	r2, r3
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	401a      	ands	r2, r3
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffa:	43d9      	mvns	r1, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001000:	4313      	orrs	r3, r2
         );
}
 8001002:	4618      	mov	r0, r3
 8001004:	3724      	adds	r7, #36	; 0x24
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800100e:	b480      	push	{r7}
 8001010:	b089      	sub	sp, #36	; 0x24
 8001012:	af00      	add	r7, sp, #0
 8001014:	60f8      	str	r0, [r7, #12]
 8001016:	60b9      	str	r1, [r7, #8]
 8001018:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	332c      	adds	r3, #44	; 0x2c
 800101e:	4619      	mov	r1, r3
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001026:	f44f 7240 	mov.w	r2, #768	; 0x300
 800102a:	61ba      	str	r2, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	fa92 f2a2 	rbit	r2, r2
 8001032:	617a      	str	r2, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001034:	697a      	ldr	r2, [r7, #20]
 8001036:	fab2 f282 	clz	r2, r2
 800103a:	b2d2      	uxtb	r2, r2
 800103c:	40d3      	lsrs	r3, r2
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	440b      	add	r3, r1
 8001042:	61fb      	str	r3, [r7, #28]
  
  MODIFY_REG(*preg,
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	f003 031f 	and.w	r3, r3, #31
 800104e:	211f      	movs	r1, #31
 8001050:	fa01 f303 	lsl.w	r3, r1, r3
 8001054:	43db      	mvns	r3, r3
 8001056:	401a      	ands	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f003 011f 	and.w	r1, r3, #31
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	f003 031f 	and.w	r3, r3, #31
 8001064:	fa01 f303 	lsl.w	r3, r1, r3
 8001068:	431a      	orrs	r2, r3
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800106e:	bf00      	nop
 8001070:	3724      	adds	r7, #36	; 0x24
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr

0800107a <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 800107a:	b480      	push	{r7}
 800107c:	b083      	sub	sp, #12
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
 8001082:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	689b      	ldr	r3, [r3, #8]
 8001088:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	431a      	orrs	r2, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	609a      	str	r2, [r3, #8]
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b08d      	sub	sp, #52	; 0x34
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	60f8      	str	r0, [r7, #12]
 80010a8:	60b9      	str	r1, [r7, #8]
 80010aa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	330c      	adds	r3, #12
 80010b0:	4619      	mov	r1, r3
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80010bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	fa92 f2a2 	rbit	r2, r2
 80010c4:	617a      	str	r2, [r7, #20]
  return result;
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	fab2 f282 	clz	r2, r2
 80010cc:	b2d2      	uxtb	r2, r2
 80010ce:	40d3      	lsrs	r3, r2
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	440b      	add	r3, r1
 80010d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  MODIFY_REG(*preg,
 80010d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 80010e0:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 80010e4:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e6:	6a39      	ldr	r1, [r7, #32]
 80010e8:	fa91 f1a1 	rbit	r1, r1
 80010ec:	61f9      	str	r1, [r7, #28]
  return result;
 80010ee:	69f9      	ldr	r1, [r7, #28]
 80010f0:	fab1 f181 	clz	r1, r1
 80010f4:	b2c9      	uxtb	r1, r1
 80010f6:	40cb      	lsrs	r3, r1
 80010f8:	2107      	movs	r1, #7
 80010fa:	fa01 f303 	lsl.w	r3, r1, r3
 80010fe:	43db      	mvns	r3, r3
 8001100:	401a      	ands	r2, r3
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8001108:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 800110c:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800110e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001110:	fa91 f1a1 	rbit	r1, r1
 8001114:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 8001116:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001118:	fab1 f181 	clz	r1, r1
 800111c:	b2c9      	uxtb	r1, r1
 800111e:	40cb      	lsrs	r3, r1
 8001120:	6879      	ldr	r1, [r7, #4]
 8001122:	fa01 f303 	lsl.w	r3, r1, r3
 8001126:	431a      	orrs	r2, r3
 8001128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800112a:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 800112c:	bf00      	nop
 800112e:	3734      	adds	r7, #52	; 0x34
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	601a      	str	r2, [r3, #0]
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	601a      	str	r2, [r3, #0]
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	68db      	ldr	r3, [r3, #12]
 8001186:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	431a      	orrs	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	60da      	str	r2, [r3, #12]
}
 8001192:	bf00      	nop
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr

0800119e <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 800119e:	b480      	push	{r7}
 80011a0:	b083      	sub	sp, #12
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	f023 0201 	bic.w	r2, r3, #1
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	60da      	str	r2, [r3, #12]
}
 80011b2:	bf00      	nop
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
	...

080011c0 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80011c4:	4b05      	ldr	r3, [pc, #20]	; (80011dc <LL_RCC_HSI_Enable+0x1c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a04      	ldr	r2, [pc, #16]	; (80011dc <LL_RCC_HSI_Enable+0x1c>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	6013      	str	r3, [r2, #0]
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	40023800 	.word	0x40023800

080011e0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80011e4:	4b06      	ldr	r3, [pc, #24]	; (8001200 <LL_RCC_HSI_IsReady+0x20>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0302 	and.w	r3, r3, #2
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	bf0c      	ite	eq
 80011f0:	2301      	moveq	r3, #1
 80011f2:	2300      	movne	r3, #0
 80011f4:	b2db      	uxtb	r3, r3
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	40023800 	.word	0x40023800

08001204 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 800120c:	4b07      	ldr	r3, [pc, #28]	; (800122c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	00db      	lsls	r3, r3, #3
 8001218:	4904      	ldr	r1, [pc, #16]	; (800122c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800121a:	4313      	orrs	r3, r2
 800121c:	600b      	str	r3, [r1, #0]
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	40023800 	.word	0x40023800

08001230 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001238:	4b06      	ldr	r3, [pc, #24]	; (8001254 <LL_RCC_SetSysClkSource+0x24>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	f023 0203 	bic.w	r2, r3, #3
 8001240:	4904      	ldr	r1, [pc, #16]	; (8001254 <LL_RCC_SetSysClkSource+0x24>)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4313      	orrs	r3, r2
 8001246:	608b      	str	r3, [r1, #8]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	40023800 	.word	0x40023800

08001258 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800125c:	4b04      	ldr	r3, [pc, #16]	; (8001270 <LL_RCC_GetSysClkSource+0x18>)
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f003 030c 	and.w	r3, r3, #12
}
 8001264:	4618      	mov	r0, r3
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	40023800 	.word	0x40023800

08001274 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800127c:	4b06      	ldr	r3, [pc, #24]	; (8001298 <LL_RCC_SetAHBPrescaler+0x24>)
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001284:	4904      	ldr	r1, [pc, #16]	; (8001298 <LL_RCC_SetAHBPrescaler+0x24>)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4313      	orrs	r3, r2
 800128a:	608b      	str	r3, [r1, #8]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	40023800 	.word	0x40023800

0800129c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80012ac:	4904      	ldr	r1, [pc, #16]	; (80012c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	608b      	str	r3, [r1, #8]
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	40023800 	.word	0x40023800

080012c4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80012cc:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80012d4:	4904      	ldr	r1, [pc, #16]	; (80012e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4313      	orrs	r3, r2
 80012da:	608b      	str	r3, [r1, #8]
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	40023800 	.word	0x40023800

080012ec <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 80012f4:	4b07      	ldr	r3, [pc, #28]	; (8001314 <LL_RCC_SetTIMPrescaler+0x28>)
 80012f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012fa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80012fe:	4905      	ldr	r1, [pc, #20]	; (8001314 <LL_RCC_SetTIMPrescaler+0x28>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4313      	orrs	r3, r2
 8001304:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8001308:	bf00      	nop
 800130a:	370c      	adds	r7, #12
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	40023800 	.word	0x40023800

08001318 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800131c:	4b05      	ldr	r3, [pc, #20]	; (8001334 <LL_RCC_PLL_Enable+0x1c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a04      	ldr	r2, [pc, #16]	; (8001334 <LL_RCC_PLL_Enable+0x1c>)
 8001322:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001326:	6013      	str	r3, [r2, #0]
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	40023800 	.word	0x40023800

08001338 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800133c:	4b07      	ldr	r3, [pc, #28]	; (800135c <LL_RCC_PLL_IsReady+0x24>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001344:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001348:	bf0c      	ite	eq
 800134a:	2301      	moveq	r3, #1
 800134c:	2300      	movne	r3, #0
 800134e:	b2db      	uxtb	r3, r3
}
 8001350:	4618      	mov	r0, r3
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	40023800 	.word	0x40023800

08001360 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
 800136c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800136e:	4b0d      	ldr	r3, [pc, #52]	; (80013a4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001370:	685a      	ldr	r2, [r3, #4]
 8001372:	4b0d      	ldr	r3, [pc, #52]	; (80013a8 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8001374:	4013      	ands	r3, r2
 8001376:	68f9      	ldr	r1, [r7, #12]
 8001378:	68ba      	ldr	r2, [r7, #8]
 800137a:	4311      	orrs	r1, r2
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	0192      	lsls	r2, r2, #6
 8001380:	430a      	orrs	r2, r1
 8001382:	4908      	ldr	r1, [pc, #32]	; (80013a4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001384:	4313      	orrs	r3, r2
 8001386:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001388:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001390:	4904      	ldr	r1, [pc, #16]	; (80013a4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	4313      	orrs	r3, r2
 8001396:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8001398:	bf00      	nop
 800139a:	3714      	adds	r7, #20
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	40023800 	.word	0x40023800
 80013a8:	ffbf8000 	.word	0xffbf8000

080013ac <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80013b4:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013b8:	4907      	ldr	r1, [pc, #28]	; (80013d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4313      	orrs	r3, r2
 80013be:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80013c0:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	4013      	ands	r3, r2
 80013c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013ca:	68fb      	ldr	r3, [r7, #12]
}
 80013cc:	bf00      	nop
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	40023800 	.word	0x40023800

080013dc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80013e4:	4b08      	ldr	r3, [pc, #32]	; (8001408 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013e8:	4907      	ldr	r1, [pc, #28]	; (8001408 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80013f0:	4b05      	ldr	r3, [pc, #20]	; (8001408 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4013      	ands	r3, r2
 80013f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013fa:	68fb      	ldr	r3, [r7, #12]
}
 80013fc:	bf00      	nop
 80013fe:	3714      	adds	r7, #20
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr
 8001408:	40023800 	.word	0x40023800

0800140c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800140c:	b480      	push	{r7}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001414:	4b08      	ldr	r3, [pc, #32]	; (8001438 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001416:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001418:	4907      	ldr	r1, [pc, #28]	; (8001438 <LL_APB2_GRP1_EnableClock+0x2c>)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4313      	orrs	r3, r2
 800141e:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001420:	4b05      	ldr	r3, [pc, #20]	; (8001438 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001422:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4013      	ands	r3, r2
 8001428:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800142a:	68fb      	ldr	r3, [r7, #12]
}
 800142c:	bf00      	nop
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	40023800 	.word	0x40023800

0800143c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8001446:	4a13      	ldr	r2, [pc, #76]	; (8001494 <LL_SYSCFG_SetEXTISource+0x58>)
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	b2db      	uxtb	r3, r3
 800144c:	3302      	adds	r3, #2
 800144e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	0c1b      	lsrs	r3, r3, #16
 8001456:	43db      	mvns	r3, r3
 8001458:	ea02 0103 	and.w	r1, r2, r3
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	0c1b      	lsrs	r3, r3, #16
 8001460:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	fa93 f3a3 	rbit	r3, r3
 8001468:	60bb      	str	r3, [r7, #8]
  return result;
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	fab3 f383 	clz	r3, r3
 8001470:	b2db      	uxtb	r3, r3
 8001472:	461a      	mov	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	fa03 f202 	lsl.w	r2, r3, r2
 800147a:	4806      	ldr	r0, [pc, #24]	; (8001494 <LL_SYSCFG_SetEXTISource+0x58>)
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	b2db      	uxtb	r3, r3
 8001480:	430a      	orrs	r2, r1
 8001482:	3302      	adds	r3, #2
 8001484:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001488:	bf00      	nop
 800148a:	3714      	adds	r7, #20
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	40013800 	.word	0x40013800

08001498 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80014a0:	4b06      	ldr	r3, [pc, #24]	; (80014bc <LL_FLASH_SetLatency+0x24>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f023 0207 	bic.w	r2, r3, #7
 80014a8:	4904      	ldr	r1, [pc, #16]	; (80014bc <LL_FLASH_SetLatency+0x24>)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	600b      	str	r3, [r1, #0]
}
 80014b0:	bf00      	nop
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	40023c00 	.word	0x40023c00

080014c0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80014c4:	4b04      	ldr	r3, [pc, #16]	; (80014d8 <LL_FLASH_GetLatency+0x18>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0307 	and.w	r3, r3, #7
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	40023c00 	.word	0x40023c00

080014dc <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80014e4:	4b06      	ldr	r3, [pc, #24]	; (8001500 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80014ec:	4904      	ldr	r1, [pc, #16]	; (8001500 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	600b      	str	r3, [r1, #0]
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	40007000 	.word	0x40007000

08001504 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8001508:	4b07      	ldr	r3, [pc, #28]	; (8001528 <LL_PWR_IsActiveFlag_VOS+0x24>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001510:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001514:	bf0c      	ite	eq
 8001516:	2301      	moveq	r3, #1
 8001518:	2300      	movne	r3, #0
 800151a:	b2db      	uxtb	r3, r3
}
 800151c:	4618      	mov	r0, r3
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	40007000 	.word	0x40007000

0800152c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f023 0210 	bic.w	r2, r3, #16
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	431a      	orrs	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	605a      	str	r2, [r3, #4]
}
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr

08001552 <LL_TIM_SetOnePulseMode>:
  *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
  *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
{
 8001552:	b480      	push	{r7}
 8001554:	b083      	sub	sp, #12
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
 800155a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f023 0208 	bic.w	r2, r3, #8
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	431a      	orrs	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	601a      	str	r2, [r3, #0]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	601a      	str	r2, [r3, #0]
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d01c      	beq.n	80015e2 <LL_TIM_OC_DisableFast+0x4a>
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	2b04      	cmp	r3, #4
 80015ac:	d017      	beq.n	80015de <LL_TIM_OC_DisableFast+0x46>
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	2b10      	cmp	r3, #16
 80015b2:	d012      	beq.n	80015da <LL_TIM_OC_DisableFast+0x42>
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	2b40      	cmp	r3, #64	; 0x40
 80015b8:	d00d      	beq.n	80015d6 <LL_TIM_OC_DisableFast+0x3e>
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015c0:	d007      	beq.n	80015d2 <LL_TIM_OC_DisableFast+0x3a>
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015c8:	d101      	bne.n	80015ce <LL_TIM_OC_DisableFast+0x36>
 80015ca:	2305      	movs	r3, #5
 80015cc:	e00a      	b.n	80015e4 <LL_TIM_OC_DisableFast+0x4c>
 80015ce:	2306      	movs	r3, #6
 80015d0:	e008      	b.n	80015e4 <LL_TIM_OC_DisableFast+0x4c>
 80015d2:	2304      	movs	r3, #4
 80015d4:	e006      	b.n	80015e4 <LL_TIM_OC_DisableFast+0x4c>
 80015d6:	2303      	movs	r3, #3
 80015d8:	e004      	b.n	80015e4 <LL_TIM_OC_DisableFast+0x4c>
 80015da:	2302      	movs	r3, #2
 80015dc:	e002      	b.n	80015e4 <LL_TIM_OC_DisableFast+0x4c>
 80015de:	2301      	movs	r3, #1
 80015e0:	e000      	b.n	80015e4 <LL_TIM_OC_DisableFast+0x4c>
 80015e2:	2300      	movs	r3, #0
 80015e4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	3318      	adds	r3, #24
 80015ea:	4619      	mov	r1, r3
 80015ec:	7bfb      	ldrb	r3, [r7, #15]
 80015ee:	4a0b      	ldr	r2, [pc, #44]	; (800161c <LL_TIM_OC_DisableFast+0x84>)
 80015f0:	5cd3      	ldrb	r3, [r2, r3]
 80015f2:	440b      	add	r3, r1
 80015f4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	7bfb      	ldrb	r3, [r7, #15]
 80015fc:	4908      	ldr	r1, [pc, #32]	; (8001620 <LL_TIM_OC_DisableFast+0x88>)
 80015fe:	5ccb      	ldrb	r3, [r1, r3]
 8001600:	4619      	mov	r1, r3
 8001602:	2304      	movs	r3, #4
 8001604:	408b      	lsls	r3, r1
 8001606:	43db      	mvns	r3, r3
 8001608:	401a      	ands	r2, r3
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	601a      	str	r2, [r3, #0]

}
 800160e:	bf00      	nop
 8001610:	3714      	adds	r7, #20
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	0800ab54 	.word	0x0800ab54
 8001620:	0800ab5c 	.word	0x0800ab5c

08001624 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001624:	b480      	push	{r7}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d01c      	beq.n	800166e <LL_TIM_OC_EnablePreload+0x4a>
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	2b04      	cmp	r3, #4
 8001638:	d017      	beq.n	800166a <LL_TIM_OC_EnablePreload+0x46>
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	2b10      	cmp	r3, #16
 800163e:	d012      	beq.n	8001666 <LL_TIM_OC_EnablePreload+0x42>
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	2b40      	cmp	r3, #64	; 0x40
 8001644:	d00d      	beq.n	8001662 <LL_TIM_OC_EnablePreload+0x3e>
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800164c:	d007      	beq.n	800165e <LL_TIM_OC_EnablePreload+0x3a>
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001654:	d101      	bne.n	800165a <LL_TIM_OC_EnablePreload+0x36>
 8001656:	2305      	movs	r3, #5
 8001658:	e00a      	b.n	8001670 <LL_TIM_OC_EnablePreload+0x4c>
 800165a:	2306      	movs	r3, #6
 800165c:	e008      	b.n	8001670 <LL_TIM_OC_EnablePreload+0x4c>
 800165e:	2304      	movs	r3, #4
 8001660:	e006      	b.n	8001670 <LL_TIM_OC_EnablePreload+0x4c>
 8001662:	2303      	movs	r3, #3
 8001664:	e004      	b.n	8001670 <LL_TIM_OC_EnablePreload+0x4c>
 8001666:	2302      	movs	r3, #2
 8001668:	e002      	b.n	8001670 <LL_TIM_OC_EnablePreload+0x4c>
 800166a:	2301      	movs	r3, #1
 800166c:	e000      	b.n	8001670 <LL_TIM_OC_EnablePreload+0x4c>
 800166e:	2300      	movs	r3, #0
 8001670:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	3318      	adds	r3, #24
 8001676:	4619      	mov	r1, r3
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	4a0a      	ldr	r2, [pc, #40]	; (80016a4 <LL_TIM_OC_EnablePreload+0x80>)
 800167c:	5cd3      	ldrb	r3, [r2, r3]
 800167e:	440b      	add	r3, r1
 8001680:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	7bfb      	ldrb	r3, [r7, #15]
 8001688:	4907      	ldr	r1, [pc, #28]	; (80016a8 <LL_TIM_OC_EnablePreload+0x84>)
 800168a:	5ccb      	ldrb	r3, [r1, r3]
 800168c:	4619      	mov	r1, r3
 800168e:	2308      	movs	r3, #8
 8001690:	408b      	lsls	r3, r1
 8001692:	431a      	orrs	r2, r3
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	601a      	str	r2, [r3, #0]
}
 8001698:	bf00      	nop
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	0800ab54 	.word	0x0800ab54
 80016a8:	0800ab5c 	.word	0x0800ab5c

080016ac <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b087      	sub	sp, #28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d01c      	beq.n	80016f8 <LL_TIM_IC_SetActiveInput+0x4c>
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	2b04      	cmp	r3, #4
 80016c2:	d017      	beq.n	80016f4 <LL_TIM_IC_SetActiveInput+0x48>
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	2b10      	cmp	r3, #16
 80016c8:	d012      	beq.n	80016f0 <LL_TIM_IC_SetActiveInput+0x44>
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	2b40      	cmp	r3, #64	; 0x40
 80016ce:	d00d      	beq.n	80016ec <LL_TIM_IC_SetActiveInput+0x40>
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016d6:	d007      	beq.n	80016e8 <LL_TIM_IC_SetActiveInput+0x3c>
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016de:	d101      	bne.n	80016e4 <LL_TIM_IC_SetActiveInput+0x38>
 80016e0:	2305      	movs	r3, #5
 80016e2:	e00a      	b.n	80016fa <LL_TIM_IC_SetActiveInput+0x4e>
 80016e4:	2306      	movs	r3, #6
 80016e6:	e008      	b.n	80016fa <LL_TIM_IC_SetActiveInput+0x4e>
 80016e8:	2304      	movs	r3, #4
 80016ea:	e006      	b.n	80016fa <LL_TIM_IC_SetActiveInput+0x4e>
 80016ec:	2303      	movs	r3, #3
 80016ee:	e004      	b.n	80016fa <LL_TIM_IC_SetActiveInput+0x4e>
 80016f0:	2302      	movs	r3, #2
 80016f2:	e002      	b.n	80016fa <LL_TIM_IC_SetActiveInput+0x4e>
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <LL_TIM_IC_SetActiveInput+0x4e>
 80016f8:	2300      	movs	r3, #0
 80016fa:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	3318      	adds	r3, #24
 8001700:	4619      	mov	r1, r3
 8001702:	7dfb      	ldrb	r3, [r7, #23]
 8001704:	4a0e      	ldr	r2, [pc, #56]	; (8001740 <LL_TIM_IC_SetActiveInput+0x94>)
 8001706:	5cd3      	ldrb	r3, [r2, r3]
 8001708:	440b      	add	r3, r1
 800170a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	7dfb      	ldrb	r3, [r7, #23]
 8001712:	490c      	ldr	r1, [pc, #48]	; (8001744 <LL_TIM_IC_SetActiveInput+0x98>)
 8001714:	5ccb      	ldrb	r3, [r1, r3]
 8001716:	4619      	mov	r1, r3
 8001718:	2303      	movs	r3, #3
 800171a:	408b      	lsls	r3, r1
 800171c:	43db      	mvns	r3, r3
 800171e:	401a      	ands	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	0c1b      	lsrs	r3, r3, #16
 8001724:	7df9      	ldrb	r1, [r7, #23]
 8001726:	4807      	ldr	r0, [pc, #28]	; (8001744 <LL_TIM_IC_SetActiveInput+0x98>)
 8001728:	5c41      	ldrb	r1, [r0, r1]
 800172a:	408b      	lsls	r3, r1
 800172c:	431a      	orrs	r2, r3
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	601a      	str	r2, [r3, #0]
}
 8001732:	bf00      	nop
 8001734:	371c      	adds	r7, #28
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	0800ab54 	.word	0x0800ab54
 8001744:	0800ab64 	.word	0x0800ab64

08001748 <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 8001748:	b480      	push	{r7}
 800174a:	b087      	sub	sp, #28
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	2b01      	cmp	r3, #1
 8001758:	d01c      	beq.n	8001794 <LL_TIM_IC_SetPrescaler+0x4c>
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	2b04      	cmp	r3, #4
 800175e:	d017      	beq.n	8001790 <LL_TIM_IC_SetPrescaler+0x48>
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	2b10      	cmp	r3, #16
 8001764:	d012      	beq.n	800178c <LL_TIM_IC_SetPrescaler+0x44>
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	2b40      	cmp	r3, #64	; 0x40
 800176a:	d00d      	beq.n	8001788 <LL_TIM_IC_SetPrescaler+0x40>
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001772:	d007      	beq.n	8001784 <LL_TIM_IC_SetPrescaler+0x3c>
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800177a:	d101      	bne.n	8001780 <LL_TIM_IC_SetPrescaler+0x38>
 800177c:	2305      	movs	r3, #5
 800177e:	e00a      	b.n	8001796 <LL_TIM_IC_SetPrescaler+0x4e>
 8001780:	2306      	movs	r3, #6
 8001782:	e008      	b.n	8001796 <LL_TIM_IC_SetPrescaler+0x4e>
 8001784:	2304      	movs	r3, #4
 8001786:	e006      	b.n	8001796 <LL_TIM_IC_SetPrescaler+0x4e>
 8001788:	2303      	movs	r3, #3
 800178a:	e004      	b.n	8001796 <LL_TIM_IC_SetPrescaler+0x4e>
 800178c:	2302      	movs	r3, #2
 800178e:	e002      	b.n	8001796 <LL_TIM_IC_SetPrescaler+0x4e>
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <LL_TIM_IC_SetPrescaler+0x4e>
 8001794:	2300      	movs	r3, #0
 8001796:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	3318      	adds	r3, #24
 800179c:	4619      	mov	r1, r3
 800179e:	7dfb      	ldrb	r3, [r7, #23]
 80017a0:	4a0e      	ldr	r2, [pc, #56]	; (80017dc <LL_TIM_IC_SetPrescaler+0x94>)
 80017a2:	5cd3      	ldrb	r3, [r2, r3]
 80017a4:	440b      	add	r3, r1
 80017a6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	7dfb      	ldrb	r3, [r7, #23]
 80017ae:	490c      	ldr	r1, [pc, #48]	; (80017e0 <LL_TIM_IC_SetPrescaler+0x98>)
 80017b0:	5ccb      	ldrb	r3, [r1, r3]
 80017b2:	4619      	mov	r1, r3
 80017b4:	230c      	movs	r3, #12
 80017b6:	408b      	lsls	r3, r1
 80017b8:	43db      	mvns	r3, r3
 80017ba:	401a      	ands	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	0c1b      	lsrs	r3, r3, #16
 80017c0:	7df9      	ldrb	r1, [r7, #23]
 80017c2:	4807      	ldr	r0, [pc, #28]	; (80017e0 <LL_TIM_IC_SetPrescaler+0x98>)
 80017c4:	5c41      	ldrb	r1, [r0, r1]
 80017c6:	408b      	lsls	r3, r1
 80017c8:	431a      	orrs	r2, r3
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	601a      	str	r2, [r3, #0]
}
 80017ce:	bf00      	nop
 80017d0:	371c      	adds	r7, #28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	0800ab54 	.word	0x0800ab54
 80017e0:	0800ab64 	.word	0x0800ab64

080017e4 <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b087      	sub	sp, #28
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d01c      	beq.n	8001830 <LL_TIM_IC_SetFilter+0x4c>
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	2b04      	cmp	r3, #4
 80017fa:	d017      	beq.n	800182c <LL_TIM_IC_SetFilter+0x48>
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	2b10      	cmp	r3, #16
 8001800:	d012      	beq.n	8001828 <LL_TIM_IC_SetFilter+0x44>
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	2b40      	cmp	r3, #64	; 0x40
 8001806:	d00d      	beq.n	8001824 <LL_TIM_IC_SetFilter+0x40>
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800180e:	d007      	beq.n	8001820 <LL_TIM_IC_SetFilter+0x3c>
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001816:	d101      	bne.n	800181c <LL_TIM_IC_SetFilter+0x38>
 8001818:	2305      	movs	r3, #5
 800181a:	e00a      	b.n	8001832 <LL_TIM_IC_SetFilter+0x4e>
 800181c:	2306      	movs	r3, #6
 800181e:	e008      	b.n	8001832 <LL_TIM_IC_SetFilter+0x4e>
 8001820:	2304      	movs	r3, #4
 8001822:	e006      	b.n	8001832 <LL_TIM_IC_SetFilter+0x4e>
 8001824:	2303      	movs	r3, #3
 8001826:	e004      	b.n	8001832 <LL_TIM_IC_SetFilter+0x4e>
 8001828:	2302      	movs	r3, #2
 800182a:	e002      	b.n	8001832 <LL_TIM_IC_SetFilter+0x4e>
 800182c:	2301      	movs	r3, #1
 800182e:	e000      	b.n	8001832 <LL_TIM_IC_SetFilter+0x4e>
 8001830:	2300      	movs	r3, #0
 8001832:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	3318      	adds	r3, #24
 8001838:	4619      	mov	r1, r3
 800183a:	7dfb      	ldrb	r3, [r7, #23]
 800183c:	4a0e      	ldr	r2, [pc, #56]	; (8001878 <LL_TIM_IC_SetFilter+0x94>)
 800183e:	5cd3      	ldrb	r3, [r2, r3]
 8001840:	440b      	add	r3, r1
 8001842:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	7dfb      	ldrb	r3, [r7, #23]
 800184a:	490c      	ldr	r1, [pc, #48]	; (800187c <LL_TIM_IC_SetFilter+0x98>)
 800184c:	5ccb      	ldrb	r3, [r1, r3]
 800184e:	4619      	mov	r1, r3
 8001850:	23f0      	movs	r3, #240	; 0xf0
 8001852:	408b      	lsls	r3, r1
 8001854:	43db      	mvns	r3, r3
 8001856:	401a      	ands	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	0c1b      	lsrs	r3, r3, #16
 800185c:	7df9      	ldrb	r1, [r7, #23]
 800185e:	4807      	ldr	r0, [pc, #28]	; (800187c <LL_TIM_IC_SetFilter+0x98>)
 8001860:	5c41      	ldrb	r1, [r0, r1]
 8001862:	408b      	lsls	r3, r1
 8001864:	431a      	orrs	r2, r3
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	601a      	str	r2, [r3, #0]
}
 800186a:	bf00      	nop
 800186c:	371c      	adds	r7, #28
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	0800ab54 	.word	0x0800ab54
 800187c:	0800ab64 	.word	0x0800ab64

08001880 <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 8001880:	b480      	push	{r7}
 8001882:	b087      	sub	sp, #28
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d01c      	beq.n	80018cc <LL_TIM_IC_SetPolarity+0x4c>
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	2b04      	cmp	r3, #4
 8001896:	d017      	beq.n	80018c8 <LL_TIM_IC_SetPolarity+0x48>
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	2b10      	cmp	r3, #16
 800189c:	d012      	beq.n	80018c4 <LL_TIM_IC_SetPolarity+0x44>
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	2b40      	cmp	r3, #64	; 0x40
 80018a2:	d00d      	beq.n	80018c0 <LL_TIM_IC_SetPolarity+0x40>
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018aa:	d007      	beq.n	80018bc <LL_TIM_IC_SetPolarity+0x3c>
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018b2:	d101      	bne.n	80018b8 <LL_TIM_IC_SetPolarity+0x38>
 80018b4:	2305      	movs	r3, #5
 80018b6:	e00a      	b.n	80018ce <LL_TIM_IC_SetPolarity+0x4e>
 80018b8:	2306      	movs	r3, #6
 80018ba:	e008      	b.n	80018ce <LL_TIM_IC_SetPolarity+0x4e>
 80018bc:	2304      	movs	r3, #4
 80018be:	e006      	b.n	80018ce <LL_TIM_IC_SetPolarity+0x4e>
 80018c0:	2303      	movs	r3, #3
 80018c2:	e004      	b.n	80018ce <LL_TIM_IC_SetPolarity+0x4e>
 80018c4:	2302      	movs	r3, #2
 80018c6:	e002      	b.n	80018ce <LL_TIM_IC_SetPolarity+0x4e>
 80018c8:	2301      	movs	r3, #1
 80018ca:	e000      	b.n	80018ce <LL_TIM_IC_SetPolarity+0x4e>
 80018cc:	2300      	movs	r3, #0
 80018ce:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	6a1a      	ldr	r2, [r3, #32]
 80018d4:	7dfb      	ldrb	r3, [r7, #23]
 80018d6:	490b      	ldr	r1, [pc, #44]	; (8001904 <LL_TIM_IC_SetPolarity+0x84>)
 80018d8:	5ccb      	ldrb	r3, [r1, r3]
 80018da:	4619      	mov	r1, r3
 80018dc:	230a      	movs	r3, #10
 80018de:	408b      	lsls	r3, r1
 80018e0:	43db      	mvns	r3, r3
 80018e2:	401a      	ands	r2, r3
 80018e4:	7dfb      	ldrb	r3, [r7, #23]
 80018e6:	4907      	ldr	r1, [pc, #28]	; (8001904 <LL_TIM_IC_SetPolarity+0x84>)
 80018e8:	5ccb      	ldrb	r3, [r1, r3]
 80018ea:	4619      	mov	r1, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	408b      	lsls	r3, r1
 80018f0:	431a      	orrs	r2, r3
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 80018f6:	bf00      	nop
 80018f8:	371c      	adds	r7, #28
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	0800ab6c 	.word	0x0800ab6c

08001908 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800191a:	f023 0307 	bic.w	r3, r3, #7
 800191e:	683a      	ldr	r2, [r7, #0]
 8001920:	431a      	orrs	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	609a      	str	r2, [r3, #8]
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <LL_TIM_SetEncoderMode>:
  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
{
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f023 0207 	bic.w	r2, r3, #7
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	431a      	orrs	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	609a      	str	r2, [r3, #8]
}
 800194c:	bf00      	nop
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	431a      	orrs	r2, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	605a      	str	r2, [r3, #4]
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	609a      	str	r2, [r3, #8]
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	60da      	str	r2, [r3, #12]
}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80019be:	b480      	push	{r7}
 80019c0:	b083      	sub	sp, #12
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	691b      	ldr	r3, [r3, #16]
 80019ca:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	615a      	str	r2, [r3, #20]
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b089      	sub	sp, #36	; 0x24
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	fa93 f3a3 	rbit	r3, r3
 8001a04:	613b      	str	r3, [r7, #16]
  return result;
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	fab3 f383 	clz	r3, r3
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	2103      	movs	r1, #3
 8001a12:	fa01 f303 	lsl.w	r3, r1, r3
 8001a16:	43db      	mvns	r3, r3
 8001a18:	401a      	ands	r2, r3
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	fa93 f3a3 	rbit	r3, r3
 8001a24:	61bb      	str	r3, [r7, #24]
  return result;
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	fab3 f383 	clz	r3, r3
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	6879      	ldr	r1, [r7, #4]
 8001a32:	fa01 f303 	lsl.w	r3, r1, r3
 8001a36:	431a      	orrs	r2, r3
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	601a      	str	r2, [r3, #0]
}
 8001a3c:	bf00      	nop
 8001a3e:	3724      	adds	r7, #36	; 0x24
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b089      	sub	sp, #36	; 0x24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	68da      	ldr	r2, [r3, #12]
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	fa93 f3a3 	rbit	r3, r3
 8001a62:	613b      	str	r3, [r7, #16]
  return result;
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	fab3 f383 	clz	r3, r3
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	2103      	movs	r1, #3
 8001a70:	fa01 f303 	lsl.w	r3, r1, r3
 8001a74:	43db      	mvns	r3, r3
 8001a76:	401a      	ands	r2, r3
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a7c:	69fb      	ldr	r3, [r7, #28]
 8001a7e:	fa93 f3a3 	rbit	r3, r3
 8001a82:	61bb      	str	r3, [r7, #24]
  return result;
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	fab3 f383 	clz	r3, r3
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	6879      	ldr	r1, [r7, #4]
 8001a90:	fa01 f303 	lsl.w	r3, r1, r3
 8001a94:	431a      	orrs	r2, r3
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	60da      	str	r2, [r3, #12]
}
 8001a9a:	bf00      	nop
 8001a9c:	3724      	adds	r7, #36	; 0x24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	b083      	sub	sp, #12
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
 8001aae:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	041a      	lsls	r2, r3, #16
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	619a      	str	r2, [r3, #24]
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001ac8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001acc:	f7ff fc9e 	bl	800140c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001ad0:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001ad4:	f7ff fc82 	bl	80013dc <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ad8:	2007      	movs	r0, #7
 8001ada:	f7ff f9eb 	bl	8000eb4 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ade:	f000 f81b 	bl	8001b18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ae2:	f000 fc79 	bl	80023d8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001ae6:	f000 f865 	bl	8001bb4 <MX_ADC1_Init>
  MX_I2C3_Init();
 8001aea:	f000 f8f1 	bl	8001cd0 <MX_I2C3_Init>
  MX_TIM2_Init();
 8001aee:	f000 f9b1 	bl	8001e54 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001af2:	f000 f9e7 	bl	8001ec4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001af6:	f000 fa5f 	bl	8001fb8 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001afa:	f000 fad7 	bl	80020ac <MX_TIM5_Init>
  MX_USART2_UART_Init();
 8001afe:	f000 fc1b 	bl	8002338 <MX_USART2_UART_Init>
  MX_TIM9_Init();
 8001b02:	f000 fb13 	bl	800212c <MX_TIM9_Init>
  MX_SPI2_Init();
 8001b06:	f000 f951 	bl	8001dac <MX_SPI2_Init>
  MX_TIM10_Init();
 8001b0a:	f000 fb49 	bl	80021a0 <MX_TIM10_Init>
  MX_TIM11_Init();
 8001b0e:	f000 fbad 	bl	800226c <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  Init();
 8001b12:	f004 fde3 	bl	80066dc <Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8001b16:	e7fe      	b.n	8001b16 <main+0x52>

08001b18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8001b1c:	2003      	movs	r0, #3
 8001b1e:	f7ff fcbb 	bl	8001498 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 8001b22:	bf00      	nop
 8001b24:	f7ff fccc 	bl	80014c0 <LL_FLASH_GetLatency>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b03      	cmp	r3, #3
 8001b2c:	d1fa      	bne.n	8001b24 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001b2e:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8001b32:	f7ff fcd3 	bl	80014dc <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 8001b36:	2010      	movs	r0, #16
 8001b38:	f7ff fb64 	bl	8001204 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8001b3c:	f7ff fb40 	bl	80011c0 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001b40:	bf00      	nop
 8001b42:	f7ff fb4d 	bl	80011e0 <LL_RCC_HSI_IsReady>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d1fa      	bne.n	8001b42 <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 100, LL_RCC_PLLP_DIV_2);
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	2264      	movs	r2, #100	; 0x64
 8001b50:	2108      	movs	r1, #8
 8001b52:	2000      	movs	r0, #0
 8001b54:	f7ff fc04 	bl	8001360 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001b58:	f7ff fbde 	bl	8001318 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001b5c:	bf00      	nop
 8001b5e:	f7ff fbeb 	bl	8001338 <LL_RCC_PLL_IsReady>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d1fa      	bne.n	8001b5e <SystemClock_Config+0x46>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8001b68:	bf00      	nop
 8001b6a:	f7ff fccb 	bl	8001504 <LL_PWR_IsActiveFlag_VOS>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d0fa      	beq.n	8001b6a <SystemClock_Config+0x52>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001b74:	2000      	movs	r0, #0
 8001b76:	f7ff fb7d 	bl	8001274 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001b7a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001b7e:	f7ff fb8d 	bl	800129c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001b82:	2000      	movs	r0, #0
 8001b84:	f7ff fb9e 	bl	80012c4 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001b88:	2002      	movs	r0, #2
 8001b8a:	f7ff fb51 	bl	8001230 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001b8e:	bf00      	nop
 8001b90:	f7ff fb62 	bl	8001258 <LL_RCC_GetSysClkSource>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b08      	cmp	r3, #8
 8001b98:	d1fa      	bne.n	8001b90 <SystemClock_Config+0x78>
  {

  }
  LL_Init1msTick(100000000);
 8001b9a:	4805      	ldr	r0, [pc, #20]	; (8001bb0 <SystemClock_Config+0x98>)
 8001b9c:	f002 fe9c 	bl	80048d8 <LL_Init1msTick>
  LL_SetSystemCoreClock(100000000);
 8001ba0:	4803      	ldr	r0, [pc, #12]	; (8001bb0 <SystemClock_Config+0x98>)
 8001ba2:	f002 fea7 	bl	80048f4 <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001ba6:	2000      	movs	r0, #0
 8001ba8:	f7ff fba0 	bl	80012ec <LL_RCC_SetTIMPrescaler>
}
 8001bac:	bf00      	nop
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	05f5e100 	.word	0x05f5e100

08001bb4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b090      	sub	sp, #64	; 0x40
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001bba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001bc6:	f107 0320 	add.w	r3, r7, #32
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	605a      	str	r2, [r3, #4]
 8001bd0:	609a      	str	r2, [r3, #8]
 8001bd2:	60da      	str	r2, [r3, #12]
 8001bd4:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bda:	1d3b      	adds	r3, r7, #4
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
 8001be8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8001bea:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001bee:	f7ff fc0d 	bl	800140c <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001bf2:	2001      	movs	r0, #1
 8001bf4:	f7ff fbda 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001bf8:	2002      	movs	r0, #2
 8001bfa:	f7ff fbd7 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA6   ------> ADC1_IN6
  PA7   ------> ADC1_IN7
  PB0   ------> ADC1_IN8
  */
  GPIO_InitStruct.Pin = ADC_Sensor1_Pin|ADC_Sensor2_Pin;
 8001bfe:	23c0      	movs	r3, #192	; 0xc0
 8001c00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001c02:	2303      	movs	r3, #3
 8001c04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c0a:	1d3b      	adds	r3, r7, #4
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	482b      	ldr	r0, [pc, #172]	; (8001cbc <MX_ADC1_Init+0x108>)
 8001c10:	f001 fd58 	bl	80036c4 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = ADC_Battery_Pin;
 8001c14:	2301      	movs	r3, #1
 8001c16:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(ADC_Battery_GPIO_Port, &GPIO_InitStruct);
 8001c20:	1d3b      	adds	r3, r7, #4
 8001c22:	4619      	mov	r1, r3
 8001c24:	4826      	ldr	r0, [pc, #152]	; (8001cc0 <MX_ADC1_Init+0x10c>)
 8001c26:	f001 fd4d 	bl	80036c4 <LL_GPIO_Init>

  /* ADC1 interrupt Init */
  NVIC_SetPriority(ADC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001c2a:	f7ff f967 	bl	8000efc <__NVIC_GetPriorityGrouping>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2200      	movs	r2, #0
 8001c32:	2100      	movs	r1, #0
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff f9b7 	bl	8000fa8 <NVIC_EncodePriority>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	2012      	movs	r0, #18
 8001c40:	f7ff f988 	bl	8000f54 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC_IRQn);
 8001c44:	2012      	movs	r0, #18
 8001c46:	f7ff f967 	bl	8000f18 <__NVIC_EnableIRQ>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 8001c52:	2300      	movs	r3, #0
 8001c54:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001c56:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4819      	ldr	r0, [pc, #100]	; (8001cc4 <MX_ADC1_Init+0x110>)
 8001c5e:	f001 faa7 	bl	80031b0 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001c62:	2300      	movs	r3, #0
 8001c64:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8001c66:	2300      	movs	r3, #0
 8001c68:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	633b      	str	r3, [r7, #48]	; 0x30
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001c76:	f107 0320 	add.w	r3, r7, #32
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4811      	ldr	r0, [pc, #68]	; (8001cc4 <MX_ADC1_Init+0x110>)
 8001c7e:	f001 fac3 	bl	8003208 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 8001c82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c86:	480f      	ldr	r0, [pc, #60]	; (8001cc4 <MX_ADC1_Init+0x110>)
 8001c88:	f7ff f9f7 	bl	800107a <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c90:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001c92:	f107 031c 	add.w	r3, r7, #28
 8001c96:	4619      	mov	r1, r3
 8001c98:	480b      	ldr	r0, [pc, #44]	; (8001cc8 <MX_ADC1_Init+0x114>)
 8001c9a:	f001 fa6b 	bl	8003174 <LL_ADC_CommonInit>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 8001c9e:	4a0b      	ldr	r2, [pc, #44]	; (8001ccc <MX_ADC1_Init+0x118>)
 8001ca0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ca4:	4807      	ldr	r0, [pc, #28]	; (8001cc4 <MX_ADC1_Init+0x110>)
 8001ca6:	f7ff f9b2 	bl	800100e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_144CYCLES);
 8001caa:	2206      	movs	r2, #6
 8001cac:	4907      	ldr	r1, [pc, #28]	; (8001ccc <MX_ADC1_Init+0x118>)
 8001cae:	4805      	ldr	r0, [pc, #20]	; (8001cc4 <MX_ADC1_Init+0x110>)
 8001cb0:	f7ff f9f6 	bl	80010a0 <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cb4:	bf00      	nop
 8001cb6:	3740      	adds	r7, #64	; 0x40
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40020000 	.word	0x40020000
 8001cc0:	40020400 	.word	0x40020400
 8001cc4:	40012000 	.word	0x40012000
 8001cc8:	40012300 	.word	0x40012300
 8001ccc:	03200006 	.word	0x03200006

08001cd0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08e      	sub	sp, #56	; 0x38
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C3_Init 0 */

  /* USER CODE END I2C3_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001cd6:	f107 0318 	add.w	r3, r7, #24
 8001cda:	2220      	movs	r2, #32
 8001cdc:	2100      	movs	r1, #0
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f006 fb00 	bl	80082e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce4:	463b      	mov	r3, r7
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]
 8001cee:	60da      	str	r2, [r3, #12]
 8001cf0:	611a      	str	r2, [r3, #16]
 8001cf2:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001cf4:	2004      	movs	r0, #4
 8001cf6:	f7ff fb59 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001cfa:	2001      	movs	r0, #1
 8001cfc:	f7ff fb56 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  /**I2C3 GPIO Configuration
  PC9   ------> I2C3_SDA
  PA8   ------> I2C3_SCL
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8001d00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d04:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d06:	2302      	movs	r3, #2
 8001d08:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001d12:	2301      	movs	r3, #1
 8001d14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001d16:	2304      	movs	r3, #4
 8001d18:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d1a:	463b      	mov	r3, r7
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	481f      	ldr	r0, [pc, #124]	; (8001d9c <MX_I2C3_Init+0xcc>)
 8001d20:	f001 fcd0 	bl	80036c4 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001d24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d28:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001d32:	2301      	movs	r3, #1
 8001d34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001d36:	2301      	movs	r3, #1
 8001d38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001d3a:	2304      	movs	r3, #4
 8001d3c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3e:	463b      	mov	r3, r7
 8001d40:	4619      	mov	r1, r3
 8001d42:	4817      	ldr	r0, [pc, #92]	; (8001da0 <MX_I2C3_Init+0xd0>)
 8001d44:	f001 fcbe 	bl	80036c4 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C3);
 8001d48:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001d4c:	f7ff fb46 	bl	80013dc <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C3_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C3);
 8001d50:	4814      	ldr	r0, [pc, #80]	; (8001da4 <MX_I2C3_Init+0xd4>)
 8001d52:	f7ff fa24 	bl	800119e <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C3);
 8001d56:	4813      	ldr	r0, [pc, #76]	; (8001da4 <MX_I2C3_Init+0xd4>)
 8001d58:	f7ff f9fe 	bl	8001158 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C3);
 8001d5c:	4811      	ldr	r0, [pc, #68]	; (8001da4 <MX_I2C3_Init+0xd4>)
 8001d5e:	f7ff f9eb 	bl	8001138 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8001d66:	4b10      	ldr	r3, [pc, #64]	; (8001da8 <MX_I2C3_Init+0xd8>)
 8001d68:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001d72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d76:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001d78:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d7c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C3, &I2C_InitStruct);
 8001d7e:	f107 0318 	add.w	r3, r7, #24
 8001d82:	4619      	mov	r1, r3
 8001d84:	4807      	ldr	r0, [pc, #28]	; (8001da4 <MX_I2C3_Init+0xd4>)
 8001d86:	f001 fe1d 	bl	80039c4 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C3, 0);
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	4805      	ldr	r0, [pc, #20]	; (8001da4 <MX_I2C3_Init+0xd4>)
 8001d8e:	f7ff f9f3 	bl	8001178 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001d92:	bf00      	nop
 8001d94:	3738      	adds	r7, #56	; 0x38
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40020800 	.word	0x40020800
 8001da0:	40020000 	.word	0x40020000
 8001da4:	40005c00 	.word	0x40005c00
 8001da8:	000186a0 	.word	0x000186a0

08001dac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b090      	sub	sp, #64	; 0x40
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001db2:	f107 0318 	add.w	r3, r7, #24
 8001db6:	2228      	movs	r2, #40	; 0x28
 8001db8:	2100      	movs	r1, #0
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f006 fa92 	bl	80082e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc0:	463b      	mov	r3, r7
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	605a      	str	r2, [r3, #4]
 8001dc8:	609a      	str	r2, [r3, #8]
 8001dca:	60da      	str	r2, [r3, #12]
 8001dcc:	611a      	str	r2, [r3, #16]
 8001dce:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001dd0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001dd4:	f7ff fb02 	bl	80013dc <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001dd8:	2002      	movs	r0, #2
 8001dda:	f7ff fae7 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB10   ------> SPI2_SCK
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_15;
 8001dde:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001de2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001de4:	2302      	movs	r3, #2
 8001de6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001de8:	2303      	movs	r3, #3
 8001dea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001df0:	2300      	movs	r3, #0
 8001df2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001df4:	2305      	movs	r3, #5
 8001df6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df8:	463b      	mov	r3, r7
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4813      	ldr	r0, [pc, #76]	; (8001e4c <MX_SPI2_Init+0xa0>)
 8001dfe:	f001 fc61 	bl	80036c4 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001e06:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001e0a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001e10:	2300      	movs	r3, #0
 8001e12:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001e18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001e22:	2300      	movs	r3, #0
 8001e24:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001e26:	2300      	movs	r3, #0
 8001e28:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001e2a:	230a      	movs	r3, #10
 8001e2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8001e2e:	f107 0318 	add.w	r3, r7, #24
 8001e32:	4619      	mov	r1, r3
 8001e34:	4806      	ldr	r0, [pc, #24]	; (8001e50 <MX_SPI2_Init+0xa4>)
 8001e36:	f001 ff5c 	bl	8003cf2 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	4804      	ldr	r0, [pc, #16]	; (8001e50 <MX_SPI2_Init+0xa4>)
 8001e3e:	f7ff fb75 	bl	800152c <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001e42:	bf00      	nop
 8001e44:	3740      	adds	r7, #64	; 0x40
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40020400 	.word	0x40020400
 8001e50:	40003800 	.word	0x40003800

08001e54 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001e5a:	1d3b      	adds	r3, r7, #4
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001e68:	2001      	movs	r0, #1
 8001e6a:	f7ff fab7 	bl	80013dc <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 99;
 8001e6e:	2363      	movs	r3, #99	; 0x63
 8001e70:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001e72:	2300      	movs	r3, #0
 8001e74:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 4294967295;
 8001e76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e7a:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001e80:	1d3b      	adds	r3, r7, #4
 8001e82:	4619      	mov	r1, r3
 8001e84:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e88:	f001 fff8 	bl	8003e7c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8001e8c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e90:	f7ff fb72 	bl	8001578 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001e94:	2100      	movs	r1, #0
 8001e96:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e9a:	f7ff fd35 	bl	8001908 <LL_TIM_SetClockSource>
  LL_TIM_SetOnePulseMode(TIM2, LL_TIM_ONEPULSEMODE_SINGLE);
 8001e9e:	2108      	movs	r1, #8
 8001ea0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ea4:	f7ff fb55 	bl	8001552 <LL_TIM_SetOnePulseMode>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eae:	f7ff fd53 	bl	8001958 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8001eb2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eb6:	f7ff fd62 	bl	800197e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001eba:	bf00      	nop
 8001ebc:	3718      	adds	r7, #24
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
	...

08001ec4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b08c      	sub	sp, #48	; 0x30
 8001ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001eca:	f107 031c 	add.w	r3, r7, #28
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	609a      	str	r2, [r3, #8]
 8001ed6:	60da      	str	r2, [r3, #12]
 8001ed8:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eda:	1d3b      	adds	r3, r7, #4
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]
 8001ee8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001eea:	2002      	movs	r0, #2
 8001eec:	f7ff fa76 	bl	80013dc <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001ef0:	2004      	movs	r0, #4
 8001ef2:	f7ff fa5b 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PC6   ------> TIM3_CH1
  PC7   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = MotorR_Encoder1_Pin|MotorR_Encoder2_Pin;
 8001ef6:	23c0      	movs	r3, #192	; 0xc0
 8001ef8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001efa:	2302      	movs	r3, #2
 8001efc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001efe:	2300      	movs	r3, #0
 8001f00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f06:	2300      	movs	r3, #0
 8001f08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f0e:	1d3b      	adds	r3, r7, #4
 8001f10:	4619      	mov	r1, r3
 8001f12:	4827      	ldr	r0, [pc, #156]	; (8001fb0 <MX_TIM3_Init+0xec>)
 8001f14:	f001 fbd6 	bl	80036c4 <LL_GPIO_Init>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  LL_TIM_SetEncoderMode(TIM3, LL_TIM_ENCODERMODE_X2_TI1);
 8001f18:	2101      	movs	r1, #1
 8001f1a:	4826      	ldr	r0, [pc, #152]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f1c:	f7ff fd09 	bl	8001932 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001f20:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f24:	2101      	movs	r1, #1
 8001f26:	4823      	ldr	r0, [pc, #140]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f28:	f7ff fbc0 	bl	80016ac <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	2101      	movs	r1, #1
 8001f30:	4820      	ldr	r0, [pc, #128]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f32:	f7ff fc09 	bl	8001748 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8001f36:	2200      	movs	r2, #0
 8001f38:	2101      	movs	r1, #1
 8001f3a:	481e      	ldr	r0, [pc, #120]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f3c:	f7ff fc52 	bl	80017e4 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8001f40:	2200      	movs	r2, #0
 8001f42:	2101      	movs	r1, #1
 8001f44:	481b      	ldr	r0, [pc, #108]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f46:	f7ff fc9b 	bl	8001880 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001f4a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f4e:	2110      	movs	r1, #16
 8001f50:	4818      	ldr	r0, [pc, #96]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f52:	f7ff fbab 	bl	80016ac <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8001f56:	2200      	movs	r2, #0
 8001f58:	2110      	movs	r1, #16
 8001f5a:	4816      	ldr	r0, [pc, #88]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f5c:	f7ff fbf4 	bl	8001748 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8001f60:	2200      	movs	r2, #0
 8001f62:	2110      	movs	r1, #16
 8001f64:	4813      	ldr	r0, [pc, #76]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f66:	f7ff fc3d 	bl	80017e4 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2110      	movs	r1, #16
 8001f6e:	4811      	ldr	r0, [pc, #68]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f70:	f7ff fc86 	bl	8001880 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8001f74:	2300      	movs	r3, #0
 8001f76:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8001f7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001f82:	2300      	movs	r3, #0
 8001f84:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001f86:	f107 031c 	add.w	r3, r7, #28
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4809      	ldr	r0, [pc, #36]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f8e:	f001 ff75 	bl	8003e7c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8001f92:	4808      	ldr	r0, [pc, #32]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f94:	f7ff faf0 	bl	8001578 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001f98:	2100      	movs	r1, #0
 8001f9a:	4806      	ldr	r0, [pc, #24]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001f9c:	f7ff fcdc 	bl	8001958 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001fa0:	4804      	ldr	r0, [pc, #16]	; (8001fb4 <MX_TIM3_Init+0xf0>)
 8001fa2:	f7ff fcec 	bl	800197e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */

}
 8001fa6:	bf00      	nop
 8001fa8:	3730      	adds	r7, #48	; 0x30
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	40020800 	.word	0x40020800
 8001fb4:	40000400 	.word	0x40000400

08001fb8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b08c      	sub	sp, #48	; 0x30
 8001fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001fbe:	f107 031c 	add.w	r3, r7, #28
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	601a      	str	r2, [r3, #0]
 8001fc6:	605a      	str	r2, [r3, #4]
 8001fc8:	609a      	str	r2, [r3, #8]
 8001fca:	60da      	str	r2, [r3, #12]
 8001fcc:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fce:	1d3b      	adds	r3, r7, #4
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	611a      	str	r2, [r3, #16]
 8001fdc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8001fde:	2004      	movs	r0, #4
 8001fe0:	f7ff f9fc 	bl	80013dc <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001fe4:	2002      	movs	r0, #2
 8001fe6:	f7ff f9e1 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  PB7   ------> TIM4_CH2
  */
  GPIO_InitStruct.Pin = MotorL_Encoder1_Pin|MotorL_Encoder2_Pin;
 8001fea:	23c0      	movs	r3, #192	; 0xc0
 8001fec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001ffe:	2302      	movs	r3, #2
 8002000:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002002:	1d3b      	adds	r3, r7, #4
 8002004:	4619      	mov	r1, r3
 8002006:	4827      	ldr	r0, [pc, #156]	; (80020a4 <MX_TIM4_Init+0xec>)
 8002008:	f001 fb5c 	bl	80036c4 <LL_GPIO_Init>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  LL_TIM_SetEncoderMode(TIM4, LL_TIM_ENCODERMODE_X2_TI1);
 800200c:	2101      	movs	r1, #1
 800200e:	4826      	ldr	r0, [pc, #152]	; (80020a8 <MX_TIM4_Init+0xf0>)
 8002010:	f7ff fc8f 	bl	8001932 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002014:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002018:	2101      	movs	r1, #1
 800201a:	4823      	ldr	r0, [pc, #140]	; (80020a8 <MX_TIM4_Init+0xf0>)
 800201c:	f7ff fb46 	bl	80016ac <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8002020:	2200      	movs	r2, #0
 8002022:	2101      	movs	r1, #1
 8002024:	4820      	ldr	r0, [pc, #128]	; (80020a8 <MX_TIM4_Init+0xf0>)
 8002026:	f7ff fb8f 	bl	8001748 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 800202a:	2200      	movs	r2, #0
 800202c:	2101      	movs	r1, #1
 800202e:	481e      	ldr	r0, [pc, #120]	; (80020a8 <MX_TIM4_Init+0xf0>)
 8002030:	f7ff fbd8 	bl	80017e4 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8002034:	2200      	movs	r2, #0
 8002036:	2101      	movs	r1, #1
 8002038:	481b      	ldr	r0, [pc, #108]	; (80020a8 <MX_TIM4_Init+0xf0>)
 800203a:	f7ff fc21 	bl	8001880 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 800203e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002042:	2110      	movs	r1, #16
 8002044:	4818      	ldr	r0, [pc, #96]	; (80020a8 <MX_TIM4_Init+0xf0>)
 8002046:	f7ff fb31 	bl	80016ac <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 800204a:	2200      	movs	r2, #0
 800204c:	2110      	movs	r1, #16
 800204e:	4816      	ldr	r0, [pc, #88]	; (80020a8 <MX_TIM4_Init+0xf0>)
 8002050:	f7ff fb7a 	bl	8001748 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8002054:	2200      	movs	r2, #0
 8002056:	2110      	movs	r1, #16
 8002058:	4813      	ldr	r0, [pc, #76]	; (80020a8 <MX_TIM4_Init+0xf0>)
 800205a:	f7ff fbc3 	bl	80017e4 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 800205e:	2200      	movs	r2, #0
 8002060:	2110      	movs	r1, #16
 8002062:	4811      	ldr	r0, [pc, #68]	; (80020a8 <MX_TIM4_Init+0xf0>)
 8002064:	f7ff fc0c 	bl	8001880 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8002068:	2300      	movs	r3, #0
 800206a:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800206c:	2300      	movs	r3, #0
 800206e:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8002070:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002074:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002076:	2300      	movs	r3, #0
 8002078:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 800207a:	f107 031c 	add.w	r3, r7, #28
 800207e:	4619      	mov	r1, r3
 8002080:	4809      	ldr	r0, [pc, #36]	; (80020a8 <MX_TIM4_Init+0xf0>)
 8002082:	f001 fefb 	bl	8003e7c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8002086:	4808      	ldr	r0, [pc, #32]	; (80020a8 <MX_TIM4_Init+0xf0>)
 8002088:	f7ff fa76 	bl	8001578 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 800208c:	2100      	movs	r1, #0
 800208e:	4806      	ldr	r0, [pc, #24]	; (80020a8 <MX_TIM4_Init+0xf0>)
 8002090:	f7ff fc62 	bl	8001958 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8002094:	4804      	ldr	r0, [pc, #16]	; (80020a8 <MX_TIM4_Init+0xf0>)
 8002096:	f7ff fc72 	bl	800197e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800209a:	bf00      	nop
 800209c:	3730      	adds	r7, #48	; 0x30
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40020400 	.word	0x40020400
 80020a8:	40000800 	.word	0x40000800

080020ac <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80020b2:	1d3b      	adds	r3, r7, #4
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	60da      	str	r2, [r3, #12]
 80020be:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 80020c0:	2008      	movs	r0, #8
 80020c2:	f7ff f98b 	bl	80013dc <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 2));
 80020c6:	f7fe ff19 	bl	8000efc <__NVIC_GetPriorityGrouping>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2202      	movs	r2, #2
 80020ce:	2100      	movs	r1, #0
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7fe ff69 	bl	8000fa8 <NVIC_EncodePriority>
 80020d6:	4603      	mov	r3, r0
 80020d8:	4619      	mov	r1, r3
 80020da:	2032      	movs	r0, #50	; 0x32
 80020dc:	f7fe ff3a 	bl	8000f54 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 80020e0:	2032      	movs	r0, #50	; 0x32
 80020e2:	f7fe ff19 	bl	8000f18 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80020e6:	2300      	movs	r3, #0
 80020e8:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80020ea:	2300      	movs	r3, #0
 80020ec:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 10000;
 80020ee:	f242 7310 	movw	r3, #10000	; 0x2710
 80020f2:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80020f4:	2300      	movs	r3, #0
 80020f6:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 80020f8:	1d3b      	adds	r3, r7, #4
 80020fa:	4619      	mov	r1, r3
 80020fc:	480a      	ldr	r0, [pc, #40]	; (8002128 <MX_TIM5_Init+0x7c>)
 80020fe:	f001 febd 	bl	8003e7c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8002102:	4809      	ldr	r0, [pc, #36]	; (8002128 <MX_TIM5_Init+0x7c>)
 8002104:	f7ff fa38 	bl	8001578 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002108:	2100      	movs	r1, #0
 800210a:	4807      	ldr	r0, [pc, #28]	; (8002128 <MX_TIM5_Init+0x7c>)
 800210c:	f7ff fbfc 	bl	8001908 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8002110:	2100      	movs	r1, #0
 8002112:	4805      	ldr	r0, [pc, #20]	; (8002128 <MX_TIM5_Init+0x7c>)
 8002114:	f7ff fc20 	bl	8001958 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8002118:	4803      	ldr	r0, [pc, #12]	; (8002128 <MX_TIM5_Init+0x7c>)
 800211a:	f7ff fc30 	bl	800197e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800211e:	bf00      	nop
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40000c00 	.word	0x40000c00

0800212c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002132:	1d3b      	adds	r3, r7, #4
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM9);
 8002140:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002144:	f7ff f962 	bl	800140c <LL_APB2_GRP1_EnableClock>

  /* TIM9 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 1));
 8002148:	f7fe fed8 	bl	8000efc <__NVIC_GetPriorityGrouping>
 800214c:	4603      	mov	r3, r0
 800214e:	2201      	movs	r2, #1
 8002150:	2100      	movs	r1, #0
 8002152:	4618      	mov	r0, r3
 8002154:	f7fe ff28 	bl	8000fa8 <NVIC_EncodePriority>
 8002158:	4603      	mov	r3, r0
 800215a:	4619      	mov	r1, r3
 800215c:	2018      	movs	r0, #24
 800215e:	f7fe fef9 	bl	8000f54 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002162:	2018      	movs	r0, #24
 8002164:	f7fe fed8 	bl	8000f18 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8002168:	2300      	movs	r3, #0
 800216a:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800216c:	2300      	movs	r3, #0
 800216e:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 50000;
 8002170:	f24c 3350 	movw	r3, #50000	; 0xc350
 8002174:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM9, &TIM_InitStruct);
 800217a:	1d3b      	adds	r3, r7, #4
 800217c:	4619      	mov	r1, r3
 800217e:	4807      	ldr	r0, [pc, #28]	; (800219c <MX_TIM9_Init+0x70>)
 8002180:	f001 fe7c 	bl	8003e7c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM9);
 8002184:	4805      	ldr	r0, [pc, #20]	; (800219c <MX_TIM9_Init+0x70>)
 8002186:	f7ff f9f7 	bl	8001578 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM9, LL_TIM_CLOCKSOURCE_INTERNAL);
 800218a:	2100      	movs	r1, #0
 800218c:	4803      	ldr	r0, [pc, #12]	; (800219c <MX_TIM9_Init+0x70>)
 800218e:	f7ff fbbb 	bl	8001908 <LL_TIM_SetClockSource>
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002192:	bf00      	nop
 8002194:	3718      	adds	r7, #24
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40014000 	.word	0x40014000

080021a0 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b094      	sub	sp, #80	; 0x50
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80021a6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	605a      	str	r2, [r3, #4]
 80021b0:	609a      	str	r2, [r3, #8]
 80021b2:	60da      	str	r2, [r3, #12]
 80021b4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80021b6:	f107 031c 	add.w	r3, r7, #28
 80021ba:	2220      	movs	r2, #32
 80021bc:	2100      	movs	r1, #0
 80021be:	4618      	mov	r0, r3
 80021c0:	f006 f890 	bl	80082e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c4:	1d3b      	adds	r3, r7, #4
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]
 80021ca:	605a      	str	r2, [r3, #4]
 80021cc:	609a      	str	r2, [r3, #8]
 80021ce:	60da      	str	r2, [r3, #12]
 80021d0:	611a      	str	r2, [r3, #16]
 80021d2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM10);
 80021d4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80021d8:	f7ff f918 	bl	800140c <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80021dc:	2300      	movs	r3, #0
 80021de:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80021e0:	2300      	movs	r3, #0
 80021e2:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4999;
 80021e4:	f241 3387 	movw	r3, #4999	; 0x1387
 80021e8:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80021ea:	2300      	movs	r3, #0
 80021ec:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM10, &TIM_InitStruct);
 80021ee:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80021f2:	4619      	mov	r1, r3
 80021f4:	481b      	ldr	r0, [pc, #108]	; (8002264 <MX_TIM10_Init+0xc4>)
 80021f6:	f001 fe41 	bl	8003e7c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM10);
 80021fa:	481a      	ldr	r0, [pc, #104]	; (8002264 <MX_TIM10_Init+0xc4>)
 80021fc:	f7ff f9bc 	bl	8001578 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM10, LL_TIM_CHANNEL_CH1);
 8002200:	2101      	movs	r1, #1
 8002202:	4818      	ldr	r0, [pc, #96]	; (8002264 <MX_TIM10_Init+0xc4>)
 8002204:	f7ff fa0e 	bl	8001624 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002208:	2360      	movs	r3, #96	; 0x60
 800220a:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800220c:	2300      	movs	r3, #0
 800220e:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002210:	2300      	movs	r3, #0
 8002212:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8002214:	2300      	movs	r3, #0
 8002216:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002218:	2300      	movs	r3, #0
 800221a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM10, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800221c:	f107 031c 	add.w	r3, r7, #28
 8002220:	461a      	mov	r2, r3
 8002222:	2101      	movs	r1, #1
 8002224:	480f      	ldr	r0, [pc, #60]	; (8002264 <MX_TIM10_Init+0xc4>)
 8002226:	f001 fea3 	bl	8003f70 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM10, LL_TIM_CHANNEL_CH1);
 800222a:	2101      	movs	r1, #1
 800222c:	480d      	ldr	r0, [pc, #52]	; (8002264 <MX_TIM10_Init+0xc4>)
 800222e:	f7ff f9b3 	bl	8001598 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002232:	2002      	movs	r0, #2
 8002234:	f7ff f8ba 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  /**TIM10 GPIO Configuration
  PB8   ------> TIM10_CH1
  */
  GPIO_InitStruct.Pin = MotorL_PWM_Pin;
 8002238:	f44f 7380 	mov.w	r3, #256	; 0x100
 800223c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800223e:	2302      	movs	r3, #2
 8002240:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002242:	2300      	movs	r3, #0
 8002244:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800224a:	2302      	movs	r3, #2
 800224c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 800224e:	2303      	movs	r3, #3
 8002250:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(MotorL_PWM_GPIO_Port, &GPIO_InitStruct);
 8002252:	1d3b      	adds	r3, r7, #4
 8002254:	4619      	mov	r1, r3
 8002256:	4804      	ldr	r0, [pc, #16]	; (8002268 <MX_TIM10_Init+0xc8>)
 8002258:	f001 fa34 	bl	80036c4 <LL_GPIO_Init>

}
 800225c:	bf00      	nop
 800225e:	3750      	adds	r7, #80	; 0x50
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40014400 	.word	0x40014400
 8002268:	40020400 	.word	0x40020400

0800226c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b094      	sub	sp, #80	; 0x50
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002272:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002276:	2200      	movs	r2, #0
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	605a      	str	r2, [r3, #4]
 800227c:	609a      	str	r2, [r3, #8]
 800227e:	60da      	str	r2, [r3, #12]
 8002280:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002282:	f107 031c 	add.w	r3, r7, #28
 8002286:	2220      	movs	r2, #32
 8002288:	2100      	movs	r1, #0
 800228a:	4618      	mov	r0, r3
 800228c:	f006 f82a 	bl	80082e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002290:	1d3b      	adds	r3, r7, #4
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]
 8002296:	605a      	str	r2, [r3, #4]
 8002298:	609a      	str	r2, [r3, #8]
 800229a:	60da      	str	r2, [r3, #12]
 800229c:	611a      	str	r2, [r3, #16]
 800229e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM11);
 80022a0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80022a4:	f7ff f8b2 	bl	800140c <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80022ac:	2300      	movs	r3, #0
 80022ae:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4999;
 80022b0:	f241 3387 	movw	r3, #4999	; 0x1387
 80022b4:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80022b6:	2300      	movs	r3, #0
 80022b8:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM11, &TIM_InitStruct);
 80022ba:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80022be:	4619      	mov	r1, r3
 80022c0:	481b      	ldr	r0, [pc, #108]	; (8002330 <MX_TIM11_Init+0xc4>)
 80022c2:	f001 fddb 	bl	8003e7c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM11);
 80022c6:	481a      	ldr	r0, [pc, #104]	; (8002330 <MX_TIM11_Init+0xc4>)
 80022c8:	f7ff f956 	bl	8001578 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM11, LL_TIM_CHANNEL_CH1);
 80022cc:	2101      	movs	r1, #1
 80022ce:	4818      	ldr	r0, [pc, #96]	; (8002330 <MX_TIM11_Init+0xc4>)
 80022d0:	f7ff f9a8 	bl	8001624 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80022d4:	2360      	movs	r3, #96	; 0x60
 80022d6:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80022d8:	2300      	movs	r3, #0
 80022da:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80022dc:	2300      	movs	r3, #0
 80022de:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80022e0:	2300      	movs	r3, #0
 80022e2:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80022e4:	2300      	movs	r3, #0
 80022e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM11, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80022e8:	f107 031c 	add.w	r3, r7, #28
 80022ec:	461a      	mov	r2, r3
 80022ee:	2101      	movs	r1, #1
 80022f0:	480f      	ldr	r0, [pc, #60]	; (8002330 <MX_TIM11_Init+0xc4>)
 80022f2:	f001 fe3d 	bl	8003f70 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM11, LL_TIM_CHANNEL_CH1);
 80022f6:	2101      	movs	r1, #1
 80022f8:	480d      	ldr	r0, [pc, #52]	; (8002330 <MX_TIM11_Init+0xc4>)
 80022fa:	f7ff f94d 	bl	8001598 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80022fe:	2002      	movs	r0, #2
 8002300:	f7ff f854 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  /**TIM11 GPIO Configuration
  PB9   ------> TIM11_CH1
  */
  GPIO_InitStruct.Pin = MotorR_PWM_Pin;
 8002304:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002308:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800230a:	2302      	movs	r3, #2
 800230c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800230e:	2300      	movs	r3, #0
 8002310:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8002316:	2302      	movs	r3, #2
 8002318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 800231a:	2303      	movs	r3, #3
 800231c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(MotorR_PWM_GPIO_Port, &GPIO_InitStruct);
 800231e:	1d3b      	adds	r3, r7, #4
 8002320:	4619      	mov	r1, r3
 8002322:	4804      	ldr	r0, [pc, #16]	; (8002334 <MX_TIM11_Init+0xc8>)
 8002324:	f001 f9ce 	bl	80036c4 <LL_GPIO_Init>

}
 8002328:	bf00      	nop
 800232a:	3750      	adds	r7, #80	; 0x50
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40014800 	.word	0x40014800
 8002334:	40020400 	.word	0x40020400

08002338 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08e      	sub	sp, #56	; 0x38
 800233c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800233e:	f107 031c 	add.w	r3, r7, #28
 8002342:	2200      	movs	r2, #0
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	605a      	str	r2, [r3, #4]
 8002348:	609a      	str	r2, [r3, #8]
 800234a:	60da      	str	r2, [r3, #12]
 800234c:	611a      	str	r2, [r3, #16]
 800234e:	615a      	str	r2, [r3, #20]
 8002350:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002352:	1d3b      	adds	r3, r7, #4
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	605a      	str	r2, [r3, #4]
 800235a:	609a      	str	r2, [r3, #8]
 800235c:	60da      	str	r2, [r3, #12]
 800235e:	611a      	str	r2, [r3, #16]
 8002360:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002362:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002366:	f7ff f839 	bl	80013dc <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800236a:	2001      	movs	r0, #1
 800236c:	f7ff f81e 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002370:	230c      	movs	r3, #12
 8002372:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002374:	2302      	movs	r3, #2
 8002376:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002378:	2303      	movs	r3, #3
 800237a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002384:	2307      	movs	r3, #7
 8002386:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002388:	1d3b      	adds	r3, r7, #4
 800238a:	4619      	mov	r1, r3
 800238c:	4810      	ldr	r0, [pc, #64]	; (80023d0 <MX_USART2_UART_Init+0x98>)
 800238e:	f001 f999 	bl	80036c4 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002392:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002396:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002398:	2300      	movs	r3, #0
 800239a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800239c:	2300      	movs	r3, #0
 800239e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80023a0:	2300      	movs	r3, #0
 80023a2:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80023a4:	230c      	movs	r3, #12
 80023a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80023a8:	2300      	movs	r3, #0
 80023aa:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80023ac:	2300      	movs	r3, #0
 80023ae:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80023b0:	f107 031c 	add.w	r3, r7, #28
 80023b4:	4619      	mov	r1, r3
 80023b6:	4807      	ldr	r0, [pc, #28]	; (80023d4 <MX_USART2_UART_Init+0x9c>)
 80023b8:	f002 fa10 	bl	80047dc <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80023bc:	4805      	ldr	r0, [pc, #20]	; (80023d4 <MX_USART2_UART_Init+0x9c>)
 80023be:	f7ff fafe 	bl	80019be <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80023c2:	4804      	ldr	r0, [pc, #16]	; (80023d4 <MX_USART2_UART_Init+0x9c>)
 80023c4:	f7ff faeb 	bl	800199e <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023c8:	bf00      	nop
 80023ca:	3738      	adds	r7, #56	; 0x38
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40020000 	.word	0x40020000
 80023d4:	40004400 	.word	0x40004400

080023d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80023de:	f107 0318 	add.w	r3, r7, #24
 80023e2:	2200      	movs	r2, #0
 80023e4:	601a      	str	r2, [r3, #0]
 80023e6:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e8:	463b      	mov	r3, r7
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]
 80023ee:	605a      	str	r2, [r3, #4]
 80023f0:	609a      	str	r2, [r3, #8]
 80023f2:	60da      	str	r2, [r3, #12]
 80023f4:	611a      	str	r2, [r3, #16]
 80023f6:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80023f8:	2004      	movs	r0, #4
 80023fa:	f7fe ffd7 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80023fe:	2080      	movs	r0, #128	; 0x80
 8002400:	f7fe ffd4 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002404:	2001      	movs	r0, #1
 8002406:	f7fe ffd1 	bl	80013ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800240a:	2002      	movs	r0, #2
 800240c:	f7fe ffce 	bl	80013ac <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, Sensor_Mux0_Pin|Sensor_Mux1_Pin|Sensor_Mux2_Pin|Sensor_MuxX_Pin
 8002410:	213f      	movs	r1, #63	; 0x3f
 8002412:	483a      	ldr	r0, [pc, #232]	; (80024fc <MX_GPIO_Init+0x124>)
 8002414:	f7ff fb47 	bl	8001aa6 <LL_GPIO_ResetOutputPin>
                          |MotorR_1_Pin|MotorR_2_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, OLED_DC_Pin|LD2_Pin);
 8002418:	2130      	movs	r1, #48	; 0x30
 800241a:	4839      	ldr	r0, [pc, #228]	; (8002500 <MX_GPIO_Init+0x128>)
 800241c:	f7ff fb43 	bl	8001aa6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, OLED_CS_Pin|MotorL_1_Pin|MotorL_2_Pin);
 8002420:	2134      	movs	r1, #52	; 0x34
 8002422:	4838      	ldr	r0, [pc, #224]	; (8002504 <MX_GPIO_Init+0x12c>)
 8002424:	f7ff fb3f 	bl	8001aa6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8002428:	4937      	ldr	r1, [pc, #220]	; (8002508 <MX_GPIO_Init+0x130>)
 800242a:	2002      	movs	r0, #2
 800242c:	f7ff f806 	bl	800143c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8002430:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002434:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002436:	2301      	movs	r3, #1
 8002438:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800243a:	2300      	movs	r3, #0
 800243c:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800243e:	2302      	movs	r3, #2
 8002440:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8002442:	f107 0318 	add.w	r3, r7, #24
 8002446:	4618      	mov	r0, r3
 8002448:	f000 ffb8 	bl	80033bc <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 800244c:	2200      	movs	r2, #0
 800244e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002452:	482a      	ldr	r0, [pc, #168]	; (80024fc <MX_GPIO_Init+0x124>)
 8002454:	f7ff faf8 	bl	8001a48 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8002458:	2200      	movs	r2, #0
 800245a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800245e:	4827      	ldr	r0, [pc, #156]	; (80024fc <MX_GPIO_Init+0x124>)
 8002460:	f7ff fac3 	bl	80019ea <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = Sensor_Mux0_Pin|Sensor_Mux1_Pin|Sensor_Mux2_Pin|Sensor_MuxX_Pin
 8002464:	233f      	movs	r3, #63	; 0x3f
 8002466:	603b      	str	r3, [r7, #0]
                          |MotorR_1_Pin|MotorR_2_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002468:	2301      	movs	r3, #1
 800246a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800246c:	2300      	movs	r3, #0
 800246e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002470:	2300      	movs	r3, #0
 8002472:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8002474:	2302      	movs	r3, #2
 8002476:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002478:	463b      	mov	r3, r7
 800247a:	4619      	mov	r1, r3
 800247c:	481f      	ldr	r0, [pc, #124]	; (80024fc <MX_GPIO_Init+0x124>)
 800247e:	f001 f921 	bl	80036c4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 8002482:	2310      	movs	r3, #16
 8002484:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002486:	2301      	movs	r3, #1
 8002488:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800248a:	2300      	movs	r3, #0
 800248c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8002492:	2302      	movs	r3, #2
 8002494:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 8002496:	463b      	mov	r3, r7
 8002498:	4619      	mov	r1, r3
 800249a:	4819      	ldr	r0, [pc, #100]	; (8002500 <MX_GPIO_Init+0x128>)
 800249c:	f001 f912 	bl	80036c4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 80024a0:	2320      	movs	r3, #32
 80024a2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024a4:	2301      	movs	r3, #1
 80024a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024a8:	2300      	movs	r3, #0
 80024aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024ac:	2300      	movs	r3, #0
 80024ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024b0:	2300      	movs	r3, #0
 80024b2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80024b4:	463b      	mov	r3, r7
 80024b6:	4619      	mov	r1, r3
 80024b8:	4811      	ldr	r0, [pc, #68]	; (8002500 <MX_GPIO_Init+0x128>)
 80024ba:	f001 f903 	bl	80036c4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OLED_CS_Pin|MotorL_1_Pin|MotorL_2_Pin;
 80024be:	2334      	movs	r3, #52	; 0x34
 80024c0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024c2:	2301      	movs	r3, #1
 80024c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024c6:	2300      	movs	r3, #0
 80024c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80024ce:	2302      	movs	r3, #2
 80024d0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d2:	463b      	mov	r3, r7
 80024d4:	4619      	mov	r1, r3
 80024d6:	480b      	ldr	r0, [pc, #44]	; (8002504 <MX_GPIO_Init+0x12c>)
 80024d8:	f001 f8f4 	bl	80036c4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW_1_Pin|SW_2_Pin|SW_3_Pin;
 80024dc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80024e0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80024e2:	2300      	movs	r3, #0
 80024e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80024e6:	2301      	movs	r3, #1
 80024e8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ea:	463b      	mov	r3, r7
 80024ec:	4619      	mov	r1, r3
 80024ee:	4803      	ldr	r0, [pc, #12]	; (80024fc <MX_GPIO_Init+0x124>)
 80024f0:	f001 f8e8 	bl	80036c4 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80024f4:	bf00      	nop
 80024f6:	3720      	adds	r7, #32
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40020800 	.word	0x40020800
 8002500:	40020000 	.word	0x40020000
 8002504:	40020400 	.word	0x40020400
 8002508:	00f00003 	.word	0x00f00003

0800250c <LL_ADC_REG_SetSequencerRanks>:
{
 800250c:	b480      	push	{r7}
 800250e:	b089      	sub	sp, #36	; 0x24
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	332c      	adds	r3, #44	; 0x2c
 800251c:	4619      	mov	r1, r3
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002524:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002528:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252a:	69ba      	ldr	r2, [r7, #24]
 800252c:	fa92 f2a2 	rbit	r2, r2
 8002530:	617a      	str	r2, [r7, #20]
  return result;
 8002532:	697a      	ldr	r2, [r7, #20]
 8002534:	fab2 f282 	clz	r2, r2
 8002538:	b2d2      	uxtb	r2, r2
 800253a:	40d3      	lsrs	r3, r2
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	440b      	add	r3, r1
 8002540:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(*preg,
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	f003 031f 	and.w	r3, r3, #31
 800254c:	211f      	movs	r1, #31
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	43db      	mvns	r3, r3
 8002554:	401a      	ands	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f003 011f 	and.w	r1, r3, #31
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	f003 031f 	and.w	r3, r3, #31
 8002562:	fa01 f303 	lsl.w	r3, r1, r3
 8002566:	431a      	orrs	r2, r3
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	601a      	str	r2, [r3, #0]
}
 800256c:	bf00      	nop
 800256e:	3724      	adds	r7, #36	; 0x24
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <LL_ADC_REG_StartConversionSWStart>:
  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_SWSTART);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	609a      	str	r2, [r3, #8]
}
 800258c:	bf00      	nop
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a4:	b29b      	uxth	r3, r3
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr

080025b2 <LL_ADC_IsActiveFlag_EOCS>:
  * @rmtoll SR       EOC            LL_ADC_IsActiveFlag_EOCS
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOCS(ADC_TypeDef *ADCx)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	bf0c      	ite	eq
 80025c6:	2301      	moveq	r3, #1
 80025c8:	2300      	movne	r3, #0
 80025ca:	b2db      	uxtb	r3, r3
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <LL_ADC_ClearFlag_EOCS>:
  * @rmtoll SR       EOC            LL_ADC_ClearFlag_EOCS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOCS(ADC_TypeDef *ADCx)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f06f 0202 	mvn.w	r2, #2
 80025e6:	601a      	str	r2, [r3, #0]
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <LL_TIM_SetAutoReload>:
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	683a      	ldr	r2, [r7, #0]
 8002602:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f06f 0201 	mvn.w	r2, #1
 800261e:	611a      	str	r2, [r3, #16]
}
 8002620:	bf00      	nop
 8002622:	370c      	adds	r7, #12
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <ADC_Read>:
void	Sensor_Stop();
void	Sensor_Calibration();



__STATIC_INLINE uint16_t	ADC_Read() {
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002632:	b672      	cpsid	i
}
 8002634:	bf00      	nop
	uint16_t adcValue;
	__disable_irq();
	LL_ADC_ClearFlag_EOCS(ADC1);
 8002636:	480e      	ldr	r0, [pc, #56]	; (8002670 <ADC_Read+0x44>)
 8002638:	f7ff ffce 	bl	80025d8 <LL_ADC_ClearFlag_EOCS>
	LL_ADC_REG_StartConversionSWStart(ADC1);
 800263c:	480c      	ldr	r0, [pc, #48]	; (8002670 <ADC_Read+0x44>)
 800263e:	f7ff ff9b 	bl	8002578 <LL_ADC_REG_StartConversionSWStart>
	while (!LL_ADC_IsActiveFlag_EOCS(ADC1));
 8002642:	bf00      	nop
 8002644:	480a      	ldr	r0, [pc, #40]	; (8002670 <ADC_Read+0x44>)
 8002646:	f7ff ffb4 	bl	80025b2 <LL_ADC_IsActiveFlag_EOCS>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d0f9      	beq.n	8002644 <ADC_Read+0x18>
	adcValue = LL_ADC_REG_ReadConversionData12(ADC1);
 8002650:	4807      	ldr	r0, [pc, #28]	; (8002670 <ADC_Read+0x44>)
 8002652:	f7ff ffa1 	bl	8002598 <LL_ADC_REG_ReadConversionData12>
 8002656:	4603      	mov	r3, r0
 8002658:	80fb      	strh	r3, [r7, #6]
	LL_ADC_ClearFlag_EOCS(ADC1);
 800265a:	4805      	ldr	r0, [pc, #20]	; (8002670 <ADC_Read+0x44>)
 800265c:	f7ff ffbc 	bl	80025d8 <LL_ADC_ClearFlag_EOCS>
  __ASM volatile ("cpsie i" : : : "memory");
 8002660:	b662      	cpsie	i
}
 8002662:	bf00      	nop
	__enable_irq();
	return adcValue;
 8002664:	88fb      	ldrh	r3, [r7, #6]
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40012000 	.word	0x40012000

08002674 <Sensor_ADC_Midian_Filter>:




__STATIC_INLINE uint8_t	Sensor_ADC_Midian_Filter() {
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
	uint16_t sensorMidian[3];

	sensorMidian[0] = ADC_Read();
 800267a:	f7ff ffd7 	bl	800262c <ADC_Read>
 800267e:	4603      	mov	r3, r0
 8002680:	803b      	strh	r3, [r7, #0]
	sensorMidian[1] = ADC_Read();
 8002682:	f7ff ffd3 	bl	800262c <ADC_Read>
 8002686:	4603      	mov	r3, r0
 8002688:	807b      	strh	r3, [r7, #2]
	sensorMidian[2] = ADC_Read();
 800268a:	f7ff ffcf 	bl	800262c <ADC_Read>
 800268e:	4603      	mov	r3, r0
 8002690:	80bb      	strh	r3, [r7, #4]

	if (sensorMidian[0] > sensorMidian[1]) {
 8002692:	883a      	ldrh	r2, [r7, #0]
 8002694:	887b      	ldrh	r3, [r7, #2]
 8002696:	429a      	cmp	r2, r3
 8002698:	d90e      	bls.n	80026b8 <Sensor_ADC_Midian_Filter+0x44>
		SWAP(sensorMidian[0], sensorMidian[1]);
 800269a:	883a      	ldrh	r2, [r7, #0]
 800269c:	887b      	ldrh	r3, [r7, #2]
 800269e:	4053      	eors	r3, r2
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	803b      	strh	r3, [r7, #0]
 80026a4:	887a      	ldrh	r2, [r7, #2]
 80026a6:	883b      	ldrh	r3, [r7, #0]
 80026a8:	4053      	eors	r3, r2
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	807b      	strh	r3, [r7, #2]
 80026ae:	883a      	ldrh	r2, [r7, #0]
 80026b0:	887b      	ldrh	r3, [r7, #2]
 80026b2:	4053      	eors	r3, r2
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	803b      	strh	r3, [r7, #0]
	}
	if (sensorMidian[1] > sensorMidian[2]) {
 80026b8:	887a      	ldrh	r2, [r7, #2]
 80026ba:	88bb      	ldrh	r3, [r7, #4]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d90e      	bls.n	80026de <Sensor_ADC_Midian_Filter+0x6a>
		SWAP(sensorMidian[1], sensorMidian[2]);
 80026c0:	887a      	ldrh	r2, [r7, #2]
 80026c2:	88bb      	ldrh	r3, [r7, #4]
 80026c4:	4053      	eors	r3, r2
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	807b      	strh	r3, [r7, #2]
 80026ca:	88ba      	ldrh	r2, [r7, #4]
 80026cc:	887b      	ldrh	r3, [r7, #2]
 80026ce:	4053      	eors	r3, r2
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	80bb      	strh	r3, [r7, #4]
 80026d4:	887a      	ldrh	r2, [r7, #2]
 80026d6:	88bb      	ldrh	r3, [r7, #4]
 80026d8:	4053      	eors	r3, r2
 80026da:	b29b      	uxth	r3, r3
 80026dc:	807b      	strh	r3, [r7, #2]
	}

	return sensorMidian[1] >> 4;
 80026de:	887b      	ldrh	r3, [r7, #2]
 80026e0:	091b      	lsrs	r3, r3, #4
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	b2db      	uxtb	r3, r3
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
	...

080026f0 <Make_Sensor_Raw_Vals>:





__STATIC_INLINE void	Make_Sensor_Raw_Vals(uint8_t idx) {
 80026f0:	b590      	push	{r4, r7, lr}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	71fb      	strb	r3, [r7, #7]

	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 80026fa:	4a10      	ldr	r2, [pc, #64]	; (800273c <Make_Sensor_Raw_Vals+0x4c>)
 80026fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002700:	480f      	ldr	r0, [pc, #60]	; (8002740 <Make_Sensor_Raw_Vals+0x50>)
 8002702:	f7ff ff03 	bl	800250c <LL_ADC_REG_SetSequencerRanks>
	sensorRawVals[idx] = Sensor_ADC_Midian_Filter();
 8002706:	79fc      	ldrb	r4, [r7, #7]
 8002708:	f7ff ffb4 	bl	8002674 <Sensor_ADC_Midian_Filter>
 800270c:	4603      	mov	r3, r0
 800270e:	461a      	mov	r2, r3
 8002710:	4b0c      	ldr	r3, [pc, #48]	; (8002744 <Make_Sensor_Raw_Vals+0x54>)
 8002712:	551a      	strb	r2, [r3, r4]

	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_7);
 8002714:	4a0c      	ldr	r2, [pc, #48]	; (8002748 <Make_Sensor_Raw_Vals+0x58>)
 8002716:	f44f 7100 	mov.w	r1, #512	; 0x200
 800271a:	4809      	ldr	r0, [pc, #36]	; (8002740 <Make_Sensor_Raw_Vals+0x50>)
 800271c:	f7ff fef6 	bl	800250c <LL_ADC_REG_SetSequencerRanks>
	sensorRawVals[idx + 8] = Sensor_ADC_Midian_Filter();
 8002720:	79fb      	ldrb	r3, [r7, #7]
 8002722:	f103 0408 	add.w	r4, r3, #8
 8002726:	f7ff ffa5 	bl	8002674 <Sensor_ADC_Midian_Filter>
 800272a:	4603      	mov	r3, r0
 800272c:	461a      	mov	r2, r3
 800272e:	4b05      	ldr	r3, [pc, #20]	; (8002744 <Make_Sensor_Raw_Vals+0x54>)
 8002730:	551a      	strb	r2, [r3, r4]
}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	bd90      	pop	{r4, r7, pc}
 800273a:	bf00      	nop
 800273c:	03200006 	.word	0x03200006
 8002740:	40012000 	.word	0x40012000
 8002744:	20002e50 	.word	0x20002e50
 8002748:	03500007 	.word	0x03500007

0800274c <Make_Sensor_Norm_Vals>:




// normalized value 
__STATIC_INLINE void	Make_Sensor_Norm_Vals(uint8_t idx) {
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	4603      	mov	r3, r0
 8002754:	71fb      	strb	r3, [r7, #7]

	if (sensorRawVals[idx] < blackMaxs[idx])
 8002756:	79fb      	ldrb	r3, [r7, #7]
 8002758:	4a1c      	ldr	r2, [pc, #112]	; (80027cc <Make_Sensor_Norm_Vals+0x80>)
 800275a:	5cd3      	ldrb	r3, [r2, r3]
 800275c:	b2da      	uxtb	r2, r3
 800275e:	79fb      	ldrb	r3, [r7, #7]
 8002760:	491b      	ldr	r1, [pc, #108]	; (80027d0 <Make_Sensor_Norm_Vals+0x84>)
 8002762:	5ccb      	ldrb	r3, [r1, r3]
 8002764:	b2db      	uxtb	r3, r3
 8002766:	429a      	cmp	r2, r3
 8002768:	d204      	bcs.n	8002774 <Make_Sensor_Norm_Vals+0x28>
		sensorNormVals[idx] = 0;
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	4a19      	ldr	r2, [pc, #100]	; (80027d4 <Make_Sensor_Norm_Vals+0x88>)
 800276e:	2100      	movs	r1, #0
 8002770:	54d1      	strb	r1, [r2, r3]
	else if (sensorRawVals[idx] > whiteMaxs[idx])
		sensorNormVals[idx] = 255;
	else
		sensorNormVals[idx] = (255 * (sensorRawVals[idx] - blackMaxs[idx]) / normalizeCoef[idx]);

}
 8002772:	e025      	b.n	80027c0 <Make_Sensor_Norm_Vals+0x74>
	else if (sensorRawVals[idx] > whiteMaxs[idx])
 8002774:	79fb      	ldrb	r3, [r7, #7]
 8002776:	4a15      	ldr	r2, [pc, #84]	; (80027cc <Make_Sensor_Norm_Vals+0x80>)
 8002778:	5cd3      	ldrb	r3, [r2, r3]
 800277a:	b2da      	uxtb	r2, r3
 800277c:	79fb      	ldrb	r3, [r7, #7]
 800277e:	4916      	ldr	r1, [pc, #88]	; (80027d8 <Make_Sensor_Norm_Vals+0x8c>)
 8002780:	5ccb      	ldrb	r3, [r1, r3]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	429a      	cmp	r2, r3
 8002786:	d904      	bls.n	8002792 <Make_Sensor_Norm_Vals+0x46>
		sensorNormVals[idx] = 255;
 8002788:	79fb      	ldrb	r3, [r7, #7]
 800278a:	4a12      	ldr	r2, [pc, #72]	; (80027d4 <Make_Sensor_Norm_Vals+0x88>)
 800278c:	21ff      	movs	r1, #255	; 0xff
 800278e:	54d1      	strb	r1, [r2, r3]
}
 8002790:	e016      	b.n	80027c0 <Make_Sensor_Norm_Vals+0x74>
		sensorNormVals[idx] = (255 * (sensorRawVals[idx] - blackMaxs[idx]) / normalizeCoef[idx]);
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	4a0d      	ldr	r2, [pc, #52]	; (80027cc <Make_Sensor_Norm_Vals+0x80>)
 8002796:	5cd3      	ldrb	r3, [r2, r3]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	4619      	mov	r1, r3
 800279c:	79fb      	ldrb	r3, [r7, #7]
 800279e:	4a0c      	ldr	r2, [pc, #48]	; (80027d0 <Make_Sensor_Norm_Vals+0x84>)
 80027a0:	5cd3      	ldrb	r3, [r2, r3]
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	1aca      	subs	r2, r1, r3
 80027a6:	4613      	mov	r3, r2
 80027a8:	021b      	lsls	r3, r3, #8
 80027aa:	1a9b      	subs	r3, r3, r2
 80027ac:	79fa      	ldrb	r2, [r7, #7]
 80027ae:	490b      	ldr	r1, [pc, #44]	; (80027dc <Make_Sensor_Norm_Vals+0x90>)
 80027b0:	5c8a      	ldrb	r2, [r1, r2]
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	fb93 f2f2 	sdiv	r2, r3, r2
 80027b8:	79fb      	ldrb	r3, [r7, #7]
 80027ba:	b2d1      	uxtb	r1, r2
 80027bc:	4a05      	ldr	r2, [pc, #20]	; (80027d4 <Make_Sensor_Norm_Vals+0x88>)
 80027be:	54d1      	strb	r1, [r2, r3]
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	20002e50 	.word	0x20002e50
 80027d0:	20002e90 	.word	0x20002e90
 80027d4:	20002e60 	.word	0x20002e60
 80027d8:	20002e80 	.word	0x20002e80
 80027dc:	20002e70 	.word	0x20002e70

080027e0 <Make_Sensor_State>:



// sensor state 
__STATIC_INLINE void	Make_Sensor_State(uint8_t idx) {
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	71fb      	strb	r3, [r7, #7]

	if (sensorNormVals[idx] > threshold) {
 80027ea:	79fb      	ldrb	r3, [r7, #7]
 80027ec:	4a18      	ldr	r2, [pc, #96]	; (8002850 <Make_Sensor_State+0x70>)
 80027ee:	5cd3      	ldrb	r3, [r2, r3]
 80027f0:	b2da      	uxtb	r2, r3
 80027f2:	4b18      	ldr	r3, [pc, #96]	; (8002854 <Make_Sensor_State+0x74>)
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d910      	bls.n	800281e <Make_Sensor_State+0x3e>
		state |= 0x01 << (15 - idx);
 80027fc:	79fb      	ldrb	r3, [r7, #7]
 80027fe:	f1c3 030f 	rsb	r3, r3, #15
 8002802:	2201      	movs	r2, #1
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	b25a      	sxtb	r2, r3
 800280a:	4b13      	ldr	r3, [pc, #76]	; (8002858 <Make_Sensor_State+0x78>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	b2db      	uxtb	r3, r3
 8002810:	b25b      	sxtb	r3, r3
 8002812:	4313      	orrs	r3, r2
 8002814:	b25b      	sxtb	r3, r3
 8002816:	b2da      	uxtb	r2, r3
 8002818:	4b0f      	ldr	r3, [pc, #60]	; (8002858 <Make_Sensor_State+0x78>)
 800281a:	701a      	strb	r2, [r3, #0]
	}
	else {
		state &= ~(0x01 << (15 - idx));
	}
}
 800281c:	e011      	b.n	8002842 <Make_Sensor_State+0x62>
		state &= ~(0x01 << (15 - idx));
 800281e:	79fb      	ldrb	r3, [r7, #7]
 8002820:	f1c3 030f 	rsb	r3, r3, #15
 8002824:	2201      	movs	r2, #1
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	b25b      	sxtb	r3, r3
 800282c:	43db      	mvns	r3, r3
 800282e:	b25a      	sxtb	r2, r3
 8002830:	4b09      	ldr	r3, [pc, #36]	; (8002858 <Make_Sensor_State+0x78>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	b2db      	uxtb	r3, r3
 8002836:	b25b      	sxtb	r3, r3
 8002838:	4013      	ands	r3, r2
 800283a:	b25b      	sxtb	r3, r3
 800283c:	b2da      	uxtb	r2, r3
 800283e:	4b06      	ldr	r3, [pc, #24]	; (8002858 <Make_Sensor_State+0x78>)
 8002840:	701a      	strb	r2, [r3, #0]
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	20002e60 	.word	0x20002e60
 8002854:	20000048 	.word	0x20000048
 8002858:	20002ea0 	.word	0x20002ea0

0800285c <Make_Battery_Voltage>:



__STATIC_INLINE void	Make_Battery_Voltage() {
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
	static uint8_t	voltageIdx = 0;
	static uint16_t	voltageMidian[3];


	switch(voltageIdx) {
 8002860:	4b6c      	ldr	r3, [pc, #432]	; (8002a14 <Make_Battery_Voltage+0x1b8>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2b03      	cmp	r3, #3
 8002866:	f200 80d2 	bhi.w	8002a0e <Make_Battery_Voltage+0x1b2>
 800286a:	a201      	add	r2, pc, #4	; (adr r2, 8002870 <Make_Battery_Voltage+0x14>)
 800286c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002870:	08002881 	.word	0x08002881
 8002874:	080028c7 	.word	0x080028c7
 8002878:	0800290d 	.word	0x0800290d
 800287c:	08002953 	.word	0x08002953
		case 0:
			LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_8);
 8002880:	4a65      	ldr	r2, [pc, #404]	; (8002a18 <Make_Battery_Voltage+0x1bc>)
 8002882:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002886:	4865      	ldr	r0, [pc, #404]	; (8002a1c <Make_Battery_Voltage+0x1c0>)
 8002888:	f7ff fe40 	bl	800250c <LL_ADC_REG_SetSequencerRanks>
			voltageMidian[voltageIdx] = 3.3f / 4095.f *21.f / 1.0f * (float)ADC_Read();
 800288c:	f7ff fece 	bl	800262c <ADC_Read>
 8002890:	4603      	mov	r3, r0
 8002892:	ee07 3a90 	vmov	s15, r3
 8002896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800289a:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8002a20 <Make_Battery_Voltage+0x1c4>
 800289e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028a2:	4b5c      	ldr	r3, [pc, #368]	; (8002a14 <Make_Battery_Voltage+0x1b8>)
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028ac:	ee17 3a90 	vmov	r3, s15
 80028b0:	b299      	uxth	r1, r3
 80028b2:	4b5c      	ldr	r3, [pc, #368]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80028b4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			voltageIdx++;
 80028b8:	4b56      	ldr	r3, [pc, #344]	; (8002a14 <Make_Battery_Voltage+0x1b8>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	3301      	adds	r3, #1
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	4b54      	ldr	r3, [pc, #336]	; (8002a14 <Make_Battery_Voltage+0x1b8>)
 80028c2:	701a      	strb	r2, [r3, #0]
			break;
 80028c4:	e0a3      	b.n	8002a0e <Make_Battery_Voltage+0x1b2>

		case 1:
			LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_8);
 80028c6:	4a54      	ldr	r2, [pc, #336]	; (8002a18 <Make_Battery_Voltage+0x1bc>)
 80028c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028cc:	4853      	ldr	r0, [pc, #332]	; (8002a1c <Make_Battery_Voltage+0x1c0>)
 80028ce:	f7ff fe1d 	bl	800250c <LL_ADC_REG_SetSequencerRanks>
			voltageMidian[voltageIdx] = 3.3f / 4095.f *21.f / 1.0f * (float)ADC_Read();
 80028d2:	f7ff feab 	bl	800262c <ADC_Read>
 80028d6:	4603      	mov	r3, r0
 80028d8:	ee07 3a90 	vmov	s15, r3
 80028dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028e0:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8002a20 <Make_Battery_Voltage+0x1c4>
 80028e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e8:	4b4a      	ldr	r3, [pc, #296]	; (8002a14 <Make_Battery_Voltage+0x1b8>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	461a      	mov	r2, r3
 80028ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028f2:	ee17 3a90 	vmov	r3, s15
 80028f6:	b299      	uxth	r1, r3
 80028f8:	4b4a      	ldr	r3, [pc, #296]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80028fa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			voltageIdx++;
 80028fe:	4b45      	ldr	r3, [pc, #276]	; (8002a14 <Make_Battery_Voltage+0x1b8>)
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	3301      	adds	r3, #1
 8002904:	b2da      	uxtb	r2, r3
 8002906:	4b43      	ldr	r3, [pc, #268]	; (8002a14 <Make_Battery_Voltage+0x1b8>)
 8002908:	701a      	strb	r2, [r3, #0]
			break;
 800290a:	e080      	b.n	8002a0e <Make_Battery_Voltage+0x1b2>

		case 2:
			LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_8);
 800290c:	4a42      	ldr	r2, [pc, #264]	; (8002a18 <Make_Battery_Voltage+0x1bc>)
 800290e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002912:	4842      	ldr	r0, [pc, #264]	; (8002a1c <Make_Battery_Voltage+0x1c0>)
 8002914:	f7ff fdfa 	bl	800250c <LL_ADC_REG_SetSequencerRanks>
			voltageMidian[voltageIdx] = 3.3f / 4095.f *21.f / 1.0f * (float)ADC_Read();
 8002918:	f7ff fe88 	bl	800262c <ADC_Read>
 800291c:	4603      	mov	r3, r0
 800291e:	ee07 3a90 	vmov	s15, r3
 8002922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002926:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8002a20 <Make_Battery_Voltage+0x1c4>
 800292a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800292e:	4b39      	ldr	r3, [pc, #228]	; (8002a14 <Make_Battery_Voltage+0x1b8>)
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	461a      	mov	r2, r3
 8002934:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002938:	ee17 3a90 	vmov	r3, s15
 800293c:	b299      	uxth	r1, r3
 800293e:	4b39      	ldr	r3, [pc, #228]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002940:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			voltageIdx++;
 8002944:	4b33      	ldr	r3, [pc, #204]	; (8002a14 <Make_Battery_Voltage+0x1b8>)
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	3301      	adds	r3, #1
 800294a:	b2da      	uxtb	r2, r3
 800294c:	4b31      	ldr	r3, [pc, #196]	; (8002a14 <Make_Battery_Voltage+0x1b8>)
 800294e:	701a      	strb	r2, [r3, #0]
			break;
 8002950:	e05d      	b.n	8002a0e <Make_Battery_Voltage+0x1b2>

		case 3:
			if (voltageMidian[0] > voltageMidian[1]) {
 8002952:	4b34      	ldr	r3, [pc, #208]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002954:	881a      	ldrh	r2, [r3, #0]
 8002956:	4b33      	ldr	r3, [pc, #204]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002958:	885b      	ldrh	r3, [r3, #2]
 800295a:	429a      	cmp	r2, r3
 800295c:	d917      	bls.n	800298e <Make_Battery_Voltage+0x132>
				SWAP(voltageMidian[0], voltageMidian[1]);
 800295e:	4b31      	ldr	r3, [pc, #196]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002960:	881a      	ldrh	r2, [r3, #0]
 8002962:	4b30      	ldr	r3, [pc, #192]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002964:	885b      	ldrh	r3, [r3, #2]
 8002966:	4053      	eors	r3, r2
 8002968:	b29a      	uxth	r2, r3
 800296a:	4b2e      	ldr	r3, [pc, #184]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 800296c:	801a      	strh	r2, [r3, #0]
 800296e:	4b2d      	ldr	r3, [pc, #180]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002970:	885a      	ldrh	r2, [r3, #2]
 8002972:	4b2c      	ldr	r3, [pc, #176]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002974:	881b      	ldrh	r3, [r3, #0]
 8002976:	4053      	eors	r3, r2
 8002978:	b29a      	uxth	r2, r3
 800297a:	4b2a      	ldr	r3, [pc, #168]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 800297c:	805a      	strh	r2, [r3, #2]
 800297e:	4b29      	ldr	r3, [pc, #164]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002980:	881a      	ldrh	r2, [r3, #0]
 8002982:	4b28      	ldr	r3, [pc, #160]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002984:	885b      	ldrh	r3, [r3, #2]
 8002986:	4053      	eors	r3, r2
 8002988:	b29a      	uxth	r2, r3
 800298a:	4b26      	ldr	r3, [pc, #152]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 800298c:	801a      	strh	r2, [r3, #0]
			}
			if (voltageMidian[1] > voltageMidian[2]) {
 800298e:	4b25      	ldr	r3, [pc, #148]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002990:	885a      	ldrh	r2, [r3, #2]
 8002992:	4b24      	ldr	r3, [pc, #144]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002994:	889b      	ldrh	r3, [r3, #4]
 8002996:	429a      	cmp	r2, r3
 8002998:	d917      	bls.n	80029ca <Make_Battery_Voltage+0x16e>
				SWAP(voltageMidian[1], voltageMidian[2]);
 800299a:	4b22      	ldr	r3, [pc, #136]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 800299c:	885a      	ldrh	r2, [r3, #2]
 800299e:	4b21      	ldr	r3, [pc, #132]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029a0:	889b      	ldrh	r3, [r3, #4]
 80029a2:	4053      	eors	r3, r2
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	4b1f      	ldr	r3, [pc, #124]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029a8:	805a      	strh	r2, [r3, #2]
 80029aa:	4b1e      	ldr	r3, [pc, #120]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029ac:	889a      	ldrh	r2, [r3, #4]
 80029ae:	4b1d      	ldr	r3, [pc, #116]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029b0:	885b      	ldrh	r3, [r3, #2]
 80029b2:	4053      	eors	r3, r2
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	4b1b      	ldr	r3, [pc, #108]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029b8:	809a      	strh	r2, [r3, #4]
 80029ba:	4b1a      	ldr	r3, [pc, #104]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029bc:	885a      	ldrh	r2, [r3, #2]
 80029be:	4b19      	ldr	r3, [pc, #100]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029c0:	889b      	ldrh	r3, [r3, #4]
 80029c2:	4053      	eors	r3, r2
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	4b17      	ldr	r3, [pc, #92]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029c8:	805a      	strh	r2, [r3, #2]
			}
			if (voltageMidian[0] > voltageMidian[1]) {
 80029ca:	4b16      	ldr	r3, [pc, #88]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029cc:	881a      	ldrh	r2, [r3, #0]
 80029ce:	4b15      	ldr	r3, [pc, #84]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029d0:	885b      	ldrh	r3, [r3, #2]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d917      	bls.n	8002a06 <Make_Battery_Voltage+0x1aa>
				SWAP(voltageMidian[0], voltageMidian[1]);
 80029d6:	4b13      	ldr	r3, [pc, #76]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029d8:	881a      	ldrh	r2, [r3, #0]
 80029da:	4b12      	ldr	r3, [pc, #72]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029dc:	885b      	ldrh	r3, [r3, #2]
 80029de:	4053      	eors	r3, r2
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	4b10      	ldr	r3, [pc, #64]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029e4:	801a      	strh	r2, [r3, #0]
 80029e6:	4b0f      	ldr	r3, [pc, #60]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029e8:	885a      	ldrh	r2, [r3, #2]
 80029ea:	4b0e      	ldr	r3, [pc, #56]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	4053      	eors	r3, r2
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	4b0c      	ldr	r3, [pc, #48]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029f4:	805a      	strh	r2, [r3, #2]
 80029f6:	4b0b      	ldr	r3, [pc, #44]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029f8:	881a      	ldrh	r2, [r3, #0]
 80029fa:	4b0a      	ldr	r3, [pc, #40]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 80029fc:	885b      	ldrh	r3, [r3, #2]
 80029fe:	4053      	eors	r3, r2
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	4b08      	ldr	r3, [pc, #32]	; (8002a24 <Make_Battery_Voltage+0x1c8>)
 8002a04:	801a      	strh	r2, [r3, #0]
			}

			voltageIdx = 0;
 8002a06:	4b03      	ldr	r3, [pc, #12]	; (8002a14 <Make_Battery_Voltage+0x1b8>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	701a      	strb	r2, [r3, #0]
			break;
 8002a0c:	bf00      	nop
	}
}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20000235 	.word	0x20000235
 8002a18:	03800008 	.word	0x03800008
 8002a1c:	40012000 	.word	0x40012000
 8002a20:	3c8aa244 	.word	0x3c8aa244
 8002a24:	20000238 	.word	0x20000238

08002a28 <Sensor_TIM5_IRQ>:
		sensorNormValsSum = 0;
}



__STATIC_INLINE void	Sensor_TIM5_IRQ() {
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
	static uint8_t	tim5Idx = 0;

	//  IR LED 
	GPIOC->ODR = (GPIOC->ODR & ~0x07) | tim5Idx | 0x08;
 8002a2c:	4b2e      	ldr	r3, [pc, #184]	; (8002ae8 <Sensor_TIM5_IRQ+0xc0>)
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	f023 0307 	bic.w	r3, r3, #7
 8002a34:	4a2d      	ldr	r2, [pc, #180]	; (8002aec <Sensor_TIM5_IRQ+0xc4>)
 8002a36:	7812      	ldrb	r2, [r2, #0]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	4a2b      	ldr	r2, [pc, #172]	; (8002ae8 <Sensor_TIM5_IRQ+0xc0>)
 8002a3c:	f043 0308 	orr.w	r3, r3, #8
 8002a40:	6153      	str	r3, [r2, #20]

	Make_Sensor_Raw_Vals(tim5Idx);
 8002a42:	4b2a      	ldr	r3, [pc, #168]	; (8002aec <Sensor_TIM5_IRQ+0xc4>)
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff fe52 	bl	80026f0 <Make_Sensor_Raw_Vals>

	//  IR LED 
	GPIOC->ODR &= ~0x08;
 8002a4c:	4b26      	ldr	r3, [pc, #152]	; (8002ae8 <Sensor_TIM5_IRQ+0xc0>)
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	4a25      	ldr	r2, [pc, #148]	; (8002ae8 <Sensor_TIM5_IRQ+0xc0>)
 8002a52:	f023 0308 	bic.w	r3, r3, #8
 8002a56:	6153      	str	r3, [r2, #20]

	Make_Sensor_Norm_Vals(tim5Idx);
 8002a58:	4b24      	ldr	r3, [pc, #144]	; (8002aec <Sensor_TIM5_IRQ+0xc4>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff fe75 	bl	800274c <Make_Sensor_Norm_Vals>
	Make_Sensor_Norm_Vals(tim5Idx + 8);
 8002a62:	4b22      	ldr	r3, [pc, #136]	; (8002aec <Sensor_TIM5_IRQ+0xc4>)
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	3308      	adds	r3, #8
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff fe6e 	bl	800274c <Make_Sensor_Norm_Vals>

	Make_Sensor_State(tim5Idx);
 8002a70:	4b1e      	ldr	r3, [pc, #120]	; (8002aec <Sensor_TIM5_IRQ+0xc4>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff feb3 	bl	80027e0 <Make_Sensor_State>
	Make_Sensor_State(tim5Idx + 8);
 8002a7a:	4b1c      	ldr	r3, [pc, #112]	; (8002aec <Sensor_TIM5_IRQ+0xc4>)
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	3308      	adds	r3, #8
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff feac 	bl	80027e0 <Make_Sensor_State>



	switch(tim5Idx) {
 8002a88:	4b18      	ldr	r3, [pc, #96]	; (8002aec <Sensor_TIM5_IRQ+0xc4>)
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	2b07      	cmp	r3, #7
 8002a8e:	d81f      	bhi.n	8002ad0 <Sensor_TIM5_IRQ+0xa8>
 8002a90:	a201      	add	r2, pc, #4	; (adr r2, 8002a98 <Sensor_TIM5_IRQ+0x70>)
 8002a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a96:	bf00      	nop
 8002a98:	08002ad1 	.word	0x08002ad1
 8002a9c:	08002ad1 	.word	0x08002ad1
 8002aa0:	08002ad1 	.word	0x08002ad1
 8002aa4:	08002ab9 	.word	0x08002ab9
 8002aa8:	08002abf 	.word	0x08002abf
 8002aac:	08002ac5 	.word	0x08002ac5
 8002ab0:	08002acb 	.word	0x08002acb
 8002ab4:	08002ad1 	.word	0x08002ad1
//			Sum_Position_Val(tim5Idx);
			break;

		case 3:
//			Sum_Position_Val(tim5Idx);
			Make_Battery_Voltage();
 8002ab8:	f7ff fed0 	bl	800285c <Make_Battery_Voltage>
			break;
 8002abc:	e008      	b.n	8002ad0 <Sensor_TIM5_IRQ+0xa8>

		case 4:
//			Sum_Position_Val(tim5Idx);
			Make_Battery_Voltage();
 8002abe:	f7ff fecd 	bl	800285c <Make_Battery_Voltage>
			break;
 8002ac2:	e005      	b.n	8002ad0 <Sensor_TIM5_IRQ+0xa8>

		case 5:
//			Sum_Position_Val(tim5Idx);
			Make_Battery_Voltage();
 8002ac4:	f7ff feca 	bl	800285c <Make_Battery_Voltage>
			break;
 8002ac8:	e002      	b.n	8002ad0 <Sensor_TIM5_IRQ+0xa8>

		case 6:
//			Sum_Position_Val(tim5Idx);
			Make_Battery_Voltage();
 8002aca:	f7ff fec7 	bl	800285c <Make_Battery_Voltage>
			break;
 8002ace:	bf00      	nop


	}

	//  
	tim5Idx = (tim5Idx + 1) & 0x07;
 8002ad0:	4b06      	ldr	r3, [pc, #24]	; (8002aec <Sensor_TIM5_IRQ+0xc4>)
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	f003 0307 	and.w	r3, r3, #7
 8002adc:	b2da      	uxtb	r2, r3
 8002ade:	4b03      	ldr	r3, [pc, #12]	; (8002aec <Sensor_TIM5_IRQ+0xc4>)
 8002ae0:	701a      	strb	r2, [r3, #0]
}
 8002ae2:	bf00      	nop
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	40020800 	.word	0x40020800
 8002aec:	20000234 	.word	0x20000234

08002af0 <Motor_L_Speed_Control>:





__STATIC_INLINE void	Motor_L_Speed_Control(float speed) {
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	ed87 0a01 	vstr	s0, [r7, #4]
	LL_TIM_SetAutoReload(TIM3, SPEED_COEF / speed - 1);
 8002afa:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8002b24 <Motor_L_Speed_Control+0x34>
 8002afe:	ed97 7a01 	vldr	s14, [r7, #4]
 8002b02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b12:	ee17 1a90 	vmov	r1, s15
 8002b16:	4804      	ldr	r0, [pc, #16]	; (8002b28 <Motor_L_Speed_Control+0x38>)
 8002b18:	f7ff fd6c 	bl	80025f4 <LL_TIM_SetAutoReload>
}
 8002b1c:	bf00      	nop
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	43cc3418 	.word	0x43cc3418
 8002b28:	40000400 	.word	0x40000400

08002b2c <Motor_R_Speed_Control>:


__STATIC_INLINE void	Motor_R_Speed_Control(float speed) {
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	ed87 0a01 	vstr	s0, [r7, #4]
	LL_TIM_SetAutoReload(TIM4, SPEED_COEF / speed - 1);
 8002b36:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8002b60 <Motor_R_Speed_Control+0x34>
 8002b3a:	ed97 7a01 	vldr	s14, [r7, #4]
 8002b3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b42:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b4e:	ee17 1a90 	vmov	r1, s15
 8002b52:	4804      	ldr	r0, [pc, #16]	; (8002b64 <Motor_R_Speed_Control+0x38>)
 8002b54:	f7ff fd4e 	bl	80025f4 <LL_TIM_SetAutoReload>
}
 8002b58:	bf00      	nop
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	43cc3418 	.word	0x43cc3418
 8002b64:	40000800 	.word	0x40000800

08002b68 <Drive_Speed_Accele_Cntl>:


//    
__STATIC_INLINE void	Drive_Speed_Accele_Cntl() {
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0

	if (curSpeed == targetSpeed) {
 8002b6c:	4b3b      	ldr	r3, [pc, #236]	; (8002c5c <Drive_Speed_Accele_Cntl+0xf4>)
 8002b6e:	ed93 7a00 	vldr	s14, [r3]
 8002b72:	4b3b      	ldr	r3, [pc, #236]	; (8002c60 <Drive_Speed_Accele_Cntl+0xf8>)
 8002b74:	edd3 7a00 	vldr	s15, [r3]
 8002b78:	eeb4 7a67 	vcmp.f32	s14, s15
 8002b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b80:	d104      	bne.n	8002b8c <Drive_Speed_Accele_Cntl+0x24>

		//  targetSpeed   , curAccele 0 
		//     targetSpeed        , curAccele 0 
		curAccele = 0;
 8002b82:	4b38      	ldr	r3, [pc, #224]	; (8002c64 <Drive_Speed_Accele_Cntl+0xfc>)
 8002b84:	f04f 0200 	mov.w	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]
		if (curSpeed < targetSpeed) {

			curSpeed = targetSpeed;
		}
	}
}
 8002b8a:	e062      	b.n	8002c52 <Drive_Speed_Accele_Cntl+0xea>
	else if (curSpeed < targetSpeed) {
 8002b8c:	4b33      	ldr	r3, [pc, #204]	; (8002c5c <Drive_Speed_Accele_Cntl+0xf4>)
 8002b8e:	ed93 7a00 	vldr	s14, [r3]
 8002b92:	4b33      	ldr	r3, [pc, #204]	; (8002c60 <Drive_Speed_Accele_Cntl+0xf8>)
 8002b94:	edd3 7a00 	vldr	s15, [r3]
 8002b98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ba0:	d538      	bpl.n	8002c14 <Drive_Speed_Accele_Cntl+0xac>
		curAccele += 0.01f;
 8002ba2:	4b30      	ldr	r3, [pc, #192]	; (8002c64 <Drive_Speed_Accele_Cntl+0xfc>)
 8002ba4:	edd3 7a00 	vldr	s15, [r3]
 8002ba8:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002c68 <Drive_Speed_Accele_Cntl+0x100>
 8002bac:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002bb0:	4b2c      	ldr	r3, [pc, #176]	; (8002c64 <Drive_Speed_Accele_Cntl+0xfc>)
 8002bb2:	edc3 7a00 	vstr	s15, [r3]
		if (curAccele > targetAccele) {
 8002bb6:	4b2b      	ldr	r3, [pc, #172]	; (8002c64 <Drive_Speed_Accele_Cntl+0xfc>)
 8002bb8:	ed93 7a00 	vldr	s14, [r3]
 8002bbc:	4b2b      	ldr	r3, [pc, #172]	; (8002c6c <Drive_Speed_Accele_Cntl+0x104>)
 8002bbe:	edd3 7a00 	vldr	s15, [r3]
 8002bc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bca:	dd03      	ble.n	8002bd4 <Drive_Speed_Accele_Cntl+0x6c>
			curAccele = targetAccele;
 8002bcc:	4b27      	ldr	r3, [pc, #156]	; (8002c6c <Drive_Speed_Accele_Cntl+0x104>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a24      	ldr	r2, [pc, #144]	; (8002c64 <Drive_Speed_Accele_Cntl+0xfc>)
 8002bd2:	6013      	str	r3, [r2, #0]
		curSpeed += curAccele / 2000;
 8002bd4:	4b23      	ldr	r3, [pc, #140]	; (8002c64 <Drive_Speed_Accele_Cntl+0xfc>)
 8002bd6:	edd3 7a00 	vldr	s15, [r3]
 8002bda:	eddf 6a25 	vldr	s13, [pc, #148]	; 8002c70 <Drive_Speed_Accele_Cntl+0x108>
 8002bde:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002be2:	4b1e      	ldr	r3, [pc, #120]	; (8002c5c <Drive_Speed_Accele_Cntl+0xf4>)
 8002be4:	edd3 7a00 	vldr	s15, [r3]
 8002be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bec:	4b1b      	ldr	r3, [pc, #108]	; (8002c5c <Drive_Speed_Accele_Cntl+0xf4>)
 8002bee:	edc3 7a00 	vstr	s15, [r3]
		if (curSpeed > targetSpeed) {
 8002bf2:	4b1a      	ldr	r3, [pc, #104]	; (8002c5c <Drive_Speed_Accele_Cntl+0xf4>)
 8002bf4:	ed93 7a00 	vldr	s14, [r3]
 8002bf8:	4b19      	ldr	r3, [pc, #100]	; (8002c60 <Drive_Speed_Accele_Cntl+0xf8>)
 8002bfa:	edd3 7a00 	vldr	s15, [r3]
 8002bfe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c06:	dc00      	bgt.n	8002c0a <Drive_Speed_Accele_Cntl+0xa2>
}
 8002c08:	e023      	b.n	8002c52 <Drive_Speed_Accele_Cntl+0xea>
			curSpeed = targetSpeed;
 8002c0a:	4b15      	ldr	r3, [pc, #84]	; (8002c60 <Drive_Speed_Accele_Cntl+0xf8>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a13      	ldr	r2, [pc, #76]	; (8002c5c <Drive_Speed_Accele_Cntl+0xf4>)
 8002c10:	6013      	str	r3, [r2, #0]
}
 8002c12:	e01e      	b.n	8002c52 <Drive_Speed_Accele_Cntl+0xea>
		curSpeed -= decele / 2000;
 8002c14:	4b17      	ldr	r3, [pc, #92]	; (8002c74 <Drive_Speed_Accele_Cntl+0x10c>)
 8002c16:	ed93 7a00 	vldr	s14, [r3]
 8002c1a:	eddf 6a15 	vldr	s13, [pc, #84]	; 8002c70 <Drive_Speed_Accele_Cntl+0x108>
 8002c1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c22:	4b0e      	ldr	r3, [pc, #56]	; (8002c5c <Drive_Speed_Accele_Cntl+0xf4>)
 8002c24:	ed93 7a00 	vldr	s14, [r3]
 8002c28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	; (8002c5c <Drive_Speed_Accele_Cntl+0xf4>)
 8002c2e:	edc3 7a00 	vstr	s15, [r3]
		if (curSpeed < targetSpeed) {
 8002c32:	4b0a      	ldr	r3, [pc, #40]	; (8002c5c <Drive_Speed_Accele_Cntl+0xf4>)
 8002c34:	ed93 7a00 	vldr	s14, [r3]
 8002c38:	4b09      	ldr	r3, [pc, #36]	; (8002c60 <Drive_Speed_Accele_Cntl+0xf8>)
 8002c3a:	edd3 7a00 	vldr	s15, [r3]
 8002c3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c46:	d400      	bmi.n	8002c4a <Drive_Speed_Accele_Cntl+0xe2>
}
 8002c48:	e003      	b.n	8002c52 <Drive_Speed_Accele_Cntl+0xea>
			curSpeed = targetSpeed;
 8002c4a:	4b05      	ldr	r3, [pc, #20]	; (8002c60 <Drive_Speed_Accele_Cntl+0xf8>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a03      	ldr	r2, [pc, #12]	; (8002c5c <Drive_Speed_Accele_Cntl+0xf4>)
 8002c50:	6013      	str	r3, [r2, #0]
}
 8002c52:	bf00      	nop
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	20000028 	.word	0x20000028
 8002c60:	20000024 	.word	0x20000024
 8002c64:	2000001c 	.word	0x2000001c
 8002c68:	3c23d70a 	.word	0x3c23d70a
 8002c6c:	20000018 	.word	0x20000018
 8002c70:	44fa0000 	.word	0x44fa0000
 8002c74:	20000020 	.word	0x20000020

08002c78 <Make_Limited_Position>:




//limitedPositionVal  
__STATIC_INLINE void	Make_Limited_Position() {
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0

	int32_t absPositionVal = ABS(positionVal - curInlineVal);
 8002c7e:	4b1f      	ldr	r3, [pc, #124]	; (8002cfc <Make_Limited_Position+0x84>)
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	4b1f      	ldr	r3, [pc, #124]	; (8002d00 <Make_Limited_Position+0x88>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	da05      	bge.n	8002c98 <Make_Limited_Position+0x20>
 8002c8c:	4b1c      	ldr	r3, [pc, #112]	; (8002d00 <Make_Limited_Position+0x88>)
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	4b1a      	ldr	r3, [pc, #104]	; (8002cfc <Make_Limited_Position+0x84>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	e004      	b.n	8002ca2 <Make_Limited_Position+0x2a>
 8002c98:	4b18      	ldr	r3, [pc, #96]	; (8002cfc <Make_Limited_Position+0x84>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4b18      	ldr	r3, [pc, #96]	; (8002d00 <Make_Limited_Position+0x88>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	607b      	str	r3, [r7, #4]

	if (limitedPositionVal == absPositionVal) {
 8002ca4:	4b17      	ldr	r3, [pc, #92]	; (8002d04 <Make_Limited_Position+0x8c>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d020      	beq.n	8002cf0 <Make_Limited_Position+0x78>

		return ;
	}

	//      curve decel 
	else if (limitedPositionVal < absPositionVal) {
 8002cae:	4b15      	ldr	r3, [pc, #84]	; (8002d04 <Make_Limited_Position+0x8c>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	dd0d      	ble.n	8002cd4 <Make_Limited_Position+0x5c>

		limitedPositionVal += 20;
 8002cb8:	4b12      	ldr	r3, [pc, #72]	; (8002d04 <Make_Limited_Position+0x8c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	3314      	adds	r3, #20
 8002cbe:	4a11      	ldr	r2, [pc, #68]	; (8002d04 <Make_Limited_Position+0x8c>)
 8002cc0:	6013      	str	r3, [r2, #0]
		if (limitedPositionVal > absPositionVal) {
 8002cc2:	4b10      	ldr	r3, [pc, #64]	; (8002d04 <Make_Limited_Position+0x8c>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	da12      	bge.n	8002cf2 <Make_Limited_Position+0x7a>
			limitedPositionVal = absPositionVal;
 8002ccc:	4a0d      	ldr	r2, [pc, #52]	; (8002d04 <Make_Limited_Position+0x8c>)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6013      	str	r3, [r2, #0]
 8002cd2:	e00e      	b.n	8002cf2 <Make_Limited_Position+0x7a>
	}

	//      
	else {

		limitedPositionVal -= 10;
 8002cd4:	4b0b      	ldr	r3, [pc, #44]	; (8002d04 <Make_Limited_Position+0x8c>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	3b0a      	subs	r3, #10
 8002cda:	4a0a      	ldr	r2, [pc, #40]	; (8002d04 <Make_Limited_Position+0x8c>)
 8002cdc:	6013      	str	r3, [r2, #0]
		if (limitedPositionVal < absPositionVal) {
 8002cde:	4b09      	ldr	r3, [pc, #36]	; (8002d04 <Make_Limited_Position+0x8c>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	dd04      	ble.n	8002cf2 <Make_Limited_Position+0x7a>
			limitedPositionVal = absPositionVal;
 8002ce8:	4a06      	ldr	r2, [pc, #24]	; (8002d04 <Make_Limited_Position+0x8c>)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6013      	str	r3, [r2, #0]
 8002cee:	e000      	b.n	8002cf2 <Make_Limited_Position+0x7a>
		return ;
 8002cf0:	bf00      	nop
		}
	}
}
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr
 8002cfc:	200013d4 	.word	0x200013d4
 8002d00:	200013f0 	.word	0x200013f0
 8002d04:	200013d8 	.word	0x200013d8

08002d08 <Make_Inline_Val>:


__STATIC_INLINE void	Make_Inline_Val(float finalSpeed) {
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	ed87 0a01 	vstr	s0, [r7, #4]
	 * l(m)   (curInlineVal == targetInlineVal)   curInlineVal 
	 * 		= targetInlineVal / { l(m)   (l(m) / 500(us)) }
	 * 		= targetInlineVal * curSpeed / l(m) / 2000
	 */

	if (curInlineVal == targetInlineVal) {
 8002d12:	4b19      	ldr	r3, [pc, #100]	; (8002d78 <Make_Inline_Val+0x70>)
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	4b19      	ldr	r3, [pc, #100]	; (8002d7c <Make_Inline_Val+0x74>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d025      	beq.n	8002d6a <Make_Inline_Val+0x62>

		return ;
	}

	else if (curInlineVal < targetInlineVal) {
 8002d1e:	4b16      	ldr	r3, [pc, #88]	; (8002d78 <Make_Inline_Val+0x70>)
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	4b16      	ldr	r3, [pc, #88]	; (8002d7c <Make_Inline_Val+0x74>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	da0f      	bge.n	8002d4a <Make_Inline_Val+0x42>

		curInlineVal += 20;//targetInlineVal * finalSpeed / INLINE_POSITIONING_LEN / 2000;
 8002d2a:	4b13      	ldr	r3, [pc, #76]	; (8002d78 <Make_Inline_Val+0x70>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	3314      	adds	r3, #20
 8002d30:	4a11      	ldr	r2, [pc, #68]	; (8002d78 <Make_Inline_Val+0x70>)
 8002d32:	6013      	str	r3, [r2, #0]
		if (curInlineVal > targetInlineVal) {
 8002d34:	4b10      	ldr	r3, [pc, #64]	; (8002d78 <Make_Inline_Val+0x70>)
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	4b10      	ldr	r3, [pc, #64]	; (8002d7c <Make_Inline_Val+0x74>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	dd15      	ble.n	8002d6c <Make_Inline_Val+0x64>
			curInlineVal = targetInlineVal;
 8002d40:	4b0e      	ldr	r3, [pc, #56]	; (8002d7c <Make_Inline_Val+0x74>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a0c      	ldr	r2, [pc, #48]	; (8002d78 <Make_Inline_Val+0x70>)
 8002d46:	6013      	str	r3, [r2, #0]
 8002d48:	e010      	b.n	8002d6c <Make_Inline_Val+0x64>
		}
	}

	else {

		curInlineVal -= 20;//targetInlineVal * finalSpeed / INLINE_POSITIONING_LEN / 2000;;
 8002d4a:	4b0b      	ldr	r3, [pc, #44]	; (8002d78 <Make_Inline_Val+0x70>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	3b14      	subs	r3, #20
 8002d50:	4a09      	ldr	r2, [pc, #36]	; (8002d78 <Make_Inline_Val+0x70>)
 8002d52:	6013      	str	r3, [r2, #0]
		if (curInlineVal < targetInlineVal) {
 8002d54:	4b08      	ldr	r3, [pc, #32]	; (8002d78 <Make_Inline_Val+0x70>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	4b08      	ldr	r3, [pc, #32]	; (8002d7c <Make_Inline_Val+0x74>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	da05      	bge.n	8002d6c <Make_Inline_Val+0x64>
			curInlineVal = targetInlineVal;
 8002d60:	4b06      	ldr	r3, [pc, #24]	; (8002d7c <Make_Inline_Val+0x74>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a04      	ldr	r2, [pc, #16]	; (8002d78 <Make_Inline_Val+0x70>)
 8002d66:	6013      	str	r3, [r2, #0]
 8002d68:	e000      	b.n	8002d6c <Make_Inline_Val+0x64>
		return ;
 8002d6a:	bf00      	nop
		}
	}
}
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	200013f0 	.word	0x200013f0
 8002d7c:	200013ec 	.word	0x200013ec

08002d80 <Drive_TIM9_IRQ>:



// 500us .
__STATIC_INLINE void	Drive_TIM9_IRQ() {
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0

	float	finalSpeed;


	//    
	Drive_Speed_Accele_Cntl();
 8002d86:	f7ff feef 	bl	8002b68 <Drive_Speed_Accele_Cntl>

	// limitedPositionVal  
	Make_Limited_Position();
 8002d8a:	f7ff ff75 	bl	8002c78 <Make_Limited_Position>

	//    
	finalSpeed = curSpeed * curveDeceleCoef / (limitedPositionVal + curveDeceleCoef);
 8002d8e:	4b29      	ldr	r3, [pc, #164]	; (8002e34 <Drive_TIM9_IRQ+0xb4>)
 8002d90:	ed93 7a00 	vldr	s14, [r3]
 8002d94:	4b28      	ldr	r3, [pc, #160]	; (8002e38 <Drive_TIM9_IRQ+0xb8>)
 8002d96:	edd3 7a00 	vldr	s15, [r3]
 8002d9a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002d9e:	4b27      	ldr	r3, [pc, #156]	; (8002e3c <Drive_TIM9_IRQ+0xbc>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	ee07 3a90 	vmov	s15, r3
 8002da6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002daa:	4b23      	ldr	r3, [pc, #140]	; (8002e38 <Drive_TIM9_IRQ+0xb8>)
 8002dac:	edd3 7a00 	vldr	s15, [r3]
 8002db0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002db4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002db8:	edc7 7a01 	vstr	s15, [r7, #4]

	// inLine  
	Make_Inline_Val(finalSpeed);
 8002dbc:	ed97 0a01 	vldr	s0, [r7, #4]
 8002dc0:	f7ff ffa2 	bl	8002d08 <Make_Inline_Val>

	//position      
	Motor_L_Speed_Control( finalSpeed * (1 + (positionVal - curInlineVal) * positionCoef) );
 8002dc4:	4b1e      	ldr	r3, [pc, #120]	; (8002e40 <Drive_TIM9_IRQ+0xc0>)
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	4b1e      	ldr	r3, [pc, #120]	; (8002e44 <Drive_TIM9_IRQ+0xc4>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	ee07 3a90 	vmov	s15, r3
 8002dd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dd6:	4b1c      	ldr	r3, [pc, #112]	; (8002e48 <Drive_TIM9_IRQ+0xc8>)
 8002dd8:	edd3 7a00 	vldr	s15, [r3]
 8002ddc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002de0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002de4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002de8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002df0:	eeb0 0a67 	vmov.f32	s0, s15
 8002df4:	f7ff fe7c 	bl	8002af0 <Motor_L_Speed_Control>
	Motor_R_Speed_Control( finalSpeed * (1 - (positionVal - curInlineVal) * positionCoef) );
 8002df8:	4b11      	ldr	r3, [pc, #68]	; (8002e40 <Drive_TIM9_IRQ+0xc0>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	4b11      	ldr	r3, [pc, #68]	; (8002e44 <Drive_TIM9_IRQ+0xc4>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	ee07 3a90 	vmov	s15, r3
 8002e06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e0a:	4b0f      	ldr	r3, [pc, #60]	; (8002e48 <Drive_TIM9_IRQ+0xc8>)
 8002e0c:	edd3 7a00 	vldr	s15, [r3]
 8002e10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e14:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002e18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e1c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e24:	eeb0 0a67 	vmov.f32	s0, s15
 8002e28:	f7ff fe80 	bl	8002b2c <Motor_R_Speed_Control>
}
 8002e2c:	bf00      	nop
 8002e2e:	3708      	adds	r7, #8
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	20000028 	.word	0x20000028
 8002e38:	20000030 	.word	0x20000030
 8002e3c:	200013d8 	.word	0x200013d8
 8002e40:	200013d4 	.word	0x200013d4
 8002e44:	200013f0 	.word	0x200013f0
 8002e48:	20000010 	.word	0x20000010

08002e4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8002e50:	e7fe      	b.n	8002e50 <NMI_Handler+0x4>

08002e52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  Motor_Power_Off();
 8002e56:	f004 fa7f 	bl	8007358 <Motor_Power_Off>
 8002e5a:	e7fc      	b.n	8002e56 <HardFault_Handler+0x4>

08002e5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  Motor_Power_Off();
 8002e60:	f004 fa7a 	bl	8007358 <Motor_Power_Off>
 8002e64:	e7fc      	b.n	8002e60 <MemManage_Handler+0x4>

08002e66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  Motor_Power_Off();
 8002e6a:	f004 fa75 	bl	8007358 <Motor_Power_Off>
 8002e6e:	e7fc      	b.n	8002e6a <BusFault_Handler+0x4>

08002e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  Motor_Power_Off();
 8002e74:	f004 fa70 	bl	8007358 <Motor_Power_Off>
 8002e78:	e7fc      	b.n	8002e74 <UsageFault_Handler+0x4>

08002e7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e7e:	bf00      	nop
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e8c:	bf00      	nop
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e96:	b480      	push	{r7}
 8002e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e9a:	bf00      	nop
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */
	uwTick++;
 8002ea8:	4b04      	ldr	r3, [pc, #16]	; (8002ebc <SysTick_Handler+0x18>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	3301      	adds	r3, #1
 8002eae:	4a03      	ldr	r2, [pc, #12]	; (8002ebc <SysTick_Handler+0x18>)
 8002eb0:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	20000230 	.word	0x20000230

08002ec0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  /* USER CODE END ADC_IRQn 0 */

  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002ec4:	bf00      	nop
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
	...

08002ed0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
	Drive_TIM9_IRQ();
 8002ed4:	f7ff ff54 	bl	8002d80 <Drive_TIM9_IRQ>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM9);
 8002ed8:	4802      	ldr	r0, [pc, #8]	; (8002ee4 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8002eda:	f7ff fb99 	bl	8002610 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002ede:	bf00      	nop
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40014000 	.word	0x40014000

08002ee8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	Sensor_TIM5_IRQ();
 8002eec:	f7ff fd9c 	bl	8002a28 <Sensor_TIM5_IRQ>
  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM5);
 8002ef0:	4802      	ldr	r0, [pc, #8]	; (8002efc <TIM5_IRQHandler+0x14>)
 8002ef2:	f7ff fb8d 	bl	8002610 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM5_IRQn 1 */
}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	40000c00 	.word	0x40000c00

08002f00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
	return 1;
 8002f04:	2301      	movs	r3, #1
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <_kill>:

int _kill(int pid, int sig)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002f1a:	f005 f9ef 	bl	80082fc <__errno>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2216      	movs	r2, #22
 8002f22:	601a      	str	r2, [r3, #0]
	return -1;
 8002f24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3708      	adds	r7, #8
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <_exit>:

void _exit (int status)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002f38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f7ff ffe7 	bl	8002f10 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002f42:	e7fe      	b.n	8002f42 <_exit+0x12>

08002f44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]
 8002f54:	e00a      	b.n	8002f6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002f56:	f3af 8000 	nop.w
 8002f5a:	4601      	mov	r1, r0
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	1c5a      	adds	r2, r3, #1
 8002f60:	60ba      	str	r2, [r7, #8]
 8002f62:	b2ca      	uxtb	r2, r1
 8002f64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	617b      	str	r3, [r7, #20]
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	dbf0      	blt.n	8002f56 <_read+0x12>
	}

return len;
 8002f74:	687b      	ldr	r3, [r7, #4]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3718      	adds	r7, #24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b086      	sub	sp, #24
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	60f8      	str	r0, [r7, #12]
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	e009      	b.n	8002fa4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	1c5a      	adds	r2, r3, #1
 8002f94:	60ba      	str	r2, [r7, #8]
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f003 fb87 	bl	80066ac <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	617b      	str	r3, [r7, #20]
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	dbf1      	blt.n	8002f90 <_write+0x12>
	}
	return len;
 8002fac:	687b      	ldr	r3, [r7, #4]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <_close>:

int _close(int file)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b083      	sub	sp, #12
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
	return -1;
 8002fbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b083      	sub	sp, #12
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
 8002fd6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002fde:	605a      	str	r2, [r3, #4]
	return 0;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr

08002fee <_isatty>:

int _isatty(int file)
{
 8002fee:	b480      	push	{r7}
 8002ff0:	b083      	sub	sp, #12
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
	return 1;
 8002ff6:	2301      	movs	r3, #1
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	370c      	adds	r7, #12
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003004:	b480      	push	{r7}
 8003006:	b085      	sub	sp, #20
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
	return 0;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
	...

08003020 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003028:	4a14      	ldr	r2, [pc, #80]	; (800307c <_sbrk+0x5c>)
 800302a:	4b15      	ldr	r3, [pc, #84]	; (8003080 <_sbrk+0x60>)
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003034:	4b13      	ldr	r3, [pc, #76]	; (8003084 <_sbrk+0x64>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d102      	bne.n	8003042 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800303c:	4b11      	ldr	r3, [pc, #68]	; (8003084 <_sbrk+0x64>)
 800303e:	4a12      	ldr	r2, [pc, #72]	; (8003088 <_sbrk+0x68>)
 8003040:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003042:	4b10      	ldr	r3, [pc, #64]	; (8003084 <_sbrk+0x64>)
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4413      	add	r3, r2
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	429a      	cmp	r2, r3
 800304e:	d207      	bcs.n	8003060 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003050:	f005 f954 	bl	80082fc <__errno>
 8003054:	4603      	mov	r3, r0
 8003056:	220c      	movs	r2, #12
 8003058:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800305a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800305e:	e009      	b.n	8003074 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003060:	4b08      	ldr	r3, [pc, #32]	; (8003084 <_sbrk+0x64>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003066:	4b07      	ldr	r3, [pc, #28]	; (8003084 <_sbrk+0x64>)
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4413      	add	r3, r2
 800306e:	4a05      	ldr	r2, [pc, #20]	; (8003084 <_sbrk+0x64>)
 8003070:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003072:	68fb      	ldr	r3, [r7, #12]
}
 8003074:	4618      	mov	r0, r3
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	20020000 	.word	0x20020000
 8003080:	00000400 	.word	0x00000400
 8003084:	20000240 	.word	0x20000240
 8003088:	20002ff8 	.word	0x20002ff8

0800308c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003090:	4b06      	ldr	r3, [pc, #24]	; (80030ac <SystemInit+0x20>)
 8003092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003096:	4a05      	ldr	r2, [pc, #20]	; (80030ac <SystemInit+0x20>)
 8003098:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800309c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030a0:	bf00      	nop
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	e000ed00 	.word	0xe000ed00

080030b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80030b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80030b4:	480d      	ldr	r0, [pc, #52]	; (80030ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80030b6:	490e      	ldr	r1, [pc, #56]	; (80030f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80030b8:	4a0e      	ldr	r2, [pc, #56]	; (80030f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80030ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030bc:	e002      	b.n	80030c4 <LoopCopyDataInit>

080030be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030c2:	3304      	adds	r3, #4

080030c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030c8:	d3f9      	bcc.n	80030be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030ca:	4a0b      	ldr	r2, [pc, #44]	; (80030f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80030cc:	4c0b      	ldr	r4, [pc, #44]	; (80030fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80030ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030d0:	e001      	b.n	80030d6 <LoopFillZerobss>

080030d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030d4:	3204      	adds	r2, #4

080030d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030d8:	d3fb      	bcc.n	80030d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80030da:	f7ff ffd7 	bl	800308c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030de:	f005 f913 	bl	8008308 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030e2:	f7fe fcef 	bl	8001ac4 <main>
  bx  lr    
 80030e6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80030e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80030ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030f0:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 80030f4:	0800b18c 	.word	0x0800b18c
  ldr r2, =_sbss
 80030f8:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 80030fc:	20002ff4 	.word	0x20002ff4

08003100 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003100:	e7fe      	b.n	8003100 <DMA1_Stream0_IRQHandler>

08003102 <LL_ADC_SetCommonClock>:
{
 8003102:	b480      	push	{r7}
 8003104:	b083      	sub	sp, #12
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
 800310a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_ADCPRE, CommonClock);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	431a      	orrs	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	605a      	str	r2, [r3, #4]
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <LL_ADC_REG_SetSequencerLength>:
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003136:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	431a      	orrs	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003142:	bf00      	nop
 8003144:	370c      	adds	r7, #12
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr

0800314e <LL_ADC_IsEnabled>:
{
 800314e:	b480      	push	{r7}
 8003150:	b083      	sub	sp, #12
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	2b01      	cmp	r3, #1
 8003160:	bf0c      	ite	eq
 8003162:	2301      	moveq	r3, #1
 8003164:	2300      	movne	r3, #0
 8003166:	b2db      	uxtb	r3, r3
}
 8003168:	4618      	mov	r0, r3
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800317e:	2300      	movs	r3, #0
 8003180:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8003182:	480a      	ldr	r0, [pc, #40]	; (80031ac <LL_ADC_CommonInit+0x38>)
 8003184:	f7ff ffe3 	bl	800314e <LL_ADC_IsEnabled>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d106      	bne.n	800319c <LL_ADC_CommonInit+0x28>
                   ADC_CommonInitStruct->CommonClock
                 | LL_ADC_MULTI_INDEPENDENT
                );
    }
#else
    LL_ADC_SetCommonClock(ADCxy_COMMON, ADC_CommonInitStruct->CommonClock);
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4619      	mov	r1, r3
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f7ff ffb4 	bl	8003102 <LL_ADC_SetCommonClock>
 800319a:	e001      	b.n	80031a0 <LL_ADC_CommonInit+0x2c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40012000 	.word	0x40012000

080031b0 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80031ba:	2300      	movs	r3, #0
 80031bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f7ff ffc5 	bl	800314e <LL_ADC_IsEnabled>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d117      	bne.n	80031fa <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80031d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	6811      	ldr	r1, [r2, #0]
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	6892      	ldr	r2, [r2, #8]
 80031de:	430a      	orrs	r2, r1
 80031e0:	431a      	orrs	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	605a      	str	r2, [r3, #4]
              ,
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	431a      	orrs	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	609a      	str	r2, [r3, #8]
 80031f8:	e001      	b.n	80031fe <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80031fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003200:	4618      	mov	r0, r3
 8003202:	3710      	adds	r7, #16
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8003212:	2300      	movs	r3, #0
 8003214:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7ff ff99 	bl	800314e <LL_ADC_IsEnabled>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d12b      	bne.n	800327a <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d009      	beq.n	800323e <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	431a      	orrs	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	605a      	str	r2, [r3, #4]
 800323c:	e005      	b.n	800324a <LL_ADC_REG_Init+0x42>
                   ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	605a      	str	r2, [r3, #4]
                ,
                   LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689a      	ldr	r2, [r3, #8]
 800324e:	4b0e      	ldr	r3, [pc, #56]	; (8003288 <LL_ADC_REG_Init+0x80>)
 8003250:	4013      	ands	r3, r2
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	6812      	ldr	r2, [r2, #0]
 8003256:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	68d2      	ldr	r2, [r2, #12]
 800325e:	4311      	orrs	r1, r2
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	6912      	ldr	r2, [r2, #16]
 8003264:	430a      	orrs	r2, r1
 8003266:	431a      	orrs	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	4619      	mov	r1, r3
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f7ff ff58 	bl	8003128 <LL_ADC_REG_SetSequencerLength>
 8003278:	e001      	b.n	800327e <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800327e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003280:	4618      	mov	r0, r3
 8003282:	3710      	adds	r7, #16
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	c0fffcfd 	.word	0xc0fffcfd

0800328c <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8003294:	4b05      	ldr	r3, [pc, #20]	; (80032ac <LL_EXTI_EnableIT_0_31+0x20>)
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	4904      	ldr	r1, [pc, #16]	; (80032ac <LL_EXTI_EnableIT_0_31+0x20>)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4313      	orrs	r3, r2
 800329e:	600b      	str	r3, [r1, #0]
}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr
 80032ac:	40013c00 	.word	0x40013c00

080032b0 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80032b8:	4b06      	ldr	r3, [pc, #24]	; (80032d4 <LL_EXTI_DisableIT_0_31+0x24>)
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	43db      	mvns	r3, r3
 80032c0:	4904      	ldr	r1, [pc, #16]	; (80032d4 <LL_EXTI_DisableIT_0_31+0x24>)
 80032c2:	4013      	ands	r3, r2
 80032c4:	600b      	str	r3, [r1, #0]
}
 80032c6:	bf00      	nop
 80032c8:	370c      	adds	r7, #12
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	40013c00 	.word	0x40013c00

080032d8 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80032e0:	4b05      	ldr	r3, [pc, #20]	; (80032f8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	4904      	ldr	r1, [pc, #16]	; (80032f8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	604b      	str	r3, [r1, #4]

}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	40013c00 	.word	0x40013c00

080032fc <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8003304:	4b06      	ldr	r3, [pc, #24]	; (8003320 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	43db      	mvns	r3, r3
 800330c:	4904      	ldr	r1, [pc, #16]	; (8003320 <LL_EXTI_DisableEvent_0_31+0x24>)
 800330e:	4013      	ands	r3, r2
 8003310:	604b      	str	r3, [r1, #4]
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	40013c00 	.word	0x40013c00

08003324 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800332c:	4b05      	ldr	r3, [pc, #20]	; (8003344 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800332e:	689a      	ldr	r2, [r3, #8]
 8003330:	4904      	ldr	r1, [pc, #16]	; (8003344 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4313      	orrs	r3, r2
 8003336:	608b      	str	r3, [r1, #8]

}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr
 8003344:	40013c00 	.word	0x40013c00

08003348 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8003350:	4b06      	ldr	r3, [pc, #24]	; (800336c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	43db      	mvns	r3, r3
 8003358:	4904      	ldr	r1, [pc, #16]	; (800336c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800335a:	4013      	ands	r3, r2
 800335c:	608b      	str	r3, [r1, #8]

}
 800335e:	bf00      	nop
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	40013c00 	.word	0x40013c00

08003370 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8003378:	4b05      	ldr	r3, [pc, #20]	; (8003390 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800337a:	68da      	ldr	r2, [r3, #12]
 800337c:	4904      	ldr	r1, [pc, #16]	; (8003390 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4313      	orrs	r3, r2
 8003382:	60cb      	str	r3, [r1, #12]
}
 8003384:	bf00      	nop
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	40013c00 	.word	0x40013c00

08003394 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800339c:	4b06      	ldr	r3, [pc, #24]	; (80033b8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800339e:	68da      	ldr	r2, [r3, #12]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	43db      	mvns	r3, r3
 80033a4:	4904      	ldr	r1, [pc, #16]	; (80033b8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80033a6:	4013      	ands	r3, r2
 80033a8:	60cb      	str	r3, [r1, #12]
}
 80033aa:	bf00      	nop
 80033ac:	370c      	adds	r7, #12
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	40013c00 	.word	0x40013c00

080033bc <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80033c4:	2300      	movs	r3, #0
 80033c6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	791b      	ldrb	r3, [r3, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d065      	beq.n	800349c <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d06b      	beq.n	80034b0 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	795b      	ldrb	r3, [r3, #5]
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d01c      	beq.n	800341a <LL_EXTI_Init+0x5e>
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	dc25      	bgt.n	8003430 <LL_EXTI_Init+0x74>
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d002      	beq.n	80033ee <LL_EXTI_Init+0x32>
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d00b      	beq.n	8003404 <LL_EXTI_Init+0x48>
 80033ec:	e020      	b.n	8003430 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff ff82 	bl	80032fc <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7ff ff45 	bl	800328c <LL_EXTI_EnableIT_0_31>
          break;
 8003402:	e018      	b.n	8003436 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4618      	mov	r0, r3
 800340a:	f7ff ff51 	bl	80032b0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4618      	mov	r0, r3
 8003414:	f7ff ff60 	bl	80032d8 <LL_EXTI_EnableEvent_0_31>
          break;
 8003418:	e00d      	b.n	8003436 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff ff34 	bl	800328c <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4618      	mov	r0, r3
 800342a:	f7ff ff55 	bl	80032d8 <LL_EXTI_EnableEvent_0_31>
          break;
 800342e:	e002      	b.n	8003436 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	73fb      	strb	r3, [r7, #15]
          break;
 8003434:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	799b      	ldrb	r3, [r3, #6]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d038      	beq.n	80034b0 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	799b      	ldrb	r3, [r3, #6]
 8003442:	2b03      	cmp	r3, #3
 8003444:	d01c      	beq.n	8003480 <LL_EXTI_Init+0xc4>
 8003446:	2b03      	cmp	r3, #3
 8003448:	dc25      	bgt.n	8003496 <LL_EXTI_Init+0xda>
 800344a:	2b01      	cmp	r3, #1
 800344c:	d002      	beq.n	8003454 <LL_EXTI_Init+0x98>
 800344e:	2b02      	cmp	r3, #2
 8003450:	d00b      	beq.n	800346a <LL_EXTI_Init+0xae>
 8003452:	e020      	b.n	8003496 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff ff9b 	bl	8003394 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4618      	mov	r0, r3
 8003464:	f7ff ff5e 	bl	8003324 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8003468:	e022      	b.n	80034b0 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff ff6a 	bl	8003348 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4618      	mov	r0, r3
 800347a:	f7ff ff79 	bl	8003370 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800347e:	e017      	b.n	80034b0 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff ff4d 	bl	8003324 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff ff6e 	bl	8003370 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003494:	e00c      	b.n	80034b0 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	73fb      	strb	r3, [r7, #15]
            break;
 800349a:	e009      	b.n	80034b0 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff ff05 	bl	80032b0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7ff ff26 	bl	80032fc <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <LL_GPIO_SetPinMode>:
{
 80034ba:	b480      	push	{r7}
 80034bc:	b089      	sub	sp, #36	; 0x24
 80034be:	af00      	add	r7, sp, #0
 80034c0:	60f8      	str	r0, [r7, #12]
 80034c2:	60b9      	str	r1, [r7, #8]
 80034c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	fa93 f3a3 	rbit	r3, r3
 80034d4:	613b      	str	r3, [r7, #16]
  return result;
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	fab3 f383 	clz	r3, r3
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	2103      	movs	r1, #3
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	401a      	ands	r2, r3
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	fa93 f3a3 	rbit	r3, r3
 80034f4:	61bb      	str	r3, [r7, #24]
  return result;
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	fab3 f383 	clz	r3, r3
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	6879      	ldr	r1, [r7, #4]
 8003502:	fa01 f303 	lsl.w	r3, r1, r3
 8003506:	431a      	orrs	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	601a      	str	r2, [r3, #0]
}
 800350c:	bf00      	nop
 800350e:	3724      	adds	r7, #36	; 0x24
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <LL_GPIO_SetPinOutputType>:
{
 8003518:	b480      	push	{r7}
 800351a:	b085      	sub	sp, #20
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	43db      	mvns	r3, r3
 800352c:	401a      	ands	r2, r3
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	6879      	ldr	r1, [r7, #4]
 8003532:	fb01 f303 	mul.w	r3, r1, r3
 8003536:	431a      	orrs	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	605a      	str	r2, [r3, #4]
}
 800353c:	bf00      	nop
 800353e:	3714      	adds	r7, #20
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <LL_GPIO_SetPinSpeed>:
{
 8003548:	b480      	push	{r7}
 800354a:	b089      	sub	sp, #36	; 0x24
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	689a      	ldr	r2, [r3, #8]
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	fa93 f3a3 	rbit	r3, r3
 8003562:	613b      	str	r3, [r7, #16]
  return result;
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	fab3 f383 	clz	r3, r3
 800356a:	b2db      	uxtb	r3, r3
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	2103      	movs	r1, #3
 8003570:	fa01 f303 	lsl.w	r3, r1, r3
 8003574:	43db      	mvns	r3, r3
 8003576:	401a      	ands	r2, r3
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	fa93 f3a3 	rbit	r3, r3
 8003582:	61bb      	str	r3, [r7, #24]
  return result;
 8003584:	69bb      	ldr	r3, [r7, #24]
 8003586:	fab3 f383 	clz	r3, r3
 800358a:	b2db      	uxtb	r3, r3
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	6879      	ldr	r1, [r7, #4]
 8003590:	fa01 f303 	lsl.w	r3, r1, r3
 8003594:	431a      	orrs	r2, r3
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	609a      	str	r2, [r3, #8]
}
 800359a:	bf00      	nop
 800359c:	3724      	adds	r7, #36	; 0x24
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr

080035a6 <LL_GPIO_SetPinPull>:
{
 80035a6:	b480      	push	{r7}
 80035a8:	b089      	sub	sp, #36	; 0x24
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	60f8      	str	r0, [r7, #12]
 80035ae:	60b9      	str	r1, [r7, #8]
 80035b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	68da      	ldr	r2, [r3, #12]
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	fa93 f3a3 	rbit	r3, r3
 80035c0:	613b      	str	r3, [r7, #16]
  return result;
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	fab3 f383 	clz	r3, r3
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	2103      	movs	r1, #3
 80035ce:	fa01 f303 	lsl.w	r3, r1, r3
 80035d2:	43db      	mvns	r3, r3
 80035d4:	401a      	ands	r2, r3
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	fa93 f3a3 	rbit	r3, r3
 80035e0:	61bb      	str	r3, [r7, #24]
  return result;
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	fab3 f383 	clz	r3, r3
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	6879      	ldr	r1, [r7, #4]
 80035ee:	fa01 f303 	lsl.w	r3, r1, r3
 80035f2:	431a      	orrs	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	60da      	str	r2, [r3, #12]
}
 80035f8:	bf00      	nop
 80035fa:	3724      	adds	r7, #36	; 0x24
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <LL_GPIO_SetAFPin_0_7>:
{
 8003604:	b480      	push	{r7}
 8003606:	b089      	sub	sp, #36	; 0x24
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6a1a      	ldr	r2, [r3, #32]
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	fa93 f3a3 	rbit	r3, r3
 800361e:	613b      	str	r3, [r7, #16]
  return result;
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	fab3 f383 	clz	r3, r3
 8003626:	b2db      	uxtb	r3, r3
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	210f      	movs	r1, #15
 800362c:	fa01 f303 	lsl.w	r3, r1, r3
 8003630:	43db      	mvns	r3, r3
 8003632:	401a      	ands	r2, r3
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	fa93 f3a3 	rbit	r3, r3
 800363e:	61bb      	str	r3, [r7, #24]
  return result;
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	fab3 f383 	clz	r3, r3
 8003646:	b2db      	uxtb	r3, r3
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	6879      	ldr	r1, [r7, #4]
 800364c:	fa01 f303 	lsl.w	r3, r1, r3
 8003650:	431a      	orrs	r2, r3
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	621a      	str	r2, [r3, #32]
}
 8003656:	bf00      	nop
 8003658:	3724      	adds	r7, #36	; 0x24
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr

08003662 <LL_GPIO_SetAFPin_8_15>:
{
 8003662:	b480      	push	{r7}
 8003664:	b089      	sub	sp, #36	; 0x24
 8003666:	af00      	add	r7, sp, #0
 8003668:	60f8      	str	r0, [r7, #12]
 800366a:	60b9      	str	r1, [r7, #8]
 800366c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	0a1b      	lsrs	r3, r3, #8
 8003676:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	fa93 f3a3 	rbit	r3, r3
 800367e:	613b      	str	r3, [r7, #16]
  return result;
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	fab3 f383 	clz	r3, r3
 8003686:	b2db      	uxtb	r3, r3
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	210f      	movs	r1, #15
 800368c:	fa01 f303 	lsl.w	r3, r1, r3
 8003690:	43db      	mvns	r3, r3
 8003692:	401a      	ands	r2, r3
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	0a1b      	lsrs	r3, r3, #8
 8003698:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	fa93 f3a3 	rbit	r3, r3
 80036a0:	61bb      	str	r3, [r7, #24]
  return result;
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	fab3 f383 	clz	r3, r3
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	6879      	ldr	r1, [r7, #4]
 80036ae:	fa01 f303 	lsl.w	r3, r1, r3
 80036b2:	431a      	orrs	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80036b8:	bf00      	nop
 80036ba:	3724      	adds	r7, #36	; 0x24
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b088      	sub	sp, #32
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80036ce:	2300      	movs	r3, #0
 80036d0:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	fa93 f3a3 	rbit	r3, r3
 80036e2:	613b      	str	r3, [r7, #16]
  return result;
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	fab3 f383 	clz	r3, r3
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80036ee:	e050      	b.n	8003792 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	2101      	movs	r1, #1
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	fa01 f303 	lsl.w	r3, r1, r3
 80036fc:	4013      	ands	r3, r2
 80036fe:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d042      	beq.n	800378c <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d003      	beq.n	8003716 <LL_GPIO_Init+0x52>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	2b02      	cmp	r3, #2
 8003714:	d10d      	bne.n	8003732 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	461a      	mov	r2, r3
 800371c:	69b9      	ldr	r1, [r7, #24]
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f7ff ff12 	bl	8003548 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	461a      	mov	r2, r3
 800372a:	69b9      	ldr	r1, [r7, #24]
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f7ff fef3 	bl	8003518 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	461a      	mov	r2, r3
 8003738:	69b9      	ldr	r1, [r7, #24]
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7ff ff33 	bl	80035a6 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	2b02      	cmp	r3, #2
 8003746:	d11a      	bne.n	800377e <LL_GPIO_Init+0xba>
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	fa93 f3a3 	rbit	r3, r3
 8003752:	60bb      	str	r3, [r7, #8]
  return result;
 8003754:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003756:	fab3 f383 	clz	r3, r3
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b07      	cmp	r3, #7
 800375e:	d807      	bhi.n	8003770 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	695b      	ldr	r3, [r3, #20]
 8003764:	461a      	mov	r2, r3
 8003766:	69b9      	ldr	r1, [r7, #24]
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f7ff ff4b 	bl	8003604 <LL_GPIO_SetAFPin_0_7>
 800376e:	e006      	b.n	800377e <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	695b      	ldr	r3, [r3, #20]
 8003774:	461a      	mov	r2, r3
 8003776:	69b9      	ldr	r1, [r7, #24]
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f7ff ff72 	bl	8003662 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	461a      	mov	r2, r3
 8003784:	69b9      	ldr	r1, [r7, #24]
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f7ff fe97 	bl	80034ba <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	3301      	adds	r3, #1
 8003790:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	fa22 f303 	lsr.w	r3, r2, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1a7      	bne.n	80036f0 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3720      	adds	r7, #32
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}

080037aa <LL_I2C_Enable>:
{
 80037aa:	b480      	push	{r7}
 80037ac:	b083      	sub	sp, #12
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f043 0201 	orr.w	r2, r3, #1
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	601a      	str	r2, [r3, #0]
}
 80037be:	bf00      	nop
 80037c0:	370c      	adds	r7, #12
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr

080037ca <LL_I2C_Disable>:
{
 80037ca:	b480      	push	{r7}
 80037cc:	b083      	sub	sp, #12
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f023 0201 	bic.w	r2, r3, #1
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	601a      	str	r2, [r3, #0]
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr

080037ea <LL_I2C_ConfigFilters>:
{
 80037ea:	b480      	push	{r7}
 80037ec:	b085      	sub	sp, #20
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	60f8      	str	r0, [r7, #12]
 80037f2:	60b9      	str	r1, [r7, #8]
 80037f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->FLTR, I2C_FLTR_ANOFF | I2C_FLTR_DNF, AnalogFilter | DigitalFilter);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fa:	f023 021f 	bic.w	r2, r3, #31
 80037fe:	68b9      	ldr	r1, [r7, #8]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	430b      	orrs	r3, r1
 8003804:	431a      	orrs	r2, r3
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	625a      	str	r2, [r3, #36]	; 0x24
}
 800380a:	bf00      	nop
 800380c:	3714      	adds	r7, #20
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr

08003816 <LL_I2C_SetOwnAddress1>:
{
 8003816:	b480      	push	{r7}
 8003818:	b085      	sub	sp, #20
 800381a:	af00      	add	r7, sp, #0
 800381c:	60f8      	str	r0, [r7, #12]
 800381e:	60b9      	str	r1, [r7, #8]
 8003820:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800382a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800382e:	68b9      	ldr	r1, [r7, #8]
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	430a      	orrs	r2, r1
 8003834:	431a      	orrs	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	609a      	str	r2, [r3, #8]
}
 800383a:	bf00      	nop
 800383c:	3714      	adds	r7, #20
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
	...

08003848 <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 8003848:	b480      	push	{r7}
 800384a:	b087      	sub	sp, #28
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
 8003854:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 8003856:	2300      	movs	r3, #0
 8003858:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 800385a:	2300      	movs	r3, #0
 800385c:	617b      	str	r3, [r7, #20]

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	4a42      	ldr	r2, [pc, #264]	; (800396c <LL_I2C_ConfigSpeed+0x124>)
 8003862:	fba2 2303 	umull	r2, r3, r2, r3
 8003866:	0c9b      	lsrs	r3, r3, #18
 8003868:	613b      	str	r3, [r7, #16]

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	431a      	orrs	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6a1b      	ldr	r3, [r3, #32]
 800387e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	493a      	ldr	r1, [pc, #232]	; (8003970 <LL_I2C_ConfigSpeed+0x128>)
 8003886:	428b      	cmp	r3, r1
 8003888:	d802      	bhi.n	8003890 <LL_I2C_ConfigSpeed+0x48>
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	3301      	adds	r3, #1
 800388e:	e009      	b.n	80038a4 <LL_I2C_ConfigSpeed+0x5c>
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003896:	fb01 f303 	mul.w	r3, r1, r3
 800389a:	4936      	ldr	r1, [pc, #216]	; (8003974 <LL_I2C_ConfigSpeed+0x12c>)
 800389c:	fba1 1303 	umull	r1, r3, r1, r3
 80038a0:	099b      	lsrs	r3, r3, #6
 80038a2:	3301      	adds	r3, #1
 80038a4:	431a      	orrs	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a30      	ldr	r2, [pc, #192]	; (8003970 <LL_I2C_ConfigSpeed+0x128>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d939      	bls.n	8003926 <LL_I2C_ConfigSpeed+0xde>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d117      	bne.n	80038e8 <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	4613      	mov	r3, r2
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	4413      	add	r3, r2
 80038c0:	68ba      	ldr	r2, [r7, #8]
 80038c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d009      	beq.n	80038e2 <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	4613      	mov	r3, r2
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	4413      	add	r3, r2
 80038d6:	68ba      	ldr	r2, [r7, #8]
 80038d8:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80038dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038e0:	e01d      	b.n	800391e <LL_I2C_ConfigSpeed+0xd6>
 80038e2:	f248 0301 	movw	r3, #32769	; 0x8001
 80038e6:	e01a      	b.n	800391e <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	4613      	mov	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	4413      	add	r3, r2
 80038f0:	009a      	lsls	r2, r3, #2
 80038f2:	4413      	add	r3, r2
 80038f4:	68ba      	ldr	r2, [r7, #8]
 80038f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00b      	beq.n	800391a <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	4613      	mov	r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4413      	add	r3, r2
 800390a:	009a      	lsls	r2, r3, #2
 800390c:	4413      	add	r3, r2
 800390e:	68ba      	ldr	r2, [r7, #8]
 8003910:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003914:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003918:	e001      	b.n	800391e <LL_I2C_ConfigSpeed+0xd6>
 800391a:	f248 0301 	movw	r3, #32769	; 0x8001
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	4313      	orrs	r3, r2
 8003922:	617b      	str	r3, [r7, #20]
 8003924:	e011      	b.n	800394a <LL_I2C_ConfigSpeed+0x102>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	68ba      	ldr	r2, [r7, #8]
 800392c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003930:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003934:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8003936:	2b00      	cmp	r3, #0
 8003938:	d005      	beq.n	8003946 <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 800393e:	68ba      	ldr	r2, [r7, #8]
 8003940:	fbb2 f3f3 	udiv	r3, r2, r3
 8003944:	e000      	b.n	8003948 <LL_I2C_ConfigSpeed+0x100>
 8003946:	2304      	movs	r3, #4
 8003948:	617b      	str	r3, [r7, #20]
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8003952:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	431a      	orrs	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	61da      	str	r2, [r3, #28]
}
 800395e:	bf00      	nop
 8003960:	371c      	adds	r7, #28
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	431bde83 	.word	0x431bde83
 8003970:	000186a0 	.word	0x000186a0
 8003974:	10624dd3 	.word	0x10624dd3

08003978 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f023 021a 	bic.w	r2, r3, #26
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	431a      	orrs	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	601a      	str	r2, [r3, #0]
}
 8003992:	bf00      	nop
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr

0800399e <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 800399e:	b480      	push	{r7}
 80039a0:	b083      	sub	sp, #12
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
 80039a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	601a      	str	r2, [r3, #0]
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f7ff fefb 	bl	80037ca <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80039d4:	f107 0308 	add.w	r3, r7, #8
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 f89d 	bl	8003b18 <LL_RCC_GetSystemClocksFreq>
  /*---------------------------- I2Cx FLTR Configuration -----------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_FLTR_ANFOFF bit
   * - DigitalFilter: I2C_FLTR_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	68d9      	ldr	r1, [r3, #12]
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	461a      	mov	r2, r3
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f7ff fefe 	bl	80037ea <LL_I2C_ConfigFilters>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 80039ee:	6939      	ldr	r1, [r7, #16]
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f7ff ff25 	bl	8003848 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	6959      	ldr	r1, [r3, #20]
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	461a      	mov	r2, r3
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7ff ff04 	bl	8003816 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4619      	mov	r1, r3
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f7ff ffaf 	bl	8003978 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f7ff fec5 	bl	80037aa <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	699b      	ldr	r3, [r3, #24]
 8003a24:	4619      	mov	r1, r3
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7ff ffb9 	bl	800399e <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3718      	adds	r7, #24
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
	...

08003a38 <LL_RCC_GetSysClkSource>:
{
 8003a38:	b480      	push	{r7}
 8003a3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003a3c:	4b04      	ldr	r3, [pc, #16]	; (8003a50 <LL_RCC_GetSysClkSource+0x18>)
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f003 030c 	and.w	r3, r3, #12
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	40023800 	.word	0x40023800

08003a54 <LL_RCC_GetAHBPrescaler>:
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003a58:	4b04      	ldr	r3, [pc, #16]	; (8003a6c <LL_RCC_GetAHBPrescaler+0x18>)
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	40023800 	.word	0x40023800

08003a70 <LL_RCC_GetAPB1Prescaler>:
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003a74:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	40023800 	.word	0x40023800

08003a8c <LL_RCC_GetAPB2Prescaler>:
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003a90:	4b04      	ldr	r3, [pc, #16]	; (8003aa4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	40023800 	.word	0x40023800

08003aa8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003aac:	4b04      	ldr	r3, [pc, #16]	; (8003ac0 <LL_RCC_PLL_GetMainSource+0x18>)
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	40023800 	.word	0x40023800

08003ac4 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003ac8:	4b04      	ldr	r3, [pc, #16]	; (8003adc <LL_RCC_PLL_GetN+0x18>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	099b      	lsrs	r3, r3, #6
 8003ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	40023800 	.word	0x40023800

08003ae0 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8003ae4:	4b04      	ldr	r3, [pc, #16]	; (8003af8 <LL_RCC_PLL_GetP+0x18>)
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	40023800 	.word	0x40023800

08003afc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003b00:	4b04      	ldr	r3, [pc, #16]	; (8003b14 <LL_RCC_PLL_GetDivider+0x18>)
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	40023800 	.word	0x40023800

08003b18 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003b20:	f000 f820 	bl	8003b64 <RCC_GetSystemClockFreq>
 8003b24:	4602      	mov	r2, r0
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f000 f840 	bl	8003bb4 <RCC_GetHCLKClockFreq>
 8003b34:	4602      	mov	r2, r0
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f000 f84e 	bl	8003be0 <RCC_GetPCLK1ClockFreq>
 8003b44:	4602      	mov	r2, r0
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 f85a 	bl	8003c08 <RCC_GetPCLK2ClockFreq>
 8003b54:	4602      	mov	r2, r0
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	60da      	str	r2, [r3, #12]
}
 8003b5a:	bf00      	nop
 8003b5c:	3708      	adds	r7, #8
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
	...

08003b64 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003b6e:	f7ff ff63 	bl	8003a38 <LL_RCC_GetSysClkSource>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d00c      	beq.n	8003b92 <RCC_GetSystemClockFreq+0x2e>
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d80f      	bhi.n	8003b9c <RCC_GetSystemClockFreq+0x38>
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <RCC_GetSystemClockFreq+0x22>
 8003b80:	2b04      	cmp	r3, #4
 8003b82:	d003      	beq.n	8003b8c <RCC_GetSystemClockFreq+0x28>
 8003b84:	e00a      	b.n	8003b9c <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003b86:	4b09      	ldr	r3, [pc, #36]	; (8003bac <RCC_GetSystemClockFreq+0x48>)
 8003b88:	607b      	str	r3, [r7, #4]
      break;
 8003b8a:	e00a      	b.n	8003ba2 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003b8c:	4b08      	ldr	r3, [pc, #32]	; (8003bb0 <RCC_GetSystemClockFreq+0x4c>)
 8003b8e:	607b      	str	r3, [r7, #4]
      break;
 8003b90:	e007      	b.n	8003ba2 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8003b92:	2008      	movs	r0, #8
 8003b94:	f000 f84c 	bl	8003c30 <RCC_PLL_GetFreqDomain_SYS>
 8003b98:	6078      	str	r0, [r7, #4]
      break;
 8003b9a:	e002      	b.n	8003ba2 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8003b9c:	4b03      	ldr	r3, [pc, #12]	; (8003bac <RCC_GetSystemClockFreq+0x48>)
 8003b9e:	607b      	str	r3, [r7, #4]
      break;
 8003ba0:	bf00      	nop
  }

  return frequency;
 8003ba2:	687b      	ldr	r3, [r7, #4]
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	00f42400 	.word	0x00f42400
 8003bb0:	007a1200 	.word	0x007a1200

08003bb4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003bbc:	f7ff ff4a 	bl	8003a54 <LL_RCC_GetAHBPrescaler>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	091b      	lsrs	r3, r3, #4
 8003bc4:	f003 030f 	and.w	r3, r3, #15
 8003bc8:	4a04      	ldr	r2, [pc, #16]	; (8003bdc <RCC_GetHCLKClockFreq+0x28>)
 8003bca:	5cd3      	ldrb	r3, [r2, r3]
 8003bcc:	461a      	mov	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	40d3      	lsrs	r3, r2
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	0800ab74 	.word	0x0800ab74

08003be0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003be8:	f7ff ff42 	bl	8003a70 <LL_RCC_GetAPB1Prescaler>
 8003bec:	4603      	mov	r3, r0
 8003bee:	0a9b      	lsrs	r3, r3, #10
 8003bf0:	4a04      	ldr	r2, [pc, #16]	; (8003c04 <RCC_GetPCLK1ClockFreq+0x24>)
 8003bf2:	5cd3      	ldrb	r3, [r2, r3]
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	40d3      	lsrs	r3, r2
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	0800ab84 	.word	0x0800ab84

08003c08 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003c10:	f7ff ff3c 	bl	8003a8c <LL_RCC_GetAPB2Prescaler>
 8003c14:	4603      	mov	r3, r0
 8003c16:	0b5b      	lsrs	r3, r3, #13
 8003c18:	4a04      	ldr	r2, [pc, #16]	; (8003c2c <RCC_GetPCLK2ClockFreq+0x24>)
 8003c1a:	5cd3      	ldrb	r3, [r2, r3]
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	40d3      	lsrs	r3, r2
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3708      	adds	r7, #8
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	0800ab84 	.word	0x0800ab84

08003c30 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8003c30:	b590      	push	{r4, r7, lr}
 8003c32:	b087      	sub	sp, #28
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	617b      	str	r3, [r7, #20]
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	60fb      	str	r3, [r7, #12]
 8003c40:	2300      	movs	r3, #0
 8003c42:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003c44:	f7ff ff30 	bl	8003aa8 <LL_RCC_PLL_GetMainSource>
 8003c48:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d004      	beq.n	8003c5a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c56:	d003      	beq.n	8003c60 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8003c58:	e005      	b.n	8003c66 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003c5a:	4b12      	ldr	r3, [pc, #72]	; (8003ca4 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003c5c:	617b      	str	r3, [r7, #20]
      break;
 8003c5e:	e005      	b.n	8003c6c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003c60:	4b11      	ldr	r3, [pc, #68]	; (8003ca8 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003c62:	617b      	str	r3, [r7, #20]
      break;
 8003c64:	e002      	b.n	8003c6c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8003c66:	4b0f      	ldr	r3, [pc, #60]	; (8003ca4 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003c68:	617b      	str	r3, [r7, #20]
      break;
 8003c6a:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d113      	bne.n	8003c9a <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003c72:	f7ff ff43 	bl	8003afc <LL_RCC_PLL_GetDivider>
 8003c76:	4602      	mov	r2, r0
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	fbb3 f4f2 	udiv	r4, r3, r2
 8003c7e:	f7ff ff21 	bl	8003ac4 <LL_RCC_PLL_GetN>
 8003c82:	4603      	mov	r3, r0
 8003c84:	fb03 f404 	mul.w	r4, r3, r4
 8003c88:	f7ff ff2a 	bl	8003ae0 <LL_RCC_PLL_GetP>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	0c1b      	lsrs	r3, r3, #16
 8003c90:	3301      	adds	r3, #1
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	fbb4 f3f3 	udiv	r3, r4, r3
 8003c98:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003c9a:	693b      	ldr	r3, [r7, #16]
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	371c      	adds	r7, #28
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd90      	pop	{r4, r7, pc}
 8003ca4:	00f42400 	.word	0x00f42400
 8003ca8:	007a1200 	.word	0x007a1200

08003cac <LL_SPI_IsEnabled>:
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cbc:	2b40      	cmp	r3, #64	; 0x40
 8003cbe:	d101      	bne.n	8003cc4 <LL_SPI_IsEnabled+0x18>
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e000      	b.n	8003cc6 <LL_SPI_IsEnabled+0x1a>
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b083      	sub	sp, #12
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
 8003cda:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	611a      	str	r2, [r3, #16]
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr

08003cf2 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b084      	sub	sp, #16
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
 8003cfa:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f7ff ffd3 	bl	8003cac <LL_SPI_IsEnabled>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d139      	bne.n	8003d80 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d14:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8003d18:	683a      	ldr	r2, [r7, #0]
 8003d1a:	6811      	ldr	r1, [r2, #0]
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	6852      	ldr	r2, [r2, #4]
 8003d20:	4311      	orrs	r1, r2
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	6892      	ldr	r2, [r2, #8]
 8003d26:	4311      	orrs	r1, r2
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	68d2      	ldr	r2, [r2, #12]
 8003d2c:	4311      	orrs	r1, r2
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	6912      	ldr	r2, [r2, #16]
 8003d32:	4311      	orrs	r1, r2
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	6952      	ldr	r2, [r2, #20]
 8003d38:	4311      	orrs	r1, r2
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	6992      	ldr	r2, [r2, #24]
 8003d3e:	4311      	orrs	r1, r2
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	69d2      	ldr	r2, [r2, #28]
 8003d44:	4311      	orrs	r1, r2
 8003d46:	683a      	ldr	r2, [r7, #0]
 8003d48:	6a12      	ldr	r2, [r2, #32]
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f023 0204 	bic.w	r2, r3, #4
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	0c1b      	lsrs	r3, r3, #16
 8003d60:	431a      	orrs	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	6a1b      	ldr	r3, [r3, #32]
 8003d6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d6e:	d105      	bne.n	8003d7c <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d74:	4619      	mov	r1, r3
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7ff ffab 	bl	8003cd2 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	61da      	str	r2, [r3, #28]
  return status;
 8003d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <LL_TIM_SetPrescaler>:
{
 8003d96:	b480      	push	{r7}
 8003d98:	b083      	sub	sp, #12
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
 8003d9e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	683a      	ldr	r2, [r7, #0]
 8003da4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <LL_TIM_SetAutoReload>:
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
 8003dba:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	683a      	ldr	r2, [r7, #0]
 8003dc0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <LL_TIM_SetRepetitionCounter>:
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b083      	sub	sp, #12
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
 8003dd6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	683a      	ldr	r2, [r7, #0]
 8003ddc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr

08003dea <LL_TIM_OC_SetCompareCH1>:
{
 8003dea:	b480      	push	{r7}
 8003dec:	b083      	sub	sp, #12
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
 8003df2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	683a      	ldr	r2, [r7, #0]
 8003df8:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <LL_TIM_OC_SetCompareCH2>:
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
 8003e0e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	683a      	ldr	r2, [r7, #0]
 8003e14:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <LL_TIM_OC_SetCompareCH3>:
{
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
 8003e2a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <LL_TIM_OC_SetCompareCH4>:
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
 8003e46:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003e5a:	b480      	push	{r7}
 8003e5c:	b083      	sub	sp, #12
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	f043 0201 	orr.w	r2, r3, #1
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	615a      	str	r2, [r3, #20]
}
 8003e6e:	bf00      	nop
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
	...

08003e7c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a31      	ldr	r2, [pc, #196]	; (8003f54 <LL_TIM_Init+0xd8>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d00f      	beq.n	8003eb4 <LL_TIM_Init+0x38>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e9a:	d00b      	beq.n	8003eb4 <LL_TIM_Init+0x38>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a2e      	ldr	r2, [pc, #184]	; (8003f58 <LL_TIM_Init+0xdc>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d007      	beq.n	8003eb4 <LL_TIM_Init+0x38>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a2d      	ldr	r2, [pc, #180]	; (8003f5c <LL_TIM_Init+0xe0>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d003      	beq.n	8003eb4 <LL_TIM_Init+0x38>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a2c      	ldr	r2, [pc, #176]	; (8003f60 <LL_TIM_Init+0xe4>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d106      	bne.n	8003ec2 <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a23      	ldr	r2, [pc, #140]	; (8003f54 <LL_TIM_Init+0xd8>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d01b      	beq.n	8003f02 <LL_TIM_Init+0x86>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed0:	d017      	beq.n	8003f02 <LL_TIM_Init+0x86>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a20      	ldr	r2, [pc, #128]	; (8003f58 <LL_TIM_Init+0xdc>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d013      	beq.n	8003f02 <LL_TIM_Init+0x86>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a1f      	ldr	r2, [pc, #124]	; (8003f5c <LL_TIM_Init+0xe0>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d00f      	beq.n	8003f02 <LL_TIM_Init+0x86>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a1e      	ldr	r2, [pc, #120]	; (8003f60 <LL_TIM_Init+0xe4>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d00b      	beq.n	8003f02 <LL_TIM_Init+0x86>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a1d      	ldr	r2, [pc, #116]	; (8003f64 <LL_TIM_Init+0xe8>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d007      	beq.n	8003f02 <LL_TIM_Init+0x86>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a1c      	ldr	r2, [pc, #112]	; (8003f68 <LL_TIM_Init+0xec>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d003      	beq.n	8003f02 <LL_TIM_Init+0x86>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a1b      	ldr	r2, [pc, #108]	; (8003f6c <LL_TIM_Init+0xf0>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d106      	bne.n	8003f10 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f7ff ff48 	bl	8003db2 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	881b      	ldrh	r3, [r3, #0]
 8003f26:	4619      	mov	r1, r3
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f7ff ff34 	bl	8003d96 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a08      	ldr	r2, [pc, #32]	; (8003f54 <LL_TIM_Init+0xd8>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d105      	bne.n	8003f42 <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f7ff ff46 	bl	8003dce <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7ff ff89 	bl	8003e5a <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	40010000 	.word	0x40010000
 8003f58:	40000400 	.word	0x40000400
 8003f5c:	40000800 	.word	0x40000800
 8003f60:	40000c00 	.word	0x40000c00
 8003f64:	40014000 	.word	0x40014000
 8003f68:	40014400 	.word	0x40014400
 8003f6c:	40014800 	.word	0x40014800

08003f70 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f86:	d027      	beq.n	8003fd8 <LL_TIM_OC_Init+0x68>
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f8e:	d82a      	bhi.n	8003fe6 <LL_TIM_OC_Init+0x76>
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f96:	d018      	beq.n	8003fca <LL_TIM_OC_Init+0x5a>
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f9e:	d822      	bhi.n	8003fe6 <LL_TIM_OC_Init+0x76>
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d003      	beq.n	8003fae <LL_TIM_OC_Init+0x3e>
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	2b10      	cmp	r3, #16
 8003faa:	d007      	beq.n	8003fbc <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003fac:	e01b      	b.n	8003fe6 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f000 f81f 	bl	8003ff4 <OC1Config>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	75fb      	strb	r3, [r7, #23]
      break;
 8003fba:	e015      	b.n	8003fe8 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003fbc:	6879      	ldr	r1, [r7, #4]
 8003fbe:	68f8      	ldr	r0, [r7, #12]
 8003fc0:	f000 f87e 	bl	80040c0 <OC2Config>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	75fb      	strb	r3, [r7, #23]
      break;
 8003fc8:	e00e      	b.n	8003fe8 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003fca:	6879      	ldr	r1, [r7, #4]
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f000 f8e1 	bl	8004194 <OC3Config>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	75fb      	strb	r3, [r7, #23]
      break;
 8003fd6:	e007      	b.n	8003fe8 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003fd8:	6879      	ldr	r1, [r7, #4]
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 f944 	bl	8004268 <OC4Config>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	75fb      	strb	r3, [r7, #23]
      break;
 8003fe4:	e000      	b.n	8003fe8 <LL_TIM_OC_Init+0x78>
      break;
 8003fe6:	bf00      	nop
  }

  return result;
 8003fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3718      	adds	r7, #24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
	...

08003ff4 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b086      	sub	sp, #24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a1b      	ldr	r3, [r3, #32]
 8004002:	f023 0201 	bic.w	r2, r3, #1
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f023 0303 	bic.w	r3, r3, #3
 8004022:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4313      	orrs	r3, r2
 8004030:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f023 0202 	bic.w	r2, r3, #2
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	691b      	ldr	r3, [r3, #16]
 800403c:	4313      	orrs	r3, r2
 800403e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f023 0201 	bic.w	r2, r3, #1
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	4313      	orrs	r3, r2
 800404c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a1a      	ldr	r2, [pc, #104]	; (80040bc <OC1Config+0xc8>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d11e      	bne.n	8004094 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	f023 0208 	bic.w	r2, r3, #8
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	4313      	orrs	r3, r2
 8004064:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	f023 0204 	bic.w	r2, r3, #4
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	4313      	orrs	r3, r2
 8004074:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	699b      	ldr	r3, [r3, #24]
 8004080:	4313      	orrs	r3, r2
 8004082:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	69db      	ldr	r3, [r3, #28]
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	4313      	orrs	r3, r2
 8004092:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	4619      	mov	r1, r3
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7ff fe9f 	bl	8003dea <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3718      	adds	r7, #24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	40010000 	.word	0x40010000

080040c0 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a1b      	ldr	r3, [r3, #32]
 80040ce:	f023 0210 	bic.w	r2, r3, #16
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a1b      	ldr	r3, [r3, #32]
 80040da:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	021b      	lsls	r3, r3, #8
 80040fc:	4313      	orrs	r3, r2
 80040fe:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	f023 0220 	bic.w	r2, r3, #32
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	011b      	lsls	r3, r3, #4
 800410c:	4313      	orrs	r3, r2
 800410e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	f023 0210 	bic.w	r2, r3, #16
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	011b      	lsls	r3, r3, #4
 800411c:	4313      	orrs	r3, r2
 800411e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a1b      	ldr	r2, [pc, #108]	; (8004190 <OC2Config+0xd0>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d11f      	bne.n	8004168 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	019b      	lsls	r3, r3, #6
 8004134:	4313      	orrs	r3, r2
 8004136:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	019b      	lsls	r3, r3, #6
 8004144:	4313      	orrs	r3, r2
 8004146:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4313      	orrs	r3, r2
 8004156:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	4313      	orrs	r3, r2
 8004166:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	4619      	mov	r1, r3
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f7ff fe43 	bl	8003e06 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40010000 	.word	0x40010000

08004194 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	69db      	ldr	r3, [r3, #28]
 80041ba:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f023 0303 	bic.w	r3, r3, #3
 80041c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	021b      	lsls	r3, r3, #8
 80041de:	4313      	orrs	r3, r2
 80041e0:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	021b      	lsls	r3, r3, #8
 80041ee:	4313      	orrs	r3, r2
 80041f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a1b      	ldr	r2, [pc, #108]	; (8004264 <OC3Config+0xd0>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d11f      	bne.n	800423a <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	029b      	lsls	r3, r3, #10
 8004206:	4313      	orrs	r3, r2
 8004208:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	029b      	lsls	r3, r3, #10
 8004216:	4313      	orrs	r3, r2
 8004218:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	699b      	ldr	r3, [r3, #24]
 8004224:	011b      	lsls	r3, r3, #4
 8004226:	4313      	orrs	r3, r2
 8004228:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	69db      	ldr	r3, [r3, #28]
 8004234:	015b      	lsls	r3, r3, #5
 8004236:	4313      	orrs	r3, r2
 8004238:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	693a      	ldr	r2, [r7, #16]
 800423e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68fa      	ldr	r2, [r7, #12]
 8004244:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	4619      	mov	r1, r3
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f7ff fde8 	bl	8003e22 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3718      	adds	r7, #24
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	40010000 	.word	0x40010000

08004268 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b086      	sub	sp, #24
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a1b      	ldr	r3, [r3, #32]
 8004282:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	69db      	ldr	r3, [r3, #28]
 800428e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004296:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	021b      	lsls	r3, r3, #8
 80042a4:	4313      	orrs	r3, r2
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	031b      	lsls	r3, r3, #12
 80042b4:	4313      	orrs	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	031b      	lsls	r3, r3, #12
 80042c4:	4313      	orrs	r3, r2
 80042c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a0f      	ldr	r2, [pc, #60]	; (8004308 <OC4Config+0xa0>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d107      	bne.n	80042e0 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	019b      	lsls	r3, r3, #6
 80042dc:	4313      	orrs	r3, r2
 80042de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	4619      	mov	r1, r3
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f7ff fda3 	bl	8003e3e <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3718      	adds	r7, #24
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40010000 	.word	0x40010000

0800430c <LL_USART_IsEnabled>:
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800431c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004320:	bf0c      	ite	eq
 8004322:	2301      	moveq	r3, #1
 8004324:	2300      	movne	r3, #0
 8004326:	b2db      	uxtb	r3, r3
}
 8004328:	4618      	mov	r0, r3
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <LL_USART_SetStopBitsLength>:
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	431a      	orrs	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	611a      	str	r2, [r3, #16]
}
 800434e:	bf00      	nop
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <LL_USART_SetHWFlowCtrl>:
{
 800435a:	b480      	push	{r7}
 800435c:	b083      	sub	sp, #12
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
 8004362:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	431a      	orrs	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	615a      	str	r2, [r3, #20]
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <LL_USART_SetBaudRate>:
{
 8004380:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004384:	b0c0      	sub	sp, #256	; 0x100
 8004386:	af00      	add	r7, sp, #0
 8004388:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800438c:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8004390:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8004394:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800439c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043a0:	f040 810c 	bne.w	80045bc <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80043a4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80043a8:	2200      	movs	r2, #0
 80043aa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80043ae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80043b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80043b6:	4622      	mov	r2, r4
 80043b8:	462b      	mov	r3, r5
 80043ba:	1891      	adds	r1, r2, r2
 80043bc:	6639      	str	r1, [r7, #96]	; 0x60
 80043be:	415b      	adcs	r3, r3
 80043c0:	667b      	str	r3, [r7, #100]	; 0x64
 80043c2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80043c6:	4621      	mov	r1, r4
 80043c8:	eb12 0801 	adds.w	r8, r2, r1
 80043cc:	4629      	mov	r1, r5
 80043ce:	eb43 0901 	adc.w	r9, r3, r1
 80043d2:	f04f 0200 	mov.w	r2, #0
 80043d6:	f04f 0300 	mov.w	r3, #0
 80043da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043e6:	4690      	mov	r8, r2
 80043e8:	4699      	mov	r9, r3
 80043ea:	4623      	mov	r3, r4
 80043ec:	eb18 0303 	adds.w	r3, r8, r3
 80043f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80043f4:	462b      	mov	r3, r5
 80043f6:	eb49 0303 	adc.w	r3, r9, r3
 80043fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80043fe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004402:	2200      	movs	r2, #0
 8004404:	469a      	mov	sl, r3
 8004406:	4693      	mov	fp, r2
 8004408:	eb1a 030a 	adds.w	r3, sl, sl
 800440c:	65bb      	str	r3, [r7, #88]	; 0x58
 800440e:	eb4b 030b 	adc.w	r3, fp, fp
 8004412:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004414:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004418:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800441c:	f7fc fbcc 	bl	8000bb8 <__aeabi_uldivmod>
 8004420:	4602      	mov	r2, r0
 8004422:	460b      	mov	r3, r1
 8004424:	4b64      	ldr	r3, [pc, #400]	; (80045b8 <LL_USART_SetBaudRate+0x238>)
 8004426:	fba3 2302 	umull	r2, r3, r3, r2
 800442a:	095b      	lsrs	r3, r3, #5
 800442c:	b29b      	uxth	r3, r3
 800442e:	011b      	lsls	r3, r3, #4
 8004430:	b29c      	uxth	r4, r3
 8004432:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004436:	2200      	movs	r2, #0
 8004438:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800443c:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004440:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8004444:	4642      	mov	r2, r8
 8004446:	464b      	mov	r3, r9
 8004448:	1891      	adds	r1, r2, r2
 800444a:	6539      	str	r1, [r7, #80]	; 0x50
 800444c:	415b      	adcs	r3, r3
 800444e:	657b      	str	r3, [r7, #84]	; 0x54
 8004450:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004454:	4641      	mov	r1, r8
 8004456:	1851      	adds	r1, r2, r1
 8004458:	64b9      	str	r1, [r7, #72]	; 0x48
 800445a:	4649      	mov	r1, r9
 800445c:	414b      	adcs	r3, r1
 800445e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004460:	f04f 0200 	mov.w	r2, #0
 8004464:	f04f 0300 	mov.w	r3, #0
 8004468:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 800446c:	4659      	mov	r1, fp
 800446e:	00cb      	lsls	r3, r1, #3
 8004470:	4651      	mov	r1, sl
 8004472:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004476:	4651      	mov	r1, sl
 8004478:	00ca      	lsls	r2, r1, #3
 800447a:	4610      	mov	r0, r2
 800447c:	4619      	mov	r1, r3
 800447e:	4603      	mov	r3, r0
 8004480:	4642      	mov	r2, r8
 8004482:	189b      	adds	r3, r3, r2
 8004484:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004488:	464b      	mov	r3, r9
 800448a:	460a      	mov	r2, r1
 800448c:	eb42 0303 	adc.w	r3, r2, r3
 8004490:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004494:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004498:	2200      	movs	r2, #0
 800449a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800449e:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80044a2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80044a6:	460b      	mov	r3, r1
 80044a8:	18db      	adds	r3, r3, r3
 80044aa:	643b      	str	r3, [r7, #64]	; 0x40
 80044ac:	4613      	mov	r3, r2
 80044ae:	eb42 0303 	adc.w	r3, r2, r3
 80044b2:	647b      	str	r3, [r7, #68]	; 0x44
 80044b4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80044b8:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80044bc:	f7fc fb7c 	bl	8000bb8 <__aeabi_uldivmod>
 80044c0:	4602      	mov	r2, r0
 80044c2:	460b      	mov	r3, r1
 80044c4:	4611      	mov	r1, r2
 80044c6:	4b3c      	ldr	r3, [pc, #240]	; (80045b8 <LL_USART_SetBaudRate+0x238>)
 80044c8:	fba3 2301 	umull	r2, r3, r3, r1
 80044cc:	095b      	lsrs	r3, r3, #5
 80044ce:	2264      	movs	r2, #100	; 0x64
 80044d0:	fb02 f303 	mul.w	r3, r2, r3
 80044d4:	1acb      	subs	r3, r1, r3
 80044d6:	00db      	lsls	r3, r3, #3
 80044d8:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80044dc:	4b36      	ldr	r3, [pc, #216]	; (80045b8 <LL_USART_SetBaudRate+0x238>)
 80044de:	fba3 2302 	umull	r2, r3, r3, r2
 80044e2:	095b      	lsrs	r3, r3, #5
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	005b      	lsls	r3, r3, #1
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	4423      	add	r3, r4
 80044f2:	b29c      	uxth	r4, r3
 80044f4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80044f8:	2200      	movs	r2, #0
 80044fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80044fe:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004502:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8004506:	4642      	mov	r2, r8
 8004508:	464b      	mov	r3, r9
 800450a:	1891      	adds	r1, r2, r2
 800450c:	63b9      	str	r1, [r7, #56]	; 0x38
 800450e:	415b      	adcs	r3, r3
 8004510:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004512:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004516:	4641      	mov	r1, r8
 8004518:	1851      	adds	r1, r2, r1
 800451a:	6339      	str	r1, [r7, #48]	; 0x30
 800451c:	4649      	mov	r1, r9
 800451e:	414b      	adcs	r3, r1
 8004520:	637b      	str	r3, [r7, #52]	; 0x34
 8004522:	f04f 0200 	mov.w	r2, #0
 8004526:	f04f 0300 	mov.w	r3, #0
 800452a:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800452e:	4659      	mov	r1, fp
 8004530:	00cb      	lsls	r3, r1, #3
 8004532:	4651      	mov	r1, sl
 8004534:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004538:	4651      	mov	r1, sl
 800453a:	00ca      	lsls	r2, r1, #3
 800453c:	4610      	mov	r0, r2
 800453e:	4619      	mov	r1, r3
 8004540:	4603      	mov	r3, r0
 8004542:	4642      	mov	r2, r8
 8004544:	189b      	adds	r3, r3, r2
 8004546:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800454a:	464b      	mov	r3, r9
 800454c:	460a      	mov	r2, r1
 800454e:	eb42 0303 	adc.w	r3, r2, r3
 8004552:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004556:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800455a:	2200      	movs	r2, #0
 800455c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004560:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8004564:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004568:	460b      	mov	r3, r1
 800456a:	18db      	adds	r3, r3, r3
 800456c:	62bb      	str	r3, [r7, #40]	; 0x28
 800456e:	4613      	mov	r3, r2
 8004570:	eb42 0303 	adc.w	r3, r2, r3
 8004574:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004576:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800457a:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800457e:	f7fc fb1b 	bl	8000bb8 <__aeabi_uldivmod>
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	4b0c      	ldr	r3, [pc, #48]	; (80045b8 <LL_USART_SetBaudRate+0x238>)
 8004588:	fba3 1302 	umull	r1, r3, r3, r2
 800458c:	095b      	lsrs	r3, r3, #5
 800458e:	2164      	movs	r1, #100	; 0x64
 8004590:	fb01 f303 	mul.w	r3, r1, r3
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	00db      	lsls	r3, r3, #3
 8004598:	3332      	adds	r3, #50	; 0x32
 800459a:	4a07      	ldr	r2, [pc, #28]	; (80045b8 <LL_USART_SetBaudRate+0x238>)
 800459c:	fba2 2303 	umull	r2, r3, r2, r3
 80045a0:	095b      	lsrs	r3, r3, #5
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	f003 0307 	and.w	r3, r3, #7
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	4423      	add	r3, r4
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	461a      	mov	r2, r3
 80045b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045b4:	609a      	str	r2, [r3, #8]
}
 80045b6:	e108      	b.n	80047ca <LL_USART_SetBaudRate+0x44a>
 80045b8:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80045bc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80045c0:	2200      	movs	r2, #0
 80045c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80045c6:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80045ca:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 80045ce:	4642      	mov	r2, r8
 80045d0:	464b      	mov	r3, r9
 80045d2:	1891      	adds	r1, r2, r2
 80045d4:	6239      	str	r1, [r7, #32]
 80045d6:	415b      	adcs	r3, r3
 80045d8:	627b      	str	r3, [r7, #36]	; 0x24
 80045da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045de:	4641      	mov	r1, r8
 80045e0:	1854      	adds	r4, r2, r1
 80045e2:	4649      	mov	r1, r9
 80045e4:	eb43 0501 	adc.w	r5, r3, r1
 80045e8:	f04f 0200 	mov.w	r2, #0
 80045ec:	f04f 0300 	mov.w	r3, #0
 80045f0:	00eb      	lsls	r3, r5, #3
 80045f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045f6:	00e2      	lsls	r2, r4, #3
 80045f8:	4614      	mov	r4, r2
 80045fa:	461d      	mov	r5, r3
 80045fc:	4643      	mov	r3, r8
 80045fe:	18e3      	adds	r3, r4, r3
 8004600:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004604:	464b      	mov	r3, r9
 8004606:	eb45 0303 	adc.w	r3, r5, r3
 800460a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800460e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004612:	2200      	movs	r2, #0
 8004614:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004618:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800461c:	f04f 0200 	mov.w	r2, #0
 8004620:	f04f 0300 	mov.w	r3, #0
 8004624:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8004628:	4629      	mov	r1, r5
 800462a:	008b      	lsls	r3, r1, #2
 800462c:	4621      	mov	r1, r4
 800462e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004632:	4621      	mov	r1, r4
 8004634:	008a      	lsls	r2, r1, #2
 8004636:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800463a:	f7fc fabd 	bl	8000bb8 <__aeabi_uldivmod>
 800463e:	4602      	mov	r2, r0
 8004640:	460b      	mov	r3, r1
 8004642:	4b65      	ldr	r3, [pc, #404]	; (80047d8 <LL_USART_SetBaudRate+0x458>)
 8004644:	fba3 2302 	umull	r2, r3, r3, r2
 8004648:	095b      	lsrs	r3, r3, #5
 800464a:	b29b      	uxth	r3, r3
 800464c:	011b      	lsls	r3, r3, #4
 800464e:	b29c      	uxth	r4, r3
 8004650:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004654:	2200      	movs	r2, #0
 8004656:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800465a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800465e:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8004662:	4642      	mov	r2, r8
 8004664:	464b      	mov	r3, r9
 8004666:	1891      	adds	r1, r2, r2
 8004668:	61b9      	str	r1, [r7, #24]
 800466a:	415b      	adcs	r3, r3
 800466c:	61fb      	str	r3, [r7, #28]
 800466e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004672:	4641      	mov	r1, r8
 8004674:	1851      	adds	r1, r2, r1
 8004676:	6139      	str	r1, [r7, #16]
 8004678:	4649      	mov	r1, r9
 800467a:	414b      	adcs	r3, r1
 800467c:	617b      	str	r3, [r7, #20]
 800467e:	f04f 0200 	mov.w	r2, #0
 8004682:	f04f 0300 	mov.w	r3, #0
 8004686:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800468a:	4659      	mov	r1, fp
 800468c:	00cb      	lsls	r3, r1, #3
 800468e:	4651      	mov	r1, sl
 8004690:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004694:	4651      	mov	r1, sl
 8004696:	00ca      	lsls	r2, r1, #3
 8004698:	4610      	mov	r0, r2
 800469a:	4619      	mov	r1, r3
 800469c:	4603      	mov	r3, r0
 800469e:	4642      	mov	r2, r8
 80046a0:	189b      	adds	r3, r3, r2
 80046a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80046a6:	464b      	mov	r3, r9
 80046a8:	460a      	mov	r2, r1
 80046aa:	eb42 0303 	adc.w	r3, r2, r3
 80046ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80046b2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80046b6:	2200      	movs	r2, #0
 80046b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80046bc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80046c0:	f04f 0200 	mov.w	r2, #0
 80046c4:	f04f 0300 	mov.w	r3, #0
 80046c8:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 80046cc:	4649      	mov	r1, r9
 80046ce:	008b      	lsls	r3, r1, #2
 80046d0:	4641      	mov	r1, r8
 80046d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046d6:	4641      	mov	r1, r8
 80046d8:	008a      	lsls	r2, r1, #2
 80046da:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80046de:	f7fc fa6b 	bl	8000bb8 <__aeabi_uldivmod>
 80046e2:	4602      	mov	r2, r0
 80046e4:	460b      	mov	r3, r1
 80046e6:	4611      	mov	r1, r2
 80046e8:	4b3b      	ldr	r3, [pc, #236]	; (80047d8 <LL_USART_SetBaudRate+0x458>)
 80046ea:	fba3 2301 	umull	r2, r3, r3, r1
 80046ee:	095b      	lsrs	r3, r3, #5
 80046f0:	2264      	movs	r2, #100	; 0x64
 80046f2:	fb02 f303 	mul.w	r3, r2, r3
 80046f6:	1acb      	subs	r3, r1, r3
 80046f8:	011b      	lsls	r3, r3, #4
 80046fa:	3332      	adds	r3, #50	; 0x32
 80046fc:	4a36      	ldr	r2, [pc, #216]	; (80047d8 <LL_USART_SetBaudRate+0x458>)
 80046fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004702:	095b      	lsrs	r3, r3, #5
 8004704:	b29b      	uxth	r3, r3
 8004706:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800470a:	b29b      	uxth	r3, r3
 800470c:	4423      	add	r3, r4
 800470e:	b29c      	uxth	r4, r3
 8004710:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004714:	2200      	movs	r2, #0
 8004716:	67bb      	str	r3, [r7, #120]	; 0x78
 8004718:	67fa      	str	r2, [r7, #124]	; 0x7c
 800471a:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800471e:	4642      	mov	r2, r8
 8004720:	464b      	mov	r3, r9
 8004722:	1891      	adds	r1, r2, r2
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	415b      	adcs	r3, r3
 8004728:	60fb      	str	r3, [r7, #12]
 800472a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800472e:	4641      	mov	r1, r8
 8004730:	1851      	adds	r1, r2, r1
 8004732:	6039      	str	r1, [r7, #0]
 8004734:	4649      	mov	r1, r9
 8004736:	414b      	adcs	r3, r1
 8004738:	607b      	str	r3, [r7, #4]
 800473a:	f04f 0200 	mov.w	r2, #0
 800473e:	f04f 0300 	mov.w	r3, #0
 8004742:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004746:	4659      	mov	r1, fp
 8004748:	00cb      	lsls	r3, r1, #3
 800474a:	4651      	mov	r1, sl
 800474c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004750:	4651      	mov	r1, sl
 8004752:	00ca      	lsls	r2, r1, #3
 8004754:	4610      	mov	r0, r2
 8004756:	4619      	mov	r1, r3
 8004758:	4603      	mov	r3, r0
 800475a:	4642      	mov	r2, r8
 800475c:	189b      	adds	r3, r3, r2
 800475e:	673b      	str	r3, [r7, #112]	; 0x70
 8004760:	464b      	mov	r3, r9
 8004762:	460a      	mov	r2, r1
 8004764:	eb42 0303 	adc.w	r3, r2, r3
 8004768:	677b      	str	r3, [r7, #116]	; 0x74
 800476a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800476e:	2200      	movs	r2, #0
 8004770:	66bb      	str	r3, [r7, #104]	; 0x68
 8004772:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004774:	f04f 0200 	mov.w	r2, #0
 8004778:	f04f 0300 	mov.w	r3, #0
 800477c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8004780:	4649      	mov	r1, r9
 8004782:	008b      	lsls	r3, r1, #2
 8004784:	4641      	mov	r1, r8
 8004786:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800478a:	4641      	mov	r1, r8
 800478c:	008a      	lsls	r2, r1, #2
 800478e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8004792:	f7fc fa11 	bl	8000bb8 <__aeabi_uldivmod>
 8004796:	4602      	mov	r2, r0
 8004798:	460b      	mov	r3, r1
 800479a:	4b0f      	ldr	r3, [pc, #60]	; (80047d8 <LL_USART_SetBaudRate+0x458>)
 800479c:	fba3 1302 	umull	r1, r3, r3, r2
 80047a0:	095b      	lsrs	r3, r3, #5
 80047a2:	2164      	movs	r1, #100	; 0x64
 80047a4:	fb01 f303 	mul.w	r3, r1, r3
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	011b      	lsls	r3, r3, #4
 80047ac:	3332      	adds	r3, #50	; 0x32
 80047ae:	4a0a      	ldr	r2, [pc, #40]	; (80047d8 <LL_USART_SetBaudRate+0x458>)
 80047b0:	fba2 2303 	umull	r2, r3, r2, r3
 80047b4:	095b      	lsrs	r3, r3, #5
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	f003 030f 	and.w	r3, r3, #15
 80047bc:	b29b      	uxth	r3, r3
 80047be:	4423      	add	r3, r4
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	461a      	mov	r2, r3
 80047c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047c8:	609a      	str	r2, [r3, #8]
}
 80047ca:	bf00      	nop
 80047cc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80047d0:	46bd      	mov	sp, r7
 80047d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047d6:	bf00      	nop
 80047d8:	51eb851f 	.word	0x51eb851f

080047dc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b088      	sub	sp, #32
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80047ea:	2300      	movs	r3, #0
 80047ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f7ff fd8c 	bl	800430c <LL_USART_IsEnabled>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d149      	bne.n	800488e <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004802:	f023 030c 	bic.w	r3, r3, #12
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	6851      	ldr	r1, [r2, #4]
 800480a:	683a      	ldr	r2, [r7, #0]
 800480c:	68d2      	ldr	r2, [r2, #12]
 800480e:	4311      	orrs	r1, r2
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	6912      	ldr	r2, [r2, #16]
 8004814:	4311      	orrs	r1, r2
 8004816:	683a      	ldr	r2, [r7, #0]
 8004818:	6992      	ldr	r2, [r2, #24]
 800481a:	430a      	orrs	r2, r1
 800481c:	431a      	orrs	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	4619      	mov	r1, r3
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f7ff fd83 	bl	8004334 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	4619      	mov	r1, r3
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f7ff fd90 	bl	800435a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800483a:	f107 0308 	add.w	r3, r7, #8
 800483e:	4618      	mov	r0, r3
 8004840:	f7ff f96a 	bl	8003b18 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a14      	ldr	r2, [pc, #80]	; (8004898 <LL_USART_Init+0xbc>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d102      	bne.n	8004852 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	61bb      	str	r3, [r7, #24]
 8004850:	e00c      	b.n	800486c <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a11      	ldr	r2, [pc, #68]	; (800489c <LL_USART_Init+0xc0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d102      	bne.n	8004860 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	61bb      	str	r3, [r7, #24]
 800485e:	e005      	b.n	800486c <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a0f      	ldr	r2, [pc, #60]	; (80048a0 <LL_USART_Init+0xc4>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d101      	bne.n	800486c <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00d      	beq.n	800488e <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d009      	beq.n	800488e <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 800487a:	2300      	movs	r3, #0
 800487c:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	699a      	ldr	r2, [r3, #24]
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	69b9      	ldr	r1, [r7, #24]
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f7ff fd79 	bl	8004380 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800488e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004890:	4618      	mov	r0, r3
 8004892:	3720      	adds	r7, #32
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	40011000 	.word	0x40011000
 800489c:	40004400 	.word	0x40004400
 80048a0:	40011400 	.word	0x40011400

080048a4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b6:	4a07      	ldr	r2, [pc, #28]	; (80048d4 <LL_InitTick+0x30>)
 80048b8:	3b01      	subs	r3, #1
 80048ba:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80048bc:	4b05      	ldr	r3, [pc, #20]	; (80048d4 <LL_InitTick+0x30>)
 80048be:	2200      	movs	r2, #0
 80048c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048c2:	4b04      	ldr	r3, [pc, #16]	; (80048d4 <LL_InitTick+0x30>)
 80048c4:	2205      	movs	r2, #5
 80048c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr
 80048d4:	e000e010 	.word	0xe000e010

080048d8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80048e0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f7ff ffdd 	bl	80048a4 <LL_InitTick>
}
 80048ea:	bf00      	nop
 80048ec:	3708      	adds	r7, #8
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
	...

080048f4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80048fc:	4a04      	ldr	r2, [pc, #16]	; (8004910 <LL_SetSystemCoreClock+0x1c>)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6013      	str	r3, [r2, #0]
}
 8004902:	bf00      	nop
 8004904:	370c      	adds	r7, #12
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	20000000 	.word	0x20000000

08004914 <__Custom_Exception_Set_Message>:

void Custom_Exception_Reset() {
	_message = CUSTOM_EXCEPTION_MSG_NONE;
}

void __Custom_Exception_Set_Message(char *file, int line, char *message) {
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
	_file = file;
 8004920:	4a07      	ldr	r2, [pc, #28]	; (8004940 <__Custom_Exception_Set_Message+0x2c>)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6013      	str	r3, [r2, #0]
	_line = line;
 8004926:	4a07      	ldr	r2, [pc, #28]	; (8004944 <__Custom_Exception_Set_Message+0x30>)
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	6013      	str	r3, [r2, #0]
	_message = message;
 800492c:	4a06      	ldr	r2, [pc, #24]	; (8004948 <__Custom_Exception_Set_Message+0x34>)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6013      	str	r3, [r2, #0]
}
 8004932:	bf00      	nop
 8004934:	3714      	adds	r7, #20
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	20000244 	.word	0x20000244
 8004944:	20000248 	.word	0x20000248
 8004948:	2000024c 	.word	0x2000024c

0800494c <Custom_FileSystem_Load>:
typedef union {
	FileInfo_t fileInfo;
	uint8_t bytes[FILEINFO_SIZE];
} FileInfo_u;

void Custom_FileSystem_Load() {
 800494c:	b580      	push	{r7, lr}
 800494e:	af00      	add	r7, sp, #0
	Custom_Flash_Read(filesystem, FILESYSTEM_SIZE);
 8004950:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004954:	4803      	ldr	r0, [pc, #12]	; (8004964 <Custom_FileSystem_Load+0x18>)
 8004956:	f000 f851 	bl	80049fc <Custom_Flash_Read>
	filesystemLoaded = true;
 800495a:	4b03      	ldr	r3, [pc, #12]	; (8004968 <Custom_FileSystem_Load+0x1c>)
 800495c:	2201      	movs	r2, #1
 800495e:	701a      	strb	r2, [r3, #0]
}
 8004960:	bf00      	nop
 8004962:	bd80      	pop	{r7, pc}
 8004964:	20000250 	.word	0x20000250
 8004968:	20001251 	.word	0x20001251

0800496c <Custom_Flash_Check_Error>:
 * Flash Sector 3    .
 * ,   1byte.
 *   ,    CUSTOM_FLASH_SUCCESS ,      .
 */

bool Custom_Flash_Check_Error() {
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
	uint32_t fsr = FLASH->SR;
 8004972:	4b1c      	ldr	r3, [pc, #112]	; (80049e4 <Custom_Flash_Check_Error+0x78>)
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	607b      	str	r3, [r7, #4]
	ASSERT_MSG(!(fsr & FLASH_SR_PGAERR), "Programming sequence error.");
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f003 0320 	and.w	r3, r3, #32
 800497e:	2b00      	cmp	r3, #0
 8004980:	d006      	beq.n	8004990 <Custom_Flash_Check_Error+0x24>
 8004982:	4a19      	ldr	r2, [pc, #100]	; (80049e8 <Custom_Flash_Check_Error+0x7c>)
 8004984:	2113      	movs	r1, #19
 8004986:	4819      	ldr	r0, [pc, #100]	; (80049ec <Custom_Flash_Check_Error+0x80>)
 8004988:	f7ff ffc4 	bl	8004914 <__Custom_Exception_Set_Message>
 800498c:	2300      	movs	r3, #0
 800498e:	e024      	b.n	80049da <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_PGPERR), "Programming parallelism error.");
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004996:	2b00      	cmp	r3, #0
 8004998:	d006      	beq.n	80049a8 <Custom_Flash_Check_Error+0x3c>
 800499a:	4a15      	ldr	r2, [pc, #84]	; (80049f0 <Custom_Flash_Check_Error+0x84>)
 800499c:	2114      	movs	r1, #20
 800499e:	4813      	ldr	r0, [pc, #76]	; (80049ec <Custom_Flash_Check_Error+0x80>)
 80049a0:	f7ff ffb8 	bl	8004914 <__Custom_Exception_Set_Message>
 80049a4:	2300      	movs	r3, #0
 80049a6:	e018      	b.n	80049da <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_PGAERR), "Programming alignment error.");
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f003 0320 	and.w	r3, r3, #32
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d006      	beq.n	80049c0 <Custom_Flash_Check_Error+0x54>
 80049b2:	4a10      	ldr	r2, [pc, #64]	; (80049f4 <Custom_Flash_Check_Error+0x88>)
 80049b4:	2115      	movs	r1, #21
 80049b6:	480d      	ldr	r0, [pc, #52]	; (80049ec <Custom_Flash_Check_Error+0x80>)
 80049b8:	f7ff ffac 	bl	8004914 <__Custom_Exception_Set_Message>
 80049bc:	2300      	movs	r3, #0
 80049be:	e00c      	b.n	80049da <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_WRPERR), "Write protection error.");
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f003 0310 	and.w	r3, r3, #16
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d006      	beq.n	80049d8 <Custom_Flash_Check_Error+0x6c>
 80049ca:	4a0b      	ldr	r2, [pc, #44]	; (80049f8 <Custom_Flash_Check_Error+0x8c>)
 80049cc:	2116      	movs	r1, #22
 80049ce:	4807      	ldr	r0, [pc, #28]	; (80049ec <Custom_Flash_Check_Error+0x80>)
 80049d0:	f7ff ffa0 	bl	8004914 <__Custom_Exception_Set_Message>
 80049d4:	2300      	movs	r3, #0
 80049d6:	e000      	b.n	80049da <Custom_Flash_Check_Error+0x6e>

	return true;
 80049d8:	2301      	movs	r3, #1
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3708      	adds	r7, #8
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	bf00      	nop
 80049e4:	40023c00 	.word	0x40023c00
 80049e8:	0800a578 	.word	0x0800a578
 80049ec:	0800a594 	.word	0x0800a594
 80049f0:	0800a5bc 	.word	0x0800a5bc
 80049f4:	0800a5dc 	.word	0x0800a5dc
 80049f8:	0800a5fc 	.word	0x0800a5fc

080049fc <Custom_Flash_Read>:

bool Custom_Flash_Read(uint8_t *data, uint32_t length)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
	ASSERT_MSG(length < CUSTOM_FLASH_SIZE, "Data is too large.");
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a0c:	d306      	bcc.n	8004a1c <Custom_Flash_Read+0x20>
 8004a0e:	4a12      	ldr	r2, [pc, #72]	; (8004a58 <Custom_Flash_Read+0x5c>)
 8004a10:	211d      	movs	r1, #29
 8004a12:	4812      	ldr	r0, [pc, #72]	; (8004a5c <Custom_Flash_Read+0x60>)
 8004a14:	f7ff ff7e 	bl	8004914 <__Custom_Exception_Set_Message>
 8004a18:	2300      	movs	r3, #0
 8004a1a:	e019      	b.n	8004a50 <Custom_Flash_Read+0x54>
	for (int i = 0; i < length; i++) {
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	60fb      	str	r3, [r7, #12]
 8004a20:	e00f      	b.n	8004a42 <Custom_Flash_Read+0x46>
		uint32_t address = CUSTOM_FLASH_BASE + i;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8004a28:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 8004a2c:	60bb      	str	r3, [r7, #8]
		data[i] = *(__IO uint8_t*) (address);
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6879      	ldr	r1, [r7, #4]
 8004a34:	440b      	add	r3, r1
 8004a36:	7812      	ldrb	r2, [r2, #0]
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < length; i++) {
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	3301      	adds	r3, #1
 8004a40:	60fb      	str	r3, [r7, #12]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	683a      	ldr	r2, [r7, #0]
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d8eb      	bhi.n	8004a22 <Custom_Flash_Read+0x26>
	}
	return Custom_Flash_Check_Error();
 8004a4a:	f7ff ff8f 	bl	800496c <Custom_Flash_Check_Error>
 8004a4e:	4603      	mov	r3, r0
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3710      	adds	r7, #16
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	0800a614 	.word	0x0800a614
 8004a5c:	0800a594 	.word	0x0800a594

08004a60 <LL_SPI_Enable>:
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	601a      	str	r2, [r3, #0]
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <LL_SPI_SetTransferDirection>:
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f423 4244 	bic.w	r2, r3, #50176	; 0xc400
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	431a      	orrs	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	601a      	str	r2, [r3, #0]
}
 8004a9a:	bf00      	nop
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr

08004aa6 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b083      	sub	sp, #12
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d101      	bne.n	8004abe <LL_SPI_IsActiveFlag_TXE+0x18>
 8004aba:	2301      	movs	r3, #1
 8004abc:	e000      	b.n	8004ac0 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004adc:	2b80      	cmp	r3, #128	; 0x80
 8004ade:	d101      	bne.n	8004ae4 <LL_SPI_IsActiveFlag_BSY+0x18>
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e000      	b.n	8004ae6 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b085      	sub	sp, #20
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
 8004afa:	460b      	mov	r3, r1
 8004afc:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	330c      	adds	r3, #12
 8004b02:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	78fa      	ldrb	r2, [r7, #3]
 8004b08:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8004b0a:	bf00      	nop
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr

08004b16 <Custom_GPIO_Set>:
 *  Custom_GPIO_Set   .c      static .
 *  C inline function     ,      .
 */

static inline void Custom_GPIO_Set(GPIO_TypeDef *GPIOx, uint32_t PinMask,
		uint32_t value) {
 8004b16:	b480      	push	{r7}
 8004b18:	b085      	sub	sp, #20
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	60f8      	str	r0, [r7, #12]
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	607a      	str	r2, [r7, #4]
	 *             CPU    .
	 * Custom_GPIO_Set          .
	 *       if     GPIO   .
	 */

	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	695a      	ldr	r2, [r3, #20]
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	401a      	ands	r2, r3
			| (PinMask & (((!!value) << 31) >> 31));
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d002      	beq.n	8004b38 <Custom_GPIO_Set+0x22>
 8004b32:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004b36:	e000      	b.n	8004b3a <Custom_GPIO_Set+0x24>
 8004b38:	2100      	movs	r1, #0
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	400b      	ands	r3, r1
 8004b3e:	431a      	orrs	r2, r3
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	615a      	str	r2, [r3, #20]
		LL_GPIO_SetOutputPin(GPIOx, PinMask);
	}else{
		LL_GPIO_ResetOutputPin(GPIOx, PinMask);
	}
#endif
}
 8004b44:	bf00      	nop
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <Custom_OLED_SPI_Tramsnit_Blocking>:
 *               . , (synchronous) .
 *
 * @param cmd   
 * @param length    
 */
static inline void Custom_OLED_SPI_Tramsnit_Blocking(const uint8_t data) {
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	4603      	mov	r3, r0
 8004b58:	71fb      	strb	r3, [r7, #7]
	while (!LL_SPI_IsActiveFlag_TXE(OLED_SPI));
 8004b5a:	bf00      	nop
 8004b5c:	480b      	ldr	r0, [pc, #44]	; (8004b8c <Custom_OLED_SPI_Tramsnit_Blocking+0x3c>)
 8004b5e:	f7ff ffa2 	bl	8004aa6 <LL_SPI_IsActiveFlag_TXE>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d0f9      	beq.n	8004b5c <Custom_OLED_SPI_Tramsnit_Blocking+0xc>
	LL_SPI_TransmitData8(OLED_SPI, data);
 8004b68:	79fb      	ldrb	r3, [r7, #7]
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	4807      	ldr	r0, [pc, #28]	; (8004b8c <Custom_OLED_SPI_Tramsnit_Blocking+0x3c>)
 8004b6e:	f7ff ffc0 	bl	8004af2 <LL_SPI_TransmitData8>
	while (LL_SPI_IsActiveFlag_BSY(OLED_SPI));
 8004b72:	bf00      	nop
 8004b74:	4805      	ldr	r0, [pc, #20]	; (8004b8c <Custom_OLED_SPI_Tramsnit_Blocking+0x3c>)
 8004b76:	f7ff ffa9 	bl	8004acc <LL_SPI_IsActiveFlag_BSY>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1f9      	bne.n	8004b74 <Custom_OLED_SPI_Tramsnit_Blocking+0x24>
}
 8004b80:	bf00      	nop
 8004b82:	bf00      	nop
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	40003800 	.word	0x40003800

08004b90 <Custom_OLED_Write_Command>:
 * @brief OLED   .
 * 
 * @param cmd   
 * @param length    
 */
static inline void Custom_OLED_Write_Command(const uint8_t *cmd, size_t length) {
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
	Custom_GPIO_Set(OLED_DC_GPIO_Port, OLED_DC_Pin, 0); // 0 is command mode
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	2110      	movs	r1, #16
 8004b9e:	4811      	ldr	r0, [pc, #68]	; (8004be4 <Custom_OLED_Write_Command+0x54>)
 8004ba0:	f7ff ffb9 	bl	8004b16 <Custom_GPIO_Set>
	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 0);
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	2104      	movs	r1, #4
 8004ba8:	480f      	ldr	r0, [pc, #60]	; (8004be8 <Custom_OLED_Write_Command+0x58>)
 8004baa:	f7ff ffb4 	bl	8004b16 <Custom_GPIO_Set>

	for (int i = 0; i < length; i++) {
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	e009      	b.n	8004bc8 <Custom_OLED_Write_Command+0x38>
		Custom_OLED_SPI_Tramsnit_Blocking(cmd[i]);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	4413      	add	r3, r2
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f7ff ffc7 	bl	8004b50 <Custom_OLED_SPI_Tramsnit_Blocking>
	for (int i = 0; i < length; i++) {
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	60fb      	str	r3, [r7, #12]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	683a      	ldr	r2, [r7, #0]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d8f1      	bhi.n	8004bb4 <Custom_OLED_Write_Command+0x24>
	}

	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 1);
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	2104      	movs	r1, #4
 8004bd4:	4804      	ldr	r0, [pc, #16]	; (8004be8 <Custom_OLED_Write_Command+0x58>)
 8004bd6:	f7ff ff9e 	bl	8004b16 <Custom_GPIO_Set>
}
 8004bda:	bf00      	nop
 8004bdc:	3710      	adds	r7, #16
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	40020000 	.word	0x40020000
 8004be8:	40020400 	.word	0x40020400

08004bec <Custom_OLED_Write_Data>:
 *               (synchronous) .
 *
 * @param data 16   
 * @param length    (   )
 */
static inline void Custom_OLED_Write_Data(const uint16_t *data, size_t length){
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
	Custom_GPIO_Set(OLED_DC_GPIO_Port, OLED_DC_Pin, 1); // 1 is data mode
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	2110      	movs	r1, #16
 8004bfa:	4817      	ldr	r0, [pc, #92]	; (8004c58 <Custom_OLED_Write_Data+0x6c>)
 8004bfc:	f7ff ff8b 	bl	8004b16 <Custom_GPIO_Set>
	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 0);
 8004c00:	2200      	movs	r2, #0
 8004c02:	2104      	movs	r1, #4
 8004c04:	4815      	ldr	r0, [pc, #84]	; (8004c5c <Custom_OLED_Write_Data+0x70>)
 8004c06:	f7ff ff86 	bl	8004b16 <Custom_GPIO_Set>
	 * , SPI   8   0     0x1F  0x00    .
	 * SSD1331 C1 C0 B5 B4 B3  1     ,
	 *  8 0x00    8 0x1F    .
	 *         8   .
	 */
	for (int i = 0; i < length; i++) {
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	60fb      	str	r3, [r7, #12]
 8004c0e:	e016      	b.n	8004c3e <Custom_OLED_Write_Data+0x52>
		Custom_OLED_SPI_Tramsnit_Blocking(data[i] >> 8);   //  8 
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	4413      	add	r3, r2
 8004c18:	881b      	ldrh	r3, [r3, #0]
 8004c1a:	0a1b      	lsrs	r3, r3, #8
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	4618      	mov	r0, r3
 8004c22:	f7ff ff95 	bl	8004b50 <Custom_OLED_SPI_Tramsnit_Blocking>
		Custom_OLED_SPI_Tramsnit_Blocking(data[i] & 0xFF); //  8 
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	881b      	ldrh	r3, [r3, #0]
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	4618      	mov	r0, r3
 8004c34:	f7ff ff8c 	bl	8004b50 <Custom_OLED_SPI_Tramsnit_Blocking>
	for (int i = 0; i < length; i++) {
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	60fb      	str	r3, [r7, #12]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d8e4      	bhi.n	8004c10 <Custom_OLED_Write_Data+0x24>
	}

	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 1);
 8004c46:	2201      	movs	r2, #1
 8004c48:	2104      	movs	r1, #4
 8004c4a:	4804      	ldr	r0, [pc, #16]	; (8004c5c <Custom_OLED_Write_Data+0x70>)
 8004c4c:	f7ff ff63 	bl	8004b16 <Custom_GPIO_Set>
}
 8004c50:	bf00      	nop
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40020000 	.word	0x40020000
 8004c5c:	40020400 	.word	0x40020400

08004c60 <Custom_OLED_Set_Window>:
 * @param x1 GDDRAM  
 * @param y1 GDDRAM  
 * @param x2 GDDRAM  
 * @param y2 GDDRAM  
 */
static inline void Custom_OLED_Set_Window(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
 8004c60:	b590      	push	{r4, r7, lr}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	4604      	mov	r4, r0
 8004c68:	4608      	mov	r0, r1
 8004c6a:	4611      	mov	r1, r2
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	4623      	mov	r3, r4
 8004c70:	71fb      	strb	r3, [r7, #7]
 8004c72:	4603      	mov	r3, r0
 8004c74:	71bb      	strb	r3, [r7, #6]
 8004c76:	460b      	mov	r3, r1
 8004c78:	717b      	strb	r3, [r7, #5]
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	713b      	strb	r3, [r7, #4]
	const uint8_t cmd[] = {
 8004c7e:	2315      	movs	r3, #21
 8004c80:	723b      	strb	r3, [r7, #8]
 8004c82:	79fb      	ldrb	r3, [r7, #7]
 8004c84:	727b      	strb	r3, [r7, #9]
 8004c86:	797b      	ldrb	r3, [r7, #5]
 8004c88:	72bb      	strb	r3, [r7, #10]
 8004c8a:	2375      	movs	r3, #117	; 0x75
 8004c8c:	72fb      	strb	r3, [r7, #11]
 8004c8e:	79bb      	ldrb	r3, [r7, #6]
 8004c90:	733b      	strb	r3, [r7, #12]
 8004c92:	793b      	ldrb	r3, [r7, #4]
 8004c94:	737b      	strb	r3, [r7, #13]
		x1, x2,
		OLED_CMD_SETROW,
		y1, y2,
	};

	Custom_OLED_Write_Command(cmd, sizeof(cmd));
 8004c96:	f107 0308 	add.w	r3, r7, #8
 8004c9a:	2106      	movs	r1, #6
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f7ff ff77 	bl	8004b90 <Custom_OLED_Write_Command>
}
 8004ca2:	bf00      	nop
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd90      	pop	{r4, r7, pc}

08004caa <Custom_OLED_Clear>:

void Custom_OLED_Clear() {
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b082      	sub	sp, #8
 8004cae:	af00      	add	r7, sp, #0
	uint16_t data = 0x0000;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	807b      	strh	r3, [r7, #2]

	Custom_OLED_Set_Window(0, 0, OLED_WIDTH - 1, OLED_HEIGHT - 1);
 8004cb4:	233f      	movs	r3, #63	; 0x3f
 8004cb6:	225f      	movs	r2, #95	; 0x5f
 8004cb8:	2100      	movs	r1, #0
 8004cba:	2000      	movs	r0, #0
 8004cbc:	f7ff ffd0 	bl	8004c60 <Custom_OLED_Set_Window>

    for (int i = 0; i < OLED_WIDTH * OLED_HEIGHT; i++) {
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	607b      	str	r3, [r7, #4]
 8004cc4:	e007      	b.n	8004cd6 <Custom_OLED_Clear+0x2c>
        Custom_OLED_Write_Data(&data, 1);
 8004cc6:	1cbb      	adds	r3, r7, #2
 8004cc8:	2101      	movs	r1, #1
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7ff ff8e 	bl	8004bec <Custom_OLED_Write_Data>
    for (int i = 0; i < OLED_WIDTH * OLED_HEIGHT; i++) {
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	607b      	str	r3, [r7, #4]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004cdc:	dbf3      	blt.n	8004cc6 <Custom_OLED_Clear+0x1c>
    }
}
 8004cde:	bf00      	nop
 8004ce0:	bf00      	nop
 8004ce2:	3708      	adds	r7, #8
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <Custom_OLED_Init>:

void Custom_OLED_Init() {
 8004ce8:	b5b0      	push	{r4, r5, r7, lr}
 8004cea:	b08a      	sub	sp, #40	; 0x28
 8004cec:	af00      	add	r7, sp, #0
	// SPI 
	LL_SPI_SetTransferDirection(OLED_SPI, LL_SPI_HALF_DUPLEX_TX);
 8004cee:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8004cf2:	480e      	ldr	r0, [pc, #56]	; (8004d2c <Custom_OLED_Init+0x44>)
 8004cf4:	f7ff fec4 	bl	8004a80 <LL_SPI_SetTransferDirection>
	LL_SPI_Enable(OLED_SPI);
 8004cf8:	480c      	ldr	r0, [pc, #48]	; (8004d2c <Custom_OLED_Init+0x44>)
 8004cfa:	f7ff feb1 	bl	8004a60 <LL_SPI_Enable>
	/*
	 *   SSD1331 OLED   .
	 *     , SSD1331  8 9       .
	 * https://github.com/adafruit/Adafruit-SSD1331-OLED-Driver-Library-for-Arduino
	 */
	const uint8_t init_cmd[] = {
 8004cfe:	4b0c      	ldr	r3, [pc, #48]	; (8004d30 <Custom_OLED_Init+0x48>)
 8004d00:	463c      	mov	r4, r7
 8004d02:	461d      	mov	r5, r3
 8004d04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d0c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004d10:	6020      	str	r0, [r4, #0]
 8004d12:	3404      	adds	r4, #4
 8004d14:	7021      	strb	r1, [r4, #0]
		OLED_CMD_CONTRASTB, 0x50,
		OLED_CMD_CONTRASTC, 0x7D,
		OLED_CMD_DISPLAYON
	};

	Custom_OLED_Write_Command(init_cmd, sizeof(init_cmd));
 8004d16:	463b      	mov	r3, r7
 8004d18:	2125      	movs	r1, #37	; 0x25
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7ff ff38 	bl	8004b90 <Custom_OLED_Write_Command>
	Custom_OLED_Clear();
 8004d20:	f7ff ffc3 	bl	8004caa <Custom_OLED_Clear>
}
 8004d24:	bf00      	nop
 8004d26:	3728      	adds	r7, #40	; 0x28
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bdb0      	pop	{r4, r5, r7, pc}
 8004d2c:	40003800 	.word	0x40003800
 8004d30:	0800a65c 	.word	0x0800a65c

08004d34 <Custom_OLED_Putchar>:

int Custom_OLED_Putchar(char c, uint16_t color, uint8_t x, uint8_t y, uint8_t size) {
 8004d34:	b590      	push	{r4, r7, lr}
 8004d36:	b089      	sub	sp, #36	; 0x24
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	4604      	mov	r4, r0
 8004d3c:	4608      	mov	r0, r1
 8004d3e:	4611      	mov	r1, r2
 8004d40:	461a      	mov	r2, r3
 8004d42:	4623      	mov	r3, r4
 8004d44:	71fb      	strb	r3, [r7, #7]
 8004d46:	4603      	mov	r3, r0
 8004d48:	80bb      	strh	r3, [r7, #4]
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	71bb      	strb	r3, [r7, #6]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	70fb      	strb	r3, [r7, #3]
	uint8_t xe = x + FONT_WIDTH * size - 1;
 8004d52:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004d56:	461a      	mov	r2, r3
 8004d58:	0092      	lsls	r2, r2, #2
 8004d5a:	4413      	add	r3, r2
 8004d5c:	b2da      	uxtb	r2, r3
 8004d5e:	79bb      	ldrb	r3, [r7, #6]
 8004d60:	4413      	add	r3, r2
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	3b01      	subs	r3, #1
 8004d66:	73fb      	strb	r3, [r7, #15]
	uint8_t ye = y + FONT_HEIGHT * size - 1;
 8004d68:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004d6c:	00db      	lsls	r3, r3, #3
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	78fb      	ldrb	r3, [r7, #3]
 8004d72:	4413      	add	r3, r2
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	3b01      	subs	r3, #1
 8004d78:	73bb      	strb	r3, [r7, #14]

	if (xe >= OLED_WIDTH || ye >= OLED_HEIGHT) {
 8004d7a:	7bfb      	ldrb	r3, [r7, #15]
 8004d7c:	2b5f      	cmp	r3, #95	; 0x5f
 8004d7e:	d802      	bhi.n	8004d86 <Custom_OLED_Putchar+0x52>
 8004d80:	7bbb      	ldrb	r3, [r7, #14]
 8004d82:	2b3f      	cmp	r3, #63	; 0x3f
 8004d84:	d902      	bls.n	8004d8c <Custom_OLED_Putchar+0x58>
		// OLED     .
		return -1;
 8004d86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d8a:	e06a      	b.n	8004e62 <Custom_OLED_Putchar+0x12e>
	}
	// OLED GDDRAM    (x, y)  (xe, ye) .
	Custom_OLED_Set_Window(x, y, xe, ye);
 8004d8c:	7bbb      	ldrb	r3, [r7, #14]
 8004d8e:	7bfa      	ldrb	r2, [r7, #15]
 8004d90:	78f9      	ldrb	r1, [r7, #3]
 8004d92:	79b8      	ldrb	r0, [r7, #6]
 8004d94:	f7ff ff64 	bl	8004c60 <Custom_OLED_Set_Window>

	const char *font = FONT[(int)c];
 8004d98:	79fa      	ldrb	r2, [r7, #7]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	4413      	add	r3, r2
 8004da0:	4a32      	ldr	r2, [pc, #200]	; (8004e6c <Custom_OLED_Putchar+0x138>)
 8004da2:	4413      	add	r3, r2
 8004da4:	60bb      	str	r3, [r7, #8]
	static uint16_t data[FONT_WIDTH * FONT_HEIGHT * 4];

	for (int i = 0; i < FONT_WIDTH; i++) {
 8004da6:	2300      	movs	r3, #0
 8004da8:	61fb      	str	r3, [r7, #28]
 8004daa:	e048      	b.n	8004e3e <Custom_OLED_Putchar+0x10a>
		for (int j = 0; j < FONT_HEIGHT; j++) {
 8004dac:	2300      	movs	r3, #0
 8004dae:	61bb      	str	r3, [r7, #24]
 8004db0:	e03f      	b.n	8004e32 <Custom_OLED_Putchar+0xfe>
			for(int x = 0; x < size; x++){
 8004db2:	2300      	movs	r3, #0
 8004db4:	617b      	str	r3, [r7, #20]
 8004db6:	e034      	b.n	8004e22 <Custom_OLED_Putchar+0xee>
				for(int y = 0; y < size; y++){
 8004db8:	2300      	movs	r3, #0
 8004dba:	613b      	str	r3, [r7, #16]
 8004dbc:	e029      	b.n	8004e12 <Custom_OLED_Putchar+0xde>
			    	data[FONT_HEIGHT * size * (i*size+ x) + j*size + y] = font[i] & (1 << j) ? color : 0x0000;
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	68ba      	ldr	r2, [r7, #8]
 8004dc2:	4413      	add	r3, r2
 8004dc4:	781b      	ldrb	r3, [r3, #0]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	fa42 f303 	asr.w	r3, r2, r3
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d001      	beq.n	8004dda <Custom_OLED_Putchar+0xa6>
 8004dd6:	88b8      	ldrh	r0, [r7, #4]
 8004dd8:	e000      	b.n	8004ddc <Custom_OLED_Putchar+0xa8>
 8004dda:	2000      	movs	r0, #0
 8004ddc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004de0:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8004de4:	69f9      	ldr	r1, [r7, #28]
 8004de6:	fb02 f101 	mul.w	r1, r2, r1
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	440a      	add	r2, r1
 8004dee:	fb02 f303 	mul.w	r3, r2, r3
 8004df2:	00da      	lsls	r2, r3, #3
 8004df4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004df8:	69b9      	ldr	r1, [r7, #24]
 8004dfa:	fb01 f303 	mul.w	r3, r1, r3
 8004dfe:	441a      	add	r2, r3
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	4413      	add	r3, r2
 8004e04:	4a1a      	ldr	r2, [pc, #104]	; (8004e70 <Custom_OLED_Putchar+0x13c>)
 8004e06:	4601      	mov	r1, r0
 8004e08:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for(int y = 0; y < size; y++){
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	3301      	adds	r3, #1
 8004e10:	613b      	str	r3, [r7, #16]
 8004e12:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	dbd0      	blt.n	8004dbe <Custom_OLED_Putchar+0x8a>
			for(int x = 0; x < size; x++){
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	617b      	str	r3, [r7, #20]
 8004e22:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	dbc5      	blt.n	8004db8 <Custom_OLED_Putchar+0x84>
		for (int j = 0; j < FONT_HEIGHT; j++) {
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	3301      	adds	r3, #1
 8004e30:	61bb      	str	r3, [r7, #24]
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	2b07      	cmp	r3, #7
 8004e36:	ddbc      	ble.n	8004db2 <Custom_OLED_Putchar+0x7e>
	for (int i = 0; i < FONT_WIDTH; i++) {
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	61fb      	str	r3, [r7, #28]
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	2b04      	cmp	r3, #4
 8004e42:	ddb3      	ble.n	8004dac <Custom_OLED_Putchar+0x78>
			    }
			}
		}
	}

	Custom_OLED_Write_Data(data, sizeof(data) / sizeof(uint16_t) / 4 * size * size);
 8004e44:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004e48:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8004e4c:	fb03 f202 	mul.w	r2, r3, r2
 8004e50:	4613      	mov	r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4413      	add	r3, r2
 8004e56:	00db      	lsls	r3, r3, #3
 8004e58:	4619      	mov	r1, r3
 8004e5a:	4805      	ldr	r0, [pc, #20]	; (8004e70 <Custom_OLED_Putchar+0x13c>)
 8004e5c:	f7ff fec6 	bl	8004bec <Custom_OLED_Write_Data>
	return 0;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3724      	adds	r7, #36	; 0x24
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd90      	pop	{r4, r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	0800ab8c 	.word	0x0800ab8c
 8004e70:	20001254 	.word	0x20001254

08004e74 <Custom_OLED_Printf>:

void Custom_OLED_Printf(const char *format, ...) {
 8004e74:	b40f      	push	{r0, r1, r2, r3}
 8004e76:	b590      	push	{r4, r7, lr}
 8004e78:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 8004e7c:	af02      	add	r7, sp, #8
	char buffer[OLED_BUFFER_SIZE];
	uint8_t posX = 0;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
	uint8_t posY = 0;
 8004e84:	2300      	movs	r3, #0
 8004e86:	f887 321e 	strb.w	r3, [r7, #542]	; 0x21e
	
	/*
	 * printf     vsprintf   buffer     .
	 */
	va_list args;
	va_start(args, format);
 8004e8a:	f507 720d 	add.w	r2, r7, #564	; 0x234
 8004e8e:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8004e92:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8004e96:	601a      	str	r2, [r3, #0]
	vsprintf(buffer, format, args);
 8004e98:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8004e9c:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8004ea0:	f107 0008 	add.w	r0, r7, #8
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	f8d7 1230 	ldr.w	r1, [r7, #560]	; 0x230
 8004eaa:	f003 fa11 	bl	80082d0 <vsiprintf>
	va_end(args);

	/*
	 * Pierre de Starlit(P. J. Kim) OLED     .
	 */
	int cursor = 0;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint16_t color = OLED_COLOR_WHITE;
 8004eb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004eb8:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
	uint8_t size = 1;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	f887 3215 	strb.w	r3, [r7, #533]	; 0x215

	while (buffer[cursor]) {
 8004ec2:	e226      	b.n	8005312 <Custom_OLED_Printf+0x49e>

		//     
		if (buffer[cursor] == '/') {
 8004ec4:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8004ec8:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 8004ecc:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8004ed0:	4413      	add	r3, r2
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	2b2f      	cmp	r3, #47	; 0x2f
 8004ed6:	f040 81f7 	bne.w	80052c8 <Custom_OLED_Printf+0x454>
			char nextChar = buffer[cursor + 1];
 8004eda:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8004ede:	3301      	adds	r3, #1
 8004ee0:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8004ee4:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8004ee8:	5cd3      	ldrb	r3, [r2, r3]
 8004eea:	f887 320b 	strb.w	r3, [r7, #523]	; 0x20b

			if (nextChar == '/') {
 8004eee:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 8004ef2:	2b2f      	cmp	r3, #47	; 0x2f
 8004ef4:	d105      	bne.n	8004f02 <Custom_OLED_Printf+0x8e>
				cursor += 1;
 8004ef6:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8004efa:	3301      	adds	r3, #1
 8004efc:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8004f00:	e1e2      	b.n	80052c8 <Custom_OLED_Printf+0x454>

			} else {
				switch (nextChar) {
 8004f02:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 8004f06:	3b23      	subs	r3, #35	; 0x23
 8004f08:	2b56      	cmp	r3, #86	; 0x56
 8004f0a:	f200 81d7 	bhi.w	80052bc <Custom_OLED_Printf+0x448>
 8004f0e:	a201      	add	r2, pc, #4	; (adr r2, 8004f14 <Custom_OLED_Printf+0xa0>)
 8004f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f14:	0800512d 	.word	0x0800512d
 8004f18:	080052bd 	.word	0x080052bd
 8004f1c:	080052bd 	.word	0x080052bd
 8004f20:	080052bd 	.word	0x080052bd
 8004f24:	080052bd 	.word	0x080052bd
 8004f28:	080052bd 	.word	0x080052bd
 8004f2c:	080052bd 	.word	0x080052bd
 8004f30:	080052bd 	.word	0x080052bd
 8004f34:	080052bd 	.word	0x080052bd
 8004f38:	080052bd 	.word	0x080052bd
 8004f3c:	080052bd 	.word	0x080052bd
 8004f40:	080052bd 	.word	0x080052bd
 8004f44:	080052bd 	.word	0x080052bd
 8004f48:	08005071 	.word	0x08005071
 8004f4c:	08005071 	.word	0x08005071
 8004f50:	08005071 	.word	0x08005071
 8004f54:	08005071 	.word	0x08005071
 8004f58:	08005071 	.word	0x08005071
 8004f5c:	08005071 	.word	0x08005071
 8004f60:	08005071 	.word	0x08005071
 8004f64:	080052bd 	.word	0x080052bd
 8004f68:	080052bd 	.word	0x080052bd
 8004f6c:	080052bd 	.word	0x080052bd
 8004f70:	080052bd 	.word	0x080052bd
 8004f74:	080052bd 	.word	0x080052bd
 8004f78:	080052bd 	.word	0x080052bd
 8004f7c:	080052bd 	.word	0x080052bd
 8004f80:	080052bd 	.word	0x080052bd
 8004f84:	080052bd 	.word	0x080052bd
 8004f88:	080052bd 	.word	0x080052bd
 8004f8c:	0800511d 	.word	0x0800511d
 8004f90:	080052bd 	.word	0x080052bd
 8004f94:	080052bd 	.word	0x080052bd
 8004f98:	080052bd 	.word	0x080052bd
 8004f9c:	080052bd 	.word	0x080052bd
 8004fa0:	080052bd 	.word	0x080052bd
 8004fa4:	080052bd 	.word	0x080052bd
 8004fa8:	080052bd 	.word	0x080052bd
 8004fac:	080052bd 	.word	0x080052bd
 8004fb0:	080052bd 	.word	0x080052bd
 8004fb4:	0800510b 	.word	0x0800510b
 8004fb8:	080052bd 	.word	0x080052bd
 8004fbc:	080052bd 	.word	0x080052bd
 8004fc0:	080052bd 	.word	0x080052bd
 8004fc4:	080052bd 	.word	0x080052bd
 8004fc8:	080052bd 	.word	0x080052bd
 8004fcc:	080052bd 	.word	0x080052bd
 8004fd0:	080052bd 	.word	0x080052bd
 8004fd4:	080052bd 	.word	0x080052bd
 8004fd8:	080052bd 	.word	0x080052bd
 8004fdc:	080052bd 	.word	0x080052bd
 8004fe0:	080052bd 	.word	0x080052bd
 8004fe4:	080052bd 	.word	0x080052bd
 8004fe8:	080052bd 	.word	0x080052bd
 8004fec:	080052bd 	.word	0x080052bd
 8004ff0:	080052bd 	.word	0x080052bd
 8004ff4:	080052bd 	.word	0x080052bd
 8004ff8:	080052bd 	.word	0x080052bd
 8004ffc:	080052bd 	.word	0x080052bd
 8005000:	080052bd 	.word	0x080052bd
 8005004:	080052bd 	.word	0x080052bd
 8005008:	080052bd 	.word	0x080052bd
 800500c:	08005125 	.word	0x08005125
 8005010:	080050a9 	.word	0x080050a9
 8005014:	080050bb 	.word	0x080050bb
 8005018:	080052bd 	.word	0x080052bd
 800501c:	080052bd 	.word	0x080052bd
 8005020:	080052bd 	.word	0x080052bd
 8005024:	0800509f 	.word	0x0800509f
 8005028:	080052bd 	.word	0x080052bd
 800502c:	080052bd 	.word	0x080052bd
 8005030:	080052bd 	.word	0x080052bd
 8005034:	08005115 	.word	0x08005115
 8005038:	080050d9 	.word	0x080050d9
 800503c:	080050c5 	.word	0x080050c5
 8005040:	080052bd 	.word	0x080052bd
 8005044:	080050cf 	.word	0x080050cf
 8005048:	08005101 	.word	0x08005101
 800504c:	080052bd 	.word	0x080052bd
 8005050:	08005095 	.word	0x08005095
 8005054:	080050ed 	.word	0x080050ed
 8005058:	080050e3 	.word	0x080050e3
 800505c:	080052bd 	.word	0x080052bd
 8005060:	080050f7 	.word	0x080050f7
 8005064:	0800508b 	.word	0x0800508b
 8005068:	080052bd 	.word	0x080052bd
 800506c:	080050b1 	.word	0x080050b1
				//      
				case '0': case '1': case '2': case '3': case '4': case '5': case '6':
					posX = 0;
 8005070:	2300      	movs	r3, #0
 8005072:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
					posY = (FONT_HEIGHT + 1) * (nextChar - '0'); // FONT_HEIGHT + 1  ,       .
 8005076:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 800507a:	3b30      	subs	r3, #48	; 0x30
 800507c:	b2db      	uxtb	r3, r3
 800507e:	461a      	mov	r2, r3
 8005080:	00d2      	lsls	r2, r2, #3
 8005082:	4413      	add	r3, r2
 8005084:	f887 321e 	strb.w	r3, [r7, #542]	; 0x21e
					break;
 8005088:	e118      	b.n	80052bc <Custom_OLED_Printf+0x448>
				//    
				case 'w': color = OLED_COLOR_WHITE;   break;
 800508a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800508e:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005092:	e113      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'r': color = OLED_COLOR_RED;     break;
 8005094:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8005098:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 800509c:	e10e      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'g': color = OLED_COLOR_GREEN;   break;
 800509e:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80050a2:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80050a6:	e109      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'b': color = OLED_COLOR_BLUE;    break;
 80050a8:	231f      	movs	r3, #31
 80050aa:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80050ae:	e105      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'y': color = OLED_COLOR_YELLOW;  break;
 80050b0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80050b4:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80050b8:	e100      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'c': color = OLED_COLOR_CYAN;    break;
 80050ba:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80050be:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80050c2:	e0fb      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'm': color = OLED_COLOR_MAGENTA; break;
 80050c4:	f64f 031f 	movw	r3, #63519	; 0xf81f
 80050c8:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80050cc:	e0f6      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'o': color = OLED_COLOR_ORANGE;  break;
 80050ce:	f64f 33e0 	movw	r3, #64480	; 0xfbe0
 80050d2:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80050d6:	e0f1      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'l': color = OLED_COLOR_LIME;    break;
 80050d8:	f647 73e0 	movw	r3, #32736	; 0x7fe0
 80050dc:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80050e0:	e0ec      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 't': color = OLED_COLOR_MINT;    break;
 80050e2:	f240 73ef 	movw	r3, #2031	; 0x7ef
 80050e6:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80050ea:	e0e7      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 's': color = OLED_COLOR_SEA;     break;
 80050ec:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80050f0:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80050f4:	e0e2      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'v': color = OLED_COLOR_VIOLET;  break;
 80050f6:	f647 031f 	movw	r3, #30751	; 0x781f
 80050fa:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80050fe:	e0dd      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'p': color = OLED_COLOR_ROSE;    break;
 8005100:	f64f 030f 	movw	r3, #63503	; 0xf80f
 8005104:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005108:	e0d8      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'K': color = OLED_COLOR_GRAY;    break;
 800510a:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800510e:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005112:	e0d3      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'k': color = OLED_COLOR_BLACK;   break;
 8005114:	2300      	movs	r3, #0
 8005116:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 800511a:	e0cf      	b.n	80052bc <Custom_OLED_Printf+0x448>
				// TODO:    
				case 'A': size = 2;                   break;
 800511c:	2302      	movs	r3, #2
 800511e:	f887 3215 	strb.w	r3, [r7, #533]	; 0x215
 8005122:	e0cb      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case 'a': size = 1;                   break;
 8005124:	2301      	movs	r3, #1
 8005126:	f887 3215 	strb.w	r3, [r7, #533]	; 0x215
 800512a:	e0c7      	b.n	80052bc <Custom_OLED_Printf+0x448>
				case '#':
                    {
                        uint32_t colordata = 0;
 800512c:	2300      	movs	r3, #0
 800512e:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                        for(uint32_t i = 0; i < 6; i++){
 8005132:	2300      	movs	r3, #0
 8005134:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8005138:	e099      	b.n	800526e <Custom_OLED_Printf+0x3fa>
                            if(buffer[cursor + i + 2] >= 'A' && buffer[cursor + i + 2] <= 'F'){
 800513a:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 800513e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005142:	4413      	add	r3, r2
 8005144:	3302      	adds	r3, #2
 8005146:	f507 7208 	add.w	r2, r7, #544	; 0x220
 800514a:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 800514e:	5cd3      	ldrb	r3, [r2, r3]
 8005150:	2b40      	cmp	r3, #64	; 0x40
 8005152:	d924      	bls.n	800519e <Custom_OLED_Printf+0x32a>
 8005154:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8005158:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800515c:	4413      	add	r3, r2
 800515e:	3302      	adds	r3, #2
 8005160:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005164:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8005168:	5cd3      	ldrb	r3, [r2, r3]
 800516a:	2b46      	cmp	r3, #70	; 0x46
 800516c:	d817      	bhi.n	800519e <Custom_OLED_Printf+0x32a>
                            	colordata *= 16;
 800516e:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005172:	011b      	lsls	r3, r3, #4
 8005174:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                            	colordata += buffer[cursor + i + 2] - 'A' + 10;
 8005178:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 800517c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005180:	4413      	add	r3, r2
 8005182:	3302      	adds	r3, #2
 8005184:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005188:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 800518c:	5cd3      	ldrb	r3, [r2, r3]
 800518e:	461a      	mov	r2, r3
 8005190:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005194:	4413      	add	r3, r2
 8005196:	3b37      	subs	r3, #55	; 0x37
 8005198:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 800519c:	e062      	b.n	8005264 <Custom_OLED_Printf+0x3f0>
                            }
                            else if(buffer[cursor + i + 2] >= 'a' && buffer[cursor + i + 2] <= 'f'){
 800519e:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80051a2:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80051a6:	4413      	add	r3, r2
 80051a8:	3302      	adds	r3, #2
 80051aa:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80051ae:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80051b2:	5cd3      	ldrb	r3, [r2, r3]
 80051b4:	2b60      	cmp	r3, #96	; 0x60
 80051b6:	d924      	bls.n	8005202 <Custom_OLED_Printf+0x38e>
 80051b8:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80051bc:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80051c0:	4413      	add	r3, r2
 80051c2:	3302      	adds	r3, #2
 80051c4:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80051c8:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80051cc:	5cd3      	ldrb	r3, [r2, r3]
 80051ce:	2b66      	cmp	r3, #102	; 0x66
 80051d0:	d817      	bhi.n	8005202 <Custom_OLED_Printf+0x38e>
                            	colordata *= 16;
 80051d2:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80051d6:	011b      	lsls	r3, r3, #4
 80051d8:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                            	colordata += buffer[cursor + i + 2] - 'a' + 10;
 80051dc:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80051e0:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80051e4:	4413      	add	r3, r2
 80051e6:	3302      	adds	r3, #2
 80051e8:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80051ec:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80051f0:	5cd3      	ldrb	r3, [r2, r3]
 80051f2:	461a      	mov	r2, r3
 80051f4:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80051f8:	4413      	add	r3, r2
 80051fa:	3b57      	subs	r3, #87	; 0x57
 80051fc:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8005200:	e030      	b.n	8005264 <Custom_OLED_Printf+0x3f0>
                            }
                            else if(buffer[cursor + i + 2] >= '0' && buffer[cursor + i + 2] <= '9'){
 8005202:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8005206:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800520a:	4413      	add	r3, r2
 800520c:	3302      	adds	r3, #2
 800520e:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005212:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8005216:	5cd3      	ldrb	r3, [r2, r3]
 8005218:	2b2f      	cmp	r3, #47	; 0x2f
 800521a:	d923      	bls.n	8005264 <Custom_OLED_Printf+0x3f0>
 800521c:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8005220:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005224:	4413      	add	r3, r2
 8005226:	3302      	adds	r3, #2
 8005228:	f507 7208 	add.w	r2, r7, #544	; 0x220
 800522c:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8005230:	5cd3      	ldrb	r3, [r2, r3]
 8005232:	2b39      	cmp	r3, #57	; 0x39
 8005234:	d816      	bhi.n	8005264 <Custom_OLED_Printf+0x3f0>
                            	colordata *= 16;
 8005236:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800523a:	011b      	lsls	r3, r3, #4
 800523c:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                            	colordata += buffer[cursor + i + 2] - '0';
 8005240:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8005244:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005248:	4413      	add	r3, r2
 800524a:	3302      	adds	r3, #2
 800524c:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005250:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8005254:	5cd3      	ldrb	r3, [r2, r3]
 8005256:	461a      	mov	r2, r3
 8005258:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800525c:	4413      	add	r3, r2
 800525e:	3b30      	subs	r3, #48	; 0x30
 8005260:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                        for(uint32_t i = 0; i < 6; i++){
 8005264:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005268:	3301      	adds	r3, #1
 800526a:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 800526e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005272:	2b05      	cmp	r3, #5
 8005274:	f67f af61 	bls.w	800513a <Custom_OLED_Printf+0x2c6>
                            }
                        }
                        color = ((colordata >> 8) & 0xF800) | ((colordata >> 5) & 0x07F0) | ((colordata >> 3) & 0x001F);
 8005278:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800527c:	0a1b      	lsrs	r3, r3, #8
 800527e:	b29b      	uxth	r3, r3
 8005280:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005284:	f023 0307 	bic.w	r3, r3, #7
 8005288:	b29a      	uxth	r2, r3
 800528a:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800528e:	095b      	lsrs	r3, r3, #5
 8005290:	b29b      	uxth	r3, r3
 8005292:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005296:	b29b      	uxth	r3, r3
 8005298:	4313      	orrs	r3, r2
 800529a:	b29a      	uxth	r2, r3
 800529c:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80052a0:	08db      	lsrs	r3, r3, #3
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	f003 031f 	and.w	r3, r3, #31
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	4313      	orrs	r3, r2
 80052ac:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216

                    }
                cursor += 6;
 80052b0:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80052b4:	3306      	adds	r3, #6
 80052b6:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
                break;
 80052ba:	bf00      	nop
				}

				cursor += 2;
 80052bc:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80052c0:	3302      	adds	r3, #2
 80052c2:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
				continue;
 80052c6:	e024      	b.n	8005312 <Custom_OLED_Printf+0x49e>
			}
		}

		Custom_OLED_Putchar(buffer[cursor], color, posX, posY, size); //   .
 80052c8:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80052cc:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 80052d0:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80052d4:	4413      	add	r3, r2
 80052d6:	7818      	ldrb	r0, [r3, #0]
 80052d8:	f897 421e 	ldrb.w	r4, [r7, #542]	; 0x21e
 80052dc:	f897 221f 	ldrb.w	r2, [r7, #543]	; 0x21f
 80052e0:	f8b7 1216 	ldrh.w	r1, [r7, #534]	; 0x216
 80052e4:	f897 3215 	ldrb.w	r3, [r7, #533]	; 0x215
 80052e8:	9300      	str	r3, [sp, #0]
 80052ea:	4623      	mov	r3, r4
 80052ec:	f7ff fd22 	bl	8004d34 <Custom_OLED_Putchar>
		posX += (FONT_WIDTH + 1) * size; // FONT_WIDTH + 1  ,       .
 80052f0:	f897 3215 	ldrb.w	r3, [r7, #533]	; 0x215
 80052f4:	461a      	mov	r2, r3
 80052f6:	0052      	lsls	r2, r2, #1
 80052f8:	4413      	add	r3, r2
 80052fa:	005b      	lsls	r3, r3, #1
 80052fc:	b2da      	uxtb	r2, r3
 80052fe:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 8005302:	4413      	add	r3, r2
 8005304:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
		cursor++;
 8005308:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800530c:	3301      	adds	r3, #1
 800530e:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	while (buffer[cursor]) {
 8005312:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8005316:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 800531a:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800531e:	4413      	add	r3, r2
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	f47f adce 	bne.w	8004ec4 <Custom_OLED_Printf+0x50>
	}
}
 8005328:	bf00      	nop
 800532a:	bf00      	nop
 800532c:	f507 7709 	add.w	r7, r7, #548	; 0x224
 8005330:	46bd      	mov	sp, r7
 8005332:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005336:	b004      	add	sp, #16
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop

0800533c <LL_GPIO_ReadInputPort>:
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->IDR));
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	691b      	ldr	r3, [r3, #16]
}
 8005348:	4618      	mov	r0, r3
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr

08005354 <Custom_Delay_Get_SysTick>:
}

/**
 * @brief SysTick     .
 */
__STATIC_INLINE uint32_t Custom_Delay_Get_SysTick() {
 8005354:	b480      	push	{r7}
 8005356:	af00      	add	r7, sp, #0
	return uwTick;
 8005358:	4b03      	ldr	r3, [pc, #12]	; (8005368 <Custom_Delay_Get_SysTick+0x14>)
 800535a:	681b      	ldr	r3, [r3, #0]
}
 800535c:	4618      	mov	r0, r3
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
 8005366:	bf00      	nop
 8005368:	20000230 	.word	0x20000230

0800536c <Custom_Switch_Init_ButtonState>:
	uint32_t prevTick;
	uint8_t state;
} ButtonState_t;

static void Custom_Switch_Init_ButtonState(ButtonState_t *State,
		GPIO_TypeDef *GPIOx, uint32_t PinMask) {
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
	State->port = GPIOx;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	68ba      	ldr	r2, [r7, #8]
 800537c:	601a      	str	r2, [r3, #0]
	State->pinMask = PinMask;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	605a      	str	r2, [r3, #4]
	State->timer = 0;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	609a      	str	r2, [r3, #8]
	State->prevTick = Custom_Delay_Get_SysTick();
 800538a:	f7ff ffe3 	bl	8005354 <Custom_Delay_Get_SysTick>
 800538e:	4602      	mov	r2, r0
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	60da      	str	r2, [r3, #12]
	State->state = LONG_OFF;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2201      	movs	r2, #1
 8005398:	741a      	strb	r2, [r3, #16]
}
 800539a:	bf00      	nop
 800539c:	3710      	adds	r7, #16
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
	...

080053a4 <Custom_Switch_State_Machine>:

static uint8_t Custom_Switch_State_Machine(ButtonState_t *State) {
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
	 *   State        state machine .
	 *  1ms    OLED          
	 * 1ms         .
	 *                  .
	 */
	bool currentPushed = !(LL_GPIO_ReadInputPort(State->port) & State->pinMask);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4618      	mov	r0, r3
 80053b2:	f7ff ffc3 	bl	800533c <LL_GPIO_ReadInputPort>
 80053b6:	4602      	mov	r2, r0
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	4013      	ands	r3, r2
 80053be:	2b00      	cmp	r3, #0
 80053c0:	bf0c      	ite	eq
 80053c2:	2301      	moveq	r3, #1
 80053c4:	2300      	movne	r3, #0
 80053c6:	73bb      	strb	r3, [r7, #14]
	bool pushEvent = false;
 80053c8:	2300      	movs	r3, #0
 80053ca:	73fb      	strb	r3, [r7, #15]

	uint32_t currTick = Custom_Delay_Get_SysTick();
 80053cc:	f7ff ffc2 	bl	8005354 <Custom_Delay_Get_SysTick>
 80053d0:	60b8      	str	r0, [r7, #8]

	switch (State->state) {
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	7c1b      	ldrb	r3, [r3, #16]
 80053d6:	3b01      	subs	r3, #1
 80053d8:	2b07      	cmp	r3, #7
 80053da:	d873      	bhi.n	80054c4 <Custom_Switch_State_Machine+0x120>
 80053dc:	a201      	add	r2, pc, #4	; (adr r2, 80053e4 <Custom_Switch_State_Machine+0x40>)
 80053de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e2:	bf00      	nop
 80053e4:	08005405 	.word	0x08005405
 80053e8:	08005419 	.word	0x08005419
 80053ec:	080054c5 	.word	0x080054c5
 80053f0:	0800544f 	.word	0x0800544f
 80053f4:	080054c5 	.word	0x080054c5
 80053f8:	080054c5 	.word	0x080054c5
 80053fc:	080054c5 	.word	0x080054c5
 8005400:	08005499 	.word	0x08005499

		case LONG_OFF:
			if (currentPushed) {
 8005404:	7bbb      	ldrb	r3, [r7, #14]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d05b      	beq.n	80054c2 <Custom_Switch_State_Machine+0x11e>
				State->state = SHORT_ON;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2202      	movs	r2, #2
 800540e:	741a      	strb	r2, [r3, #16]
				State->timer = TIME_SHROT;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2250      	movs	r2, #80	; 0x50
 8005414:	609a      	str	r2, [r3, #8]
			}
			break;
 8005416:	e054      	b.n	80054c2 <Custom_Switch_State_Machine+0x11e>

		case SHORT_ON:
			if (State->timer <= currTick - State->prevTick) {
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	68b9      	ldr	r1, [r7, #8]
 8005422:	1acb      	subs	r3, r1, r3
 8005424:	429a      	cmp	r2, r3
 8005426:	d808      	bhi.n	800543a <Custom_Switch_State_Machine+0x96>
				pushEvent = true;
 8005428:	2301      	movs	r3, #1
 800542a:	73fb      	strb	r3, [r7, #15]
				State->state = LONG_ON;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2204      	movs	r2, #4
 8005430:	741a      	strb	r2, [r3, #16]
				State->timer = TIME_LONG;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005438:	609a      	str	r2, [r3, #8]
			}
			State->timer -= currTick - State->prevTick;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	689a      	ldr	r2, [r3, #8]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	68d9      	ldr	r1, [r3, #12]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	1acb      	subs	r3, r1, r3
 8005446:	441a      	add	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	609a      	str	r2, [r3, #8]
			break;
 800544c:	e03a      	b.n	80054c4 <Custom_Switch_State_Machine+0x120>

		case LONG_ON:
			if (!currentPushed) {
 800544e:	7bbb      	ldrb	r3, [r7, #14]
 8005450:	f083 0301 	eor.w	r3, r3, #1
 8005454:	b2db      	uxtb	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d006      	beq.n	8005468 <Custom_Switch_State_Machine+0xc4>
				State->state = SHORT_OFF;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2208      	movs	r2, #8
 800545e:	741a      	strb	r2, [r3, #16]
				State->timer = TIME_SHROT;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2250      	movs	r2, #80	; 0x50
 8005464:	609a      	str	r2, [r3, #8]
				break;
 8005466:	e02d      	b.n	80054c4 <Custom_Switch_State_Machine+0x120>
			}
			if (State->timer <= currTick - State->prevTick) {
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	689a      	ldr	r2, [r3, #8]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	68b9      	ldr	r1, [r7, #8]
 8005472:	1acb      	subs	r3, r1, r3
 8005474:	429a      	cmp	r2, r3
 8005476:	d805      	bhi.n	8005484 <Custom_Switch_State_Machine+0xe0>
				pushEvent = true;
 8005478:	2301      	movs	r3, #1
 800547a:	73fb      	strb	r3, [r7, #15]
				State->timer = TIME_LONG;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005482:	609a      	str	r2, [r3, #8]
			}
			State->timer -= currTick - State->prevTick;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	689a      	ldr	r2, [r3, #8]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	68d9      	ldr	r1, [r3, #12]
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	1acb      	subs	r3, r1, r3
 8005490:	441a      	add	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	609a      	str	r2, [r3, #8]
			break;
 8005496:	e015      	b.n	80054c4 <Custom_Switch_State_Machine+0x120>

		case SHORT_OFF:
			if (State->timer <= currTick - State->prevTick) {
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	689a      	ldr	r2, [r3, #8]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	68b9      	ldr	r1, [r7, #8]
 80054a2:	1acb      	subs	r3, r1, r3
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d802      	bhi.n	80054ae <Custom_Switch_State_Machine+0x10a>
				State->state = LONG_OFF;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	741a      	strb	r2, [r3, #16]
			}
			State->timer -= currTick - State->prevTick;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	689a      	ldr	r2, [r3, #8]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	68d9      	ldr	r1, [r3, #12]
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	1acb      	subs	r3, r1, r3
 80054ba:	441a      	add	r2, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	609a      	str	r2, [r3, #8]
			break;
 80054c0:	e000      	b.n	80054c4 <Custom_Switch_State_Machine+0x120>
			break;
 80054c2:	bf00      	nop
	}

	//          prevTick .
	State->prevTick = currTick;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	68ba      	ldr	r2, [r7, #8]
 80054c8:	60da      	str	r2, [r3, #12]

	return pushEvent;
 80054ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <Custom_Switch_Read>:

uint8_t Custom_Switch_Read(void) {
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
	 *  C       .      .
	 *       if     .         .
	 */
	static bool isInitialized = false;
	static ButtonState_t sw1, sw2, sw3;
	if (!isInitialized) {
 80054da:	4b59      	ldr	r3, [pc, #356]	; (8005640 <Custom_Switch_Read+0x16c>)
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	f083 0301 	eor.w	r3, r3, #1
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d014      	beq.n	8005512 <Custom_Switch_Read+0x3e>
		isInitialized = true;
 80054e8:	4b55      	ldr	r3, [pc, #340]	; (8005640 <Custom_Switch_Read+0x16c>)
 80054ea:	2201      	movs	r2, #1
 80054ec:	701a      	strb	r2, [r3, #0]
		Custom_Switch_Init_ButtonState(&sw1, SW1_PORT, SW1_PIN);
 80054ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80054f2:	4954      	ldr	r1, [pc, #336]	; (8005644 <Custom_Switch_Read+0x170>)
 80054f4:	4854      	ldr	r0, [pc, #336]	; (8005648 <Custom_Switch_Read+0x174>)
 80054f6:	f7ff ff39 	bl	800536c <Custom_Switch_Init_ButtonState>
		Custom_Switch_Init_ButtonState(&sw2, SW2_PORT, SW2_PIN);
 80054fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80054fe:	4951      	ldr	r1, [pc, #324]	; (8005644 <Custom_Switch_Read+0x170>)
 8005500:	4852      	ldr	r0, [pc, #328]	; (800564c <Custom_Switch_Read+0x178>)
 8005502:	f7ff ff33 	bl	800536c <Custom_Switch_Init_ButtonState>
		Custom_Switch_Init_ButtonState(&sw3, SW3_PORT, SW3_PIN);
 8005506:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800550a:	494e      	ldr	r1, [pc, #312]	; (8005644 <Custom_Switch_Read+0x170>)
 800550c:	4850      	ldr	r0, [pc, #320]	; (8005650 <Custom_Switch_Read+0x17c>)
 800550e:	f7ff ff2d 	bl	800536c <Custom_Switch_Init_ButtonState>
	}

	uint8_t sw1PushEvent = Custom_Switch_State_Machine(&sw1);
 8005512:	484d      	ldr	r0, [pc, #308]	; (8005648 <Custom_Switch_Read+0x174>)
 8005514:	f7ff ff46 	bl	80053a4 <Custom_Switch_State_Machine>
 8005518:	4603      	mov	r3, r0
 800551a:	71fb      	strb	r3, [r7, #7]
	uint8_t sw2PushEvent = Custom_Switch_State_Machine(&sw2);
 800551c:	484b      	ldr	r0, [pc, #300]	; (800564c <Custom_Switch_Read+0x178>)
 800551e:	f7ff ff41 	bl	80053a4 <Custom_Switch_State_Machine>
 8005522:	4603      	mov	r3, r0
 8005524:	71bb      	strb	r3, [r7, #6]
	uint8_t sw3PushEvent = Custom_Switch_State_Machine(&sw3);
 8005526:	484a      	ldr	r0, [pc, #296]	; (8005650 <Custom_Switch_Read+0x17c>)
 8005528:	f7ff ff3c 	bl	80053a4 <Custom_Switch_State_Machine>
 800552c:	4603      	mov	r3, r0
 800552e:	717b      	strb	r3, [r7, #5]

	/*
	 *       ,        Short-On        .
	 */
	if(sw1PushEvent) {
 8005530:	79fb      	ldrb	r3, [r7, #7]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d020      	beq.n	8005578 <Custom_Switch_Read+0xa4>
		if (sw2.state & SHORT_ON){
 8005536:	4b45      	ldr	r3, [pc, #276]	; (800564c <Custom_Switch_Read+0x178>)
 8005538:	7c1b      	ldrb	r3, [r3, #16]
 800553a:	f003 0302 	and.w	r3, r3, #2
 800553e:	2b00      	cmp	r3, #0
 8005540:	d009      	beq.n	8005556 <Custom_Switch_Read+0x82>
			sw2PushEvent = true;
 8005542:	2301      	movs	r3, #1
 8005544:	71bb      	strb	r3, [r7, #6]
			sw2.state = sw1.state;
 8005546:	4b40      	ldr	r3, [pc, #256]	; (8005648 <Custom_Switch_Read+0x174>)
 8005548:	7c1a      	ldrb	r2, [r3, #16]
 800554a:	4b40      	ldr	r3, [pc, #256]	; (800564c <Custom_Switch_Read+0x178>)
 800554c:	741a      	strb	r2, [r3, #16]
			sw2.timer = sw1.timer;
 800554e:	4b3e      	ldr	r3, [pc, #248]	; (8005648 <Custom_Switch_Read+0x174>)
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	4a3e      	ldr	r2, [pc, #248]	; (800564c <Custom_Switch_Read+0x178>)
 8005554:	6093      	str	r3, [r2, #8]
		}
		if (sw3.state & SHORT_ON) {
 8005556:	4b3e      	ldr	r3, [pc, #248]	; (8005650 <Custom_Switch_Read+0x17c>)
 8005558:	7c1b      	ldrb	r3, [r3, #16]
 800555a:	f003 0302 	and.w	r3, r3, #2
 800555e:	2b00      	cmp	r3, #0
 8005560:	d051      	beq.n	8005606 <Custom_Switch_Read+0x132>
			sw3PushEvent = true;
 8005562:	2301      	movs	r3, #1
 8005564:	717b      	strb	r3, [r7, #5]
			sw3.state = sw1.state;
 8005566:	4b38      	ldr	r3, [pc, #224]	; (8005648 <Custom_Switch_Read+0x174>)
 8005568:	7c1a      	ldrb	r2, [r3, #16]
 800556a:	4b39      	ldr	r3, [pc, #228]	; (8005650 <Custom_Switch_Read+0x17c>)
 800556c:	741a      	strb	r2, [r3, #16]
			sw3.timer = sw1.timer;
 800556e:	4b36      	ldr	r3, [pc, #216]	; (8005648 <Custom_Switch_Read+0x174>)
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	4a37      	ldr	r2, [pc, #220]	; (8005650 <Custom_Switch_Read+0x17c>)
 8005574:	6093      	str	r3, [r2, #8]
 8005576:	e046      	b.n	8005606 <Custom_Switch_Read+0x132>
		}
	}
	else if(sw2PushEvent) {
 8005578:	79bb      	ldrb	r3, [r7, #6]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d020      	beq.n	80055c0 <Custom_Switch_Read+0xec>
		if (sw1.state & SHORT_ON){
 800557e:	4b32      	ldr	r3, [pc, #200]	; (8005648 <Custom_Switch_Read+0x174>)
 8005580:	7c1b      	ldrb	r3, [r3, #16]
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d009      	beq.n	800559e <Custom_Switch_Read+0xca>
			sw1PushEvent = true;
 800558a:	2301      	movs	r3, #1
 800558c:	71fb      	strb	r3, [r7, #7]
			sw1.state = sw2.state;
 800558e:	4b2f      	ldr	r3, [pc, #188]	; (800564c <Custom_Switch_Read+0x178>)
 8005590:	7c1a      	ldrb	r2, [r3, #16]
 8005592:	4b2d      	ldr	r3, [pc, #180]	; (8005648 <Custom_Switch_Read+0x174>)
 8005594:	741a      	strb	r2, [r3, #16]
			sw1.timer = sw2.timer;
 8005596:	4b2d      	ldr	r3, [pc, #180]	; (800564c <Custom_Switch_Read+0x178>)
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	4a2b      	ldr	r2, [pc, #172]	; (8005648 <Custom_Switch_Read+0x174>)
 800559c:	6093      	str	r3, [r2, #8]
		}
		if (sw3.state & SHORT_ON) {
 800559e:	4b2c      	ldr	r3, [pc, #176]	; (8005650 <Custom_Switch_Read+0x17c>)
 80055a0:	7c1b      	ldrb	r3, [r3, #16]
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d02d      	beq.n	8005606 <Custom_Switch_Read+0x132>
			sw3PushEvent = true;
 80055aa:	2301      	movs	r3, #1
 80055ac:	717b      	strb	r3, [r7, #5]
			sw3.state = sw2.state;
 80055ae:	4b27      	ldr	r3, [pc, #156]	; (800564c <Custom_Switch_Read+0x178>)
 80055b0:	7c1a      	ldrb	r2, [r3, #16]
 80055b2:	4b27      	ldr	r3, [pc, #156]	; (8005650 <Custom_Switch_Read+0x17c>)
 80055b4:	741a      	strb	r2, [r3, #16]
			sw3.timer = sw2.timer;
 80055b6:	4b25      	ldr	r3, [pc, #148]	; (800564c <Custom_Switch_Read+0x178>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	4a25      	ldr	r2, [pc, #148]	; (8005650 <Custom_Switch_Read+0x17c>)
 80055bc:	6093      	str	r3, [r2, #8]
 80055be:	e022      	b.n	8005606 <Custom_Switch_Read+0x132>
		}
	}
	else if(sw3PushEvent) {
 80055c0:	797b      	ldrb	r3, [r7, #5]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d01f      	beq.n	8005606 <Custom_Switch_Read+0x132>
		if (sw1.state & SHORT_ON){
 80055c6:	4b20      	ldr	r3, [pc, #128]	; (8005648 <Custom_Switch_Read+0x174>)
 80055c8:	7c1b      	ldrb	r3, [r3, #16]
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d009      	beq.n	80055e6 <Custom_Switch_Read+0x112>
			sw1PushEvent = true;
 80055d2:	2301      	movs	r3, #1
 80055d4:	71fb      	strb	r3, [r7, #7]
			sw1.state = sw3.state;
 80055d6:	4b1e      	ldr	r3, [pc, #120]	; (8005650 <Custom_Switch_Read+0x17c>)
 80055d8:	7c1a      	ldrb	r2, [r3, #16]
 80055da:	4b1b      	ldr	r3, [pc, #108]	; (8005648 <Custom_Switch_Read+0x174>)
 80055dc:	741a      	strb	r2, [r3, #16]
			sw1.timer = sw3.timer;
 80055de:	4b1c      	ldr	r3, [pc, #112]	; (8005650 <Custom_Switch_Read+0x17c>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	4a19      	ldr	r2, [pc, #100]	; (8005648 <Custom_Switch_Read+0x174>)
 80055e4:	6093      	str	r3, [r2, #8]
		}
		if (sw2.state & SHORT_ON) {
 80055e6:	4b19      	ldr	r3, [pc, #100]	; (800564c <Custom_Switch_Read+0x178>)
 80055e8:	7c1b      	ldrb	r3, [r3, #16]
 80055ea:	f003 0302 	and.w	r3, r3, #2
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d009      	beq.n	8005606 <Custom_Switch_Read+0x132>
			sw2PushEvent = true;
 80055f2:	2301      	movs	r3, #1
 80055f4:	71bb      	strb	r3, [r7, #6]
			sw2.state = sw3.state;
 80055f6:	4b16      	ldr	r3, [pc, #88]	; (8005650 <Custom_Switch_Read+0x17c>)
 80055f8:	7c1a      	ldrb	r2, [r3, #16]
 80055fa:	4b14      	ldr	r3, [pc, #80]	; (800564c <Custom_Switch_Read+0x178>)
 80055fc:	741a      	strb	r2, [r3, #16]
			sw2.timer = sw3.timer;
 80055fe:	4b14      	ldr	r3, [pc, #80]	; (8005650 <Custom_Switch_Read+0x17c>)
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	4a12      	ldr	r2, [pc, #72]	; (800564c <Custom_Switch_Read+0x178>)
 8005604:	6093      	str	r3, [r2, #8]
		}
	}


	uint8_t buttonPushEvent = 0;
 8005606:	2300      	movs	r3, #0
 8005608:	713b      	strb	r3, [r7, #4]
	if (sw1PushEvent) buttonPushEvent |= CUSTOM_SW_1;
 800560a:	79fb      	ldrb	r3, [r7, #7]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d003      	beq.n	8005618 <Custom_Switch_Read+0x144>
 8005610:	793b      	ldrb	r3, [r7, #4]
 8005612:	f043 0301 	orr.w	r3, r3, #1
 8005616:	713b      	strb	r3, [r7, #4]
	if (sw2PushEvent) buttonPushEvent |= CUSTOM_SW_2;
 8005618:	79bb      	ldrb	r3, [r7, #6]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d003      	beq.n	8005626 <Custom_Switch_Read+0x152>
 800561e:	793b      	ldrb	r3, [r7, #4]
 8005620:	f043 0302 	orr.w	r3, r3, #2
 8005624:	713b      	strb	r3, [r7, #4]
	if (sw3PushEvent) buttonPushEvent |= CUSTOM_SW_3;
 8005626:	797b      	ldrb	r3, [r7, #5]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d003      	beq.n	8005634 <Custom_Switch_Read+0x160>
 800562c:	793b      	ldrb	r3, [r7, #4]
 800562e:	f043 0304 	orr.w	r3, r3, #4
 8005632:	713b      	strb	r3, [r7, #4]

	return buttonPushEvent;
 8005634:	793b      	ldrb	r3, [r7, #4]
}
 8005636:	4618      	mov	r0, r3
 8005638:	3708      	adds	r7, #8
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	20001394 	.word	0x20001394
 8005644:	40020800 	.word	0x40020800
 8005648:	20001398 	.word	0x20001398
 800564c:	200013ac 	.word	0x200013ac
 8005650:	200013c0 	.word	0x200013c0

08005654 <Pre_Drive_Setting>:




//    
void Pre_Drive_Setting() {
 8005654:	b580      	push	{r7, lr}
 8005656:	af00      	add	r7, sp, #0

	if (optimizeLevel >= OPTIMIZE_LEVEL_STRAIGHT) {
 8005658:	4b05      	ldr	r3, [pc, #20]	; (8005670 <Pre_Drive_Setting+0x1c>)
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d001      	beq.n	8005664 <Pre_Drive_Setting+0x10>
		Pre_Drive_Var_Adjust_Second_Drive();
 8005660:	f000 f836 	bl	80056d0 <Pre_Drive_Var_Adjust_Second_Drive>
	}

	if (optimizeLevel >= OPTIMIZE_LEVEL_NONE) {
		Pre_Drive_Var_Adjust_First_Drive();
 8005664:	f000 f806 	bl	8005674 <Pre_Drive_Var_Adjust_First_Drive>
	}

	Pre_Drive_Var_Init();
 8005668:	f000 fa2c 	bl	8005ac4 <Pre_Drive_Var_Init>

}
 800566c:	bf00      	nop
 800566e:	bd80      	pop	{r7, pc}
 8005670:	20002dfe 	.word	0x20002dfe

08005674 <Pre_Drive_Var_Adjust_First_Drive>:



//    
static void Pre_Drive_Var_Adjust_First_Drive() {
 8005674:	b5b0      	push	{r4, r5, r7, lr}
 8005676:	b09c      	sub	sp, #112	; 0x70
 8005678:	af02      	add	r7, sp, #8

	t_driveMenu_Int		intValues[] = {
 800567a:	4b13      	ldr	r3, [pc, #76]	; (80056c8 <Pre_Drive_Var_Adjust_First_Drive+0x54>)
 800567c:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8005680:	461d      	mov	r5, r3
 8005682:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005684:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005686:	e895 0003 	ldmia.w	r5, {r0, r1}
 800568a:	e884 0003 	stmia.w	r4, {r0, r1}

			{ "Threshold",			&threshold,			10 },
	};
	uint8_t intValCnt = sizeof(intValues) / sizeof(t_driveMenu_Int);
 800568e:	2301      	movs	r3, #1
 8005690:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67


	t_driveMenu_Float	floatValues[] = {
 8005694:	4a0d      	ldr	r2, [pc, #52]	; (80056cc <Pre_Drive_Var_Adjust_First_Drive+0x58>)
 8005696:	1d3b      	adds	r3, r7, #4
 8005698:	4611      	mov	r1, r2
 800569a:	2248      	movs	r2, #72	; 0x48
 800569c:	4618      	mov	r0, r3
 800569e:	f002 fe5a 	bl	8008356 <memcpy>
			{ "Pit In Len",			&pitInLen,			0.01f },
			{ "Target Speed",		&targetSpeed_init,	0.05f },
			{ "CurveDecel Coef",	&curveDeceleCoef,	500 },
			//{ "Position Coef",		&positionCoef,		0.000001f },
	};
	uint8_t floatValCnt = sizeof(floatValues) / sizeof(t_driveMenu_Float);
 80056a2:	2303      	movs	r3, #3
 80056a4:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66



	Pre_Drive_Var_Adjust_Switch_Cntl(intValues, floatValues, intValCnt, floatValCnt, CUSTOM_TRUE);
 80056a8:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80056ac:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 80056b0:	1d39      	adds	r1, r7, #4
 80056b2:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 80056b6:	2401      	movs	r4, #1
 80056b8:	9400      	str	r4, [sp, #0]
 80056ba:	f000 f8bb 	bl	8005834 <Pre_Drive_Var_Adjust_Switch_Cntl>
}
 80056be:	bf00      	nop
 80056c0:	3768      	adds	r7, #104	; 0x68
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bdb0      	pop	{r4, r5, r7, pc}
 80056c6:	bf00      	nop
 80056c8:	0800a684 	.word	0x0800a684
 80056cc:	0800a69c 	.word	0x0800a69c

080056d0 <Pre_Drive_Var_Adjust_Second_Drive>:



static void Pre_Drive_Var_Adjust_Second_Drive() {
 80056d0:	b5b0      	push	{r4, r5, r7, lr}
 80056d2:	b0aa      	sub	sp, #168	; 0xa8
 80056d4:	af02      	add	r7, sp, #8

	float acceleStartLen = acceleStartTick / TICK_PER_M;
 80056d6:	4b49      	ldr	r3, [pc, #292]	; (80057fc <Pre_Drive_Var_Adjust_Second_Drive+0x12c>)
 80056d8:	ed93 7a00 	vldr	s14, [r3]
 80056dc:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005800 <Pre_Drive_Var_Adjust_Second_Drive+0x130>
 80056e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80056e4:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	float deceleEndLen = deceleEndTick / TICK_PER_M;
 80056e8:	4b46      	ldr	r3, [pc, #280]	; (8005804 <Pre_Drive_Var_Adjust_Second_Drive+0x134>)
 80056ea:	ed93 7a00 	vldr	s14, [r3]
 80056ee:	eddf 6a44 	vldr	s13, [pc, #272]	; 8005800 <Pre_Drive_Var_Adjust_Second_Drive+0x130>
 80056f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80056f6:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94

	t_driveMenu_Int		intValues[] = {
 80056fa:	4b43      	ldr	r3, [pc, #268]	; (8005808 <Pre_Drive_Var_Adjust_Second_Drive+0x138>)
 80056fc:	f107 047c 	add.w	r4, r7, #124	; 0x7c
 8005700:	461d      	mov	r5, r3
 8005702:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005704:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005706:	e895 0003 	ldmia.w	r5, {r0, r1}
 800570a:	e884 0003 	stmia.w	r4, {r0, r1}

			{ "optimize level",		&optimizeLevel,		1 },
	};
	uint8_t intValCnt = sizeof(intValues) / sizeof(t_driveMenu_Int);
 800570e:	2301      	movs	r3, #1
 8005710:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	t_driveMenu_Float	floatValues[] = {
 8005714:	4a3d      	ldr	r2, [pc, #244]	; (800580c <Pre_Drive_Var_Adjust_Second_Drive+0x13c>)
 8005716:	1d3b      	adds	r3, r7, #4
 8005718:	ca07      	ldmia	r2, {r0, r1, r2}
 800571a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800571e:	f107 0310 	add.w	r3, r7, #16
 8005722:	2100      	movs	r1, #0
 8005724:	460a      	mov	r2, r1
 8005726:	801a      	strh	r2, [r3, #0]
 8005728:	460a      	mov	r2, r1
 800572a:	709a      	strb	r2, [r3, #2]
 800572c:	4b38      	ldr	r3, [pc, #224]	; (8005810 <Pre_Drive_Var_Adjust_Second_Drive+0x140>)
 800572e:	617b      	str	r3, [r7, #20]
 8005730:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8005734:	61bb      	str	r3, [r7, #24]
 8005736:	4a37      	ldr	r2, [pc, #220]	; (8005814 <Pre_Drive_Var_Adjust_Second_Drive+0x144>)
 8005738:	f107 031c 	add.w	r3, r7, #28
 800573c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005740:	6018      	str	r0, [r3, #0]
 8005742:	3304      	adds	r3, #4
 8005744:	8019      	strh	r1, [r3, #0]
 8005746:	3302      	adds	r3, #2
 8005748:	0c0a      	lsrs	r2, r1, #16
 800574a:	701a      	strb	r2, [r3, #0]
 800574c:	f107 0323 	add.w	r3, r7, #35	; 0x23
 8005750:	2200      	movs	r2, #0
 8005752:	601a      	str	r2, [r3, #0]
 8005754:	605a      	str	r2, [r3, #4]
 8005756:	4b30      	ldr	r3, [pc, #192]	; (8005818 <Pre_Drive_Var_Adjust_Second_Drive+0x148>)
 8005758:	62fb      	str	r3, [r7, #44]	; 0x2c
 800575a:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 800575e:	633b      	str	r3, [r7, #48]	; 0x30
 8005760:	4b2e      	ldr	r3, [pc, #184]	; (800581c <Pre_Drive_Var_Adjust_Second_Drive+0x14c>)
 8005762:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8005766:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005768:	c407      	stmia	r4!, {r0, r1, r2}
 800576a:	8023      	strh	r3, [r4, #0]
 800576c:	3402      	adds	r4, #2
 800576e:	0c1b      	lsrs	r3, r3, #16
 8005770:	7023      	strb	r3, [r4, #0]
 8005772:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005776:	647b      	str	r3, [r7, #68]	; 0x44
 8005778:	4b29      	ldr	r3, [pc, #164]	; (8005820 <Pre_Drive_Var_Adjust_Second_Drive+0x150>)
 800577a:	64bb      	str	r3, [r7, #72]	; 0x48
 800577c:	4b29      	ldr	r3, [pc, #164]	; (8005824 <Pre_Drive_Var_Adjust_Second_Drive+0x154>)
 800577e:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8005782:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005784:	c407      	stmia	r4!, {r0, r1, r2}
 8005786:	7023      	strb	r3, [r4, #0]
 8005788:	f107 0359 	add.w	r3, r7, #89	; 0x59
 800578c:	2200      	movs	r2, #0
 800578e:	801a      	strh	r2, [r3, #0]
 8005790:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005794:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005796:	4b24      	ldr	r3, [pc, #144]	; (8005828 <Pre_Drive_Var_Adjust_Second_Drive+0x158>)
 8005798:	663b      	str	r3, [r7, #96]	; 0x60
 800579a:	4b24      	ldr	r3, [pc, #144]	; (800582c <Pre_Drive_Var_Adjust_Second_Drive+0x15c>)
 800579c:	f107 0464 	add.w	r4, r7, #100	; 0x64
 80057a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057a2:	c407      	stmia	r4!, {r0, r1, r2}
 80057a4:	8023      	strh	r3, [r4, #0]
 80057a6:	3402      	adds	r4, #2
 80057a8:	0c1b      	lsrs	r3, r3, #16
 80057aa:	7023      	strb	r3, [r4, #0]
 80057ac:	4b20      	ldr	r3, [pc, #128]	; (8005830 <Pre_Drive_Var_Adjust_Second_Drive+0x160>)
 80057ae:	677b      	str	r3, [r7, #116]	; 0x74
 80057b0:	4b1d      	ldr	r3, [pc, #116]	; (8005828 <Pre_Drive_Var_Adjust_Second_Drive+0x158>)
 80057b2:	67bb      	str	r3, [r7, #120]	; 0x78
			//{ "Decele",				&decele_init,		0.25f },
			{ "acceleStart len",	&acceleStartLen,	0.025f },
			{ "decelEnd len",		&deceleEndLen,		0.05f },
			{ "decelEnd ratio",		&deceleEndRatio,	0.05f },
	};
	uint8_t floatValCnt = sizeof(floatValues) / sizeof(t_driveMenu_Float);
 80057b4:	2305      	movs	r3, #5
 80057b6:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e



	Pre_Drive_Var_Adjust_Switch_Cntl(intValues, floatValues, intValCnt, floatValCnt, CUSTOM_FALSE);
 80057ba:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 80057be:	f897 209f 	ldrb.w	r2, [r7, #159]	; 0x9f
 80057c2:	1d39      	adds	r1, r7, #4
 80057c4:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 80057c8:	2400      	movs	r4, #0
 80057ca:	9400      	str	r4, [sp, #0]
 80057cc:	f000 f832 	bl	8005834 <Pre_Drive_Var_Adjust_Switch_Cntl>

	acceleStartTick = acceleStartLen * TICK_PER_M;
 80057d0:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80057d4:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8005800 <Pre_Drive_Var_Adjust_Second_Drive+0x130>
 80057d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057dc:	4b07      	ldr	r3, [pc, #28]	; (80057fc <Pre_Drive_Var_Adjust_Second_Drive+0x12c>)
 80057de:	edc3 7a00 	vstr	s15, [r3]
	deceleEndTick = deceleEndLen * TICK_PER_M;
 80057e2:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80057e6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8005800 <Pre_Drive_Var_Adjust_Second_Drive+0x130>
 80057ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057ee:	4b05      	ldr	r3, [pc, #20]	; (8005804 <Pre_Drive_Var_Adjust_Second_Drive+0x134>)
 80057f0:	edc3 7a00 	vstr	s15, [r3]

}
 80057f4:	bf00      	nop
 80057f6:	37a0      	adds	r7, #160	; 0xa0
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bdb0      	pop	{r4, r5, r7, pc}
 80057fc:	2000003c 	.word	0x2000003c
 8005800:	4519089d 	.word	0x4519089d
 8005804:	20000040 	.word	0x20000040
 8005808:	0800a6e4 	.word	0x0800a6e4
 800580c:	0800a6fc 	.word	0x0800a6fc
 8005810:	2000002c 	.word	0x2000002c
 8005814:	0800a70c 	.word	0x0800a70c
 8005818:	20000008 	.word	0x20000008
 800581c:	0800a71c 	.word	0x0800a71c
 8005820:	3ccccccd 	.word	0x3ccccccd
 8005824:	0800a72c 	.word	0x0800a72c
 8005828:	3d4ccccd 	.word	0x3d4ccccd
 800582c:	0800a73c 	.word	0x0800a73c
 8005830:	20000044 	.word	0x20000044

08005834 <Pre_Drive_Var_Adjust_Switch_Cntl>:


static void Pre_Drive_Var_Adjust_Switch_Cntl(t_driveMenu_Int *intValues, t_driveMenu_Float *floatValues, \
											uint8_t intValCnt, uint8_t floatValCnt, uint8_t isEnd) {
 8005834:	b580      	push	{r7, lr}
 8005836:	b088      	sub	sp, #32
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	4611      	mov	r1, r2
 8005840:	461a      	mov	r2, r3
 8005842:	460b      	mov	r3, r1
 8005844:	71fb      	strb	r3, [r7, #7]
 8005846:	4613      	mov	r3, r2
 8005848:	71bb      	strb	r3, [r7, #6]

	uint8_t	sw = 0;
 800584a:	2300      	movs	r3, #0
 800584c:	777b      	strb	r3, [r7, #29]


	for (uint8_t i = 0; i < intValCnt; i++) {
 800584e:	2300      	movs	r3, #0
 8005850:	77fb      	strb	r3, [r7, #31]
 8005852:	e074      	b.n	800593e <Pre_Drive_Var_Adjust_Switch_Cntl+0x10a>

		Custom_OLED_Clear();
 8005854:	f7ff fa29 	bl	8004caa <Custom_OLED_Clear>

		//   
		if (i < intValCnt) {
 8005858:	7ffa      	ldrb	r2, [r7, #31]
 800585a:	79fb      	ldrb	r3, [r7, #7]
 800585c:	429a      	cmp	r2, r3
 800585e:	d26b      	bcs.n	8005938 <Pre_Drive_Var_Adjust_Switch_Cntl+0x104>

			while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005860:	e063      	b.n	800592a <Pre_Drive_Var_Adjust_Switch_Cntl+0xf6>

				// OLED   
				Custom_OLED_Printf("/2%s", intValues[i].valName);
 8005862:	7ffa      	ldrb	r2, [r7, #31]
 8005864:	4613      	mov	r3, r2
 8005866:	005b      	lsls	r3, r3, #1
 8005868:	4413      	add	r3, r2
 800586a:	00db      	lsls	r3, r3, #3
 800586c:	461a      	mov	r2, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	4413      	add	r3, r2
 8005872:	4619      	mov	r1, r3
 8005874:	488d      	ldr	r0, [pc, #564]	; (8005aac <Pre_Drive_Var_Adjust_Switch_Cntl+0x278>)
 8005876:	f7ff fafd 	bl	8004e74 <Custom_OLED_Printf>
				Custom_OLED_Printf("/A/4%5d", *(intValues[i].val));
 800587a:	7ffa      	ldrb	r2, [r7, #31]
 800587c:	4613      	mov	r3, r2
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	4413      	add	r3, r2
 8005882:	00db      	lsls	r3, r3, #3
 8005884:	461a      	mov	r2, r3
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	4413      	add	r3, r2
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	781b      	ldrb	r3, [r3, #0]
 800588e:	b2db      	uxtb	r3, r3
 8005890:	4619      	mov	r1, r3
 8005892:	4887      	ldr	r0, [pc, #540]	; (8005ab0 <Pre_Drive_Var_Adjust_Switch_Cntl+0x27c>)
 8005894:	f7ff faee 	bl	8004e74 <Custom_OLED_Printf>

				//   
				if (sw == CUSTOM_SW_1) {
 8005898:	7f7b      	ldrb	r3, [r7, #29]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d121      	bne.n	80058e2 <Pre_Drive_Var_Adjust_Switch_Cntl+0xae>
					*(intValues[i].val) -= intValues[i].changeVal;
 800589e:	7ffa      	ldrb	r2, [r7, #31]
 80058a0:	4613      	mov	r3, r2
 80058a2:	005b      	lsls	r3, r3, #1
 80058a4:	4413      	add	r3, r2
 80058a6:	00db      	lsls	r3, r3, #3
 80058a8:	461a      	mov	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	4413      	add	r3, r2
 80058ae:	7d1b      	ldrb	r3, [r3, #20]
 80058b0:	b2d9      	uxtb	r1, r3
 80058b2:	7ffa      	ldrb	r2, [r7, #31]
 80058b4:	4613      	mov	r3, r2
 80058b6:	005b      	lsls	r3, r3, #1
 80058b8:	4413      	add	r3, r2
 80058ba:	00db      	lsls	r3, r3, #3
 80058bc:	461a      	mov	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	4413      	add	r3, r2
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	b2d8      	uxtb	r0, r3
 80058c8:	7ffa      	ldrb	r2, [r7, #31]
 80058ca:	4613      	mov	r3, r2
 80058cc:	005b      	lsls	r3, r3, #1
 80058ce:	4413      	add	r3, r2
 80058d0:	00db      	lsls	r3, r3, #3
 80058d2:	461a      	mov	r2, r3
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	4413      	add	r3, r2
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	1a42      	subs	r2, r0, r1
 80058dc:	b2d2      	uxtb	r2, r2
 80058de:	701a      	strb	r2, [r3, #0]
 80058e0:	e023      	b.n	800592a <Pre_Drive_Var_Adjust_Switch_Cntl+0xf6>
				}
				//  
				else if (sw == CUSTOM_SW_2) {
 80058e2:	7f7b      	ldrb	r3, [r7, #29]
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d120      	bne.n	800592a <Pre_Drive_Var_Adjust_Switch_Cntl+0xf6>
					*(intValues[i].val) += intValues[i].changeVal;
 80058e8:	7ffa      	ldrb	r2, [r7, #31]
 80058ea:	4613      	mov	r3, r2
 80058ec:	005b      	lsls	r3, r3, #1
 80058ee:	4413      	add	r3, r2
 80058f0:	00db      	lsls	r3, r3, #3
 80058f2:	461a      	mov	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	4413      	add	r3, r2
 80058f8:	7d1b      	ldrb	r3, [r3, #20]
 80058fa:	b2d8      	uxtb	r0, r3
 80058fc:	7ffa      	ldrb	r2, [r7, #31]
 80058fe:	4613      	mov	r3, r2
 8005900:	005b      	lsls	r3, r3, #1
 8005902:	4413      	add	r3, r2
 8005904:	00db      	lsls	r3, r3, #3
 8005906:	461a      	mov	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4413      	add	r3, r2
 800590c:	691b      	ldr	r3, [r3, #16]
 800590e:	781b      	ldrb	r3, [r3, #0]
 8005910:	b2d9      	uxtb	r1, r3
 8005912:	7ffa      	ldrb	r2, [r7, #31]
 8005914:	4613      	mov	r3, r2
 8005916:	005b      	lsls	r3, r3, #1
 8005918:	4413      	add	r3, r2
 800591a:	00db      	lsls	r3, r3, #3
 800591c:	461a      	mov	r2, r3
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	4413      	add	r3, r2
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	1842      	adds	r2, r0, r1
 8005926:	b2d2      	uxtb	r2, r2
 8005928:	701a      	strb	r2, [r3, #0]
			while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 800592a:	f7ff fdd3 	bl	80054d4 <Custom_Switch_Read>
 800592e:	4603      	mov	r3, r0
 8005930:	777b      	strb	r3, [r7, #29]
 8005932:	7f7b      	ldrb	r3, [r7, #29]
 8005934:	2b04      	cmp	r3, #4
 8005936:	d194      	bne.n	8005862 <Pre_Drive_Var_Adjust_Switch_Cntl+0x2e>
	for (uint8_t i = 0; i < intValCnt; i++) {
 8005938:	7ffb      	ldrb	r3, [r7, #31]
 800593a:	3301      	adds	r3, #1
 800593c:	77fb      	strb	r3, [r7, #31]
 800593e:	7ffa      	ldrb	r2, [r7, #31]
 8005940:	79fb      	ldrb	r3, [r7, #7]
 8005942:	429a      	cmp	r2, r3
 8005944:	d386      	bcc.n	8005854 <Pre_Drive_Var_Adjust_Switch_Cntl+0x20>
			}
		}
	}


	for (uint8_t i = 0; i < floatValCnt; i++) {
 8005946:	2300      	movs	r3, #0
 8005948:	77bb      	strb	r3, [r7, #30]
 800594a:	e0a3      	b.n	8005a94 <Pre_Drive_Var_Adjust_Switch_Cntl+0x260>

		Custom_OLED_Clear();
 800594c:	f7ff f9ad 	bl	8004caa <Custom_OLED_Clear>

		while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005950:	e095      	b.n	8005a7e <Pre_Drive_Var_Adjust_Switch_Cntl+0x24a>

			uint32_t num1 = (uint32_t)(*(floatValues[i].val));
 8005952:	7fba      	ldrb	r2, [r7, #30]
 8005954:	4613      	mov	r3, r2
 8005956:	005b      	lsls	r3, r3, #1
 8005958:	4413      	add	r3, r2
 800595a:	00db      	lsls	r3, r3, #3
 800595c:	461a      	mov	r2, r3
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	4413      	add	r3, r2
 8005962:	691b      	ldr	r3, [r3, #16]
 8005964:	edd3 7a00 	vldr	s15, [r3]
 8005968:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800596c:	ee17 3a90 	vmov	r3, s15
 8005970:	61bb      	str	r3, [r7, #24]
			uint32_t num2 = (uint32_t)( *(floatValues[i].val) * 100000 - num1 * 100000 );
 8005972:	7fba      	ldrb	r2, [r7, #30]
 8005974:	4613      	mov	r3, r2
 8005976:	005b      	lsls	r3, r3, #1
 8005978:	4413      	add	r3, r2
 800597a:	00db      	lsls	r3, r3, #3
 800597c:	461a      	mov	r2, r3
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	4413      	add	r3, r2
 8005982:	691b      	ldr	r3, [r3, #16]
 8005984:	edd3 7a00 	vldr	s15, [r3]
 8005988:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8005ab4 <Pre_Drive_Var_Adjust_Switch_Cntl+0x280>
 800598c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	4a49      	ldr	r2, [pc, #292]	; (8005ab8 <Pre_Drive_Var_Adjust_Switch_Cntl+0x284>)
 8005994:	fb02 f303 	mul.w	r3, r2, r3
 8005998:	ee07 3a90 	vmov	s15, r3
 800599c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059a8:	ee17 3a90 	vmov	r3, s15
 80059ac:	617b      	str	r3, [r7, #20]

			// OLED   
			Custom_OLED_Printf("/2%s", floatValues[i].valName);
 80059ae:	7fba      	ldrb	r2, [r7, #30]
 80059b0:	4613      	mov	r3, r2
 80059b2:	005b      	lsls	r3, r3, #1
 80059b4:	4413      	add	r3, r2
 80059b6:	00db      	lsls	r3, r3, #3
 80059b8:	461a      	mov	r2, r3
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	4413      	add	r3, r2
 80059be:	4619      	mov	r1, r3
 80059c0:	483a      	ldr	r0, [pc, #232]	; (8005aac <Pre_Drive_Var_Adjust_Switch_Cntl+0x278>)
 80059c2:	f7ff fa57 	bl	8004e74 <Custom_OLED_Printf>
			Custom_OLED_Printf("/A/4%u.%05u", num1, num2);
 80059c6:	697a      	ldr	r2, [r7, #20]
 80059c8:	69b9      	ldr	r1, [r7, #24]
 80059ca:	483c      	ldr	r0, [pc, #240]	; (8005abc <Pre_Drive_Var_Adjust_Switch_Cntl+0x288>)
 80059cc:	f7ff fa52 	bl	8004e74 <Custom_OLED_Printf>

			if (isEnd == CUSTOM_TRUE && i == floatValCnt - 1) {
 80059d0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d107      	bne.n	80059e8 <Pre_Drive_Var_Adjust_Switch_Cntl+0x1b4>
 80059d8:	7fba      	ldrb	r2, [r7, #30]
 80059da:	79bb      	ldrb	r3, [r7, #6]
 80059dc:	3b01      	subs	r3, #1
 80059de:	429a      	cmp	r2, r3
 80059e0:	d102      	bne.n	80059e8 <Pre_Drive_Var_Adjust_Switch_Cntl+0x1b4>
				Custom_OLED_Printf("/g/0Ready to Drive");
 80059e2:	4837      	ldr	r0, [pc, #220]	; (8005ac0 <Pre_Drive_Var_Adjust_Switch_Cntl+0x28c>)
 80059e4:	f7ff fa46 	bl	8004e74 <Custom_OLED_Printf>
			}

			//   
			if (sw == CUSTOM_SW_1) {
 80059e8:	7f7b      	ldrb	r3, [r7, #29]
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d122      	bne.n	8005a34 <Pre_Drive_Var_Adjust_Switch_Cntl+0x200>
				*(floatValues[i].val) -= floatValues[i].changeVal;
 80059ee:	7fba      	ldrb	r2, [r7, #30]
 80059f0:	4613      	mov	r3, r2
 80059f2:	005b      	lsls	r3, r3, #1
 80059f4:	4413      	add	r3, r2
 80059f6:	00db      	lsls	r3, r3, #3
 80059f8:	461a      	mov	r2, r3
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	4413      	add	r3, r2
 80059fe:	edd3 7a05 	vldr	s15, [r3, #20]
 8005a02:	7fba      	ldrb	r2, [r7, #30]
 8005a04:	4613      	mov	r3, r2
 8005a06:	005b      	lsls	r3, r3, #1
 8005a08:	4413      	add	r3, r2
 8005a0a:	00db      	lsls	r3, r3, #3
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	4413      	add	r3, r2
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	ed93 7a00 	vldr	s14, [r3]
 8005a18:	7fba      	ldrb	r2, [r7, #30]
 8005a1a:	4613      	mov	r3, r2
 8005a1c:	005b      	lsls	r3, r3, #1
 8005a1e:	4413      	add	r3, r2
 8005a20:	00db      	lsls	r3, r3, #3
 8005a22:	461a      	mov	r2, r3
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	4413      	add	r3, r2
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a2e:	edc3 7a00 	vstr	s15, [r3]
 8005a32:	e024      	b.n	8005a7e <Pre_Drive_Var_Adjust_Switch_Cntl+0x24a>
			}
			//  
			else if (sw == CUSTOM_SW_2) {
 8005a34:	7f7b      	ldrb	r3, [r7, #29]
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d121      	bne.n	8005a7e <Pre_Drive_Var_Adjust_Switch_Cntl+0x24a>
				*(floatValues[i].val) += floatValues[i].changeVal;
 8005a3a:	7fba      	ldrb	r2, [r7, #30]
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	005b      	lsls	r3, r3, #1
 8005a40:	4413      	add	r3, r2
 8005a42:	00db      	lsls	r3, r3, #3
 8005a44:	461a      	mov	r2, r3
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	4413      	add	r3, r2
 8005a4a:	ed93 7a05 	vldr	s14, [r3, #20]
 8005a4e:	7fba      	ldrb	r2, [r7, #30]
 8005a50:	4613      	mov	r3, r2
 8005a52:	005b      	lsls	r3, r3, #1
 8005a54:	4413      	add	r3, r2
 8005a56:	00db      	lsls	r3, r3, #3
 8005a58:	461a      	mov	r2, r3
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	edd3 7a00 	vldr	s15, [r3]
 8005a64:	7fba      	ldrb	r2, [r7, #30]
 8005a66:	4613      	mov	r3, r2
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	4413      	add	r3, r2
 8005a6c:	00db      	lsls	r3, r3, #3
 8005a6e:	461a      	mov	r2, r3
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	4413      	add	r3, r2
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a7a:	edc3 7a00 	vstr	s15, [r3]
		while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005a7e:	f7ff fd29 	bl	80054d4 <Custom_Switch_Read>
 8005a82:	4603      	mov	r3, r0
 8005a84:	777b      	strb	r3, [r7, #29]
 8005a86:	7f7b      	ldrb	r3, [r7, #29]
 8005a88:	2b04      	cmp	r3, #4
 8005a8a:	f47f af62 	bne.w	8005952 <Pre_Drive_Var_Adjust_Switch_Cntl+0x11e>
	for (uint8_t i = 0; i < floatValCnt; i++) {
 8005a8e:	7fbb      	ldrb	r3, [r7, #30]
 8005a90:	3301      	adds	r3, #1
 8005a92:	77bb      	strb	r3, [r7, #30]
 8005a94:	7fba      	ldrb	r2, [r7, #30]
 8005a96:	79bb      	ldrb	r3, [r7, #6]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	f4ff af57 	bcc.w	800594c <Pre_Drive_Var_Adjust_Switch_Cntl+0x118>
			}
		}
	}

	Custom_OLED_Clear();
 8005a9e:	f7ff f904 	bl	8004caa <Custom_OLED_Clear>
}
 8005aa2:	bf00      	nop
 8005aa4:	3720      	adds	r7, #32
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	0800a74c 	.word	0x0800a74c
 8005ab0:	0800a754 	.word	0x0800a754
 8005ab4:	47c35000 	.word	0x47c35000
 8005ab8:	000186a0 	.word	0x000186a0
 8005abc:	0800a75c 	.word	0x0800a75c
 8005ac0:	0800a768 	.word	0x0800a768

08005ac4 <Pre_Drive_Var_Init>:



//    
static void Pre_Drive_Var_Init() {
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
	/*
	 *   
	 */

	//   
	targetAccele = targetAccele_init;
 8005aca:	4b48      	ldr	r3, [pc, #288]	; (8005bec <Pre_Drive_Var_Init+0x128>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a48      	ldr	r2, [pc, #288]	; (8005bf0 <Pre_Drive_Var_Init+0x12c>)
 8005ad0:	6013      	str	r3, [r2, #0]
	curAccele = 0;
 8005ad2:	4b48      	ldr	r3, [pc, #288]	; (8005bf4 <Pre_Drive_Var_Init+0x130>)
 8005ad4:	f04f 0200 	mov.w	r2, #0
 8005ad8:	601a      	str	r2, [r3, #0]

	//    
	targetSpeed = targetSpeed_init;
 8005ada:	4b47      	ldr	r3, [pc, #284]	; (8005bf8 <Pre_Drive_Var_Init+0x134>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a47      	ldr	r2, [pc, #284]	; (8005bfc <Pre_Drive_Var_Init+0x138>)
 8005ae0:	6013      	str	r3, [r2, #0]
	decele = decele_init;
 8005ae2:	4b47      	ldr	r3, [pc, #284]	; (8005c00 <Pre_Drive_Var_Init+0x13c>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a47      	ldr	r2, [pc, #284]	; (8005c04 <Pre_Drive_Var_Init+0x140>)
 8005ae8:	6013      	str	r3, [r2, #0]
	curSpeed = MIN_SPEED;
 8005aea:	4b47      	ldr	r3, [pc, #284]	; (8005c08 <Pre_Drive_Var_Init+0x144>)
 8005aec:	4a47      	ldr	r2, [pc, #284]	; (8005c0c <Pre_Drive_Var_Init+0x148>)
 8005aee:	601a      	str	r2, [r3, #0]

	//    0 
	positionVal = 0;
 8005af0:	4b47      	ldr	r3, [pc, #284]	; (8005c10 <Pre_Drive_Var_Init+0x14c>)
 8005af2:	2200      	movs	r2, #0
 8005af4:	601a      	str	r2, [r3, #0]
	limitedPositionVal = 0;
 8005af6:	4b47      	ldr	r3, [pc, #284]	; (8005c14 <Pre_Drive_Var_Init+0x150>)
 8005af8:	2200      	movs	r2, #0
 8005afa:	601a      	str	r2, [r3, #0]

	// positionVal windowing     
	positionIdxMax = 5;
 8005afc:	4b46      	ldr	r3, [pc, #280]	; (8005c18 <Pre_Drive_Var_Init+0x154>)
 8005afe:	2205      	movs	r2, #5
 8005b00:	701a      	strb	r2, [r3, #0]
	positionIdxMin = 2;
 8005b02:	4b46      	ldr	r3, [pc, #280]	; (8005c1c <Pre_Drive_Var_Init+0x158>)
 8005b04:	2202      	movs	r2, #2
 8005b06:	701a      	strb	r2, [r3, #0]
	positionSum = 0;
 8005b08:	4b45      	ldr	r3, [pc, #276]	; (8005c20 <Pre_Drive_Var_Init+0x15c>)
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	601a      	str	r2, [r3, #0]
	sensorNormValsSum = 0;
 8005b0e:	4b45      	ldr	r3, [pc, #276]	; (8005c24 <Pre_Drive_Var_Init+0x160>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	601a      	str	r2, [r3, #0]

	//      
	curTick_L = 0;
 8005b14:	4b44      	ldr	r3, [pc, #272]	; (8005c28 <Pre_Drive_Var_Init+0x164>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	601a      	str	r2, [r3, #0]
	curTick_R = 0;
 8005b1a:	4b44      	ldr	r3, [pc, #272]	; (8005c2c <Pre_Drive_Var_Init+0x168>)
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	601a      	str	r2, [r3, #0]

	// 2  inline   
	targetInlineVal = 0;
 8005b20:	4b43      	ldr	r3, [pc, #268]	; (8005c30 <Pre_Drive_Var_Init+0x16c>)
 8005b22:	2200      	movs	r2, #0
 8005b24:	601a      	str	r2, [r3, #0]
	curInlineVal = 0;
 8005b26:	4b43      	ldr	r3, [pc, #268]	; (8005c34 <Pre_Drive_Var_Init+0x170>)
 8005b28:	2200      	movs	r2, #0
 8005b2a:	601a      	str	r2, [r3, #0]
	/*
	 *   
	 */

	//       
	markState = MARK_STRAIGHT;
 8005b2c:	4b42      	ldr	r3, [pc, #264]	; (8005c38 <Pre_Drive_Var_Init+0x174>)
 8005b2e:	2201      	movs	r2, #1
 8005b30:	701a      	strb	r2, [r3, #0]

	// state machine   
	driveState = DRIVE_STATE_IDLE;
 8005b32:	4b42      	ldr	r3, [pc, #264]	; (8005c3c <Pre_Drive_Var_Init+0x178>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	701a      	strb	r2, [r3, #0]

	//     
	crossCnt = 0;
 8005b38:	4b41      	ldr	r3, [pc, #260]	; (8005c40 <Pre_Drive_Var_Init+0x17c>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	801a      	strh	r2, [r3, #0]

	//    tick
	markStartTick_L = 0;
 8005b3e:	4b41      	ldr	r3, [pc, #260]	; (8005c44 <Pre_Drive_Var_Init+0x180>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	601a      	str	r2, [r3, #0]
	markStartTick_R = 0;
 8005b44:	4b40      	ldr	r3, [pc, #256]	; (8005c48 <Pre_Drive_Var_Init+0x184>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	601a      	str	r2, [r3, #0]

	//    
	endMarkCnt = 0;
 8005b4a:	4b40      	ldr	r3, [pc, #256]	; (8005c4c <Pre_Drive_Var_Init+0x188>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	701a      	strb	r2, [r3, #0]

	// driveData  
	driveDataIdx = 0;
 8005b50:	4b3f      	ldr	r3, [pc, #252]	; (8005c50 <Pre_Drive_Var_Init+0x18c>)
 8005b52:	2200      	movs	r2, #0
 8005b54:	801a      	strh	r2, [r3, #0]


	// 1   
	if (optimizeLevel == OPTIMIZE_LEVEL_NONE) {
 8005b56:	4b3f      	ldr	r3, [pc, #252]	; (8005c54 <Pre_Drive_Var_Init+0x190>)
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d12e      	bne.n	8005bbc <Pre_Drive_Var_Init+0xf8>

		optimizeLevel = OPTIMIZE_LEVEL_NONE;
 8005b5e:	4b3d      	ldr	r3, [pc, #244]	; (8005c54 <Pre_Drive_Var_Init+0x190>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	701a      	strb	r2, [r3, #0]

		for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 8005b64:	2300      	movs	r3, #0
 8005b66:	60fb      	str	r3, [r7, #12]
 8005b68:	e013      	b.n	8005b92 <Pre_Drive_Var_Init+0xce>
			t_driveData temp = T_DRIVE_DATA_INIT;
 8005b6a:	463b      	mov	r3, r7
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	601a      	str	r2, [r3, #0]
 8005b70:	809a      	strh	r2, [r3, #4]

			driveDataBuffer[i] = temp;
 8005b72:	4939      	ldr	r1, [pc, #228]	; (8005c58 <Pre_Drive_Var_Init+0x194>)
 8005b74:	68fa      	ldr	r2, [r7, #12]
 8005b76:	4613      	mov	r3, r2
 8005b78:	005b      	lsls	r3, r3, #1
 8005b7a:	4413      	add	r3, r2
 8005b7c:	005b      	lsls	r3, r3, #1
 8005b7e:	440b      	add	r3, r1
 8005b80:	461a      	mov	r2, r3
 8005b82:	463b      	mov	r3, r7
 8005b84:	6818      	ldr	r0, [r3, #0]
 8005b86:	6010      	str	r0, [r2, #0]
 8005b88:	889b      	ldrh	r3, [r3, #4]
 8005b8a:	8093      	strh	r3, [r2, #4]
		for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	3301      	adds	r3, #1
 8005b90:	60fb      	str	r3, [r7, #12]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b98:	d3e7      	bcc.n	8005b6a <Pre_Drive_Var_Init+0xa6>
		}

		// driveData 0, 1  
		// 0       
		//   1  
		driveDataBuffer[0].markState = MARK_STRAIGHT;
 8005b9a:	4b2f      	ldr	r3, [pc, #188]	; (8005c58 <Pre_Drive_Var_Init+0x194>)
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	711a      	strb	r2, [r3, #4]


		for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	60bb      	str	r3, [r7, #8]
 8005ba4:	e007      	b.n	8005bb6 <Pre_Drive_Var_Init+0xf2>

			crossCntTableBuffer[i] = 0;
 8005ba6:	4a2d      	ldr	r2, [pc, #180]	; (8005c5c <Pre_Drive_Var_Init+0x198>)
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	2100      	movs	r1, #0
 8005bac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	60bb      	str	r3, [r7, #8]
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b7f      	cmp	r3, #127	; 0x7f
 8005bba:	d9f4      	bls.n	8005ba6 <Pre_Drive_Var_Init+0xe2>
		}
	}

	// 2, 3   
	if (optimizeLevel >= OPTIMIZE_LEVEL_STRAIGHT) {
 8005bbc:	4b25      	ldr	r3, [pc, #148]	; (8005c54 <Pre_Drive_Var_Init+0x190>)
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d005      	beq.n	8005bd0 <Pre_Drive_Var_Init+0x10c>

		// isReadAllMark   
		isReadAllMark = CUSTOM_TRUE;
 8005bc4:	4b26      	ldr	r3, [pc, #152]	; (8005c60 <Pre_Drive_Var_Init+0x19c>)
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	701a      	strb	r2, [r3, #0]

		//    
		starightBoostCntl = BOOST_CNTL_IDLE;
 8005bca:	4b26      	ldr	r3, [pc, #152]	; (8005c64 <Pre_Drive_Var_Init+0x1a0>)
 8005bcc:	2200      	movs	r2, #0
 8005bce:	701a      	strb	r2, [r3, #0]
	}

	// 3   
	if (optimizeLevel >= OPTIMIZE_LEVEL_CURVE){
 8005bd0:	4b20      	ldr	r3, [pc, #128]	; (8005c54 <Pre_Drive_Var_Init+0x190>)
 8005bd2:	781b      	ldrb	r3, [r3, #0]
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d902      	bls.n	8005bde <Pre_Drive_Var_Init+0x11a>

		//    
		curveInlineCntl = INLINE_CNTL_IDLE;
 8005bd8:	4b23      	ldr	r3, [pc, #140]	; (8005c68 <Pre_Drive_Var_Init+0x1a4>)
 8005bda:	2200      	movs	r2, #0
 8005bdc:	701a      	strb	r2, [r3, #0]
	}
}
 8005bde:	bf00      	nop
 8005be0:	3714      	adds	r7, #20
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	20000008 	.word	0x20000008
 8005bf0:	20000018 	.word	0x20000018
 8005bf4:	2000001c 	.word	0x2000001c
 8005bf8:	20000004 	.word	0x20000004
 8005bfc:	20000024 	.word	0x20000024
 8005c00:	2000000c 	.word	0x2000000c
 8005c04:	20000020 	.word	0x20000020
 8005c08:	20000028 	.word	0x20000028
 8005c0c:	3c23d70a 	.word	0x3c23d70a
 8005c10:	200013d4 	.word	0x200013d4
 8005c14:	200013d8 	.word	0x200013d8
 8005c18:	20000014 	.word	0x20000014
 8005c1c:	20000015 	.word	0x20000015
 8005c20:	200013dc 	.word	0x200013dc
 8005c24:	200013e0 	.word	0x200013e0
 8005c28:	200013e4 	.word	0x200013e4
 8005c2c:	200013e8 	.word	0x200013e8
 8005c30:	200013ec 	.word	0x200013ec
 8005c34:	200013f0 	.word	0x200013f0
 8005c38:	20000034 	.word	0x20000034
 8005c3c:	200013f4 	.word	0x200013f4
 8005c40:	20002dfc 	.word	0x20002dfc
 8005c44:	20002e00 	.word	0x20002e00
 8005c48:	20002e04 	.word	0x20002e04
 8005c4c:	20002e08 	.word	0x20002e08
 8005c50:	20002bf8 	.word	0x20002bf8
 8005c54:	20002dfe 	.word	0x20002dfe
 8005c58:	20001ff8 	.word	0x20001ff8
 8005c5c:	20002cfc 	.word	0x20002cfc
 8005c60:	20000035 	.word	0x20000035
 8005c64:	200013f5 	.word	0x200013f5
 8005c68:	200013f6 	.word	0x200013f6

08005c6c <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 8005c74:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 8005c7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005c88:	f023 0301 	bic.w	r3, r3, #1
 8005c8c:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 8005c8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005c98:	f043 0301 	orr.w	r3, r3, #1
 8005c9c:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 8005c9e:	bf00      	nop
 8005ca0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	f003 0301 	and.w	r3, r3, #1
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d1f8      	bne.n	8005ca0 <Custom_Delay_us+0x34>
}
 8005cae:	bf00      	nop
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b082      	sub	sp, #8
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005cca:	fb02 f303 	mul.w	r3, r2, r3
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f7ff ffcc 	bl	8005c6c <Custom_Delay_us>
}
 8005cd4:	bf00      	nop
 8005cd6:	3708      	adds	r7, #8
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <Drive_Fit_In>:




//  
__STATIC_INLINE void	Drive_Fit_In(float s, float pinSpeed) {
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	ed87 0a01 	vstr	s0, [r7, #4]
 8005ce6:	edc7 0a00 	vstr	s1, [r7]

	targetSpeed = pinSpeed;
 8005cea:	4a25      	ldr	r2, [pc, #148]	; (8005d80 <Drive_Fit_In+0xa4>)
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	6013      	str	r3, [r2, #0]
	decele = ABS( (pinSpeed - curSpeed) * (pinSpeed + curSpeed) ) / (2 * s);
 8005cf0:	4b24      	ldr	r3, [pc, #144]	; (8005d84 <Drive_Fit_In+0xa8>)
 8005cf2:	edd3 7a00 	vldr	s15, [r3]
 8005cf6:	ed97 7a00 	vldr	s14, [r7]
 8005cfa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005cfe:	4b21      	ldr	r3, [pc, #132]	; (8005d84 <Drive_Fit_In+0xa8>)
 8005d00:	edd3 6a00 	vldr	s13, [r3]
 8005d04:	edd7 7a00 	vldr	s15, [r7]
 8005d08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d18:	d512      	bpl.n	8005d40 <Drive_Fit_In+0x64>
 8005d1a:	4b1a      	ldr	r3, [pc, #104]	; (8005d84 <Drive_Fit_In+0xa8>)
 8005d1c:	edd3 7a00 	vldr	s15, [r3]
 8005d20:	ed97 7a00 	vldr	s14, [r7]
 8005d24:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d28:	4b16      	ldr	r3, [pc, #88]	; (8005d84 <Drive_Fit_In+0xa8>)
 8005d2a:	edd3 6a00 	vldr	s13, [r3]
 8005d2e:	edd7 7a00 	vldr	s15, [r7]
 8005d32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d3a:	eef1 7a67 	vneg.f32	s15, s15
 8005d3e:	e00f      	b.n	8005d60 <Drive_Fit_In+0x84>
 8005d40:	4b10      	ldr	r3, [pc, #64]	; (8005d84 <Drive_Fit_In+0xa8>)
 8005d42:	edd3 7a00 	vldr	s15, [r3]
 8005d46:	ed97 7a00 	vldr	s14, [r7]
 8005d4a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d4e:	4b0d      	ldr	r3, [pc, #52]	; (8005d84 <Drive_Fit_In+0xa8>)
 8005d50:	edd3 6a00 	vldr	s13, [r3]
 8005d54:	edd7 7a00 	vldr	s15, [r7]
 8005d58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d60:	ed97 7a01 	vldr	s14, [r7, #4]
 8005d64:	ee77 6a07 	vadd.f32	s13, s14, s14
 8005d68:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005d6c:	4b06      	ldr	r3, [pc, #24]	; (8005d88 <Drive_Fit_In+0xac>)
 8005d6e:	ed83 7a00 	vstr	s14, [r3]
}
 8005d72:	bf00      	nop
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	20000024 	.word	0x20000024
 8005d84:	20000028 	.word	0x20000028
 8005d88:	20000020 	.word	0x20000020

08005d8c <Is_Drive_End>:





__STATIC_INLINE uint8_t	Is_Drive_End(uint8_t exitEcho) {
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	4603      	mov	r3, r0
 8005d94:	71fb      	strb	r3, [r7, #7]

	// endMark || lineOut
	if (endMarkCnt >= 2 || markState == MARK_LINE_OUT) {
 8005d96:	4b19      	ldr	r3, [pc, #100]	; (8005dfc <Is_Drive_End+0x70>)
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d803      	bhi.n	8005da6 <Is_Drive_End+0x1a>
 8005d9e:	4b18      	ldr	r3, [pc, #96]	; (8005e00 <Is_Drive_End+0x74>)
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	2b06      	cmp	r3, #6
 8005da4:	d125      	bne.n	8005df2 <Is_Drive_End+0x66>

		Drive_Fit_In(pitInLen, PIT_IN_TARGET_SPEED);
 8005da6:	4b17      	ldr	r3, [pc, #92]	; (8005e04 <Is_Drive_End+0x78>)
 8005da8:	edd3 7a00 	vldr	s15, [r3]
 8005dac:	eddf 0a16 	vldr	s1, [pc, #88]	; 8005e08 <Is_Drive_End+0x7c>
 8005db0:	eeb0 0a67 	vmov.f32	s0, s15
 8005db4:	f7ff ff92 	bl	8005cdc <Drive_Fit_In>

		while (curSpeed > DRIVE_END_DELAY_SPEED) {
 8005db8:	bf00      	nop
 8005dba:	4b14      	ldr	r3, [pc, #80]	; (8005e0c <Is_Drive_End+0x80>)
 8005dbc:	edd3 7a00 	vldr	s15, [r3]
 8005dc0:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8005e10 <Is_Drive_End+0x84>
 8005dc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dcc:	dcf5      	bgt.n	8005dba <Is_Drive_End+0x2e>
			//Drive_Speed_Cntl();
		}

		Custom_Delay_ms(DRIVE_END_DELAY_TIME_MS);
 8005dce:	20c8      	movs	r0, #200	; 0xc8
 8005dd0:	f7ff ff74 	bl	8005cbc <Custom_Delay_ms>

		if (endMarkCnt >= 2) {
 8005dd4:	4b09      	ldr	r3, [pc, #36]	; (8005dfc <Is_Drive_End+0x70>)
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d908      	bls.n	8005dee <Is_Drive_End+0x62>

			exitEcho = EXIT_ECHO_END_MARK;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	71fb      	strb	r3, [r7, #7]

			optimizeLevel += 1;
 8005de0:	4b0c      	ldr	r3, [pc, #48]	; (8005e14 <Is_Drive_End+0x88>)
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	3301      	adds	r3, #1
 8005de6:	b2da      	uxtb	r2, r3
 8005de8:	4b0a      	ldr	r3, [pc, #40]	; (8005e14 <Is_Drive_End+0x88>)
 8005dea:	701a      	strb	r2, [r3, #0]
 8005dec:	e001      	b.n	8005df2 <Is_Drive_End+0x66>
		}
		else {

			exitEcho = EXIT_ECHO_LINE_OUT;
 8005dee:	2302      	movs	r3, #2
 8005df0:	71fb      	strb	r3, [r7, #7]
		}
	}

	return exitEcho;
 8005df2:	79fb      	ldrb	r3, [r7, #7]
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3708      	adds	r7, #8
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	20002e08 	.word	0x20002e08
 8005e00:	20000034 	.word	0x20000034
 8005e04:	20000038 	.word	0x20000038
 8005e08:	3c23d70a 	.word	0x3c23d70a
 8005e0c:	20000028 	.word	0x20000028
 8005e10:	3dcccccd 	.word	0x3dcccccd
 8005e14:	20002dfe 	.word	0x20002dfe

08005e18 <Get_Line_Sensor_Cnt>:




// line sensor    
__STATIC_INLINE uint8_t	Get_Line_Sensor_Cnt() {
 8005e18:	b480      	push	{r7}
 8005e1a:	af00      	add	r7, sp, #0
	return ((state >> 6) & 0x01) + ((state >> 5) & 0x01) + ((state >> 4) & 0x01) + \
 8005e1c:	4b1f      	ldr	r3, [pc, #124]	; (8005e9c <Get_Line_Sensor_Cnt+0x84>)
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	099b      	lsrs	r3, r3, #6
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	f003 0301 	and.w	r3, r3, #1
 8005e2a:	b2da      	uxtb	r2, r3
 8005e2c:	4b1b      	ldr	r3, [pc, #108]	; (8005e9c <Get_Line_Sensor_Cnt+0x84>)
 8005e2e:	781b      	ldrb	r3, [r3, #0]
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	095b      	lsrs	r3, r3, #5
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	4413      	add	r3, r2
 8005e3e:	b2da      	uxtb	r2, r3
 8005e40:	4b16      	ldr	r3, [pc, #88]	; (8005e9c <Get_Line_Sensor_Cnt+0x84>)
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	091b      	lsrs	r3, r3, #4
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	4413      	add	r3, r2
 8005e52:	b2da      	uxtb	r2, r3
			((state >> 3) & 0x01) + ((state >> 2) & 0x01) + ((state >> 1) & 0x01);
 8005e54:	4b11      	ldr	r3, [pc, #68]	; (8005e9c <Get_Line_Sensor_Cnt+0x84>)
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	08db      	lsrs	r3, r3, #3
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	f003 0301 	and.w	r3, r3, #1
 8005e62:	b2db      	uxtb	r3, r3
	return ((state >> 6) & 0x01) + ((state >> 5) & 0x01) + ((state >> 4) & 0x01) + \
 8005e64:	4413      	add	r3, r2
 8005e66:	b2da      	uxtb	r2, r3
			((state >> 3) & 0x01) + ((state >> 2) & 0x01) + ((state >> 1) & 0x01);
 8005e68:	4b0c      	ldr	r3, [pc, #48]	; (8005e9c <Get_Line_Sensor_Cnt+0x84>)
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	089b      	lsrs	r3, r3, #2
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	f003 0301 	and.w	r3, r3, #1
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	4413      	add	r3, r2
 8005e7a:	b2da      	uxtb	r2, r3
 8005e7c:	4b07      	ldr	r3, [pc, #28]	; (8005e9c <Get_Line_Sensor_Cnt+0x84>)
 8005e7e:	781b      	ldrb	r3, [r3, #0]
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	085b      	lsrs	r3, r3, #1
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	f003 0301 	and.w	r3, r3, #1
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	4413      	add	r3, r2
 8005e8e:	b2db      	uxtb	r3, r3
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop
 8005e9c:	20002ea0 	.word	0x20002ea0

08005ea0 <Get_Marker_Sensor_Cnt>:


// marker sensor    
__STATIC_INLINE uint8_t	Get_Marker_Sensor_Cnt() {
 8005ea0:	b480      	push	{r7}
 8005ea2:	af00      	add	r7, sp, #0
	return ((state >> 7) & 0x01) + ((state >> 0) & 0x01);
 8005ea4:	4b0a      	ldr	r3, [pc, #40]	; (8005ed0 <Get_Marker_Sensor_Cnt+0x30>)
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	09db      	lsrs	r3, r3, #7
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	b2da      	uxtb	r2, r3
 8005eb4:	4b06      	ldr	r3, [pc, #24]	; (8005ed0 <Get_Marker_Sensor_Cnt+0x30>)
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	4413      	add	r3, r2
 8005ec2:	b2db      	uxtb	r3, r3
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	20002ea0 	.word	0x20002ea0

08005ed4 <Decision>:




// end line, right mark, left mark, straight     
__STATIC_INLINE void	Decision(uint8_t sensorStateSum) {
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	4603      	mov	r3, r0
 8005edc:	71fb      	strb	r3, [r7, #7]


	// cross
	if (sensorStateSum == 0xff) {
 8005ede:	79fb      	ldrb	r3, [r7, #7]
 8005ee0:	2bff      	cmp	r3, #255	; 0xff
 8005ee2:	d103      	bne.n	8005eec <Decision+0x18>

		markState = MARK_CROSS;
 8005ee4:	4b19      	ldr	r3, [pc, #100]	; (8005f4c <Decision+0x78>)
 8005ee6:	2205      	movs	r2, #5
 8005ee8:	701a      	strb	r2, [r3, #0]
		//  
		else {
			markState = MARK_CURVE_R;
		}
	}
}
 8005eea:	e028      	b.n	8005f3e <Decision+0x6a>
	else if ( (sensorStateSum & 0x81) == 0x81 ) {
 8005eec:	79fb      	ldrb	r3, [r7, #7]
 8005eee:	f003 0381 	and.w	r3, r3, #129	; 0x81
 8005ef2:	2b81      	cmp	r3, #129	; 0x81
 8005ef4:	d103      	bne.n	8005efe <Decision+0x2a>
		markState = MARK_END;
 8005ef6:	4b15      	ldr	r3, [pc, #84]	; (8005f4c <Decision+0x78>)
 8005ef8:	2204      	movs	r2, #4
 8005efa:	701a      	strb	r2, [r3, #0]
}
 8005efc:	e01f      	b.n	8005f3e <Decision+0x6a>
	else if ( (sensorStateSum & 0x80) == 0x80 ) {
 8005efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	da0b      	bge.n	8005f1e <Decision+0x4a>
		if (markState == MARK_CURVE_L) {
 8005f06:	4b11      	ldr	r3, [pc, #68]	; (8005f4c <Decision+0x78>)
 8005f08:	781b      	ldrb	r3, [r3, #0]
 8005f0a:	2b03      	cmp	r3, #3
 8005f0c:	d103      	bne.n	8005f16 <Decision+0x42>
			markState = MARK_STRAIGHT;
 8005f0e:	4b0f      	ldr	r3, [pc, #60]	; (8005f4c <Decision+0x78>)
 8005f10:	2201      	movs	r2, #1
 8005f12:	701a      	strb	r2, [r3, #0]
}
 8005f14:	e013      	b.n	8005f3e <Decision+0x6a>
			markState = MARK_CURVE_L;
 8005f16:	4b0d      	ldr	r3, [pc, #52]	; (8005f4c <Decision+0x78>)
 8005f18:	2203      	movs	r2, #3
 8005f1a:	701a      	strb	r2, [r3, #0]
}
 8005f1c:	e00f      	b.n	8005f3e <Decision+0x6a>
	else if ( (sensorStateSum & 0x01) == 0x01 ) {
 8005f1e:	79fb      	ldrb	r3, [r7, #7]
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d00a      	beq.n	8005f3e <Decision+0x6a>
		if (markState == MARK_CURVE_R) {
 8005f28:	4b08      	ldr	r3, [pc, #32]	; (8005f4c <Decision+0x78>)
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d103      	bne.n	8005f38 <Decision+0x64>
			markState = MARK_STRAIGHT;
 8005f30:	4b06      	ldr	r3, [pc, #24]	; (8005f4c <Decision+0x78>)
 8005f32:	2201      	movs	r2, #1
 8005f34:	701a      	strb	r2, [r3, #0]
}
 8005f36:	e002      	b.n	8005f3e <Decision+0x6a>
			markState = MARK_CURVE_R;
 8005f38:	4b04      	ldr	r3, [pc, #16]	; (8005f4c <Decision+0x78>)
 8005f3a:	2202      	movs	r2, #2
 8005f3c:	701a      	strb	r2, [r3, #0]
}
 8005f3e:	bf00      	nop
 8005f40:	370c      	adds	r7, #12
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	20000034 	.word	0x20000034

08005f50 <Drive_State_Machine>:





__STATIC_INLINE void	Drive_State_Machine() {
 8005f50:	b580      	push	{r7, lr}
 8005f52:	af00      	add	r7, sp, #0

	static uint32_t	lineOutStartTime;


	switch (driveState) {
 8005f54:	4b42      	ldr	r3, [pc, #264]	; (8006060 <Drive_State_Machine+0x110>)
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	2b04      	cmp	r3, #4
 8005f5a:	d87f      	bhi.n	800605c <Drive_State_Machine+0x10c>
 8005f5c:	a201      	add	r2, pc, #4	; (adr r2, 8005f64 <Drive_State_Machine+0x14>)
 8005f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f62:	bf00      	nop
 8005f64:	08005f79 	.word	0x08005f79
 8005f68:	08005fc3 	.word	0x08005fc3
 8005f6c:	08005fef 	.word	0x08005fef
 8005f70:	08006013 	.word	0x08006013
 8005f74:	08006025 	.word	0x08006025


		case DRIVE_STATE_IDLE :

				//   4  
				if (Get_Line_Sensor_Cnt() >= 4) {
 8005f78:	f7ff ff4e 	bl	8005e18 <Get_Line_Sensor_Cnt>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b03      	cmp	r3, #3
 8005f80:	d906      	bls.n	8005f90 <Drive_State_Machine+0x40>

					sensorStateSum = 0x00;
 8005f82:	4b38      	ldr	r3, [pc, #224]	; (8006064 <Drive_State_Machine+0x114>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	701a      	strb	r2, [r3, #0]

					driveState = DRIVE_STATE_CROSS;
 8005f88:	4b35      	ldr	r3, [pc, #212]	; (8006060 <Drive_State_Machine+0x110>)
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	701a      	strb	r2, [r3, #0]
					lineOutStartTime = uwTick;

					driveState = DRIVE_DECISION_LINE_OUT;
				}

				break;
 8005f8e:	e05e      	b.n	800604e <Drive_State_Machine+0xfe>
				else if (Get_Marker_Sensor_Cnt() != 0) {
 8005f90:	f7ff ff86 	bl	8005ea0 <Get_Marker_Sensor_Cnt>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d006      	beq.n	8005fa8 <Drive_State_Machine+0x58>
					sensorStateSum = 0x00;
 8005f9a:	4b32      	ldr	r3, [pc, #200]	; (8006064 <Drive_State_Machine+0x114>)
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	701a      	strb	r2, [r3, #0]
					driveState = DRIVE_STATE_MARKER;
 8005fa0:	4b2f      	ldr	r3, [pc, #188]	; (8006060 <Drive_State_Machine+0x110>)
 8005fa2:	2202      	movs	r2, #2
 8005fa4:	701a      	strb	r2, [r3, #0]
				break;
 8005fa6:	e052      	b.n	800604e <Drive_State_Machine+0xfe>
				else if (state == 0x00) {
 8005fa8:	4b2f      	ldr	r3, [pc, #188]	; (8006068 <Drive_State_Machine+0x118>)
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d14d      	bne.n	800604e <Drive_State_Machine+0xfe>
					lineOutStartTime = uwTick;
 8005fb2:	4b2e      	ldr	r3, [pc, #184]	; (800606c <Drive_State_Machine+0x11c>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a2e      	ldr	r2, [pc, #184]	; (8006070 <Drive_State_Machine+0x120>)
 8005fb8:	6013      	str	r3, [r2, #0]
					driveState = DRIVE_DECISION_LINE_OUT;
 8005fba:	4b29      	ldr	r3, [pc, #164]	; (8006060 <Drive_State_Machine+0x110>)
 8005fbc:	2204      	movs	r2, #4
 8005fbe:	701a      	strb	r2, [r3, #0]
				break;
 8005fc0:	e045      	b.n	800604e <Drive_State_Machine+0xfe>


		case DRIVE_STATE_CROSS:

				// accum
				sensorStateSum |= state;
 8005fc2:	4b29      	ldr	r3, [pc, #164]	; (8006068 <Drive_State_Machine+0x118>)
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	b2da      	uxtb	r2, r3
 8005fc8:	4b26      	ldr	r3, [pc, #152]	; (8006064 <Drive_State_Machine+0x114>)
 8005fca:	781b      	ldrb	r3, [r3, #0]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	b2da      	uxtb	r2, r3
 8005fd0:	4b24      	ldr	r3, [pc, #144]	; (8006064 <Drive_State_Machine+0x114>)
 8005fd2:	701a      	strb	r2, [r3, #0]

				//         IDLE
				if (sensorStateSum == 0xff && Get_Marker_Sensor_Cnt() == 0) {
 8005fd4:	4b23      	ldr	r3, [pc, #140]	; (8006064 <Drive_State_Machine+0x114>)
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	2bff      	cmp	r3, #255	; 0xff
 8005fda:	d13a      	bne.n	8006052 <Drive_State_Machine+0x102>
 8005fdc:	f7ff ff60 	bl	8005ea0 <Get_Marker_Sensor_Cnt>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d135      	bne.n	8006052 <Drive_State_Machine+0x102>

					driveState = DRIVE_STATE_DECISION;
 8005fe6:	4b1e      	ldr	r3, [pc, #120]	; (8006060 <Drive_State_Machine+0x110>)
 8005fe8:	2203      	movs	r2, #3
 8005fea:	701a      	strb	r2, [r3, #0]
				}

				break;
 8005fec:	e031      	b.n	8006052 <Drive_State_Machine+0x102>


		case DRIVE_STATE_MARKER :

				// accum
				sensorStateSum |= state;
 8005fee:	4b1e      	ldr	r3, [pc, #120]	; (8006068 <Drive_State_Machine+0x118>)
 8005ff0:	781b      	ldrb	r3, [r3, #0]
 8005ff2:	b2da      	uxtb	r2, r3
 8005ff4:	4b1b      	ldr	r3, [pc, #108]	; (8006064 <Drive_State_Machine+0x114>)
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	b2da      	uxtb	r2, r3
 8005ffc:	4b19      	ldr	r3, [pc, #100]	; (8006064 <Drive_State_Machine+0x114>)
 8005ffe:	701a      	strb	r2, [r3, #0]

				//   0  
				if (Get_Marker_Sensor_Cnt() == 0) {
 8006000:	f7ff ff4e 	bl	8005ea0 <Get_Marker_Sensor_Cnt>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d125      	bne.n	8006056 <Drive_State_Machine+0x106>

					driveState = DRIVE_STATE_DECISION;
 800600a:	4b15      	ldr	r3, [pc, #84]	; (8006060 <Drive_State_Machine+0x110>)
 800600c:	2203      	movs	r2, #3
 800600e:	701a      	strb	r2, [r3, #0]
				}

				break;
 8006010:	e021      	b.n	8006056 <Drive_State_Machine+0x106>



		case DRIVE_STATE_DECISION :

				Decision(sensorStateSum);
 8006012:	4b14      	ldr	r3, [pc, #80]	; (8006064 <Drive_State_Machine+0x114>)
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	4618      	mov	r0, r3
 8006018:	f7ff ff5c 	bl	8005ed4 <Decision>

				driveState = DRIVE_STATE_IDLE;
 800601c:	4b10      	ldr	r3, [pc, #64]	; (8006060 <Drive_State_Machine+0x110>)
 800601e:	2200      	movs	r2, #0
 8006020:	701a      	strb	r2, [r3, #0]

				break;
 8006022:	e01b      	b.n	800605c <Drive_State_Machine+0x10c>



		case DRIVE_DECISION_LINE_OUT :

				if (state != 0x00) {
 8006024:	4b10      	ldr	r3, [pc, #64]	; (8006068 <Drive_State_Machine+0x118>)
 8006026:	781b      	ldrb	r3, [r3, #0]
 8006028:	b2db      	uxtb	r3, r3
 800602a:	2b00      	cmp	r3, #0
 800602c:	d003      	beq.n	8006036 <Drive_State_Machine+0xe6>

					driveState = DRIVE_STATE_IDLE;
 800602e:	4b0c      	ldr	r3, [pc, #48]	; (8006060 <Drive_State_Machine+0x110>)
 8006030:	2200      	movs	r2, #0
 8006032:	701a      	strb	r2, [r3, #0]
				else if (uwTick > lineOutStartTime + LINE_OUT_DELAY_MS) {

					markState = MARK_LINE_OUT;
				}

				break ;
 8006034:	e011      	b.n	800605a <Drive_State_Machine+0x10a>
				else if (uwTick > lineOutStartTime + LINE_OUT_DELAY_MS) {
 8006036:	4b0e      	ldr	r3, [pc, #56]	; (8006070 <Drive_State_Machine+0x120>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 800603e:	4b0b      	ldr	r3, [pc, #44]	; (800606c <Drive_State_Machine+0x11c>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	429a      	cmp	r2, r3
 8006044:	d209      	bcs.n	800605a <Drive_State_Machine+0x10a>
					markState = MARK_LINE_OUT;
 8006046:	4b0b      	ldr	r3, [pc, #44]	; (8006074 <Drive_State_Machine+0x124>)
 8006048:	2206      	movs	r2, #6
 800604a:	701a      	strb	r2, [r3, #0]
				break ;
 800604c:	e005      	b.n	800605a <Drive_State_Machine+0x10a>
				break;
 800604e:	bf00      	nop
 8006050:	e004      	b.n	800605c <Drive_State_Machine+0x10c>
				break;
 8006052:	bf00      	nop
 8006054:	e002      	b.n	800605c <Drive_State_Machine+0x10c>
				break;
 8006056:	bf00      	nop
 8006058:	e000      	b.n	800605c <Drive_State_Machine+0x10c>
				break ;
 800605a:	bf00      	nop

	}
}
 800605c:	bf00      	nop
 800605e:	bd80      	pop	{r7, pc}
 8006060:	200013f4 	.word	0x200013f4
 8006064:	20002e09 	.word	0x20002e09
 8006068:	20002ea0 	.word	0x20002ea0
 800606c:	20000230 	.word	0x20000230
 8006070:	20002e0c 	.word	0x20002e0c
 8006074:	20000034 	.word	0x20000034

08006078 <First_Drive>:




//1 
void First_Drive() {
 8006078:	b580      	push	{r7, lr}
 800607a:	b084      	sub	sp, #16
 800607c:	af00      	add	r7, sp, #0

	uint8_t exitEcho = EXIT_ECHO_IDLE;
 800607e:	2300      	movs	r3, #0
 8006080:	73fb      	strb	r3, [r7, #15]

	uint32_t startTime = 0;
 8006082:	2300      	movs	r3, #0
 8006084:	60bb      	str	r3, [r7, #8]
	uint32_t endTime = 0;
 8006086:	2300      	movs	r3, #0
 8006088:	607b      	str	r3, [r7, #4]

	Custom_OLED_Clear();
 800608a:	f7fe fe0e 	bl	8004caa <Custom_OLED_Clear>

	//   
	Pre_Drive_Setting();
 800608e:	f7ff fae1 	bl	8005654 <Pre_Drive_Setting>

	Sensor_Start();
 8006092:	f001 fa81 	bl	8007598 <Sensor_Start>
	Motor_Start();
 8006096:	f001 f999 	bl	80073cc <Motor_Start>
	Speed_Control_Start();
 800609a:	f001 f9cd 	bl	8007438 <Speed_Control_Start>

	startTime = uwTick;
 800609e:	4b14      	ldr	r3, [pc, #80]	; (80060f0 <First_Drive+0x78>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	60bb      	str	r3, [r7, #8]

	while (1) {

		//Drive_Test_Info_Oled();

		Drive_State_Machine();
 80060a4:	f7ff ff54 	bl	8005f50 <Drive_State_Machine>
		First_Drive_Ctrl();
 80060a8:	f000 f826 	bl	80060f8 <First_Drive_Ctrl>

		//Drive_Speed_Cntl();
		if ( EXIT_ECHO_IDLE != (exitEcho = Is_Drive_End(exitEcho)) ) {
 80060ac:	7bfb      	ldrb	r3, [r7, #15]
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7ff fe6c 	bl	8005d8c <Is_Drive_End>
 80060b4:	4603      	mov	r3, r0
 80060b6:	73fb      	strb	r3, [r7, #15]
 80060b8:	7bfb      	ldrb	r3, [r7, #15]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d0f2      	beq.n	80060a4 <First_Drive+0x2c>

			endTime = uwTick;
 80060be:	4b0c      	ldr	r3, [pc, #48]	; (80060f0 <First_Drive+0x78>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	607b      	str	r3, [r7, #4]
			break;
 80060c4:	bf00      	nop
		}
	}

	Motor_Stop();
 80060c6:	f001 f995 	bl	80073f4 <Motor_Stop>
	Speed_Control_Stop();
 80060ca:	f001 f9c1 	bl	8007450 <Speed_Control_Stop>
	Sensor_Stop();
 80060ce:	f001 fa7b 	bl	80075c8 <Sensor_Stop>


	First_Drive_Data_Cntl(exitEcho);
 80060d2:	7bfb      	ldrb	r3, [r7, #15]
 80060d4:	4618      	mov	r0, r3
 80060d6:	f000 f907 	bl	80062e8 <First_Drive_Data_Cntl>

	Custom_OLED_Printf("%u", endTime - startTime);
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	4619      	mov	r1, r3
 80060e2:	4804      	ldr	r0, [pc, #16]	; (80060f4 <First_Drive+0x7c>)
 80060e4:	f7fe fec6 	bl	8004e74 <Custom_OLED_Printf>
}
 80060e8:	bf00      	nop
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	20000230 	.word	0x20000230
 80060f4:	0800a7ac 	.word	0x0800a7ac

080060f8 <First_Drive_Ctrl>:





__STATIC_INLINE void First_Drive_Ctrl() {
 80060f8:	b580      	push	{r7, lr}
 80060fa:	af00      	add	r7, sp, #0

	if (markState == MARK_LINE_OUT) {
 80060fc:	4b0b      	ldr	r3, [pc, #44]	; (800612c <First_Drive_Ctrl+0x34>)
 80060fe:	781b      	ldrb	r3, [r3, #0]
 8006100:	2b06      	cmp	r3, #6
 8006102:	d011      	beq.n	8006128 <First_Drive_Ctrl+0x30>

		return ;
	}

	// markState  
	else if (markState != driveDataBuffer[driveDataIdx].markState) {
 8006104:	4b0a      	ldr	r3, [pc, #40]	; (8006130 <First_Drive_Ctrl+0x38>)
 8006106:	881b      	ldrh	r3, [r3, #0]
 8006108:	4619      	mov	r1, r3
 800610a:	4a0a      	ldr	r2, [pc, #40]	; (8006134 <First_Drive_Ctrl+0x3c>)
 800610c:	460b      	mov	r3, r1
 800610e:	005b      	lsls	r3, r3, #1
 8006110:	440b      	add	r3, r1
 8006112:	005b      	lsls	r3, r3, #1
 8006114:	4413      	add	r3, r2
 8006116:	3304      	adds	r3, #4
 8006118:	781a      	ldrb	r2, [r3, #0]
 800611a:	4b04      	ldr	r3, [pc, #16]	; (800612c <First_Drive_Ctrl+0x34>)
 800611c:	781b      	ldrb	r3, [r3, #0]
 800611e:	429a      	cmp	r2, r3
 8006120:	d003      	beq.n	800612a <First_Drive_Ctrl+0x32>

		// driveData  
		Set_First_Drive_Data();
 8006122:	f000 f809 	bl	8006138 <Set_First_Drive_Data>
 8006126:	e000      	b.n	800612a <First_Drive_Ctrl+0x32>
		return ;
 8006128:	bf00      	nop
	}
}
 800612a:	bd80      	pop	{r7, pc}
 800612c:	20000034 	.word	0x20000034
 8006130:	20002bf8 	.word	0x20002bf8
 8006134:	20001ff8 	.word	0x20001ff8

08006138 <Set_First_Drive_Data>:



__STATIC_INLINE void Set_First_Drive_Data() {
 8006138:	b480      	push	{r7}
 800613a:	af00      	add	r7, sp, #0

	// ,   
	if (markState != MARK_CROSS && markState != MARK_END) {
 800613c:	4b60      	ldr	r3, [pc, #384]	; (80062c0 <Set_First_Drive_Data+0x188>)
 800613e:	781b      	ldrb	r3, [r3, #0]
 8006140:	2b05      	cmp	r3, #5
 8006142:	d054      	beq.n	80061ee <Set_First_Drive_Data+0xb6>
 8006144:	4b5e      	ldr	r3, [pc, #376]	; (80062c0 <Set_First_Drive_Data+0x188>)
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	2b04      	cmp	r3, #4
 800614a:	d050      	beq.n	80061ee <Set_First_Drive_Data+0xb6>

		//   tick     
		driveDataBuffer[driveDataIdx].tickCnt_L = curTick_L - markStartTick_L;
 800614c:	4b5d      	ldr	r3, [pc, #372]	; (80062c4 <Set_First_Drive_Data+0x18c>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	b29a      	uxth	r2, r3
 8006152:	4b5d      	ldr	r3, [pc, #372]	; (80062c8 <Set_First_Drive_Data+0x190>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	b29b      	uxth	r3, r3
 8006158:	495c      	ldr	r1, [pc, #368]	; (80062cc <Set_First_Drive_Data+0x194>)
 800615a:	8809      	ldrh	r1, [r1, #0]
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	b298      	uxth	r0, r3
 8006160:	4a5b      	ldr	r2, [pc, #364]	; (80062d0 <Set_First_Drive_Data+0x198>)
 8006162:	460b      	mov	r3, r1
 8006164:	005b      	lsls	r3, r3, #1
 8006166:	440b      	add	r3, r1
 8006168:	005b      	lsls	r3, r3, #1
 800616a:	4413      	add	r3, r2
 800616c:	4602      	mov	r2, r0
 800616e:	801a      	strh	r2, [r3, #0]
		driveDataBuffer[driveDataIdx].tickCnt_R = curTick_R - markStartTick_R;
 8006170:	4b58      	ldr	r3, [pc, #352]	; (80062d4 <Set_First_Drive_Data+0x19c>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	b29a      	uxth	r2, r3
 8006176:	4b58      	ldr	r3, [pc, #352]	; (80062d8 <Set_First_Drive_Data+0x1a0>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	b29b      	uxth	r3, r3
 800617c:	4953      	ldr	r1, [pc, #332]	; (80062cc <Set_First_Drive_Data+0x194>)
 800617e:	8809      	ldrh	r1, [r1, #0]
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	b298      	uxth	r0, r3
 8006184:	4a52      	ldr	r2, [pc, #328]	; (80062d0 <Set_First_Drive_Data+0x198>)
 8006186:	460b      	mov	r3, r1
 8006188:	005b      	lsls	r3, r3, #1
 800618a:	440b      	add	r3, r1
 800618c:	005b      	lsls	r3, r3, #1
 800618e:	4413      	add	r3, r2
 8006190:	3302      	adds	r3, #2
 8006192:	4602      	mov	r2, r0
 8006194:	801a      	strh	r2, [r3, #0]

		//     
		driveDataBuffer[driveDataIdx].crossCnt = crossCnt;
 8006196:	4b51      	ldr	r3, [pc, #324]	; (80062dc <Set_First_Drive_Data+0x1a4>)
 8006198:	881a      	ldrh	r2, [r3, #0]
 800619a:	4b4c      	ldr	r3, [pc, #304]	; (80062cc <Set_First_Drive_Data+0x194>)
 800619c:	881b      	ldrh	r3, [r3, #0]
 800619e:	4619      	mov	r1, r3
 80061a0:	b2d0      	uxtb	r0, r2
 80061a2:	4a4b      	ldr	r2, [pc, #300]	; (80062d0 <Set_First_Drive_Data+0x198>)
 80061a4:	460b      	mov	r3, r1
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	440b      	add	r3, r1
 80061aa:	005b      	lsls	r3, r3, #1
 80061ac:	4413      	add	r3, r2
 80061ae:	3305      	adds	r3, #5
 80061b0:	4602      	mov	r2, r0
 80061b2:	701a      	strb	r2, [r3, #0]

		// drivePtr   
		driveDataIdx += 1;
 80061b4:	4b45      	ldr	r3, [pc, #276]	; (80062cc <Set_First_Drive_Data+0x194>)
 80061b6:	881b      	ldrh	r3, [r3, #0]
 80061b8:	3301      	adds	r3, #1
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	4b43      	ldr	r3, [pc, #268]	; (80062cc <Set_First_Drive_Data+0x194>)
 80061be:	801a      	strh	r2, [r3, #0]

		// markStartTick 
		markStartTick_L = curTick_L;
 80061c0:	4b40      	ldr	r3, [pc, #256]	; (80062c4 <Set_First_Drive_Data+0x18c>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a40      	ldr	r2, [pc, #256]	; (80062c8 <Set_First_Drive_Data+0x190>)
 80061c6:	6013      	str	r3, [r2, #0]
		markStartTick_R = curTick_R;
 80061c8:	4b42      	ldr	r3, [pc, #264]	; (80062d4 <Set_First_Drive_Data+0x19c>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a42      	ldr	r2, [pc, #264]	; (80062d8 <Set_First_Drive_Data+0x1a0>)
 80061ce:	6013      	str	r3, [r2, #0]


		//    markState 
		driveDataBuffer[driveDataIdx].markState = markState;
 80061d0:	4b3e      	ldr	r3, [pc, #248]	; (80062cc <Set_First_Drive_Data+0x194>)
 80061d2:	881b      	ldrh	r3, [r3, #0]
 80061d4:	4619      	mov	r1, r3
 80061d6:	4b3a      	ldr	r3, [pc, #232]	; (80062c0 <Set_First_Drive_Data+0x188>)
 80061d8:	7818      	ldrb	r0, [r3, #0]
 80061da:	4a3d      	ldr	r2, [pc, #244]	; (80062d0 <Set_First_Drive_Data+0x198>)
 80061dc:	460b      	mov	r3, r1
 80061de:	005b      	lsls	r3, r3, #1
 80061e0:	440b      	add	r3, r1
 80061e2:	005b      	lsls	r3, r3, #1
 80061e4:	4413      	add	r3, r2
 80061e6:	3304      	adds	r3, #4
 80061e8:	4602      	mov	r2, r0
 80061ea:	701a      	strb	r2, [r3, #0]
 80061ec:	e063      	b.n	80062b6 <Set_First_Drive_Data+0x17e>
	}

	else {

		//  
		if (markState == MARK_CROSS) {
 80061ee:	4b34      	ldr	r3, [pc, #208]	; (80062c0 <Set_First_Drive_Data+0x188>)
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	2b05      	cmp	r3, #5
 80061f4:	d10f      	bne.n	8006216 <Set_First_Drive_Data+0xde>
			 *    n (crossCnt)		0		1		...		50
			 *    m (driveDataIdx)		4(3)	6(5)	...		98
			 *
			 *    (0     1   , 0    )
			 */
			crossCntTableBuffer[crossCnt] = driveDataIdx + 1;
 80061f6:	4b35      	ldr	r3, [pc, #212]	; (80062cc <Set_First_Drive_Data+0x194>)
 80061f8:	881b      	ldrh	r3, [r3, #0]
 80061fa:	4a38      	ldr	r2, [pc, #224]	; (80062dc <Set_First_Drive_Data+0x1a4>)
 80061fc:	8812      	ldrh	r2, [r2, #0]
 80061fe:	3301      	adds	r3, #1
 8006200:	b299      	uxth	r1, r3
 8006202:	4b37      	ldr	r3, [pc, #220]	; (80062e0 <Set_First_Drive_Data+0x1a8>)
 8006204:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			crossCnt += 1;
 8006208:	4b34      	ldr	r3, [pc, #208]	; (80062dc <Set_First_Drive_Data+0x1a4>)
 800620a:	881b      	ldrh	r3, [r3, #0]
 800620c:	3301      	adds	r3, #1
 800620e:	b29a      	uxth	r2, r3
 8006210:	4b32      	ldr	r3, [pc, #200]	; (80062dc <Set_First_Drive_Data+0x1a4>)
 8006212:	801a      	strh	r2, [r3, #0]
 8006214:	e041      	b.n	800629a <Set_First_Drive_Data+0x162>
		}

		//  
		else if (markState == MARK_END){
 8006216:	4b2a      	ldr	r3, [pc, #168]	; (80062c0 <Set_First_Drive_Data+0x188>)
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	2b04      	cmp	r3, #4
 800621c:	d13d      	bne.n	800629a <Set_First_Drive_Data+0x162>

			endMarkCnt += 1;
 800621e:	4b31      	ldr	r3, [pc, #196]	; (80062e4 <Set_First_Drive_Data+0x1ac>)
 8006220:	781b      	ldrb	r3, [r3, #0]
 8006222:	3301      	adds	r3, #1
 8006224:	b2da      	uxtb	r2, r3
 8006226:	4b2f      	ldr	r3, [pc, #188]	; (80062e4 <Set_First_Drive_Data+0x1ac>)
 8006228:	701a      	strb	r2, [r3, #0]

			if (endMarkCnt >= 2) {
 800622a:	4b2e      	ldr	r3, [pc, #184]	; (80062e4 <Set_First_Drive_Data+0x1ac>)
 800622c:	781b      	ldrb	r3, [r3, #0]
 800622e:	2b01      	cmp	r3, #1
 8006230:	d933      	bls.n	800629a <Set_First_Drive_Data+0x162>

				//   tick     
				driveDataBuffer[driveDataIdx].tickCnt_L = curTick_L - markStartTick_L;
 8006232:	4b24      	ldr	r3, [pc, #144]	; (80062c4 <Set_First_Drive_Data+0x18c>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	b29a      	uxth	r2, r3
 8006238:	4b23      	ldr	r3, [pc, #140]	; (80062c8 <Set_First_Drive_Data+0x190>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	b29b      	uxth	r3, r3
 800623e:	4923      	ldr	r1, [pc, #140]	; (80062cc <Set_First_Drive_Data+0x194>)
 8006240:	8809      	ldrh	r1, [r1, #0]
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	b298      	uxth	r0, r3
 8006246:	4a22      	ldr	r2, [pc, #136]	; (80062d0 <Set_First_Drive_Data+0x198>)
 8006248:	460b      	mov	r3, r1
 800624a:	005b      	lsls	r3, r3, #1
 800624c:	440b      	add	r3, r1
 800624e:	005b      	lsls	r3, r3, #1
 8006250:	4413      	add	r3, r2
 8006252:	4602      	mov	r2, r0
 8006254:	801a      	strh	r2, [r3, #0]
				driveDataBuffer[driveDataIdx].tickCnt_R = curTick_R - markStartTick_R;
 8006256:	4b1f      	ldr	r3, [pc, #124]	; (80062d4 <Set_First_Drive_Data+0x19c>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	b29a      	uxth	r2, r3
 800625c:	4b1e      	ldr	r3, [pc, #120]	; (80062d8 <Set_First_Drive_Data+0x1a0>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	b29b      	uxth	r3, r3
 8006262:	491a      	ldr	r1, [pc, #104]	; (80062cc <Set_First_Drive_Data+0x194>)
 8006264:	8809      	ldrh	r1, [r1, #0]
 8006266:	1ad3      	subs	r3, r2, r3
 8006268:	b298      	uxth	r0, r3
 800626a:	4a19      	ldr	r2, [pc, #100]	; (80062d0 <Set_First_Drive_Data+0x198>)
 800626c:	460b      	mov	r3, r1
 800626e:	005b      	lsls	r3, r3, #1
 8006270:	440b      	add	r3, r1
 8006272:	005b      	lsls	r3, r3, #1
 8006274:	4413      	add	r3, r2
 8006276:	3302      	adds	r3, #2
 8006278:	4602      	mov	r2, r0
 800627a:	801a      	strh	r2, [r3, #0]

				//     
				driveDataBuffer[driveDataIdx].crossCnt = crossCnt;
 800627c:	4b17      	ldr	r3, [pc, #92]	; (80062dc <Set_First_Drive_Data+0x1a4>)
 800627e:	881a      	ldrh	r2, [r3, #0]
 8006280:	4b12      	ldr	r3, [pc, #72]	; (80062cc <Set_First_Drive_Data+0x194>)
 8006282:	881b      	ldrh	r3, [r3, #0]
 8006284:	4619      	mov	r1, r3
 8006286:	b2d0      	uxtb	r0, r2
 8006288:	4a11      	ldr	r2, [pc, #68]	; (80062d0 <Set_First_Drive_Data+0x198>)
 800628a:	460b      	mov	r3, r1
 800628c:	005b      	lsls	r3, r3, #1
 800628e:	440b      	add	r3, r1
 8006290:	005b      	lsls	r3, r3, #1
 8006292:	4413      	add	r3, r2
 8006294:	3305      	adds	r3, #5
 8006296:	4602      	mov	r2, r0
 8006298:	701a      	strb	r2, [r3, #0]
			}
		}

		// ,      
		markState = driveDataBuffer[driveDataIdx].markState;
 800629a:	4b0c      	ldr	r3, [pc, #48]	; (80062cc <Set_First_Drive_Data+0x194>)
 800629c:	881b      	ldrh	r3, [r3, #0]
 800629e:	4619      	mov	r1, r3
 80062a0:	4a0b      	ldr	r2, [pc, #44]	; (80062d0 <Set_First_Drive_Data+0x198>)
 80062a2:	460b      	mov	r3, r1
 80062a4:	005b      	lsls	r3, r3, #1
 80062a6:	440b      	add	r3, r1
 80062a8:	005b      	lsls	r3, r3, #1
 80062aa:	4413      	add	r3, r2
 80062ac:	3304      	adds	r3, #4
 80062ae:	781a      	ldrb	r2, [r3, #0]
 80062b0:	4b03      	ldr	r3, [pc, #12]	; (80062c0 <Set_First_Drive_Data+0x188>)
 80062b2:	701a      	strb	r2, [r3, #0]
	}

}
 80062b4:	bf00      	nop
 80062b6:	bf00      	nop
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr
 80062c0:	20000034 	.word	0x20000034
 80062c4:	200013e4 	.word	0x200013e4
 80062c8:	20002e00 	.word	0x20002e00
 80062cc:	20002bf8 	.word	0x20002bf8
 80062d0:	20001ff8 	.word	0x20001ff8
 80062d4:	200013e8 	.word	0x200013e8
 80062d8:	20002e04 	.word	0x20002e04
 80062dc:	20002dfc 	.word	0x20002dfc
 80062e0:	20002cfc 	.word	0x20002cfc
 80062e4:	20002e08 	.word	0x20002e08

080062e8 <First_Drive_Data_Cntl>:





static void First_Drive_Data_Cntl(uint8_t exitEcho) {
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b086      	sub	sp, #24
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	4603      	mov	r3, r0
 80062f0:	71fb      	strb	r3, [r7, #7]
	uint32_t i = 1;
 80062f2:	2301      	movs	r3, #1
 80062f4:	617b      	str	r3, [r7, #20]
	uint16_t markCnt_L = 0;
 80062f6:	2300      	movs	r3, #0
 80062f8:	827b      	strh	r3, [r7, #18]
	uint16_t markCnt_R = 0;
 80062fa:	2300      	movs	r3, #0
 80062fc:	823b      	strh	r3, [r7, #16]
	uint16_t crossCnt = 0;
 80062fe:	2300      	movs	r3, #0
 8006300:	81fb      	strh	r3, [r7, #14]

	if (exitEcho == EXIT_ECHO_END_MARK) {
 8006302:	79fb      	ldrb	r3, [r7, #7]
 8006304:	2b01      	cmp	r3, #1
 8006306:	f040 808e 	bne.w	8006426 <First_Drive_Data_Cntl+0x13e>

		//   
		for (i = 1; driveDataBuffer[i].markState != MARK_NONE && i < MAX_DRIVE_DATA_LEN; i++) {
 800630a:	2301      	movs	r3, #1
 800630c:	617b      	str	r3, [r7, #20]
 800630e:	e04a      	b.n	80063a6 <First_Drive_Data_Cntl+0xbe>

			//    
			if (driveDataBuffer[i].markState == MARK_CURVE_L) {
 8006310:	494e      	ldr	r1, [pc, #312]	; (800644c <First_Drive_Data_Cntl+0x164>)
 8006312:	697a      	ldr	r2, [r7, #20]
 8006314:	4613      	mov	r3, r2
 8006316:	005b      	lsls	r3, r3, #1
 8006318:	4413      	add	r3, r2
 800631a:	005b      	lsls	r3, r3, #1
 800631c:	440b      	add	r3, r1
 800631e:	3304      	adds	r3, #4
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	2b03      	cmp	r3, #3
 8006324:	d103      	bne.n	800632e <First_Drive_Data_Cntl+0x46>

				markCnt_L += 1;
 8006326:	8a7b      	ldrh	r3, [r7, #18]
 8006328:	3301      	adds	r3, #1
 800632a:	827b      	strh	r3, [r7, #18]
 800632c:	e038      	b.n	80063a0 <First_Drive_Data_Cntl+0xb8>
			}

			//    
			else if (driveDataBuffer[i].markState == MARK_CURVE_R) {
 800632e:	4947      	ldr	r1, [pc, #284]	; (800644c <First_Drive_Data_Cntl+0x164>)
 8006330:	697a      	ldr	r2, [r7, #20]
 8006332:	4613      	mov	r3, r2
 8006334:	005b      	lsls	r3, r3, #1
 8006336:	4413      	add	r3, r2
 8006338:	005b      	lsls	r3, r3, #1
 800633a:	440b      	add	r3, r1
 800633c:	3304      	adds	r3, #4
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	2b02      	cmp	r3, #2
 8006342:	d103      	bne.n	800634c <First_Drive_Data_Cntl+0x64>

				markCnt_R += 1;
 8006344:	8a3b      	ldrh	r3, [r7, #16]
 8006346:	3301      	adds	r3, #1
 8006348:	823b      	strh	r3, [r7, #16]
 800634a:	e029      	b.n	80063a0 <First_Drive_Data_Cntl+0xb8>
			}

			//  ( 1       )
			else if (driveDataBuffer[i].markState == MARK_STRAIGHT) {
 800634c:	493f      	ldr	r1, [pc, #252]	; (800644c <First_Drive_Data_Cntl+0x164>)
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	4613      	mov	r3, r2
 8006352:	005b      	lsls	r3, r3, #1
 8006354:	4413      	add	r3, r2
 8006356:	005b      	lsls	r3, r3, #1
 8006358:	440b      	add	r3, r1
 800635a:	3304      	adds	r3, #4
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	2b01      	cmp	r3, #1
 8006360:	d11e      	bne.n	80063a0 <First_Drive_Data_Cntl+0xb8>

				//     
				if (driveDataBuffer[i-1].markState == MARK_CURVE_L) {
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	1e5a      	subs	r2, r3, #1
 8006366:	4939      	ldr	r1, [pc, #228]	; (800644c <First_Drive_Data_Cntl+0x164>)
 8006368:	4613      	mov	r3, r2
 800636a:	005b      	lsls	r3, r3, #1
 800636c:	4413      	add	r3, r2
 800636e:	005b      	lsls	r3, r3, #1
 8006370:	440b      	add	r3, r1
 8006372:	3304      	adds	r3, #4
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	2b03      	cmp	r3, #3
 8006378:	d103      	bne.n	8006382 <First_Drive_Data_Cntl+0x9a>
					markCnt_L += 1;
 800637a:	8a7b      	ldrh	r3, [r7, #18]
 800637c:	3301      	adds	r3, #1
 800637e:	827b      	strh	r3, [r7, #18]
 8006380:	e00e      	b.n	80063a0 <First_Drive_Data_Cntl+0xb8>
				}

				//     
				else if (driveDataBuffer[i-1].markState == MARK_CURVE_R) {
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	1e5a      	subs	r2, r3, #1
 8006386:	4931      	ldr	r1, [pc, #196]	; (800644c <First_Drive_Data_Cntl+0x164>)
 8006388:	4613      	mov	r3, r2
 800638a:	005b      	lsls	r3, r3, #1
 800638c:	4413      	add	r3, r2
 800638e:	005b      	lsls	r3, r3, #1
 8006390:	440b      	add	r3, r1
 8006392:	3304      	adds	r3, #4
 8006394:	781b      	ldrb	r3, [r3, #0]
 8006396:	2b02      	cmp	r3, #2
 8006398:	d102      	bne.n	80063a0 <First_Drive_Data_Cntl+0xb8>
					markCnt_R += 1;
 800639a:	8a3b      	ldrh	r3, [r7, #16]
 800639c:	3301      	adds	r3, #1
 800639e:	823b      	strh	r3, [r7, #16]
		for (i = 1; driveDataBuffer[i].markState != MARK_NONE && i < MAX_DRIVE_DATA_LEN; i++) {
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	3301      	adds	r3, #1
 80063a4:	617b      	str	r3, [r7, #20]
 80063a6:	4929      	ldr	r1, [pc, #164]	; (800644c <First_Drive_Data_Cntl+0x164>)
 80063a8:	697a      	ldr	r2, [r7, #20]
 80063aa:	4613      	mov	r3, r2
 80063ac:	005b      	lsls	r3, r3, #1
 80063ae:	4413      	add	r3, r2
 80063b0:	005b      	lsls	r3, r3, #1
 80063b2:	440b      	add	r3, r1
 80063b4:	3304      	adds	r3, #4
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d003      	beq.n	80063c4 <First_Drive_Data_Cntl+0xdc>
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063c2:	d3a5      	bcc.n	8006310 <First_Drive_Data_Cntl+0x28>
				}
			}
		}

		for (i = 0; crossCntTableBuffer[i] != 0 && i < MAX_CROSS_CNT; i++) {
 80063c4:	2300      	movs	r3, #0
 80063c6:	617b      	str	r3, [r7, #20]
 80063c8:	e005      	b.n	80063d6 <First_Drive_Data_Cntl+0xee>

			crossCnt++;
 80063ca:	89fb      	ldrh	r3, [r7, #14]
 80063cc:	3301      	adds	r3, #1
 80063ce:	81fb      	strh	r3, [r7, #14]
		for (i = 0; crossCntTableBuffer[i] != 0 && i < MAX_CROSS_CNT; i++) {
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	3301      	adds	r3, #1
 80063d4:	617b      	str	r3, [r7, #20]
 80063d6:	4a1e      	ldr	r2, [pc, #120]	; (8006450 <First_Drive_Data_Cntl+0x168>)
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d002      	beq.n	80063e8 <First_Drive_Data_Cntl+0x100>
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	2b7f      	cmp	r3, #127	; 0x7f
 80063e6:	d9f0      	bls.n	80063ca <First_Drive_Data_Cntl+0xe2>
		}

		Custom_OLED_Clear();
 80063e8:	f7fe fc5f 	bl	8004caa <Custom_OLED_Clear>

		// OLED exitEcho     
		Custom_OLED_Printf("/0end mark");
 80063ec:	4819      	ldr	r0, [pc, #100]	; (8006454 <First_Drive_Data_Cntl+0x16c>)
 80063ee:	f7fe fd41 	bl	8004e74 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1mark L:   %d", markCnt_L);
 80063f2:	8a7b      	ldrh	r3, [r7, #18]
 80063f4:	4619      	mov	r1, r3
 80063f6:	4818      	ldr	r0, [pc, #96]	; (8006458 <First_Drive_Data_Cntl+0x170>)
 80063f8:	f7fe fd3c 	bl	8004e74 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2mark R:   %d", markCnt_R);
 80063fc:	8a3b      	ldrh	r3, [r7, #16]
 80063fe:	4619      	mov	r1, r3
 8006400:	4816      	ldr	r0, [pc, #88]	; (800645c <First_Drive_Data_Cntl+0x174>)
 8006402:	f7fe fd37 	bl	8004e74 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3cross:    %d", crossCnt);
 8006406:	89fb      	ldrh	r3, [r7, #14]
 8006408:	4619      	mov	r1, r3
 800640a:	4815      	ldr	r0, [pc, #84]	; (8006460 <First_Drive_Data_Cntl+0x178>)
 800640c:	f7fe fd32 	bl	8004e74 <Custom_OLED_Printf>

		while (CUSTOM_SW_3 != Custom_Switch_Read()) ;
 8006410:	bf00      	nop
 8006412:	f7ff f85f 	bl	80054d4 <Custom_Switch_Read>
 8006416:	4603      	mov	r3, r0
 8006418:	2b04      	cmp	r3, #4
 800641a:	d1fa      	bne.n	8006412 <First_Drive_Data_Cntl+0x12a>

		First_Drive_Data_Update_Cntl(exitEcho);
 800641c:	79fb      	ldrb	r3, [r7, #7]
 800641e:	4618      	mov	r0, r3
 8006420:	f000 f822 	bl	8006468 <First_Drive_Data_Update_Cntl>
 8006424:	e00b      	b.n	800643e <First_Drive_Data_Cntl+0x156>
	}

	else if (exitEcho == EXIT_ECHO_LINE_OUT){
 8006426:	79fb      	ldrb	r3, [r7, #7]
 8006428:	2b02      	cmp	r3, #2
 800642a:	d108      	bne.n	800643e <First_Drive_Data_Cntl+0x156>

		Custom_OLED_Printf("/0line out");
 800642c:	480d      	ldr	r0, [pc, #52]	; (8006464 <First_Drive_Data_Cntl+0x17c>)
 800642e:	f7fe fd21 	bl	8004e74 <Custom_OLED_Printf>

		while (CUSTOM_SW_3 != Custom_Switch_Read()) ;
 8006432:	bf00      	nop
 8006434:	f7ff f84e 	bl	80054d4 <Custom_Switch_Read>
 8006438:	4603      	mov	r3, r0
 800643a:	2b04      	cmp	r3, #4
 800643c:	d1fa      	bne.n	8006434 <First_Drive_Data_Cntl+0x14c>
	}

	Custom_OLED_Clear();
 800643e:	f7fe fc34 	bl	8004caa <Custom_OLED_Clear>
}
 8006442:	bf00      	nop
 8006444:	3718      	adds	r7, #24
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}
 800644a:	bf00      	nop
 800644c:	20001ff8 	.word	0x20001ff8
 8006450:	20002cfc 	.word	0x20002cfc
 8006454:	0800a7b0 	.word	0x0800a7b0
 8006458:	0800a7bc 	.word	0x0800a7bc
 800645c:	0800a7cc 	.word	0x0800a7cc
 8006460:	0800a7dc 	.word	0x0800a7dc
 8006464:	0800a7ec 	.word	0x0800a7ec

08006468 <First_Drive_Data_Update_Cntl>:



static void First_Drive_Data_Update_Cntl(uint8_t exitEcho) {
 8006468:	b580      	push	{r7, lr}
 800646a:	b086      	sub	sp, #24
 800646c:	af00      	add	r7, sp, #0
 800646e:	4603      	mov	r3, r0
 8006470:	71fb      	strb	r3, [r7, #7]

	uint8_t sw;
	uint8_t isUpdate = CUSTOM_FALSE;
 8006472:	2300      	movs	r3, #0
 8006474:	75fb      	strb	r3, [r7, #23]

	Custom_OLED_Printf("/5update: NO");
 8006476:	4847      	ldr	r0, [pc, #284]	; (8006594 <First_Drive_Data_Update_Cntl+0x12c>)
 8006478:	f7fe fcfc 	bl	8004e74 <Custom_OLED_Printf>

	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 800647c:	e010      	b.n	80064a0 <First_Drive_Data_Update_Cntl+0x38>

		// data  
		if (sw == CUSTOM_SW_1) {
 800647e:	7afb      	ldrb	r3, [r7, #11]
 8006480:	2b01      	cmp	r3, #1
 8006482:	d105      	bne.n	8006490 <First_Drive_Data_Update_Cntl+0x28>
			Custom_OLED_Printf("/5update: YES");
 8006484:	4844      	ldr	r0, [pc, #272]	; (8006598 <First_Drive_Data_Update_Cntl+0x130>)
 8006486:	f7fe fcf5 	bl	8004e74 <Custom_OLED_Printf>
			isUpdate = CUSTOM_TRUE;
 800648a:	2301      	movs	r3, #1
 800648c:	75fb      	strb	r3, [r7, #23]
 800648e:	e007      	b.n	80064a0 <First_Drive_Data_Update_Cntl+0x38>
		}

		// data  
		else if (sw == CUSTOM_SW_2) {
 8006490:	7afb      	ldrb	r3, [r7, #11]
 8006492:	2b02      	cmp	r3, #2
 8006494:	d104      	bne.n	80064a0 <First_Drive_Data_Update_Cntl+0x38>
			Custom_OLED_Printf("/5update: NO ");
 8006496:	4841      	ldr	r0, [pc, #260]	; (800659c <First_Drive_Data_Update_Cntl+0x134>)
 8006498:	f7fe fcec 	bl	8004e74 <Custom_OLED_Printf>
			isUpdate = CUSTOM_FALSE;
 800649c:	2300      	movs	r3, #0
 800649e:	75fb      	strb	r3, [r7, #23]
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 80064a0:	f7ff f818 	bl	80054d4 <Custom_Switch_Read>
 80064a4:	4603      	mov	r3, r0
 80064a6:	72fb      	strb	r3, [r7, #11]
 80064a8:	7afb      	ldrb	r3, [r7, #11]
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	d1e7      	bne.n	800647e <First_Drive_Data_Update_Cntl+0x16>
		}
	}
	Custom_OLED_Clear();
 80064ae:	f7fe fbfc 	bl	8004caa <Custom_OLED_Clear>

	if (driveData[0].markState == MARK_NONE || isUpdate == CUSTOM_TRUE) {
 80064b2:	4b3b      	ldr	r3, [pc, #236]	; (80065a0 <First_Drive_Data_Update_Cntl+0x138>)
 80064b4:	791b      	ldrb	r3, [r3, #4]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <First_Drive_Data_Update_Cntl+0x58>
 80064ba:	7dfb      	ldrb	r3, [r7, #23]
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d164      	bne.n	800658a <First_Drive_Data_Update_Cntl+0x122>

		for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 80064c0:	2300      	movs	r3, #0
 80064c2:	613b      	str	r3, [r7, #16]
 80064c4:	e04c      	b.n	8006560 <First_Drive_Data_Update_Cntl+0xf8>
			driveData[i].tickCnt_L = driveDataBuffer[i].tickCnt_L;
 80064c6:	4937      	ldr	r1, [pc, #220]	; (80065a4 <First_Drive_Data_Update_Cntl+0x13c>)
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	4613      	mov	r3, r2
 80064cc:	005b      	lsls	r3, r3, #1
 80064ce:	4413      	add	r3, r2
 80064d0:	005b      	lsls	r3, r3, #1
 80064d2:	440b      	add	r3, r1
 80064d4:	8818      	ldrh	r0, [r3, #0]
 80064d6:	4932      	ldr	r1, [pc, #200]	; (80065a0 <First_Drive_Data_Update_Cntl+0x138>)
 80064d8:	693a      	ldr	r2, [r7, #16]
 80064da:	4613      	mov	r3, r2
 80064dc:	005b      	lsls	r3, r3, #1
 80064de:	4413      	add	r3, r2
 80064e0:	005b      	lsls	r3, r3, #1
 80064e2:	440b      	add	r3, r1
 80064e4:	4602      	mov	r2, r0
 80064e6:	801a      	strh	r2, [r3, #0]
			driveData[i].tickCnt_R = driveDataBuffer[i].tickCnt_R;
 80064e8:	492e      	ldr	r1, [pc, #184]	; (80065a4 <First_Drive_Data_Update_Cntl+0x13c>)
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	4613      	mov	r3, r2
 80064ee:	005b      	lsls	r3, r3, #1
 80064f0:	4413      	add	r3, r2
 80064f2:	005b      	lsls	r3, r3, #1
 80064f4:	440b      	add	r3, r1
 80064f6:	3302      	adds	r3, #2
 80064f8:	8818      	ldrh	r0, [r3, #0]
 80064fa:	4929      	ldr	r1, [pc, #164]	; (80065a0 <First_Drive_Data_Update_Cntl+0x138>)
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	4613      	mov	r3, r2
 8006500:	005b      	lsls	r3, r3, #1
 8006502:	4413      	add	r3, r2
 8006504:	005b      	lsls	r3, r3, #1
 8006506:	440b      	add	r3, r1
 8006508:	3302      	adds	r3, #2
 800650a:	4602      	mov	r2, r0
 800650c:	801a      	strh	r2, [r3, #0]
			driveData[i].markState = driveDataBuffer[i].markState;
 800650e:	4925      	ldr	r1, [pc, #148]	; (80065a4 <First_Drive_Data_Update_Cntl+0x13c>)
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	4613      	mov	r3, r2
 8006514:	005b      	lsls	r3, r3, #1
 8006516:	4413      	add	r3, r2
 8006518:	005b      	lsls	r3, r3, #1
 800651a:	440b      	add	r3, r1
 800651c:	3304      	adds	r3, #4
 800651e:	7818      	ldrb	r0, [r3, #0]
 8006520:	491f      	ldr	r1, [pc, #124]	; (80065a0 <First_Drive_Data_Update_Cntl+0x138>)
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	4613      	mov	r3, r2
 8006526:	005b      	lsls	r3, r3, #1
 8006528:	4413      	add	r3, r2
 800652a:	005b      	lsls	r3, r3, #1
 800652c:	440b      	add	r3, r1
 800652e:	3304      	adds	r3, #4
 8006530:	4602      	mov	r2, r0
 8006532:	701a      	strb	r2, [r3, #0]
			driveData[i].crossCnt = driveDataBuffer[i].crossCnt;
 8006534:	491b      	ldr	r1, [pc, #108]	; (80065a4 <First_Drive_Data_Update_Cntl+0x13c>)
 8006536:	693a      	ldr	r2, [r7, #16]
 8006538:	4613      	mov	r3, r2
 800653a:	005b      	lsls	r3, r3, #1
 800653c:	4413      	add	r3, r2
 800653e:	005b      	lsls	r3, r3, #1
 8006540:	440b      	add	r3, r1
 8006542:	3305      	adds	r3, #5
 8006544:	7818      	ldrb	r0, [r3, #0]
 8006546:	4916      	ldr	r1, [pc, #88]	; (80065a0 <First_Drive_Data_Update_Cntl+0x138>)
 8006548:	693a      	ldr	r2, [r7, #16]
 800654a:	4613      	mov	r3, r2
 800654c:	005b      	lsls	r3, r3, #1
 800654e:	4413      	add	r3, r2
 8006550:	005b      	lsls	r3, r3, #1
 8006552:	440b      	add	r3, r1
 8006554:	3305      	adds	r3, #5
 8006556:	4602      	mov	r2, r0
 8006558:	701a      	strb	r2, [r3, #0]
		for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	3301      	adds	r3, #1
 800655e:	613b      	str	r3, [r7, #16]
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006566:	d3ae      	bcc.n	80064c6 <First_Drive_Data_Update_Cntl+0x5e>
		}

		for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 8006568:	2300      	movs	r3, #0
 800656a:	60fb      	str	r3, [r7, #12]
 800656c:	e00a      	b.n	8006584 <First_Drive_Data_Update_Cntl+0x11c>

			crossCntTable[i] = crossCntTableBuffer[i];
 800656e:	4a0e      	ldr	r2, [pc, #56]	; (80065a8 <First_Drive_Data_Update_Cntl+0x140>)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8006576:	4a0d      	ldr	r2, [pc, #52]	; (80065ac <First_Drive_Data_Update_Cntl+0x144>)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	3301      	adds	r3, #1
 8006582:	60fb      	str	r3, [r7, #12]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2b7f      	cmp	r3, #127	; 0x7f
 8006588:	d9f1      	bls.n	800656e <First_Drive_Data_Update_Cntl+0x106>
		}
	}
}
 800658a:	bf00      	nop
 800658c:	3718      	adds	r7, #24
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	0800a7f8 	.word	0x0800a7f8
 8006598:	0800a808 	.word	0x0800a808
 800659c:	0800a818 	.word	0x0800a818
 80065a0:	200013f8 	.word	0x200013f8
 80065a4:	20001ff8 	.word	0x20001ff8
 80065a8:	20002cfc 	.word	0x20002cfc
 80065ac:	20002bfc 	.word	0x20002bfc

080065b0 <LL_USART_Enable>:
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	60da      	str	r2, [r3, #12]
}
 80065c4:	bf00      	nop
 80065c6:	370c      	adds	r7, #12
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065e0:	2b80      	cmp	r3, #128	; 0x80
 80065e2:	bf0c      	ite	eq
 80065e4:	2301      	moveq	r3, #1
 80065e6:	2300      	movne	r3, #0
 80065e8:	b2db      	uxtb	r3, r3
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	370c      	adds	r7, #12
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr

080065f6 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80065f6:	b480      	push	{r7}
 80065f8:	b083      	sub	sp, #12
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
 80065fe:	460b      	mov	r3, r1
 8006600:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8006602:	78fa      	ldrb	r2, [r7, #3]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	605a      	str	r2, [r3, #4]
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 800661c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	3b01      	subs	r3, #1
 8006624:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 8006626:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006630:	f023 0301 	bic.w	r3, r3, #1
 8006634:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 8006636:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006640:	f043 0301 	orr.w	r3, r3, #1
 8006644:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 8006646:	bf00      	nop
 8006648:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	f003 0301 	and.w	r3, r3, #1
 8006652:	2b01      	cmp	r3, #1
 8006654:	d1f8      	bne.n	8006648 <Custom_Delay_us+0x34>
}
 8006656:	bf00      	nop
 8006658:	bf00      	nop
 800665a:	370c      	adds	r7, #12
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr

08006664 <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006672:	fb02 f303 	mul.w	r3, r2, r3
 8006676:	4618      	mov	r0, r3
 8006678:	f7ff ffcc 	bl	8006614 <Custom_Delay_us>
}
 800667c:	bf00      	nop
 800667e:	3708      	adds	r7, #8
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}

08006684 <Custom_Delay_Init_SysTick>:
__STATIC_INLINE void Custom_Delay_Init_SysTick() {
 8006684:	b480      	push	{r7}
 8006686:	af00      	add	r7, sp, #0
	uwTick = 0;
 8006688:	4b06      	ldr	r3, [pc, #24]	; (80066a4 <Custom_Delay_Init_SysTick+0x20>)
 800668a:	2200      	movs	r2, #0
 800668c:	601a      	str	r2, [r3, #0]
	SysTick->CTRL = (SysTick->CTRL & 0xFFFFFFF8) | 0x07;
 800668e:	4b06      	ldr	r3, [pc, #24]	; (80066a8 <Custom_Delay_Init_SysTick+0x24>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a05      	ldr	r2, [pc, #20]	; (80066a8 <Custom_Delay_Init_SysTick+0x24>)
 8006694:	f043 0307 	orr.w	r3, r3, #7
 8006698:	6013      	str	r3, [r2, #0]
}
 800669a:	bf00      	nop
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr
 80066a4:	20000230 	.word	0x20000230
 80066a8:	e000e010 	.word	0xe000e010

080066ac <__io_putchar>:

/*
 * syscalls.c  _io_putchar 
 */
int __io_putchar(int ch)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b082      	sub	sp, #8
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
	while (!LL_USART_IsActiveFlag_TXE(USART2));
 80066b4:	bf00      	nop
 80066b6:	4808      	ldr	r0, [pc, #32]	; (80066d8 <__io_putchar+0x2c>)
 80066b8:	f7ff ff8a 	bl	80065d0 <LL_USART_IsActiveFlag_TXE>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d0f9      	beq.n	80066b6 <__io_putchar+0xa>
	LL_USART_TransmitData8(USART2, (char)ch);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	4619      	mov	r1, r3
 80066c8:	4803      	ldr	r0, [pc, #12]	; (80066d8 <__io_putchar+0x2c>)
 80066ca:	f7ff ff94 	bl	80065f6 <LL_USART_TransmitData8>
	return ch;
 80066ce:	687b      	ldr	r3, [r7, #4]
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3708      	adds	r7, #8
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	40004400 	.word	0x40004400

080066dc <Init>:



void Init() {
 80066dc:	b580      	push	{r7, lr}
 80066de:	b0be      	sub	sp, #248	; 0xf8
 80066e0:	af00      	add	r7, sp, #0
	/*
	 * STM    UART        USART2 .
	 */
	LL_USART_Enable(USART2);
 80066e2:	4838      	ldr	r0, [pc, #224]	; (80067c4 <Init+0xe8>)
 80066e4:	f7ff ff64 	bl	80065b0 <LL_USART_Enable>

	/*
	* 1ms   SysTick . custom_delay.h  Custom_Delay_Get_SysTick
	*  SvsTick       .
	*/
	Custom_Delay_Init_SysTick();
 80066e8:	f7ff ffcc 	bl	8006684 <Custom_Delay_Init_SysTick>

	/*
	 * OLED   Custom_OLED_Init      .
	 *   OLED        .
	 */
	Custom_OLED_Init();
 80066ec:	f7fe fafc 	bl	8004ce8 <Custom_OLED_Init>

	/*
	 *    Custom_FileSystem_Load      .
	 *           .
	 */
	Custom_FileSystem_Load();
 80066f0:	f7fe f92c 	bl	800494c <Custom_FileSystem_Load>
	 *    , /0         ,
	 * /1         .
	 *  /r, /g, /b     , ,  .
	 * ,      "Hello"  ,           "ZETIN!" .
	 */
	Custom_OLED_Init();
 80066f4:	f7fe faf8 	bl	8004ce8 <Custom_OLED_Init>
	Custom_OLED_Printf("/0Hello, /1/bZETIN!");
 80066f8:	4833      	ldr	r0, [pc, #204]	; (80067c8 <Init+0xec>)
 80066fa:	f7fe fbbb 	bl	8004e74 <Custom_OLED_Printf>
	Custom_Delay_ms(1000);
 80066fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006702:	f7ff ffaf 	bl	8006664 <Custom_Delay_ms>

	/*
	 *    .
	 * Custom_Switch_Read   1ms   ,          .
	 */
	t_menuData menus[] = {
 8006706:	4a31      	ldr	r2, [pc, #196]	; (80067cc <Init+0xf0>)
 8006708:	1d3b      	adds	r3, r7, #4
 800670a:	4611      	mov	r1, r2
 800670c:	22f0      	movs	r2, #240	; 0xf0
 800670e:	4618      	mov	r0, r3
 8006710:	f001 fe21 	bl	8008356 <memcpy>
			{ "Test Velocity  ", Motor_Test_Velocity },
			{ "Test Position  ", Drive_Test_Position },
			{ "Current setting", Current_Setting },
	};

	uint8_t sw = 0;
 8006714:	2300      	movs	r3, #0
 8006716:	f887 30f6 	strb.w	r3, [r7, #246]	; 0xf6
	uint8_t count = 0;
 800671a:	2300      	movs	r3, #0
 800671c:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
	uint8_t menuCnt = sizeof(menus) / sizeof(t_menuData);
 8006720:	230c      	movs	r3, #12
 8006722:	f887 30f5 	strb.w	r3, [r7, #245]	; 0xf5

	Custom_OLED_Clear();
 8006726:	f7fe fac0 	bl	8004caa <Custom_OLED_Clear>
	while(1) {
		Custom_OLED_Clear();
 800672a:	f7fe fabe 	bl	8004caa <Custom_OLED_Clear>
		while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 800672e:	e033      	b.n	8006798 <Init+0xbc>
			Custom_OLED_Printf("%s", menus[count].menuName);
 8006730:	f897 20f7 	ldrb.w	r2, [r7, #247]	; 0xf7
 8006734:	1d39      	adds	r1, r7, #4
 8006736:	4613      	mov	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4413      	add	r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	440b      	add	r3, r1
 8006740:	4619      	mov	r1, r3
 8006742:	4823      	ldr	r0, [pc, #140]	; (80067d0 <Init+0xf4>)
 8006744:	f7fe fb96 	bl	8004e74 <Custom_OLED_Printf>

			if (sw == CUSTOM_SW_1) {
 8006748:	f897 30f6 	ldrb.w	r3, [r7, #246]	; 0xf6
 800674c:	2b01      	cmp	r3, #1
 800674e:	d10f      	bne.n	8006770 <Init+0x94>
				if (count == 0)
 8006750:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 8006754:	2b00      	cmp	r3, #0
 8006756:	d105      	bne.n	8006764 <Init+0x88>
					count = menuCnt - 1;
 8006758:	f897 30f5 	ldrb.w	r3, [r7, #245]	; 0xf5
 800675c:	3b01      	subs	r3, #1
 800675e:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
 8006762:	e019      	b.n	8006798 <Init+0xbc>
				else
					count--;
 8006764:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 8006768:	3b01      	subs	r3, #1
 800676a:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
 800676e:	e013      	b.n	8006798 <Init+0xbc>
			}
			else if (sw == CUSTOM_SW_2) {
 8006770:	f897 30f6 	ldrb.w	r3, [r7, #246]	; 0xf6
 8006774:	2b02      	cmp	r3, #2
 8006776:	d10f      	bne.n	8006798 <Init+0xbc>
				if (count == menuCnt - 1)
 8006778:	f897 20f7 	ldrb.w	r2, [r7, #247]	; 0xf7
 800677c:	f897 30f5 	ldrb.w	r3, [r7, #245]	; 0xf5
 8006780:	3b01      	subs	r3, #1
 8006782:	429a      	cmp	r2, r3
 8006784:	d103      	bne.n	800678e <Init+0xb2>
					count = 0;
 8006786:	2300      	movs	r3, #0
 8006788:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
 800678c:	e004      	b.n	8006798 <Init+0xbc>
				else
					count++;
 800678e:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 8006792:	3301      	adds	r3, #1
 8006794:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
		while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8006798:	f7fe fe9c 	bl	80054d4 <Custom_Switch_Read>
 800679c:	4603      	mov	r3, r0
 800679e:	f887 30f6 	strb.w	r3, [r7, #246]	; 0xf6
 80067a2:	f897 30f6 	ldrb.w	r3, [r7, #246]	; 0xf6
 80067a6:	2b04      	cmp	r3, #4
 80067a8:	d1c2      	bne.n	8006730 <Init+0x54>
			}
		}
		menus[count].func();
 80067aa:	f897 20f7 	ldrb.w	r2, [r7, #247]	; 0xf7
 80067ae:	4613      	mov	r3, r2
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	4413      	add	r3, r2
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	33f8      	adds	r3, #248	; 0xf8
 80067b8:	443b      	add	r3, r7
 80067ba:	3be4      	subs	r3, #228	; 0xe4
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4798      	blx	r3
		Custom_OLED_Clear();
 80067c0:	e7b3      	b.n	800672a <Init+0x4e>
 80067c2:	bf00      	nop
 80067c4:	40004400 	.word	0x40004400
 80067c8:	0800a868 	.word	0x0800a868
 80067cc:	0800a880 	.word	0x0800a880
 80067d0:	0800a87c 	.word	0x0800a87c

080067d4 <LL_TIM_EnableCounter>:
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f043 0201 	orr.w	r2, r3, #1
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	601a      	str	r2, [r3, #0]
}
 80067e8:	bf00      	nop
 80067ea:	370c      	adds	r7, #12
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <LL_TIM_SetAutoReload>:
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	683a      	ldr	r2, [r7, #0]
 8006802:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006804:	bf00      	nop
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <LL_TIM_CC_EnableChannel>:
{
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a1a      	ldr	r2, [r3, #32]
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	431a      	orrs	r2, r3
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	621a      	str	r2, [r3, #32]
}
 8006826:	bf00      	nop
 8006828:	370c      	adds	r7, #12
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr

08006832 <LL_TIM_OC_SetCompareCH2>:
{
 8006832:	b480      	push	{r7}
 8006834:	b083      	sub	sp, #12
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
 800683a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	683a      	ldr	r2, [r7, #0]
 8006840:	639a      	str	r2, [r3, #56]	; 0x38
}
 8006842:	bf00      	nop
 8006844:	370c      	adds	r7, #12
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr

0800684e <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 800684e:	b480      	push	{r7}
 8006850:	b083      	sub	sp, #12
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 8006856:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	3b01      	subs	r3, #1
 800685e:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 8006860:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006864:	691b      	ldr	r3, [r3, #16]
 8006866:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800686a:	f023 0301 	bic.w	r3, r3, #1
 800686e:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 8006870:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800687a:	f043 0301 	orr.w	r3, r3, #1
 800687e:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 8006880:	bf00      	nop
 8006882:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006886:	691b      	ldr	r3, [r3, #16]
 8006888:	f003 0301 	and.w	r3, r3, #1
 800688c:	2b01      	cmp	r3, #1
 800688e:	d1f8      	bne.n	8006882 <Custom_Delay_us+0x34>
}
 8006890:	bf00      	nop
 8006892:	bf00      	nop
 8006894:	370c      	adds	r7, #12
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr

0800689e <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 800689e:	b580      	push	{r7, lr}
 80068a0:	b082      	sub	sp, #8
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80068ac:	fb02 f303 	mul.w	r3, r2, r3
 80068b0:	4618      	mov	r0, r3
 80068b2:	f7ff ffcc 	bl	800684e <Custom_Delay_us>
}
 80068b6:	bf00      	nop
 80068b8:	3708      	adds	r7, #8
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
	...

080068c0 <Motor_L_Speed_Control>:
__STATIC_INLINE void	Motor_L_Speed_Control(float speed) {
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b082      	sub	sp, #8
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	ed87 0a01 	vstr	s0, [r7, #4]
	LL_TIM_SetAutoReload(TIM3, SPEED_COEF / speed - 1);
 80068ca:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80068f4 <Motor_L_Speed_Control+0x34>
 80068ce:	ed97 7a01 	vldr	s14, [r7, #4]
 80068d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80068da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80068de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068e2:	ee17 1a90 	vmov	r1, s15
 80068e6:	4804      	ldr	r0, [pc, #16]	; (80068f8 <Motor_L_Speed_Control+0x38>)
 80068e8:	f7ff ff84 	bl	80067f4 <LL_TIM_SetAutoReload>
}
 80068ec:	bf00      	nop
 80068ee:	3708      	adds	r7, #8
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	43cc3418 	.word	0x43cc3418
 80068f8:	40000400 	.word	0x40000400

080068fc <Motor_R_Speed_Control>:
__STATIC_INLINE void	Motor_R_Speed_Control(float speed) {
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b082      	sub	sp, #8
 8006900:	af00      	add	r7, sp, #0
 8006902:	ed87 0a01 	vstr	s0, [r7, #4]
	LL_TIM_SetAutoReload(TIM4, SPEED_COEF / speed - 1);
 8006906:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8006930 <Motor_R_Speed_Control+0x34>
 800690a:	ed97 7a01 	vldr	s14, [r7, #4]
 800690e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006912:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006916:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800691a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800691e:	ee17 1a90 	vmov	r1, s15
 8006922:	4804      	ldr	r0, [pc, #16]	; (8006934 <Motor_R_Speed_Control+0x38>)
 8006924:	f7ff ff66 	bl	80067f4 <LL_TIM_SetAutoReload>
}
 8006928:	bf00      	nop
 800692a:	3708      	adds	r7, #8
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}
 8006930:	43cc3418 	.word	0x43cc3418
 8006934:	40000800 	.word	0x40000800

08006938 <Custom_GPIO_Set>:
		uint32_t value) {
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	607a      	str	r2, [r7, #4]
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	695a      	ldr	r2, [r3, #20]
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	43db      	mvns	r3, r3
 800694c:	401a      	ands	r2, r3
			| (PinMask & (((!!value) << 31) >> 31));
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d002      	beq.n	800695a <Custom_GPIO_Set+0x22>
 8006954:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006958:	e000      	b.n	800695c <Custom_GPIO_Set+0x24>
 800695a:	2100      	movs	r1, #0
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	400b      	ands	r3, r1
 8006960:	431a      	orrs	r2, r3
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	615a      	str	r2, [r3, #20]
}
 8006966:	bf00      	nop
 8006968:	3714      	adds	r7, #20
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
	...

08006974 <Switch_Test>:
#include "custom_exception.h"




void Switch_Test() {
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
	Custom_OLED_Clear();
 800697a:	f7fe f996 	bl	8004caa <Custom_OLED_Clear>

	Custom_OLED_Printf("/0 1: no");
 800697e:	4824      	ldr	r0, [pc, #144]	; (8006a10 <Switch_Test+0x9c>)
 8006980:	f7fe fa78 	bl	8004e74 <Custom_OLED_Printf>
	Custom_OLED_Printf("/1 2: no");
 8006984:	4823      	ldr	r0, [pc, #140]	; (8006a14 <Switch_Test+0xa0>)
 8006986:	f7fe fa75 	bl	8004e74 <Custom_OLED_Printf>
	Custom_OLED_Printf("/2 3: no");
 800698a:	4823      	ldr	r0, [pc, #140]	; (8006a18 <Switch_Test+0xa4>)
 800698c:	f7fe fa72 	bl	8004e74 <Custom_OLED_Printf>
	Custom_OLED_Printf("/3 1, 2: no");
 8006990:	4822      	ldr	r0, [pc, #136]	; (8006a1c <Switch_Test+0xa8>)
 8006992:	f7fe fa6f 	bl	8004e74 <Custom_OLED_Printf>
	Custom_OLED_Printf("/4 1, 3: no");
 8006996:	4822      	ldr	r0, [pc, #136]	; (8006a20 <Switch_Test+0xac>)
 8006998:	f7fe fa6c 	bl	8004e74 <Custom_OLED_Printf>
	Custom_OLED_Printf("/5 2, 3: no");
 800699c:	4821      	ldr	r0, [pc, #132]	; (8006a24 <Switch_Test+0xb0>)
 800699e:	f7fe fa69 	bl	8004e74 <Custom_OLED_Printf>

	uint8_t sw = Custom_Switch_Read();
 80069a2:	f7fe fd97 	bl	80054d4 <Custom_Switch_Read>
 80069a6:	4603      	mov	r3, r0
 80069a8:	71fb      	strb	r3, [r7, #7]
	while(sw != CUSTOM_SW_ALL){
 80069aa:	e027      	b.n	80069fc <Switch_Test+0x88>
		sw = Custom_Switch_Read();
 80069ac:	f7fe fd92 	bl	80054d4 <Custom_Switch_Read>
 80069b0:	4603      	mov	r3, r0
 80069b2:	71fb      	strb	r3, [r7, #7]

		if (CUSTOM_SW_1 == sw){
 80069b4:	79fb      	ldrb	r3, [r7, #7]
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d102      	bne.n	80069c0 <Switch_Test+0x4c>
			Custom_OLED_Printf("/0 1: yes");
 80069ba:	481b      	ldr	r0, [pc, #108]	; (8006a28 <Switch_Test+0xb4>)
 80069bc:	f7fe fa5a 	bl	8004e74 <Custom_OLED_Printf>
		}
		if (CUSTOM_SW_2 == sw){
 80069c0:	79fb      	ldrb	r3, [r7, #7]
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d102      	bne.n	80069cc <Switch_Test+0x58>
			Custom_OLED_Printf("/1 2: yes");
 80069c6:	4819      	ldr	r0, [pc, #100]	; (8006a2c <Switch_Test+0xb8>)
 80069c8:	f7fe fa54 	bl	8004e74 <Custom_OLED_Printf>
		}
		if (CUSTOM_SW_3 == sw){
 80069cc:	79fb      	ldrb	r3, [r7, #7]
 80069ce:	2b04      	cmp	r3, #4
 80069d0:	d102      	bne.n	80069d8 <Switch_Test+0x64>
			Custom_OLED_Printf("/2 3: yes");
 80069d2:	4817      	ldr	r0, [pc, #92]	; (8006a30 <Switch_Test+0xbc>)
 80069d4:	f7fe fa4e 	bl	8004e74 <Custom_OLED_Printf>
		}
		if (CUSTOM_SW_1_2 == sw){
 80069d8:	79fb      	ldrb	r3, [r7, #7]
 80069da:	2b03      	cmp	r3, #3
 80069dc:	d102      	bne.n	80069e4 <Switch_Test+0x70>
			Custom_OLED_Printf("/3 1, 2: yes");
 80069de:	4815      	ldr	r0, [pc, #84]	; (8006a34 <Switch_Test+0xc0>)
 80069e0:	f7fe fa48 	bl	8004e74 <Custom_OLED_Printf>
		}
		if (CUSTOM_SW_1_3 == sw){
 80069e4:	79fb      	ldrb	r3, [r7, #7]
 80069e6:	2b05      	cmp	r3, #5
 80069e8:	d102      	bne.n	80069f0 <Switch_Test+0x7c>
			Custom_OLED_Printf("/4 1, 3: yes");
 80069ea:	4813      	ldr	r0, [pc, #76]	; (8006a38 <Switch_Test+0xc4>)
 80069ec:	f7fe fa42 	bl	8004e74 <Custom_OLED_Printf>
		}
		if (CUSTOM_SW_2_3 == sw){
 80069f0:	79fb      	ldrb	r3, [r7, #7]
 80069f2:	2b06      	cmp	r3, #6
 80069f4:	d102      	bne.n	80069fc <Switch_Test+0x88>
			Custom_OLED_Printf("/5 2, 3: yes");
 80069f6:	4811      	ldr	r0, [pc, #68]	; (8006a3c <Switch_Test+0xc8>)
 80069f8:	f7fe fa3c 	bl	8004e74 <Custom_OLED_Printf>
	while(sw != CUSTOM_SW_ALL){
 80069fc:	79fb      	ldrb	r3, [r7, #7]
 80069fe:	2b07      	cmp	r3, #7
 8006a00:	d1d4      	bne.n	80069ac <Switch_Test+0x38>
		}
	}
	Custom_OLED_Clear();
 8006a02:	f7fe f952 	bl	8004caa <Custom_OLED_Clear>
}
 8006a06:	bf00      	nop
 8006a08:	3708      	adds	r7, #8
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	bf00      	nop
 8006a10:	0800a970 	.word	0x0800a970
 8006a14:	0800a97c 	.word	0x0800a97c
 8006a18:	0800a988 	.word	0x0800a988
 8006a1c:	0800a994 	.word	0x0800a994
 8006a20:	0800a9a0 	.word	0x0800a9a0
 8006a24:	0800a9ac 	.word	0x0800a9ac
 8006a28:	0800a9b8 	.word	0x0800a9b8
 8006a2c:	0800a9c4 	.word	0x0800a9c4
 8006a30:	0800a9d0 	.word	0x0800a9d0
 8006a34:	0800a9dc 	.word	0x0800a9dc
 8006a38:	0800a9ec 	.word	0x0800a9ec
 8006a3c:	0800a9fc 	.word	0x0800a9fc

08006a40 <Sensor_Test_Raw>:




void Sensor_Test_Raw() {
 8006a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a42:	b087      	sub	sp, #28
 8006a44:	af06      	add	r7, sp, #24
	Sensor_Start();
 8006a46:	f000 fda7 	bl	8007598 <Sensor_Start>
	Custom_OLED_Clear();
 8006a4a:	f7fe f92e 	bl	8004caa <Custom_OLED_Clear>

	//  Raw    
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8006a4e:	e053      	b.n	8006af8 <Sensor_Test_Raw+0xb8>
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8006a50:	4b30      	ldr	r3, [pc, #192]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006a56:	461d      	mov	r5, r3
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8006a58:	4b2e      	ldr	r3, [pc, #184]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006a5a:	785b      	ldrb	r3, [r3, #1]
 8006a5c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006a5e:	461e      	mov	r6, r3
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8006a60:	4b2c      	ldr	r3, [pc, #176]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006a62:	789b      	ldrb	r3, [r3, #2]
 8006a64:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006a66:	469c      	mov	ip, r3
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8006a68:	4b2a      	ldr	r3, [pc, #168]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006a6a:	78db      	ldrb	r3, [r3, #3]
 8006a6c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006a6e:	461a      	mov	r2, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8006a70:	4b28      	ldr	r3, [pc, #160]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006a72:	791b      	ldrb	r3, [r3, #4]
 8006a74:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006a76:	4619      	mov	r1, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8006a78:	4b26      	ldr	r3, [pc, #152]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006a7a:	795b      	ldrb	r3, [r3, #5]
 8006a7c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006a7e:	4618      	mov	r0, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8006a80:	4b24      	ldr	r3, [pc, #144]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006a82:	799b      	ldrb	r3, [r3, #6]
 8006a84:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006a86:	461c      	mov	r4, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8006a88:	4b22      	ldr	r3, [pc, #136]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006a8a:	79db      	ldrb	r3, [r3, #7]
 8006a8c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006a8e:	9304      	str	r3, [sp, #16]
 8006a90:	9403      	str	r4, [sp, #12]
 8006a92:	9002      	str	r0, [sp, #8]
 8006a94:	9101      	str	r1, [sp, #4]
 8006a96:	9200      	str	r2, [sp, #0]
 8006a98:	4663      	mov	r3, ip
 8006a9a:	4632      	mov	r2, r6
 8006a9c:	4629      	mov	r1, r5
 8006a9e:	481e      	ldr	r0, [pc, #120]	; (8006b18 <Sensor_Test_Raw+0xd8>)
 8006aa0:	f7fe f9e8 	bl	8004e74 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 8006aa4:	4b1b      	ldr	r3, [pc, #108]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006aa6:	7a1b      	ldrb	r3, [r3, #8]
 8006aa8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006aaa:	461d      	mov	r5, r3
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 8006aac:	4b19      	ldr	r3, [pc, #100]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006aae:	7a5b      	ldrb	r3, [r3, #9]
 8006ab0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006ab2:	461e      	mov	r6, r3
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 8006ab4:	4b17      	ldr	r3, [pc, #92]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006ab6:	7a9b      	ldrb	r3, [r3, #10]
 8006ab8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006aba:	469c      	mov	ip, r3
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 8006abc:	4b15      	ldr	r3, [pc, #84]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006abe:	7adb      	ldrb	r3, [r3, #11]
 8006ac0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006ac2:	461a      	mov	r2, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 8006ac4:	4b13      	ldr	r3, [pc, #76]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006ac6:	7b1b      	ldrb	r3, [r3, #12]
 8006ac8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006aca:	4619      	mov	r1, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 8006acc:	4b11      	ldr	r3, [pc, #68]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006ace:	7b5b      	ldrb	r3, [r3, #13]
 8006ad0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006ad2:	4618      	mov	r0, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 8006ad4:	4b0f      	ldr	r3, [pc, #60]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006ad6:	7b9b      	ldrb	r3, [r3, #14]
 8006ad8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006ada:	461c      	mov	r4, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 8006adc:	4b0d      	ldr	r3, [pc, #52]	; (8006b14 <Sensor_Test_Raw+0xd4>)
 8006ade:	7bdb      	ldrb	r3, [r3, #15]
 8006ae0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006ae2:	9304      	str	r3, [sp, #16]
 8006ae4:	9403      	str	r4, [sp, #12]
 8006ae6:	9002      	str	r0, [sp, #8]
 8006ae8:	9101      	str	r1, [sp, #4]
 8006aea:	9200      	str	r2, [sp, #0]
 8006aec:	4663      	mov	r3, ip
 8006aee:	4632      	mov	r2, r6
 8006af0:	4629      	mov	r1, r5
 8006af2:	480a      	ldr	r0, [pc, #40]	; (8006b1c <Sensor_Test_Raw+0xdc>)
 8006af4:	f7fe f9be 	bl	8004e74 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8006af8:	f7fe fcec 	bl	80054d4 <Custom_Switch_Read>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b04      	cmp	r3, #4
 8006b00:	d1a6      	bne.n	8006a50 <Sensor_Test_Raw+0x10>
	}

	Custom_OLED_Clear();
 8006b02:	f7fe f8d2 	bl	8004caa <Custom_OLED_Clear>
	Sensor_Stop();
 8006b06:	f000 fd5f 	bl	80075c8 <Sensor_Stop>
}
 8006b0a:	bf00      	nop
 8006b0c:	3704      	adds	r7, #4
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b12:	bf00      	nop
 8006b14:	20002e50 	.word	0x20002e50
 8006b18:	0800aa0c 	.word	0x0800aa0c
 8006b1c:	0800aa38 	.word	0x0800aa38

08006b20 <Sensor_Test_Normalized>:





void Sensor_Test_Normalized() {
 8006b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b22:	b087      	sub	sp, #28
 8006b24:	af06      	add	r7, sp, #24
	Sensor_Start();
 8006b26:	f000 fd37 	bl	8007598 <Sensor_Start>
	Custom_OLED_Clear();
 8006b2a:	f7fe f8be 	bl	8004caa <Custom_OLED_Clear>

	//  Normalized    
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8006b2e:	e053      	b.n	8006bd8 <Sensor_Test_Normalized+0xb8>
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8006b30:	4b30      	ldr	r3, [pc, #192]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006b36:	461d      	mov	r5, r3
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8006b38:	4b2e      	ldr	r3, [pc, #184]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b3a:	785b      	ldrb	r3, [r3, #1]
 8006b3c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006b3e:	461e      	mov	r6, r3
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8006b40:	4b2c      	ldr	r3, [pc, #176]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b42:	789b      	ldrb	r3, [r3, #2]
 8006b44:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006b46:	469c      	mov	ip, r3
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8006b48:	4b2a      	ldr	r3, [pc, #168]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b4a:	78db      	ldrb	r3, [r3, #3]
 8006b4c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006b4e:	461a      	mov	r2, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8006b50:	4b28      	ldr	r3, [pc, #160]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b52:	791b      	ldrb	r3, [r3, #4]
 8006b54:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006b56:	4619      	mov	r1, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8006b58:	4b26      	ldr	r3, [pc, #152]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b5a:	795b      	ldrb	r3, [r3, #5]
 8006b5c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006b5e:	4618      	mov	r0, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8006b60:	4b24      	ldr	r3, [pc, #144]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b62:	799b      	ldrb	r3, [r3, #6]
 8006b64:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006b66:	461c      	mov	r4, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8006b68:	4b22      	ldr	r3, [pc, #136]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b6a:	79db      	ldrb	r3, [r3, #7]
 8006b6c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006b6e:	9304      	str	r3, [sp, #16]
 8006b70:	9403      	str	r4, [sp, #12]
 8006b72:	9002      	str	r0, [sp, #8]
 8006b74:	9101      	str	r1, [sp, #4]
 8006b76:	9200      	str	r2, [sp, #0]
 8006b78:	4663      	mov	r3, ip
 8006b7a:	4632      	mov	r2, r6
 8006b7c:	4629      	mov	r1, r5
 8006b7e:	481e      	ldr	r0, [pc, #120]	; (8006bf8 <Sensor_Test_Normalized+0xd8>)
 8006b80:	f7fe f978 	bl	8004e74 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 8006b84:	4b1b      	ldr	r3, [pc, #108]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b86:	7a1b      	ldrb	r3, [r3, #8]
 8006b88:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006b8a:	461d      	mov	r5, r3
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 8006b8c:	4b19      	ldr	r3, [pc, #100]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b8e:	7a5b      	ldrb	r3, [r3, #9]
 8006b90:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006b92:	461e      	mov	r6, r3
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 8006b94:	4b17      	ldr	r3, [pc, #92]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b96:	7a9b      	ldrb	r3, [r3, #10]
 8006b98:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006b9a:	469c      	mov	ip, r3
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 8006b9c:	4b15      	ldr	r3, [pc, #84]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006b9e:	7adb      	ldrb	r3, [r3, #11]
 8006ba0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006ba2:	461a      	mov	r2, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 8006ba4:	4b13      	ldr	r3, [pc, #76]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006ba6:	7b1b      	ldrb	r3, [r3, #12]
 8006ba8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006baa:	4619      	mov	r1, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 8006bac:	4b11      	ldr	r3, [pc, #68]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006bae:	7b5b      	ldrb	r3, [r3, #13]
 8006bb0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006bb2:	4618      	mov	r0, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 8006bb4:	4b0f      	ldr	r3, [pc, #60]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006bb6:	7b9b      	ldrb	r3, [r3, #14]
 8006bb8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006bba:	461c      	mov	r4, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 8006bbc:	4b0d      	ldr	r3, [pc, #52]	; (8006bf4 <Sensor_Test_Normalized+0xd4>)
 8006bbe:	7bdb      	ldrb	r3, [r3, #15]
 8006bc0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006bc2:	9304      	str	r3, [sp, #16]
 8006bc4:	9403      	str	r4, [sp, #12]
 8006bc6:	9002      	str	r0, [sp, #8]
 8006bc8:	9101      	str	r1, [sp, #4]
 8006bca:	9200      	str	r2, [sp, #0]
 8006bcc:	4663      	mov	r3, ip
 8006bce:	4632      	mov	r2, r6
 8006bd0:	4629      	mov	r1, r5
 8006bd2:	480a      	ldr	r0, [pc, #40]	; (8006bfc <Sensor_Test_Normalized+0xdc>)
 8006bd4:	f7fe f94e 	bl	8004e74 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8006bd8:	f7fe fc7c 	bl	80054d4 <Custom_Switch_Read>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b04      	cmp	r3, #4
 8006be0:	d1a6      	bne.n	8006b30 <Sensor_Test_Normalized+0x10>
	}

	Custom_OLED_Clear();
 8006be2:	f7fe f862 	bl	8004caa <Custom_OLED_Clear>
	Sensor_Stop();
 8006be6:	f000 fcef 	bl	80075c8 <Sensor_Stop>
}
 8006bea:	bf00      	nop
 8006bec:	3704      	adds	r7, #4
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	20002e60 	.word	0x20002e60
 8006bf8:	0800aa0c 	.word	0x0800aa0c
 8006bfc:	0800aa38 	.word	0x0800aa38

08006c00 <Sensor_Test_State>:





void Sensor_Test_State() {
 8006c00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c02:	b089      	sub	sp, #36	; 0x24
 8006c04:	af06      	add	r7, sp, #24
	uint8_t sw = 0;
 8006c06:	2300      	movs	r3, #0
 8006c08:	71fb      	strb	r3, [r7, #7]

	Sensor_Start();
 8006c0a:	f000 fcc5 	bl	8007598 <Sensor_Start>
	Custom_OLED_Clear();
 8006c0e:	f7fe f84c 	bl	8004caa <Custom_OLED_Clear>

	//  State    
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8006c12:	e0a1      	b.n	8006d58 <Sensor_Test_State+0x158>
		Custom_OLED_Printf("/0threshold: %3d", threshold);
 8006c14:	4b58      	ldr	r3, [pc, #352]	; (8006d78 <Sensor_Test_State+0x178>)
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	4857      	ldr	r0, [pc, #348]	; (8006d7c <Sensor_Test_State+0x17c>)
 8006c1e:	f7fe f929 	bl	8004e74 <Custom_OLED_Printf>

		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006c22:	4b57      	ldr	r3, [pc, #348]	; (8006d80 <Sensor_Test_State+0x180>)
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	09db      	lsrs	r3, r3, #7
 8006c2a:	b2db      	uxtb	r3, r3
 8006c2c:	f003 0501 	and.w	r5, r3, #1
 8006c30:	4b53      	ldr	r3, [pc, #332]	; (8006d80 <Sensor_Test_State+0x180>)
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	099b      	lsrs	r3, r3, #6
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	f003 0601 	and.w	r6, r3, #1
 8006c3e:	4b50      	ldr	r3, [pc, #320]	; (8006d80 <Sensor_Test_State+0x180>)
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	b2db      	uxtb	r3, r3
 8006c44:	095b      	lsrs	r3, r3, #5
 8006c46:	b2db      	uxtb	r3, r3
 8006c48:	f003 0c01 	and.w	ip, r3, #1
 8006c4c:	4b4c      	ldr	r3, [pc, #304]	; (8006d80 <Sensor_Test_State+0x180>)
 8006c4e:	781b      	ldrb	r3, [r3, #0]
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	091b      	lsrs	r3, r3, #4
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	4a49      	ldr	r2, [pc, #292]	; (8006d80 <Sensor_Test_State+0x180>)
 8006c5c:	7812      	ldrb	r2, [r2, #0]
 8006c5e:	b2d2      	uxtb	r2, r2
 8006c60:	08d2      	lsrs	r2, r2, #3
 8006c62:	b2d2      	uxtb	r2, r2
 8006c64:	f002 0201 	and.w	r2, r2, #1
 8006c68:	4945      	ldr	r1, [pc, #276]	; (8006d80 <Sensor_Test_State+0x180>)
 8006c6a:	7809      	ldrb	r1, [r1, #0]
 8006c6c:	b2c9      	uxtb	r1, r1
 8006c6e:	0889      	lsrs	r1, r1, #2
 8006c70:	b2c9      	uxtb	r1, r1
 8006c72:	f001 0101 	and.w	r1, r1, #1
 8006c76:	4842      	ldr	r0, [pc, #264]	; (8006d80 <Sensor_Test_State+0x180>)
 8006c78:	7800      	ldrb	r0, [r0, #0]
 8006c7a:	b2c0      	uxtb	r0, r0
 8006c7c:	0840      	lsrs	r0, r0, #1
 8006c7e:	b2c0      	uxtb	r0, r0
 8006c80:	f000 0001 	and.w	r0, r0, #1
			(state >> 7) & 1, (state >> 6) & 1, (state >> 5) & 1, (state >> 4) & 1, \
			(state >> 3) & 1, (state >> 2) & 1, (state >> 1) & 1, (state >> 0) & 1);
 8006c84:	4c3e      	ldr	r4, [pc, #248]	; (8006d80 <Sensor_Test_State+0x180>)
 8006c86:	7824      	ldrb	r4, [r4, #0]
 8006c88:	b2e4      	uxtb	r4, r4
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006c8a:	f004 0401 	and.w	r4, r4, #1
 8006c8e:	9404      	str	r4, [sp, #16]
 8006c90:	9003      	str	r0, [sp, #12]
 8006c92:	9102      	str	r1, [sp, #8]
 8006c94:	9201      	str	r2, [sp, #4]
 8006c96:	9300      	str	r3, [sp, #0]
 8006c98:	4663      	mov	r3, ip
 8006c9a:	4632      	mov	r2, r6
 8006c9c:	4629      	mov	r1, r5
 8006c9e:	4839      	ldr	r0, [pc, #228]	; (8006d84 <Sensor_Test_State+0x184>)
 8006ca0:	f7fe f8e8 	bl	8004e74 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			(state >> 15) & 1, (state >> 14) & 1, (state >> 13) & 1, (state >> 12) & 1, \
 8006ca4:	4b36      	ldr	r3, [pc, #216]	; (8006d80 <Sensor_Test_State+0x180>)
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	13db      	asrs	r3, r3, #15
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006cac:	f003 0501 	and.w	r5, r3, #1
			(state >> 15) & 1, (state >> 14) & 1, (state >> 13) & 1, (state >> 12) & 1, \
 8006cb0:	4b33      	ldr	r3, [pc, #204]	; (8006d80 <Sensor_Test_State+0x180>)
 8006cb2:	781b      	ldrb	r3, [r3, #0]
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	139b      	asrs	r3, r3, #14
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006cb8:	f003 0601 	and.w	r6, r3, #1
			(state >> 15) & 1, (state >> 14) & 1, (state >> 13) & 1, (state >> 12) & 1, \
 8006cbc:	4b30      	ldr	r3, [pc, #192]	; (8006d80 <Sensor_Test_State+0x180>)
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	135b      	asrs	r3, r3, #13
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006cc4:	f003 0c01 	and.w	ip, r3, #1
			(state >> 15) & 1, (state >> 14) & 1, (state >> 13) & 1, (state >> 12) & 1, \
 8006cc8:	4b2d      	ldr	r3, [pc, #180]	; (8006d80 <Sensor_Test_State+0x180>)
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	131b      	asrs	r3, r3, #12
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006cd0:	f003 0301 	and.w	r3, r3, #1
			(state >> 11) & 1, (state >> 10) & 1, (state >> 9) & 1, (state >> 8) & 1);
 8006cd4:	4a2a      	ldr	r2, [pc, #168]	; (8006d80 <Sensor_Test_State+0x180>)
 8006cd6:	7812      	ldrb	r2, [r2, #0]
 8006cd8:	b2d2      	uxtb	r2, r2
 8006cda:	12d2      	asrs	r2, r2, #11
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006cdc:	f002 0201 	and.w	r2, r2, #1
			(state >> 11) & 1, (state >> 10) & 1, (state >> 9) & 1, (state >> 8) & 1);
 8006ce0:	4927      	ldr	r1, [pc, #156]	; (8006d80 <Sensor_Test_State+0x180>)
 8006ce2:	7809      	ldrb	r1, [r1, #0]
 8006ce4:	b2c9      	uxtb	r1, r1
 8006ce6:	1289      	asrs	r1, r1, #10
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006ce8:	f001 0101 	and.w	r1, r1, #1
			(state >> 11) & 1, (state >> 10) & 1, (state >> 9) & 1, (state >> 8) & 1);
 8006cec:	4824      	ldr	r0, [pc, #144]	; (8006d80 <Sensor_Test_State+0x180>)
 8006cee:	7800      	ldrb	r0, [r0, #0]
 8006cf0:	b2c0      	uxtb	r0, r0
 8006cf2:	1240      	asrs	r0, r0, #9
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006cf4:	f000 0001 	and.w	r0, r0, #1
			(state >> 11) & 1, (state >> 10) & 1, (state >> 9) & 1, (state >> 8) & 1);
 8006cf8:	4c21      	ldr	r4, [pc, #132]	; (8006d80 <Sensor_Test_State+0x180>)
 8006cfa:	7824      	ldrb	r4, [r4, #0]
 8006cfc:	b2e4      	uxtb	r4, r4
 8006cfe:	1224      	asrs	r4, r4, #8
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8006d00:	f004 0401 	and.w	r4, r4, #1
 8006d04:	9404      	str	r4, [sp, #16]
 8006d06:	9003      	str	r0, [sp, #12]
 8006d08:	9102      	str	r1, [sp, #8]
 8006d0a:	9201      	str	r2, [sp, #4]
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	4663      	mov	r3, ip
 8006d10:	4632      	mov	r2, r6
 8006d12:	4629      	mov	r1, r5
 8006d14:	481c      	ldr	r0, [pc, #112]	; (8006d88 <Sensor_Test_State+0x188>)
 8006d16:	f7fe f8ad 	bl	8004e74 <Custom_OLED_Printf>


		if (sw == CUSTOM_SW_1) {
 8006d1a:	79fb      	ldrb	r3, [r7, #7]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d10c      	bne.n	8006d3a <Sensor_Test_State+0x13a>
			if (threshold > THRESHOLD_MIN) {
 8006d20:	4b15      	ldr	r3, [pc, #84]	; (8006d78 <Sensor_Test_State+0x178>)
 8006d22:	781b      	ldrb	r3, [r3, #0]
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	2b14      	cmp	r3, #20
 8006d28:	d916      	bls.n	8006d58 <Sensor_Test_State+0x158>
				threshold -= THRESHOLD_CHANGE_VAL;
 8006d2a:	4b13      	ldr	r3, [pc, #76]	; (8006d78 <Sensor_Test_State+0x178>)
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	3b05      	subs	r3, #5
 8006d32:	b2da      	uxtb	r2, r3
 8006d34:	4b10      	ldr	r3, [pc, #64]	; (8006d78 <Sensor_Test_State+0x178>)
 8006d36:	701a      	strb	r2, [r3, #0]
 8006d38:	e00e      	b.n	8006d58 <Sensor_Test_State+0x158>
			}
		}
		else if (sw == CUSTOM_SW_2) {
 8006d3a:	79fb      	ldrb	r3, [r7, #7]
 8006d3c:	2b02      	cmp	r3, #2
 8006d3e:	d10b      	bne.n	8006d58 <Sensor_Test_State+0x158>
			if (threshold < THRESHOLD_MAX) {
 8006d40:	4b0d      	ldr	r3, [pc, #52]	; (8006d78 <Sensor_Test_State+0x178>)
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	2bf9      	cmp	r3, #249	; 0xf9
 8006d48:	d806      	bhi.n	8006d58 <Sensor_Test_State+0x158>
				threshold += THRESHOLD_CHANGE_VAL;
 8006d4a:	4b0b      	ldr	r3, [pc, #44]	; (8006d78 <Sensor_Test_State+0x178>)
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	3305      	adds	r3, #5
 8006d52:	b2da      	uxtb	r2, r3
 8006d54:	4b08      	ldr	r3, [pc, #32]	; (8006d78 <Sensor_Test_State+0x178>)
 8006d56:	701a      	strb	r2, [r3, #0]
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8006d58:	f7fe fbbc 	bl	80054d4 <Custom_Switch_Read>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	71fb      	strb	r3, [r7, #7]
 8006d60:	79fb      	ldrb	r3, [r7, #7]
 8006d62:	2b04      	cmp	r3, #4
 8006d64:	f47f af56 	bne.w	8006c14 <Sensor_Test_State+0x14>
			}
		}
	}

	Custom_OLED_Clear();
 8006d68:	f7fd ff9f 	bl	8004caa <Custom_OLED_Clear>
	Sensor_Stop();
 8006d6c:	f000 fc2c 	bl	80075c8 <Sensor_Stop>
}
 8006d70:	bf00      	nop
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d78:	20000048 	.word	0x20000048
 8006d7c:	0800aa64 	.word	0x0800aa64
 8006d80:	20002ea0 	.word	0x20002ea0
 8006d84:	0800aa0c 	.word	0x0800aa0c
 8006d88:	0800aa38 	.word	0x0800aa38

08006d8c <Battery_Test_Voltage>:


void Battery_Test_Voltage() {
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b082      	sub	sp, #8
 8006d90:	af00      	add	r7, sp, #0
	Sensor_Start();
 8006d92:	f000 fc01 	bl	8007598 <Sensor_Start>
	Custom_OLED_Clear();
 8006d96:	f7fd ff88 	bl	8004caa <Custom_OLED_Clear>

	//  Normalized    
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8006d9a:	e022      	b.n	8006de2 <Battery_Test_Voltage+0x56>
		uint32_t num1 = (uint32_t)voltage;
 8006d9c:	4b17      	ldr	r3, [pc, #92]	; (8006dfc <Battery_Test_Voltage+0x70>)
 8006d9e:	edd3 7a00 	vldr	s15, [r3]
 8006da2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006da6:	ee17 3a90 	vmov	r3, s15
 8006daa:	607b      	str	r3, [r7, #4]
		uint32_t num2 = (uint32_t)(voltage * 100000 - num1 * 100000);
 8006dac:	4b13      	ldr	r3, [pc, #76]	; (8006dfc <Battery_Test_Voltage+0x70>)
 8006dae:	edd3 7a00 	vldr	s15, [r3]
 8006db2:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8006e00 <Battery_Test_Voltage+0x74>
 8006db6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a11      	ldr	r2, [pc, #68]	; (8006e04 <Battery_Test_Voltage+0x78>)
 8006dbe:	fb02 f303 	mul.w	r3, r2, r3
 8006dc2:	ee07 3a90 	vmov	s15, r3
 8006dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006dce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dd2:	ee17 3a90 	vmov	r3, s15
 8006dd6:	603b      	str	r3, [r7, #0]

		Custom_OLED_Printf("/A/4%u.%05u", num1, num2);
 8006dd8:	683a      	ldr	r2, [r7, #0]
 8006dda:	6879      	ldr	r1, [r7, #4]
 8006ddc:	480a      	ldr	r0, [pc, #40]	; (8006e08 <Battery_Test_Voltage+0x7c>)
 8006dde:	f7fe f849 	bl	8004e74 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8006de2:	f7fe fb77 	bl	80054d4 <Custom_Switch_Read>
 8006de6:	4603      	mov	r3, r0
 8006de8:	2b04      	cmp	r3, #4
 8006dea:	d1d7      	bne.n	8006d9c <Battery_Test_Voltage+0x10>
	}

	Custom_OLED_Clear();
 8006dec:	f7fd ff5d 	bl	8004caa <Custom_OLED_Clear>
	Sensor_Stop();
 8006df0:	f000 fbea 	bl	80075c8 <Sensor_Stop>
}
 8006df4:	bf00      	nop
 8006df6:	3708      	adds	r7, #8
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}
 8006dfc:	20002ea4 	.word	0x20002ea4
 8006e00:	47c35000 	.word	0x47c35000
 8006e04:	000186a0 	.word	0x000186a0
 8006e08:	0800aa78 	.word	0x0800aa78

08006e0c <MotorR_Test_Duty>:





void MotorR_Test_Duty() {
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM11);
 8006e12:	4846      	ldr	r0, [pc, #280]	; (8006f2c <MotorR_Test_Duty+0x120>)
 8006e14:	f7ff fcde 	bl	80067d4 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM11, LL_TIM_CHANNEL_CH1);
 8006e18:	2101      	movs	r1, #1
 8006e1a:	4844      	ldr	r0, [pc, #272]	; (8006f2c <MotorR_Test_Duty+0x120>)
 8006e1c:	f7ff fcf8 	bl	8006810 <LL_TIM_CC_EnableChannel>
	LL_TIM_OC_SetCompareCH2(TIM11, 0);
 8006e20:	2100      	movs	r1, #0
 8006e22:	4842      	ldr	r0, [pc, #264]	; (8006f2c <MotorR_Test_Duty+0x120>)
 8006e24:	f7ff fd05 	bl	8006832 <LL_TIM_OC_SetCompareCH2>

	LL_TIM_EnableCounter(TIM3);
 8006e28:	4841      	ldr	r0, [pc, #260]	; (8006f30 <MotorR_Test_Duty+0x124>)
 8006e2a:	f7ff fcd3 	bl	80067d4 <LL_TIM_EnableCounter>

	const uint16_t level_max = TIM11->ARR + 1;
 8006e2e:	4b3f      	ldr	r3, [pc, #252]	; (8006f2c <MotorR_Test_Duty+0x120>)
 8006e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	3301      	adds	r3, #1
 8006e36:	80fb      	strh	r3, [r7, #6]
	float duty_ratio = 0.0f;
 8006e38:	f04f 0300 	mov.w	r3, #0
 8006e3c:	60fb      	str	r3, [r7, #12]

	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 8006e3e:	f7fe fb49 	bl	80054d4 <Custom_Switch_Read>
 8006e42:	4603      	mov	r3, r0
 8006e44:	717b      	strb	r3, [r7, #5]

		if (sw == CUSTOM_SW_3) {
 8006e46:	797b      	ldrb	r3, [r7, #5]
 8006e48:	2b04      	cmp	r3, #4
 8006e4a:	d069      	beq.n	8006f20 <MotorR_Test_Duty+0x114>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 8006e4c:	797b      	ldrb	r3, [r7, #5]
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d108      	bne.n	8006e64 <MotorR_Test_Duty+0x58>
		 duty_ratio -= 0.1f;
 8006e52:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e56:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8006f34 <MotorR_Test_Duty+0x128>
 8006e5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006e5e:	edc7 7a03 	vstr	s15, [r7, #12]
 8006e62:	e00a      	b.n	8006e7a <MotorR_Test_Duty+0x6e>
		} else if (sw == CUSTOM_SW_2) {
 8006e64:	797b      	ldrb	r3, [r7, #5]
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	d107      	bne.n	8006e7a <MotorR_Test_Duty+0x6e>
		 duty_ratio += 0.1f;
 8006e6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e6e:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8006f34 <MotorR_Test_Duty+0x128>
 8006e72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006e76:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		// get level(CCR3)
		int level = abs(duty_ratio * level_max);
 8006e7a:	88fb      	ldrh	r3, [r7, #6]
 8006e7c:	ee07 3a90 	vmov	s15, r3
 8006e80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006e84:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e90:	ee17 3a90 	vmov	r3, s15
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	bfb8      	it	lt
 8006e98:	425b      	neglt	r3, r3
 8006e9a:	60bb      	str	r3, [r7, #8]

		if (level > level_max) {
 8006e9c:	88fb      	ldrh	r3, [r7, #6]
 8006e9e:	68ba      	ldr	r2, [r7, #8]
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	dd02      	ble.n	8006eaa <MotorR_Test_Duty+0x9e>
		 level = level_max;
 8006ea4:	88fb      	ldrh	r3, [r7, #6]
 8006ea6:	60bb      	str	r3, [r7, #8]
 8006ea8:	e004      	b.n	8006eb4 <MotorR_Test_Duty+0xa8>
		} else if (level < 0) {
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	da01      	bge.n	8006eb4 <MotorR_Test_Duty+0xa8>
		 level = 0;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	60bb      	str	r3, [r7, #8]
		}

		// set level(CCR3) and direction
		TIM11->CCR1 = level;
 8006eb4:	4a1d      	ldr	r2, [pc, #116]	; (8006f2c <MotorR_Test_Duty+0x120>)
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	6353      	str	r3, [r2, #52]	; 0x34
		Custom_GPIO_Set(GPIOC, 1 << 4, duty_ratio < 0); // PA5
 8006eba:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ebe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ec6:	bf4c      	ite	mi
 8006ec8:	2301      	movmi	r3, #1
 8006eca:	2300      	movpl	r3, #0
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	461a      	mov	r2, r3
 8006ed0:	2110      	movs	r1, #16
 8006ed2:	4819      	ldr	r0, [pc, #100]	; (8006f38 <MotorR_Test_Duty+0x12c>)
 8006ed4:	f7ff fd30 	bl	8006938 <Custom_GPIO_Set>
		Custom_GPIO_Set(GPIOC, 1 << 5, duty_ratio > 0); // PA6
 8006ed8:	edd7 7a03 	vldr	s15, [r7, #12]
 8006edc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ee4:	bfcc      	ite	gt
 8006ee6:	2301      	movgt	r3, #1
 8006ee8:	2300      	movle	r3, #0
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	461a      	mov	r2, r3
 8006eee:	2120      	movs	r1, #32
 8006ef0:	4811      	ldr	r0, [pc, #68]	; (8006f38 <MotorR_Test_Duty+0x12c>)
 8006ef2:	f7ff fd21 	bl	8006938 <Custom_GPIO_Set>
		Custom_OLED_Printf("/0Duty : %3.2f", duty_ratio);
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f7f9 fb2e 	bl	8000558 <__aeabi_f2d>
 8006efc:	4602      	mov	r2, r0
 8006efe:	460b      	mov	r3, r1
 8006f00:	480e      	ldr	r0, [pc, #56]	; (8006f3c <MotorR_Test_Duty+0x130>)
 8006f02:	f7fd ffb7 	bl	8004e74 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1CCR3 : %4d", TIM11->CCR1);
 8006f06:	4b09      	ldr	r3, [pc, #36]	; (8006f2c <MotorR_Test_Duty+0x120>)
 8006f08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	480c      	ldr	r0, [pc, #48]	; (8006f40 <MotorR_Test_Duty+0x134>)
 8006f0e:	f7fd ffb1 	bl	8004e74 <Custom_OLED_Printf>

		Custom_OLED_Printf("/2ECOD : %9d", TIM3->CNT);
 8006f12:	4b07      	ldr	r3, [pc, #28]	; (8006f30 <MotorR_Test_Duty+0x124>)
 8006f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f16:	4619      	mov	r1, r3
 8006f18:	480a      	ldr	r0, [pc, #40]	; (8006f44 <MotorR_Test_Duty+0x138>)
 8006f1a:	f7fd ffab 	bl	8004e74 <Custom_OLED_Printf>
	for (;;) {
 8006f1e:	e78e      	b.n	8006e3e <MotorR_Test_Duty+0x32>
		 break;
 8006f20:	bf00      	nop
	}
}
 8006f22:	bf00      	nop
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	40014800 	.word	0x40014800
 8006f30:	40000400 	.word	0x40000400
 8006f34:	3dcccccd 	.word	0x3dcccccd
 8006f38:	40020800 	.word	0x40020800
 8006f3c:	0800aa84 	.word	0x0800aa84
 8006f40:	0800aa94 	.word	0x0800aa94
 8006f44:	0800aaa4 	.word	0x0800aaa4

08006f48 <MotorL_Test_Duty>:


void MotorL_Test_Duty() {
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM10);
 8006f4e:	4846      	ldr	r0, [pc, #280]	; (8007068 <MotorL_Test_Duty+0x120>)
 8006f50:	f7ff fc40 	bl	80067d4 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM10, LL_TIM_CHANNEL_CH1);
 8006f54:	2101      	movs	r1, #1
 8006f56:	4844      	ldr	r0, [pc, #272]	; (8007068 <MotorL_Test_Duty+0x120>)
 8006f58:	f7ff fc5a 	bl	8006810 <LL_TIM_CC_EnableChannel>
	LL_TIM_OC_SetCompareCH2(TIM10, 0);
 8006f5c:	2100      	movs	r1, #0
 8006f5e:	4842      	ldr	r0, [pc, #264]	; (8007068 <MotorL_Test_Duty+0x120>)
 8006f60:	f7ff fc67 	bl	8006832 <LL_TIM_OC_SetCompareCH2>

	LL_TIM_EnableCounter(TIM4);
 8006f64:	4841      	ldr	r0, [pc, #260]	; (800706c <MotorL_Test_Duty+0x124>)
 8006f66:	f7ff fc35 	bl	80067d4 <LL_TIM_EnableCounter>

	const uint16_t level_max = TIM10->ARR + 1;
 8006f6a:	4b3f      	ldr	r3, [pc, #252]	; (8007068 <MotorL_Test_Duty+0x120>)
 8006f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	3301      	adds	r3, #1
 8006f72:	80fb      	strh	r3, [r7, #6]
	float duty_ratio = 0.0f;
 8006f74:	f04f 0300 	mov.w	r3, #0
 8006f78:	60fb      	str	r3, [r7, #12]

	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 8006f7a:	f7fe faab 	bl	80054d4 <Custom_Switch_Read>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	717b      	strb	r3, [r7, #5]

		if (sw == CUSTOM_SW_3) {
 8006f82:	797b      	ldrb	r3, [r7, #5]
 8006f84:	2b04      	cmp	r3, #4
 8006f86:	d069      	beq.n	800705c <MotorL_Test_Duty+0x114>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 8006f88:	797b      	ldrb	r3, [r7, #5]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d108      	bne.n	8006fa0 <MotorL_Test_Duty+0x58>
		 duty_ratio -= 0.1f;
 8006f8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006f92:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8007070 <MotorL_Test_Duty+0x128>
 8006f96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006f9a:	edc7 7a03 	vstr	s15, [r7, #12]
 8006f9e:	e00a      	b.n	8006fb6 <MotorL_Test_Duty+0x6e>
		} else if (sw == CUSTOM_SW_2) {
 8006fa0:	797b      	ldrb	r3, [r7, #5]
 8006fa2:	2b02      	cmp	r3, #2
 8006fa4:	d107      	bne.n	8006fb6 <MotorL_Test_Duty+0x6e>
		 duty_ratio += 0.1f;
 8006fa6:	edd7 7a03 	vldr	s15, [r7, #12]
 8006faa:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8007070 <MotorL_Test_Duty+0x128>
 8006fae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006fb2:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		// get level(CCR3)
		int level = abs(duty_ratio * level_max);
 8006fb6:	88fb      	ldrh	r3, [r7, #6]
 8006fb8:	ee07 3a90 	vmov	s15, r3
 8006fbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006fc0:	edd7 7a03 	vldr	s15, [r7, #12]
 8006fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fc8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006fcc:	ee17 3a90 	vmov	r3, s15
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	bfb8      	it	lt
 8006fd4:	425b      	neglt	r3, r3
 8006fd6:	60bb      	str	r3, [r7, #8]

		if (level > level_max) {
 8006fd8:	88fb      	ldrh	r3, [r7, #6]
 8006fda:	68ba      	ldr	r2, [r7, #8]
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	dd02      	ble.n	8006fe6 <MotorL_Test_Duty+0x9e>
		 level = level_max;
 8006fe0:	88fb      	ldrh	r3, [r7, #6]
 8006fe2:	60bb      	str	r3, [r7, #8]
 8006fe4:	e004      	b.n	8006ff0 <MotorL_Test_Duty+0xa8>
		} else if (level < 0) {
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	da01      	bge.n	8006ff0 <MotorL_Test_Duty+0xa8>
		 level = 0;
 8006fec:	2300      	movs	r3, #0
 8006fee:	60bb      	str	r3, [r7, #8]
		}

		// set level(CCR3) and direction
		TIM10->CCR1 = level;
 8006ff0:	4a1d      	ldr	r2, [pc, #116]	; (8007068 <MotorL_Test_Duty+0x120>)
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	6353      	str	r3, [r2, #52]	; 0x34
		Custom_GPIO_Set(GPIOB, 1 << 4, duty_ratio > 0); // PA5
 8006ff6:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ffa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007002:	bfcc      	ite	gt
 8007004:	2301      	movgt	r3, #1
 8007006:	2300      	movle	r3, #0
 8007008:	b2db      	uxtb	r3, r3
 800700a:	461a      	mov	r2, r3
 800700c:	2110      	movs	r1, #16
 800700e:	4819      	ldr	r0, [pc, #100]	; (8007074 <MotorL_Test_Duty+0x12c>)
 8007010:	f7ff fc92 	bl	8006938 <Custom_GPIO_Set>
		Custom_GPIO_Set(GPIOB, 1 << 5, duty_ratio < 0); // PA6
 8007014:	edd7 7a03 	vldr	s15, [r7, #12]
 8007018:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800701c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007020:	bf4c      	ite	mi
 8007022:	2301      	movmi	r3, #1
 8007024:	2300      	movpl	r3, #0
 8007026:	b2db      	uxtb	r3, r3
 8007028:	461a      	mov	r2, r3
 800702a:	2120      	movs	r1, #32
 800702c:	4811      	ldr	r0, [pc, #68]	; (8007074 <MotorL_Test_Duty+0x12c>)
 800702e:	f7ff fc83 	bl	8006938 <Custom_GPIO_Set>
		Custom_OLED_Printf("/0Duty : %3.2f", duty_ratio);
 8007032:	68f8      	ldr	r0, [r7, #12]
 8007034:	f7f9 fa90 	bl	8000558 <__aeabi_f2d>
 8007038:	4602      	mov	r2, r0
 800703a:	460b      	mov	r3, r1
 800703c:	480e      	ldr	r0, [pc, #56]	; (8007078 <MotorL_Test_Duty+0x130>)
 800703e:	f7fd ff19 	bl	8004e74 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1CCR3 : %4d", TIM10->CCR1);
 8007042:	4b09      	ldr	r3, [pc, #36]	; (8007068 <MotorL_Test_Duty+0x120>)
 8007044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007046:	4619      	mov	r1, r3
 8007048:	480c      	ldr	r0, [pc, #48]	; (800707c <MotorL_Test_Duty+0x134>)
 800704a:	f7fd ff13 	bl	8004e74 <Custom_OLED_Printf>

		Custom_OLED_Printf("/2ECOD : %9d", TIM4->CNT);
 800704e:	4b07      	ldr	r3, [pc, #28]	; (800706c <MotorL_Test_Duty+0x124>)
 8007050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007052:	4619      	mov	r1, r3
 8007054:	480a      	ldr	r0, [pc, #40]	; (8007080 <MotorL_Test_Duty+0x138>)
 8007056:	f7fd ff0d 	bl	8004e74 <Custom_OLED_Printf>
	for (;;) {
 800705a:	e78e      	b.n	8006f7a <MotorL_Test_Duty+0x32>
		 break;
 800705c:	bf00      	nop
	}
}
 800705e:	bf00      	nop
 8007060:	3710      	adds	r7, #16
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
 8007066:	bf00      	nop
 8007068:	40014400 	.word	0x40014400
 800706c:	40000800 	.word	0x40000800
 8007070:	3dcccccd 	.word	0x3dcccccd
 8007074:	40020400 	.word	0x40020400
 8007078:	0800aa84 	.word	0x0800aa84
 800707c:	0800aa94 	.word	0x0800aa94
 8007080:	0800aaa4 	.word	0x0800aaa4

08007084 <Motor_Test_Velocity>:





void Motor_Test_Velocity() {
 8007084:	b580      	push	{r7, lr}
 8007086:	b086      	sub	sp, #24
 8007088:	af00      	add	r7, sp, #0
	uint8_t		sw = 0;
 800708a:	2300      	movs	r3, #0
 800708c:	73fb      	strb	r3, [r7, #15]
	float		speed = MIN_SPEED;
 800708e:	4b2a      	ldr	r3, [pc, #168]	; (8007138 <Motor_Test_Velocity+0xb4>)
 8007090:	617b      	str	r3, [r7, #20]
	float		maxSpeed = 2.f;
 8007092:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007096:	60bb      	str	r3, [r7, #8]
	float		minSpeed = 1.f;
 8007098:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800709c:	607b      	str	r3, [r7, #4]
	float		accele = 1;
 800709e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80070a2:	613b      	str	r3, [r7, #16]
	/*
	 *      .
	 */

	Motor_Start();
 80070a4:	f000 f992 	bl	80073cc <Motor_Start>

	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 80070a8:	e039      	b.n	800711e <Motor_Test_Velocity+0x9a>

		// accele / 1000    1ms .   500us    accele / 2000 .
		speed += accele / 1000;
 80070aa:	ed97 7a04 	vldr	s14, [r7, #16]
 80070ae:	eddf 6a23 	vldr	s13, [pc, #140]	; 800713c <Motor_Test_Velocity+0xb8>
 80070b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80070b6:	ed97 7a05 	vldr	s14, [r7, #20]
 80070ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070be:	edc7 7a05 	vstr	s15, [r7, #20]


		if (speed > maxSpeed) {
 80070c2:	ed97 7a05 	vldr	s14, [r7, #20]
 80070c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80070ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80070ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070d2:	dd08      	ble.n	80070e6 <Motor_Test_Velocity+0x62>
			speed = maxSpeed;
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	617b      	str	r3, [r7, #20]
			accele *= -1;
 80070d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80070dc:	eef1 7a67 	vneg.f32	s15, s15
 80070e0:	edc7 7a04 	vstr	s15, [r7, #16]
 80070e4:	e010      	b.n	8007108 <Motor_Test_Velocity+0x84>
		}
		else if (speed < minSpeed) {
 80070e6:	ed97 7a05 	vldr	s14, [r7, #20]
 80070ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80070ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80070f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070f6:	d507      	bpl.n	8007108 <Motor_Test_Velocity+0x84>
			speed = minSpeed;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	617b      	str	r3, [r7, #20]
			accele *= -1;
 80070fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8007100:	eef1 7a67 	vneg.f32	s15, s15
 8007104:	edc7 7a04 	vstr	s15, [r7, #16]
		}

		Motor_L_Speed_Control(speed);
 8007108:	ed97 0a05 	vldr	s0, [r7, #20]
 800710c:	f7ff fbd8 	bl	80068c0 <Motor_L_Speed_Control>
		Motor_R_Speed_Control(speed);
 8007110:	ed97 0a05 	vldr	s0, [r7, #20]
 8007114:	f7ff fbf2 	bl	80068fc <Motor_R_Speed_Control>

		Custom_Delay_ms(1);
 8007118:	2001      	movs	r0, #1
 800711a:	f7ff fbc0 	bl	800689e <Custom_Delay_ms>
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 800711e:	f7fe f9d9 	bl	80054d4 <Custom_Switch_Read>
 8007122:	4603      	mov	r3, r0
 8007124:	73fb      	strb	r3, [r7, #15]
 8007126:	7bfb      	ldrb	r3, [r7, #15]
 8007128:	2b04      	cmp	r3, #4
 800712a:	d1be      	bne.n	80070aa <Motor_Test_Velocity+0x26>
	}
	Motor_Stop();
 800712c:	f000 f962 	bl	80073f4 <Motor_Stop>
}
 8007130:	bf00      	nop
 8007132:	3718      	adds	r7, #24
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}
 8007138:	3c23d70a 	.word	0x3c23d70a
 800713c:	447a0000 	.word	0x447a0000

08007140 <Drive_Test_Position>:





void Drive_Test_Position() {
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
	uint8_t	sw = 0;
 8007146:	2300      	movs	r3, #0
 8007148:	71fb      	strb	r3, [r7, #7]

	Custom_OLED_Clear();
 800714a:	f7fd fdae 	bl	8004caa <Custom_OLED_Clear>
	Sensor_Start();
 800714e:	f000 fa23 	bl	8007598 <Sensor_Start>
	Speed_Control_Start();
 8007152:	f000 f971 	bl	8007438 <Speed_Control_Start>

	//     
	positionVal = 0;
 8007156:	4b27      	ldr	r3, [pc, #156]	; (80071f4 <Drive_Test_Position+0xb4>)
 8007158:	2200      	movs	r2, #0
 800715a:	601a      	str	r2, [r3, #0]
	positionCoef = POSITION_COEF_INIT;
 800715c:	4b26      	ldr	r3, [pc, #152]	; (80071f8 <Drive_Test_Position+0xb8>)
 800715e:	4a27      	ldr	r2, [pc, #156]	; (80071fc <Drive_Test_Position+0xbc>)
 8007160:	601a      	str	r2, [r3, #0]

	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8007162:	e035      	b.n	80071d0 <Drive_Test_Position+0x90>

		Custom_OLED_Printf("/0pos:     %7d", positionVal);
 8007164:	4b23      	ldr	r3, [pc, #140]	; (80071f4 <Drive_Test_Position+0xb4>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4619      	mov	r1, r3
 800716a:	4825      	ldr	r0, [pc, #148]	; (8007200 <Drive_Test_Position+0xc0>)
 800716c:	f7fd fe82 	bl	8004e74 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2speedL:  %f", (1 + positionVal * positionCoef));
 8007170:	4b20      	ldr	r3, [pc, #128]	; (80071f4 <Drive_Test_Position+0xb4>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	ee07 3a90 	vmov	s15, r3
 8007178:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800717c:	4b1e      	ldr	r3, [pc, #120]	; (80071f8 <Drive_Test_Position+0xb8>)
 800717e:	edd3 7a00 	vldr	s15, [r3]
 8007182:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007186:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800718a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800718e:	ee17 0a90 	vmov	r0, s15
 8007192:	f7f9 f9e1 	bl	8000558 <__aeabi_f2d>
 8007196:	4602      	mov	r2, r0
 8007198:	460b      	mov	r3, r1
 800719a:	481a      	ldr	r0, [pc, #104]	; (8007204 <Drive_Test_Position+0xc4>)
 800719c:	f7fd fe6a 	bl	8004e74 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3speedR:  %f", (1 - positionVal * positionCoef));
 80071a0:	4b14      	ldr	r3, [pc, #80]	; (80071f4 <Drive_Test_Position+0xb4>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	ee07 3a90 	vmov	s15, r3
 80071a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80071ac:	4b12      	ldr	r3, [pc, #72]	; (80071f8 <Drive_Test_Position+0xb8>)
 80071ae:	edd3 7a00 	vldr	s15, [r3]
 80071b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80071ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80071be:	ee17 0a90 	vmov	r0, s15
 80071c2:	f7f9 f9c9 	bl	8000558 <__aeabi_f2d>
 80071c6:	4602      	mov	r2, r0
 80071c8:	460b      	mov	r3, r1
 80071ca:	480f      	ldr	r0, [pc, #60]	; (8007208 <Drive_Test_Position+0xc8>)
 80071cc:	f7fd fe52 	bl	8004e74 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 80071d0:	f7fe f980 	bl	80054d4 <Custom_Switch_Read>
 80071d4:	4603      	mov	r3, r0
 80071d6:	71fb      	strb	r3, [r7, #7]
 80071d8:	79fb      	ldrb	r3, [r7, #7]
 80071da:	2b04      	cmp	r3, #4
 80071dc:	d1c2      	bne.n	8007164 <Drive_Test_Position+0x24>
	}
	Speed_Control_Stop();
 80071de:	f000 f937 	bl	8007450 <Speed_Control_Stop>
	Sensor_Stop();
 80071e2:	f000 f9f1 	bl	80075c8 <Sensor_Stop>
	Custom_OLED_Clear();
 80071e6:	f7fd fd60 	bl	8004caa <Custom_OLED_Clear>
}
 80071ea:	bf00      	nop
 80071ec:	3708      	adds	r7, #8
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	200013d4 	.word	0x200013d4
 80071f8:	20000010 	.word	0x20000010
 80071fc:	387ba882 	.word	0x387ba882
 8007200:	0800aab4 	.word	0x0800aab4
 8007204:	0800aac4 	.word	0x0800aac4
 8007208:	0800aad4 	.word	0x0800aad4

0800720c <Current_Setting>:



void Current_Setting() {
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
	uint8_t		sw = 0;
 8007212:	2300      	movs	r3, #0
 8007214:	72fb      	strb	r3, [r7, #11]
	float		acc = ACCELE_INIT;
 8007216:	4b1c      	ldr	r3, [pc, #112]	; (8007288 <Current_Setting+0x7c>)
 8007218:	607b      	str	r3, [r7, #4]
	float		speed = MIN_SPEED;
 800721a:	4b1c      	ldr	r3, [pc, #112]	; (800728c <Current_Setting+0x80>)
 800721c:	60fb      	str	r3, [r7, #12]
	float		target = 2.0f;
 800721e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007222:	603b      	str	r3, [r7, #0]

	Motor_Start();
 8007224:	f000 f8d2 	bl	80073cc <Motor_Start>

	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8007228:	e021      	b.n	800726e <Current_Setting+0x62>

		Motor_L_Speed_Control(speed);
 800722a:	ed97 0a03 	vldr	s0, [r7, #12]
 800722e:	f7ff fb47 	bl	80068c0 <Motor_L_Speed_Control>
		Motor_R_Speed_Control(speed);
 8007232:	ed97 0a03 	vldr	s0, [r7, #12]
 8007236:	f7ff fb61 	bl	80068fc <Motor_R_Speed_Control>

		speed += acc / 1000;
 800723a:	ed97 7a01 	vldr	s14, [r7, #4]
 800723e:	eddf 6a14 	vldr	s13, [pc, #80]	; 8007290 <Current_Setting+0x84>
 8007242:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007246:	ed97 7a03 	vldr	s14, [r7, #12]
 800724a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800724e:	edc7 7a03 	vstr	s15, [r7, #12]
		if (speed > target) {
 8007252:	ed97 7a03 	vldr	s14, [r7, #12]
 8007256:	edd7 7a00 	vldr	s15, [r7]
 800725a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800725e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007262:	dd01      	ble.n	8007268 <Current_Setting+0x5c>
			speed = target;
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	60fb      	str	r3, [r7, #12]
		}

		Custom_Delay_ms(1);
 8007268:	2001      	movs	r0, #1
 800726a:	f7ff fb18 	bl	800689e <Custom_Delay_ms>
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 800726e:	f7fe f931 	bl	80054d4 <Custom_Switch_Read>
 8007272:	4603      	mov	r3, r0
 8007274:	72fb      	strb	r3, [r7, #11]
 8007276:	7afb      	ldrb	r3, [r7, #11]
 8007278:	2b04      	cmp	r3, #4
 800727a:	d1d6      	bne.n	800722a <Current_Setting+0x1e>
	}

	Motor_Stop();
 800727c:	f000 f8ba 	bl	80073f4 <Motor_Stop>
}
 8007280:	bf00      	nop
 8007282:	3710      	adds	r7, #16
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}
 8007288:	40e00000 	.word	0x40e00000
 800728c:	3c23d70a 	.word	0x3c23d70a
 8007290:	447a0000 	.word	0x447a0000

08007294 <LL_TIM_EnableCounter>:
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f043 0201 	orr.w	r2, r3, #1
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	601a      	str	r2, [r3, #0]
}
 80072a8:	bf00      	nop
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <LL_TIM_DisableCounter>:
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f023 0201 	bic.w	r2, r3, #1
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	601a      	str	r2, [r3, #0]
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <LL_TIM_EnableIT_UPDATE>:
{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	f043 0201 	orr.w	r2, r3, #1
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	60da      	str	r2, [r3, #12]
}
 80072e8:	bf00      	nop
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <LL_TIM_DisableIT_UPDATE>:
{
 80072f4:	b480      	push	{r7}
 80072f6:	b083      	sub	sp, #12
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	f023 0201 	bic.w	r2, r3, #1
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	60da      	str	r2, [r3, #12]
}
 8007308:	bf00      	nop
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <Custom_GPIO_Set_t>:

static inline void Custom_GPIO_Set_t(Custom_GPIO_t *Pin, uint32_t value) {
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]
	Pin->port->ODR = (Pin->port->ODR & ~Pin->pinMask)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	695a      	ldr	r2, [r3, #20]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	43db      	mvns	r3, r3
 800732a:	ea02 0103 	and.w	r1, r2, r3
			| (Pin->pinMask & (((!!value) << 31) >> 31));
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	683a      	ldr	r2, [r7, #0]
 8007334:	2a00      	cmp	r2, #0
 8007336:	d002      	beq.n	800733e <Custom_GPIO_Set_t+0x2a>
 8007338:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800733c:	e000      	b.n	8007340 <Custom_GPIO_Set_t+0x2c>
 800733e:	2200      	movs	r2, #0
 8007340:	401a      	ands	r2, r3
	Pin->port->ODR = (Pin->port->ODR & ~Pin->pinMask)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
			| (Pin->pinMask & (((!!value) << 31) >> 31));
 8007346:	430a      	orrs	r2, r1
	Pin->port->ODR = (Pin->port->ODR & ~Pin->pinMask)
 8007348:	615a      	str	r2, [r3, #20]
}
 800734a:	bf00      	nop
 800734c:	370c      	adds	r7, #12
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr
	...

08007358 <Motor_Power_Off>:
volatile uint8_t	phaseR  = 0;




void Motor_Power_Off() {
 8007358:	b580      	push	{r7, lr}
 800735a:	af00      	add	r7, sp, #0

	Custom_GPIO_Set_t(motorL + 0, 0);
 800735c:	2100      	movs	r1, #0
 800735e:	4813      	ldr	r0, [pc, #76]	; (80073ac <Motor_Power_Off+0x54>)
 8007360:	f7ff ffd8 	bl	8007314 <Custom_GPIO_Set_t>
	Custom_GPIO_Set_t(motorL + 1, 0);
 8007364:	4b12      	ldr	r3, [pc, #72]	; (80073b0 <Motor_Power_Off+0x58>)
 8007366:	2100      	movs	r1, #0
 8007368:	4618      	mov	r0, r3
 800736a:	f7ff ffd3 	bl	8007314 <Custom_GPIO_Set_t>
	Custom_GPIO_Set_t(motorL + 2, 0);
 800736e:	4b11      	ldr	r3, [pc, #68]	; (80073b4 <Motor_Power_Off+0x5c>)
 8007370:	2100      	movs	r1, #0
 8007372:	4618      	mov	r0, r3
 8007374:	f7ff ffce 	bl	8007314 <Custom_GPIO_Set_t>
	Custom_GPIO_Set_t(motorL + 3, 0);
 8007378:	4b0f      	ldr	r3, [pc, #60]	; (80073b8 <Motor_Power_Off+0x60>)
 800737a:	2100      	movs	r1, #0
 800737c:	4618      	mov	r0, r3
 800737e:	f7ff ffc9 	bl	8007314 <Custom_GPIO_Set_t>

	Custom_GPIO_Set_t(motorR + 0, 0);
 8007382:	2100      	movs	r1, #0
 8007384:	480d      	ldr	r0, [pc, #52]	; (80073bc <Motor_Power_Off+0x64>)
 8007386:	f7ff ffc5 	bl	8007314 <Custom_GPIO_Set_t>
	Custom_GPIO_Set_t(motorR + 1, 0);
 800738a:	4b0d      	ldr	r3, [pc, #52]	; (80073c0 <Motor_Power_Off+0x68>)
 800738c:	2100      	movs	r1, #0
 800738e:	4618      	mov	r0, r3
 8007390:	f7ff ffc0 	bl	8007314 <Custom_GPIO_Set_t>
	Custom_GPIO_Set_t(motorR + 2, 0);
 8007394:	4b0b      	ldr	r3, [pc, #44]	; (80073c4 <Motor_Power_Off+0x6c>)
 8007396:	2100      	movs	r1, #0
 8007398:	4618      	mov	r0, r3
 800739a:	f7ff ffbb 	bl	8007314 <Custom_GPIO_Set_t>
	Custom_GPIO_Set_t(motorR + 3, 0);
 800739e:	4b0a      	ldr	r3, [pc, #40]	; (80073c8 <Motor_Power_Off+0x70>)
 80073a0:	2100      	movs	r1, #0
 80073a2:	4618      	mov	r0, r3
 80073a4:	f7ff ffb6 	bl	8007314 <Custom_GPIO_Set_t>
}
 80073a8:	bf00      	nop
 80073aa:	bd80      	pop	{r7, pc}
 80073ac:	20002e10 	.word	0x20002e10
 80073b0:	20002e18 	.word	0x20002e18
 80073b4:	20002e20 	.word	0x20002e20
 80073b8:	20002e28 	.word	0x20002e28
 80073bc:	20002e30 	.word	0x20002e30
 80073c0:	20002e38 	.word	0x20002e38
 80073c4:	20002e40 	.word	0x20002e40
 80073c8:	20002e48 	.word	0x20002e48

080073cc <Motor_Start>:





void Motor_Start() {
 80073cc:	b580      	push	{r7, lr}
 80073ce:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM3);
 80073d0:	4806      	ldr	r0, [pc, #24]	; (80073ec <Motor_Start+0x20>)
 80073d2:	f7ff ff5f 	bl	8007294 <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM3);
 80073d6:	4805      	ldr	r0, [pc, #20]	; (80073ec <Motor_Start+0x20>)
 80073d8:	f7ff ff7c 	bl	80072d4 <LL_TIM_EnableIT_UPDATE>

	LL_TIM_EnableCounter(TIM4);
 80073dc:	4804      	ldr	r0, [pc, #16]	; (80073f0 <Motor_Start+0x24>)
 80073de:	f7ff ff59 	bl	8007294 <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM4);
 80073e2:	4803      	ldr	r0, [pc, #12]	; (80073f0 <Motor_Start+0x24>)
 80073e4:	f7ff ff76 	bl	80072d4 <LL_TIM_EnableIT_UPDATE>
}
 80073e8:	bf00      	nop
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	40000400 	.word	0x40000400
 80073f0:	40000800 	.word	0x40000800

080073f4 <Motor_Stop>:





void Motor_Stop() {
 80073f4:	b580      	push	{r7, lr}
 80073f6:	af00      	add	r7, sp, #0
	Motor_Power_Off();
 80073f8:	f7ff ffae 	bl	8007358 <Motor_Power_Off>

	LL_TIM_DisableIT_UPDATE(TIM3);
 80073fc:	480a      	ldr	r0, [pc, #40]	; (8007428 <Motor_Stop+0x34>)
 80073fe:	f7ff ff79 	bl	80072f4 <LL_TIM_DisableIT_UPDATE>
	LL_TIM_DisableCounter(TIM3);
 8007402:	4809      	ldr	r0, [pc, #36]	; (8007428 <Motor_Stop+0x34>)
 8007404:	f7ff ff56 	bl	80072b4 <LL_TIM_DisableCounter>

	LL_TIM_DisableIT_UPDATE(TIM4);
 8007408:	4808      	ldr	r0, [pc, #32]	; (800742c <Motor_Stop+0x38>)
 800740a:	f7ff ff73 	bl	80072f4 <LL_TIM_DisableIT_UPDATE>
	LL_TIM_DisableCounter(TIM4);
 800740e:	4807      	ldr	r0, [pc, #28]	; (800742c <Motor_Stop+0x38>)
 8007410:	f7ff ff50 	bl	80072b4 <LL_TIM_DisableCounter>

	Motor_Power_Off();
 8007414:	f7ff ffa0 	bl	8007358 <Motor_Power_Off>

	curTick_L = 0;
 8007418:	4b05      	ldr	r3, [pc, #20]	; (8007430 <Motor_Stop+0x3c>)
 800741a:	2200      	movs	r2, #0
 800741c:	601a      	str	r2, [r3, #0]
	curTick_R = 0;
 800741e:	4b05      	ldr	r3, [pc, #20]	; (8007434 <Motor_Stop+0x40>)
 8007420:	2200      	movs	r2, #0
 8007422:	601a      	str	r2, [r3, #0]
}
 8007424:	bf00      	nop
 8007426:	bd80      	pop	{r7, pc}
 8007428:	40000400 	.word	0x40000400
 800742c:	40000800 	.word	0x40000800
 8007430:	200013e4 	.word	0x200013e4
 8007434:	200013e8 	.word	0x200013e8

08007438 <Speed_Control_Start>:




void Speed_Control_Start(){
 8007438:	b580      	push	{r7, lr}
 800743a:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM9);
 800743c:	4803      	ldr	r0, [pc, #12]	; (800744c <Speed_Control_Start+0x14>)
 800743e:	f7ff ff29 	bl	8007294 <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM9);
 8007442:	4802      	ldr	r0, [pc, #8]	; (800744c <Speed_Control_Start+0x14>)
 8007444:	f7ff ff46 	bl	80072d4 <LL_TIM_EnableIT_UPDATE>
}
 8007448:	bf00      	nop
 800744a:	bd80      	pop	{r7, pc}
 800744c:	40014000 	.word	0x40014000

08007450 <Speed_Control_Stop>:




void Speed_Control_Stop(){
 8007450:	b580      	push	{r7, lr}
 8007452:	af00      	add	r7, sp, #0
	LL_TIM_DisableIT_UPDATE(TIM9);
 8007454:	4803      	ldr	r0, [pc, #12]	; (8007464 <Speed_Control_Stop+0x14>)
 8007456:	f7ff ff4d 	bl	80072f4 <LL_TIM_DisableIT_UPDATE>
	LL_TIM_DisableCounter(TIM9);
 800745a:	4802      	ldr	r0, [pc, #8]	; (8007464 <Speed_Control_Stop+0x14>)
 800745c:	f7ff ff2a 	bl	80072b4 <LL_TIM_DisableCounter>
}
 8007460:	bf00      	nop
 8007462:	bd80      	pop	{r7, pc}
 8007464:	40014000 	.word	0x40014000

08007468 <LL_ADC_Enable>:
{
 8007468:	b480      	push	{r7}
 800746a:	b083      	sub	sp, #12
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	f043 0201 	orr.w	r2, r3, #1
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	609a      	str	r2, [r3, #8]
}
 800747c:	bf00      	nop
 800747e:	370c      	adds	r7, #12
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr

08007488 <LL_ADC_Disable>:
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR2, ADC_CR2_ADON);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	f023 0201 	bic.w	r2, r3, #1
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	609a      	str	r2, [r3, #8]
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <LL_TIM_EnableCounter>:
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f043 0201 	orr.w	r2, r3, #1
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	601a      	str	r2, [r3, #0]
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <LL_TIM_DisableCounter>:
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f023 0201 	bic.w	r2, r3, #1
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	601a      	str	r2, [r3, #0]
}
 80074dc:	bf00      	nop
 80074de:	370c      	adds	r7, #12
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr

080074e8 <LL_TIM_EnableIT_UPDATE>:
{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	f043 0201 	orr.w	r2, r3, #1
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	60da      	str	r2, [r3, #12]
}
 80074fc:	bf00      	nop
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007506:	4770      	bx	lr

08007508 <LL_TIM_DisableIT_UPDATE>:
{
 8007508:	b480      	push	{r7}
 800750a:	b083      	sub	sp, #12
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	68db      	ldr	r3, [r3, #12]
 8007514:	f023 0201 	bic.w	r2, r3, #1
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	60da      	str	r2, [r3, #12]
}
 800751c:	bf00      	nop
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 8007530:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	3b01      	subs	r3, #1
 8007538:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 800753a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007544:	f023 0301 	bic.w	r3, r3, #1
 8007548:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 800754a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007554:	f043 0301 	orr.w	r3, r3, #1
 8007558:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 800755a:	bf00      	nop
 800755c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007560:	691b      	ldr	r3, [r3, #16]
 8007562:	f003 0301 	and.w	r3, r3, #1
 8007566:	2b01      	cmp	r3, #1
 8007568:	d1f8      	bne.n	800755c <Custom_Delay_us+0x34>
}
 800756a:	bf00      	nop
 800756c:	bf00      	nop
 800756e:	370c      	adds	r7, #12
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr

08007578 <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007586:	fb02 f303 	mul.w	r3, r2, r3
 800758a:	4618      	mov	r0, r3
 800758c:	f7ff ffcc 	bl	8007528 <Custom_Delay_us>
}
 8007590:	bf00      	nop
 8007592:	3708      	adds	r7, #8
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <Sensor_Start>:





void Sensor_Start() {
 8007598:	b580      	push	{r7, lr}
 800759a:	af00      	add	r7, sp, #0

	LL_ADC_Enable(ADC1);
 800759c:	4808      	ldr	r0, [pc, #32]	; (80075c0 <Sensor_Start+0x28>)
 800759e:	f7ff ff63 	bl	8007468 <LL_ADC_Enable>
	Custom_Delay_ms(10); // ADC   , ADC          .
 80075a2:	200a      	movs	r0, #10
 80075a4:	f7ff ffe8 	bl	8007578 <Custom_Delay_ms>

	LL_TIM_EnableCounter(TIM5); // TIM5    .
 80075a8:	4806      	ldr	r0, [pc, #24]	; (80075c4 <Sensor_Start+0x2c>)
 80075aa:	f7ff ff7d 	bl	80074a8 <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM5); // TIM5   .   Core/Src/stm32f4xx_it.c       .
 80075ae:	4805      	ldr	r0, [pc, #20]	; (80075c4 <Sensor_Start+0x2c>)
 80075b0:	f7ff ff9a 	bl	80074e8 <LL_TIM_EnableIT_UPDATE>
	Custom_Delay_ms(10); //  raw    
 80075b4:	200a      	movs	r0, #10
 80075b6:	f7ff ffdf 	bl	8007578 <Custom_Delay_ms>
}
 80075ba:	bf00      	nop
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop
 80075c0:	40012000 	.word	0x40012000
 80075c4:	40000c00 	.word	0x40000c00

080075c8 <Sensor_Stop>:




void Sensor_Stop() {
 80075c8:	b580      	push	{r7, lr}
 80075ca:	af00      	add	r7, sp, #0
	LL_ADC_Disable(ADC1);
 80075cc:	4805      	ldr	r0, [pc, #20]	; (80075e4 <Sensor_Stop+0x1c>)
 80075ce:	f7ff ff5b 	bl	8007488 <LL_ADC_Disable>
	LL_TIM_DisableCounter(TIM5);
 80075d2:	4805      	ldr	r0, [pc, #20]	; (80075e8 <Sensor_Stop+0x20>)
 80075d4:	f7ff ff78 	bl	80074c8 <LL_TIM_DisableCounter>
	LL_TIM_DisableIT_UPDATE(TIM5);
 80075d8:	4803      	ldr	r0, [pc, #12]	; (80075e8 <Sensor_Stop+0x20>)
 80075da:	f7ff ff95 	bl	8007508 <LL_TIM_DisableIT_UPDATE>
}
 80075de:	bf00      	nop
 80075e0:	bd80      	pop	{r7, pc}
 80075e2:	bf00      	nop
 80075e4:	40012000 	.word	0x40012000
 80075e8:	40000c00 	.word	0x40000c00

080075ec <Sensor_Calibration>:





void Sensor_Calibration() {
 80075ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ee:	b089      	sub	sp, #36	; 0x24
 80075f0:	af06      	add	r7, sp, #24
	uint8_t	tmp = 0;
 80075f2:	2300      	movs	r3, #0
 80075f4:	70fb      	strb	r3, [r7, #3]

	for (uint8_t i = 0; i < 8; i++) {
 80075f6:	2300      	movs	r3, #0
 80075f8:	71fb      	strb	r3, [r7, #7]
 80075fa:	e00a      	b.n	8007612 <Sensor_Calibration+0x26>
		whiteMaxs[i] = 0;
 80075fc:	79fb      	ldrb	r3, [r7, #7]
 80075fe:	4a8d      	ldr	r2, [pc, #564]	; (8007834 <Sensor_Calibration+0x248>)
 8007600:	2100      	movs	r1, #0
 8007602:	54d1      	strb	r1, [r2, r3]
		blackMaxs[i] = 0;
 8007604:	79fb      	ldrb	r3, [r7, #7]
 8007606:	4a8c      	ldr	r2, [pc, #560]	; (8007838 <Sensor_Calibration+0x24c>)
 8007608:	2100      	movs	r1, #0
 800760a:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 8; i++) {
 800760c:	79fb      	ldrb	r3, [r7, #7]
 800760e:	3301      	adds	r3, #1
 8007610:	71fb      	strb	r3, [r7, #7]
 8007612:	79fb      	ldrb	r3, [r7, #7]
 8007614:	2b07      	cmp	r3, #7
 8007616:	d9f1      	bls.n	80075fc <Sensor_Calibration+0x10>
	}

	Sensor_Start();
 8007618:	f7ff ffbe 	bl	8007598 <Sensor_Start>

	// Get blackMax
	Custom_OLED_Clear();
 800761c:	f7fd fb45 	bl	8004caa <Custom_OLED_Clear>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8007620:	e06e      	b.n	8007700 <Sensor_Calibration+0x114>
		Custom_OLED_Printf("/0Black Max");
 8007622:	4886      	ldr	r0, [pc, #536]	; (800783c <Sensor_Calibration+0x250>)
 8007624:	f7fd fc26 	bl	8004e74 <Custom_OLED_Printf>

		for (uint8_t i = 0; i < 16; i++) {
 8007628:	2300      	movs	r3, #0
 800762a:	71bb      	strb	r3, [r7, #6]
 800762c:	e011      	b.n	8007652 <Sensor_Calibration+0x66>
			if (blackMaxs[i] < (tmp = sensorRawVals[i])) {
 800762e:	79bb      	ldrb	r3, [r7, #6]
 8007630:	4a81      	ldr	r2, [pc, #516]	; (8007838 <Sensor_Calibration+0x24c>)
 8007632:	5cd3      	ldrb	r3, [r2, r3]
 8007634:	b2db      	uxtb	r3, r3
 8007636:	79ba      	ldrb	r2, [r7, #6]
 8007638:	4981      	ldr	r1, [pc, #516]	; (8007840 <Sensor_Calibration+0x254>)
 800763a:	5c8a      	ldrb	r2, [r1, r2]
 800763c:	70fa      	strb	r2, [r7, #3]
 800763e:	78fa      	ldrb	r2, [r7, #3]
 8007640:	429a      	cmp	r2, r3
 8007642:	d903      	bls.n	800764c <Sensor_Calibration+0x60>
				blackMaxs[i] = tmp;
 8007644:	79bb      	ldrb	r3, [r7, #6]
 8007646:	497c      	ldr	r1, [pc, #496]	; (8007838 <Sensor_Calibration+0x24c>)
 8007648:	78fa      	ldrb	r2, [r7, #3]
 800764a:	54ca      	strb	r2, [r1, r3]
		for (uint8_t i = 0; i < 16; i++) {
 800764c:	79bb      	ldrb	r3, [r7, #6]
 800764e:	3301      	adds	r3, #1
 8007650:	71bb      	strb	r3, [r7, #6]
 8007652:	79bb      	ldrb	r3, [r7, #6]
 8007654:	2b0f      	cmp	r3, #15
 8007656:	d9ea      	bls.n	800762e <Sensor_Calibration+0x42>
			}
		}
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 8007658:	4b77      	ldr	r3, [pc, #476]	; (8007838 <Sensor_Calibration+0x24c>)
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800765e:	461d      	mov	r5, r3
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 8007660:	4b75      	ldr	r3, [pc, #468]	; (8007838 <Sensor_Calibration+0x24c>)
 8007662:	785b      	ldrb	r3, [r3, #1]
 8007664:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007666:	461e      	mov	r6, r3
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 8007668:	4b73      	ldr	r3, [pc, #460]	; (8007838 <Sensor_Calibration+0x24c>)
 800766a:	789b      	ldrb	r3, [r3, #2]
 800766c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800766e:	469c      	mov	ip, r3
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 8007670:	4b71      	ldr	r3, [pc, #452]	; (8007838 <Sensor_Calibration+0x24c>)
 8007672:	78db      	ldrb	r3, [r3, #3]
 8007674:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007676:	461a      	mov	r2, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 8007678:	4b6f      	ldr	r3, [pc, #444]	; (8007838 <Sensor_Calibration+0x24c>)
 800767a:	791b      	ldrb	r3, [r3, #4]
 800767c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800767e:	4619      	mov	r1, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 8007680:	4b6d      	ldr	r3, [pc, #436]	; (8007838 <Sensor_Calibration+0x24c>)
 8007682:	795b      	ldrb	r3, [r3, #5]
 8007684:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007686:	4618      	mov	r0, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 8007688:	4b6b      	ldr	r3, [pc, #428]	; (8007838 <Sensor_Calibration+0x24c>)
 800768a:	799b      	ldrb	r3, [r3, #6]
 800768c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800768e:	461c      	mov	r4, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 8007690:	4b69      	ldr	r3, [pc, #420]	; (8007838 <Sensor_Calibration+0x24c>)
 8007692:	79db      	ldrb	r3, [r3, #7]
 8007694:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007696:	9304      	str	r3, [sp, #16]
 8007698:	9403      	str	r4, [sp, #12]
 800769a:	9002      	str	r0, [sp, #8]
 800769c:	9101      	str	r1, [sp, #4]
 800769e:	9200      	str	r2, [sp, #0]
 80076a0:	4663      	mov	r3, ip
 80076a2:	4632      	mov	r2, r6
 80076a4:	4629      	mov	r1, r5
 80076a6:	4867      	ldr	r0, [pc, #412]	; (8007844 <Sensor_Calibration+0x258>)
 80076a8:	f7fd fbe4 	bl	8004e74 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 80076ac:	4b62      	ldr	r3, [pc, #392]	; (8007838 <Sensor_Calibration+0x24c>)
 80076ae:	7a1b      	ldrb	r3, [r3, #8]
 80076b0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076b2:	461d      	mov	r5, r3
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 80076b4:	4b60      	ldr	r3, [pc, #384]	; (8007838 <Sensor_Calibration+0x24c>)
 80076b6:	7a5b      	ldrb	r3, [r3, #9]
 80076b8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076ba:	461e      	mov	r6, r3
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 80076bc:	4b5e      	ldr	r3, [pc, #376]	; (8007838 <Sensor_Calibration+0x24c>)
 80076be:	7a9b      	ldrb	r3, [r3, #10]
 80076c0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076c2:	469c      	mov	ip, r3
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 80076c4:	4b5c      	ldr	r3, [pc, #368]	; (8007838 <Sensor_Calibration+0x24c>)
 80076c6:	7adb      	ldrb	r3, [r3, #11]
 80076c8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076ca:	461a      	mov	r2, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 80076cc:	4b5a      	ldr	r3, [pc, #360]	; (8007838 <Sensor_Calibration+0x24c>)
 80076ce:	7b1b      	ldrb	r3, [r3, #12]
 80076d0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076d2:	4619      	mov	r1, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 80076d4:	4b58      	ldr	r3, [pc, #352]	; (8007838 <Sensor_Calibration+0x24c>)
 80076d6:	7b5b      	ldrb	r3, [r3, #13]
 80076d8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076da:	4618      	mov	r0, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 80076dc:	4b56      	ldr	r3, [pc, #344]	; (8007838 <Sensor_Calibration+0x24c>)
 80076de:	7b9b      	ldrb	r3, [r3, #14]
 80076e0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076e2:	461c      	mov	r4, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 80076e4:	4b54      	ldr	r3, [pc, #336]	; (8007838 <Sensor_Calibration+0x24c>)
 80076e6:	7bdb      	ldrb	r3, [r3, #15]
 80076e8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80076ea:	9304      	str	r3, [sp, #16]
 80076ec:	9403      	str	r4, [sp, #12]
 80076ee:	9002      	str	r0, [sp, #8]
 80076f0:	9101      	str	r1, [sp, #4]
 80076f2:	9200      	str	r2, [sp, #0]
 80076f4:	4663      	mov	r3, ip
 80076f6:	4632      	mov	r2, r6
 80076f8:	4629      	mov	r1, r5
 80076fa:	4853      	ldr	r0, [pc, #332]	; (8007848 <Sensor_Calibration+0x25c>)
 80076fc:	f7fd fbba 	bl	8004e74 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8007700:	f7fd fee8 	bl	80054d4 <Custom_Switch_Read>
 8007704:	4603      	mov	r3, r0
 8007706:	2b04      	cmp	r3, #4
 8007708:	d18b      	bne.n	8007622 <Sensor_Calibration+0x36>
	}

	// Get whiteMax
	Custom_OLED_Clear();
 800770a:	f7fd face 	bl	8004caa <Custom_OLED_Clear>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 800770e:	e06e      	b.n	80077ee <Sensor_Calibration+0x202>
		Custom_OLED_Printf("/0White Max");
 8007710:	484e      	ldr	r0, [pc, #312]	; (800784c <Sensor_Calibration+0x260>)
 8007712:	f7fd fbaf 	bl	8004e74 <Custom_OLED_Printf>

		for (uint8_t i = 0; i < 16; i++) {
 8007716:	2300      	movs	r3, #0
 8007718:	717b      	strb	r3, [r7, #5]
 800771a:	e011      	b.n	8007740 <Sensor_Calibration+0x154>
			if (whiteMaxs[i] < (tmp = sensorRawVals[i])) {
 800771c:	797b      	ldrb	r3, [r7, #5]
 800771e:	4a45      	ldr	r2, [pc, #276]	; (8007834 <Sensor_Calibration+0x248>)
 8007720:	5cd3      	ldrb	r3, [r2, r3]
 8007722:	b2db      	uxtb	r3, r3
 8007724:	797a      	ldrb	r2, [r7, #5]
 8007726:	4946      	ldr	r1, [pc, #280]	; (8007840 <Sensor_Calibration+0x254>)
 8007728:	5c8a      	ldrb	r2, [r1, r2]
 800772a:	70fa      	strb	r2, [r7, #3]
 800772c:	78fa      	ldrb	r2, [r7, #3]
 800772e:	429a      	cmp	r2, r3
 8007730:	d903      	bls.n	800773a <Sensor_Calibration+0x14e>
				whiteMaxs[i] = tmp;
 8007732:	797b      	ldrb	r3, [r7, #5]
 8007734:	493f      	ldr	r1, [pc, #252]	; (8007834 <Sensor_Calibration+0x248>)
 8007736:	78fa      	ldrb	r2, [r7, #3]
 8007738:	54ca      	strb	r2, [r1, r3]
		for (uint8_t i = 0; i < 16; i++) {
 800773a:	797b      	ldrb	r3, [r7, #5]
 800773c:	3301      	adds	r3, #1
 800773e:	717b      	strb	r3, [r7, #5]
 8007740:	797b      	ldrb	r3, [r7, #5]
 8007742:	2b0f      	cmp	r3, #15
 8007744:	d9ea      	bls.n	800771c <Sensor_Calibration+0x130>
			}
		}
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 8007746:	4b3b      	ldr	r3, [pc, #236]	; (8007834 <Sensor_Calibration+0x248>)
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800774c:	461d      	mov	r5, r3
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 800774e:	4b39      	ldr	r3, [pc, #228]	; (8007834 <Sensor_Calibration+0x248>)
 8007750:	785b      	ldrb	r3, [r3, #1]
 8007752:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007754:	461e      	mov	r6, r3
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 8007756:	4b37      	ldr	r3, [pc, #220]	; (8007834 <Sensor_Calibration+0x248>)
 8007758:	789b      	ldrb	r3, [r3, #2]
 800775a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800775c:	469c      	mov	ip, r3
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 800775e:	4b35      	ldr	r3, [pc, #212]	; (8007834 <Sensor_Calibration+0x248>)
 8007760:	78db      	ldrb	r3, [r3, #3]
 8007762:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007764:	461a      	mov	r2, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 8007766:	4b33      	ldr	r3, [pc, #204]	; (8007834 <Sensor_Calibration+0x248>)
 8007768:	791b      	ldrb	r3, [r3, #4]
 800776a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800776c:	4619      	mov	r1, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 800776e:	4b31      	ldr	r3, [pc, #196]	; (8007834 <Sensor_Calibration+0x248>)
 8007770:	795b      	ldrb	r3, [r3, #5]
 8007772:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007774:	4618      	mov	r0, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 8007776:	4b2f      	ldr	r3, [pc, #188]	; (8007834 <Sensor_Calibration+0x248>)
 8007778:	799b      	ldrb	r3, [r3, #6]
 800777a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800777c:	461c      	mov	r4, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 800777e:	4b2d      	ldr	r3, [pc, #180]	; (8007834 <Sensor_Calibration+0x248>)
 8007780:	79db      	ldrb	r3, [r3, #7]
 8007782:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007784:	9304      	str	r3, [sp, #16]
 8007786:	9403      	str	r4, [sp, #12]
 8007788:	9002      	str	r0, [sp, #8]
 800778a:	9101      	str	r1, [sp, #4]
 800778c:	9200      	str	r2, [sp, #0]
 800778e:	4663      	mov	r3, ip
 8007790:	4632      	mov	r2, r6
 8007792:	4629      	mov	r1, r5
 8007794:	482b      	ldr	r0, [pc, #172]	; (8007844 <Sensor_Calibration+0x258>)
 8007796:	f7fd fb6d 	bl	8004e74 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 800779a:	4b26      	ldr	r3, [pc, #152]	; (8007834 <Sensor_Calibration+0x248>)
 800779c:	7a1b      	ldrb	r3, [r3, #8]
 800779e:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077a0:	461d      	mov	r5, r3
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 80077a2:	4b24      	ldr	r3, [pc, #144]	; (8007834 <Sensor_Calibration+0x248>)
 80077a4:	7a5b      	ldrb	r3, [r3, #9]
 80077a6:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077a8:	461e      	mov	r6, r3
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 80077aa:	4b22      	ldr	r3, [pc, #136]	; (8007834 <Sensor_Calibration+0x248>)
 80077ac:	7a9b      	ldrb	r3, [r3, #10]
 80077ae:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077b0:	469c      	mov	ip, r3
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 80077b2:	4b20      	ldr	r3, [pc, #128]	; (8007834 <Sensor_Calibration+0x248>)
 80077b4:	7adb      	ldrb	r3, [r3, #11]
 80077b6:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077b8:	461a      	mov	r2, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 80077ba:	4b1e      	ldr	r3, [pc, #120]	; (8007834 <Sensor_Calibration+0x248>)
 80077bc:	7b1b      	ldrb	r3, [r3, #12]
 80077be:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077c0:	4619      	mov	r1, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 80077c2:	4b1c      	ldr	r3, [pc, #112]	; (8007834 <Sensor_Calibration+0x248>)
 80077c4:	7b5b      	ldrb	r3, [r3, #13]
 80077c6:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077c8:	4618      	mov	r0, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 80077ca:	4b1a      	ldr	r3, [pc, #104]	; (8007834 <Sensor_Calibration+0x248>)
 80077cc:	7b9b      	ldrb	r3, [r3, #14]
 80077ce:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077d0:	461c      	mov	r4, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 80077d2:	4b18      	ldr	r3, [pc, #96]	; (8007834 <Sensor_Calibration+0x248>)
 80077d4:	7bdb      	ldrb	r3, [r3, #15]
 80077d6:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 80077d8:	9304      	str	r3, [sp, #16]
 80077da:	9403      	str	r4, [sp, #12]
 80077dc:	9002      	str	r0, [sp, #8]
 80077de:	9101      	str	r1, [sp, #4]
 80077e0:	9200      	str	r2, [sp, #0]
 80077e2:	4663      	mov	r3, ip
 80077e4:	4632      	mov	r2, r6
 80077e6:	4629      	mov	r1, r5
 80077e8:	4817      	ldr	r0, [pc, #92]	; (8007848 <Sensor_Calibration+0x25c>)
 80077ea:	f7fd fb43 	bl	8004e74 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 80077ee:	f7fd fe71 	bl	80054d4 <Custom_Switch_Read>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b04      	cmp	r3, #4
 80077f6:	d18b      	bne.n	8007710 <Sensor_Calibration+0x124>
	}

	// Calculate ADC coefficients
	for (uint8_t i = 0; i < 16; i++) {
 80077f8:	2300      	movs	r3, #0
 80077fa:	713b      	strb	r3, [r7, #4]
 80077fc:	e00f      	b.n	800781e <Sensor_Calibration+0x232>
		normalizeCoef[i] = whiteMaxs[i] - blackMaxs[i];
 80077fe:	793b      	ldrb	r3, [r7, #4]
 8007800:	4a0c      	ldr	r2, [pc, #48]	; (8007834 <Sensor_Calibration+0x248>)
 8007802:	5cd3      	ldrb	r3, [r2, r3]
 8007804:	b2d9      	uxtb	r1, r3
 8007806:	793b      	ldrb	r3, [r7, #4]
 8007808:	4a0b      	ldr	r2, [pc, #44]	; (8007838 <Sensor_Calibration+0x24c>)
 800780a:	5cd3      	ldrb	r3, [r2, r3]
 800780c:	b2da      	uxtb	r2, r3
 800780e:	793b      	ldrb	r3, [r7, #4]
 8007810:	1a8a      	subs	r2, r1, r2
 8007812:	b2d1      	uxtb	r1, r2
 8007814:	4a0e      	ldr	r2, [pc, #56]	; (8007850 <Sensor_Calibration+0x264>)
 8007816:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 16; i++) {
 8007818:	793b      	ldrb	r3, [r7, #4]
 800781a:	3301      	adds	r3, #1
 800781c:	713b      	strb	r3, [r7, #4]
 800781e:	793b      	ldrb	r3, [r7, #4]
 8007820:	2b0f      	cmp	r3, #15
 8007822:	d9ec      	bls.n	80077fe <Sensor_Calibration+0x212>
	}

	Custom_OLED_Clear();
 8007824:	f7fd fa41 	bl	8004caa <Custom_OLED_Clear>
	Sensor_Stop();
 8007828:	f7ff fece 	bl	80075c8 <Sensor_Stop>
}
 800782c:	bf00      	nop
 800782e:	370c      	adds	r7, #12
 8007830:	46bd      	mov	sp, r7
 8007832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007834:	20002e80 	.word	0x20002e80
 8007838:	20002e90 	.word	0x20002e90
 800783c:	0800aae4 	.word	0x0800aae4
 8007840:	20002e50 	.word	0x20002e50
 8007844:	0800aaf0 	.word	0x0800aaf0
 8007848:	0800ab1c 	.word	0x0800ab1c
 800784c:	0800ab48 	.word	0x0800ab48
 8007850:	20002e70 	.word	0x20002e70

08007854 <__cvt>:
 8007854:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007858:	ec55 4b10 	vmov	r4, r5, d0
 800785c:	2d00      	cmp	r5, #0
 800785e:	460e      	mov	r6, r1
 8007860:	4619      	mov	r1, r3
 8007862:	462b      	mov	r3, r5
 8007864:	bfbb      	ittet	lt
 8007866:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800786a:	461d      	movlt	r5, r3
 800786c:	2300      	movge	r3, #0
 800786e:	232d      	movlt	r3, #45	; 0x2d
 8007870:	700b      	strb	r3, [r1, #0]
 8007872:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007874:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007878:	4691      	mov	r9, r2
 800787a:	f023 0820 	bic.w	r8, r3, #32
 800787e:	bfbc      	itt	lt
 8007880:	4622      	movlt	r2, r4
 8007882:	4614      	movlt	r4, r2
 8007884:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007888:	d005      	beq.n	8007896 <__cvt+0x42>
 800788a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800788e:	d100      	bne.n	8007892 <__cvt+0x3e>
 8007890:	3601      	adds	r6, #1
 8007892:	2102      	movs	r1, #2
 8007894:	e000      	b.n	8007898 <__cvt+0x44>
 8007896:	2103      	movs	r1, #3
 8007898:	ab03      	add	r3, sp, #12
 800789a:	9301      	str	r3, [sp, #4]
 800789c:	ab02      	add	r3, sp, #8
 800789e:	9300      	str	r3, [sp, #0]
 80078a0:	ec45 4b10 	vmov	d0, r4, r5
 80078a4:	4653      	mov	r3, sl
 80078a6:	4632      	mov	r2, r6
 80078a8:	f000 fdee 	bl	8008488 <_dtoa_r>
 80078ac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80078b0:	4607      	mov	r7, r0
 80078b2:	d102      	bne.n	80078ba <__cvt+0x66>
 80078b4:	f019 0f01 	tst.w	r9, #1
 80078b8:	d022      	beq.n	8007900 <__cvt+0xac>
 80078ba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80078be:	eb07 0906 	add.w	r9, r7, r6
 80078c2:	d110      	bne.n	80078e6 <__cvt+0x92>
 80078c4:	783b      	ldrb	r3, [r7, #0]
 80078c6:	2b30      	cmp	r3, #48	; 0x30
 80078c8:	d10a      	bne.n	80078e0 <__cvt+0x8c>
 80078ca:	2200      	movs	r2, #0
 80078cc:	2300      	movs	r3, #0
 80078ce:	4620      	mov	r0, r4
 80078d0:	4629      	mov	r1, r5
 80078d2:	f7f9 f901 	bl	8000ad8 <__aeabi_dcmpeq>
 80078d6:	b918      	cbnz	r0, 80078e0 <__cvt+0x8c>
 80078d8:	f1c6 0601 	rsb	r6, r6, #1
 80078dc:	f8ca 6000 	str.w	r6, [sl]
 80078e0:	f8da 3000 	ldr.w	r3, [sl]
 80078e4:	4499      	add	r9, r3
 80078e6:	2200      	movs	r2, #0
 80078e8:	2300      	movs	r3, #0
 80078ea:	4620      	mov	r0, r4
 80078ec:	4629      	mov	r1, r5
 80078ee:	f7f9 f8f3 	bl	8000ad8 <__aeabi_dcmpeq>
 80078f2:	b108      	cbz	r0, 80078f8 <__cvt+0xa4>
 80078f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80078f8:	2230      	movs	r2, #48	; 0x30
 80078fa:	9b03      	ldr	r3, [sp, #12]
 80078fc:	454b      	cmp	r3, r9
 80078fe:	d307      	bcc.n	8007910 <__cvt+0xbc>
 8007900:	9b03      	ldr	r3, [sp, #12]
 8007902:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007904:	1bdb      	subs	r3, r3, r7
 8007906:	4638      	mov	r0, r7
 8007908:	6013      	str	r3, [r2, #0]
 800790a:	b004      	add	sp, #16
 800790c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007910:	1c59      	adds	r1, r3, #1
 8007912:	9103      	str	r1, [sp, #12]
 8007914:	701a      	strb	r2, [r3, #0]
 8007916:	e7f0      	b.n	80078fa <__cvt+0xa6>

08007918 <__exponent>:
 8007918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800791a:	4603      	mov	r3, r0
 800791c:	2900      	cmp	r1, #0
 800791e:	bfb8      	it	lt
 8007920:	4249      	neglt	r1, r1
 8007922:	f803 2b02 	strb.w	r2, [r3], #2
 8007926:	bfb4      	ite	lt
 8007928:	222d      	movlt	r2, #45	; 0x2d
 800792a:	222b      	movge	r2, #43	; 0x2b
 800792c:	2909      	cmp	r1, #9
 800792e:	7042      	strb	r2, [r0, #1]
 8007930:	dd2a      	ble.n	8007988 <__exponent+0x70>
 8007932:	f10d 0207 	add.w	r2, sp, #7
 8007936:	4617      	mov	r7, r2
 8007938:	260a      	movs	r6, #10
 800793a:	4694      	mov	ip, r2
 800793c:	fb91 f5f6 	sdiv	r5, r1, r6
 8007940:	fb06 1415 	mls	r4, r6, r5, r1
 8007944:	3430      	adds	r4, #48	; 0x30
 8007946:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800794a:	460c      	mov	r4, r1
 800794c:	2c63      	cmp	r4, #99	; 0x63
 800794e:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8007952:	4629      	mov	r1, r5
 8007954:	dcf1      	bgt.n	800793a <__exponent+0x22>
 8007956:	3130      	adds	r1, #48	; 0x30
 8007958:	f1ac 0402 	sub.w	r4, ip, #2
 800795c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007960:	1c41      	adds	r1, r0, #1
 8007962:	4622      	mov	r2, r4
 8007964:	42ba      	cmp	r2, r7
 8007966:	d30a      	bcc.n	800797e <__exponent+0x66>
 8007968:	f10d 0209 	add.w	r2, sp, #9
 800796c:	eba2 020c 	sub.w	r2, r2, ip
 8007970:	42bc      	cmp	r4, r7
 8007972:	bf88      	it	hi
 8007974:	2200      	movhi	r2, #0
 8007976:	4413      	add	r3, r2
 8007978:	1a18      	subs	r0, r3, r0
 800797a:	b003      	add	sp, #12
 800797c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800797e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007982:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007986:	e7ed      	b.n	8007964 <__exponent+0x4c>
 8007988:	2330      	movs	r3, #48	; 0x30
 800798a:	3130      	adds	r1, #48	; 0x30
 800798c:	7083      	strb	r3, [r0, #2]
 800798e:	70c1      	strb	r1, [r0, #3]
 8007990:	1d03      	adds	r3, r0, #4
 8007992:	e7f1      	b.n	8007978 <__exponent+0x60>

08007994 <_printf_float>:
 8007994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007998:	ed2d 8b02 	vpush	{d8}
 800799c:	b08d      	sub	sp, #52	; 0x34
 800799e:	460c      	mov	r4, r1
 80079a0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80079a4:	4616      	mov	r6, r2
 80079a6:	461f      	mov	r7, r3
 80079a8:	4605      	mov	r5, r0
 80079aa:	f000 fca3 	bl	80082f4 <_localeconv_r>
 80079ae:	f8d0 a000 	ldr.w	sl, [r0]
 80079b2:	4650      	mov	r0, sl
 80079b4:	f7f8 fc64 	bl	8000280 <strlen>
 80079b8:	2300      	movs	r3, #0
 80079ba:	930a      	str	r3, [sp, #40]	; 0x28
 80079bc:	6823      	ldr	r3, [r4, #0]
 80079be:	9305      	str	r3, [sp, #20]
 80079c0:	f8d8 3000 	ldr.w	r3, [r8]
 80079c4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80079c8:	3307      	adds	r3, #7
 80079ca:	f023 0307 	bic.w	r3, r3, #7
 80079ce:	f103 0208 	add.w	r2, r3, #8
 80079d2:	f8c8 2000 	str.w	r2, [r8]
 80079d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80079de:	9307      	str	r3, [sp, #28]
 80079e0:	f8cd 8018 	str.w	r8, [sp, #24]
 80079e4:	ee08 0a10 	vmov	s16, r0
 80079e8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80079ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079f0:	4b9e      	ldr	r3, [pc, #632]	; (8007c6c <_printf_float+0x2d8>)
 80079f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80079f6:	f7f9 f8a1 	bl	8000b3c <__aeabi_dcmpun>
 80079fa:	bb88      	cbnz	r0, 8007a60 <_printf_float+0xcc>
 80079fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a00:	4b9a      	ldr	r3, [pc, #616]	; (8007c6c <_printf_float+0x2d8>)
 8007a02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a06:	f7f9 f87b 	bl	8000b00 <__aeabi_dcmple>
 8007a0a:	bb48      	cbnz	r0, 8007a60 <_printf_float+0xcc>
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2300      	movs	r3, #0
 8007a10:	4640      	mov	r0, r8
 8007a12:	4649      	mov	r1, r9
 8007a14:	f7f9 f86a 	bl	8000aec <__aeabi_dcmplt>
 8007a18:	b110      	cbz	r0, 8007a20 <_printf_float+0x8c>
 8007a1a:	232d      	movs	r3, #45	; 0x2d
 8007a1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a20:	4a93      	ldr	r2, [pc, #588]	; (8007c70 <_printf_float+0x2dc>)
 8007a22:	4b94      	ldr	r3, [pc, #592]	; (8007c74 <_printf_float+0x2e0>)
 8007a24:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007a28:	bf94      	ite	ls
 8007a2a:	4690      	movls	r8, r2
 8007a2c:	4698      	movhi	r8, r3
 8007a2e:	2303      	movs	r3, #3
 8007a30:	6123      	str	r3, [r4, #16]
 8007a32:	9b05      	ldr	r3, [sp, #20]
 8007a34:	f023 0304 	bic.w	r3, r3, #4
 8007a38:	6023      	str	r3, [r4, #0]
 8007a3a:	f04f 0900 	mov.w	r9, #0
 8007a3e:	9700      	str	r7, [sp, #0]
 8007a40:	4633      	mov	r3, r6
 8007a42:	aa0b      	add	r2, sp, #44	; 0x2c
 8007a44:	4621      	mov	r1, r4
 8007a46:	4628      	mov	r0, r5
 8007a48:	f000 f9da 	bl	8007e00 <_printf_common>
 8007a4c:	3001      	adds	r0, #1
 8007a4e:	f040 8090 	bne.w	8007b72 <_printf_float+0x1de>
 8007a52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a56:	b00d      	add	sp, #52	; 0x34
 8007a58:	ecbd 8b02 	vpop	{d8}
 8007a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a60:	4642      	mov	r2, r8
 8007a62:	464b      	mov	r3, r9
 8007a64:	4640      	mov	r0, r8
 8007a66:	4649      	mov	r1, r9
 8007a68:	f7f9 f868 	bl	8000b3c <__aeabi_dcmpun>
 8007a6c:	b140      	cbz	r0, 8007a80 <_printf_float+0xec>
 8007a6e:	464b      	mov	r3, r9
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	bfbc      	itt	lt
 8007a74:	232d      	movlt	r3, #45	; 0x2d
 8007a76:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007a7a:	4a7f      	ldr	r2, [pc, #508]	; (8007c78 <_printf_float+0x2e4>)
 8007a7c:	4b7f      	ldr	r3, [pc, #508]	; (8007c7c <_printf_float+0x2e8>)
 8007a7e:	e7d1      	b.n	8007a24 <_printf_float+0x90>
 8007a80:	6863      	ldr	r3, [r4, #4]
 8007a82:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007a86:	9206      	str	r2, [sp, #24]
 8007a88:	1c5a      	adds	r2, r3, #1
 8007a8a:	d13f      	bne.n	8007b0c <_printf_float+0x178>
 8007a8c:	2306      	movs	r3, #6
 8007a8e:	6063      	str	r3, [r4, #4]
 8007a90:	9b05      	ldr	r3, [sp, #20]
 8007a92:	6861      	ldr	r1, [r4, #4]
 8007a94:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007a98:	2300      	movs	r3, #0
 8007a9a:	9303      	str	r3, [sp, #12]
 8007a9c:	ab0a      	add	r3, sp, #40	; 0x28
 8007a9e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007aa2:	ab09      	add	r3, sp, #36	; 0x24
 8007aa4:	ec49 8b10 	vmov	d0, r8, r9
 8007aa8:	9300      	str	r3, [sp, #0]
 8007aaa:	6022      	str	r2, [r4, #0]
 8007aac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007ab0:	4628      	mov	r0, r5
 8007ab2:	f7ff fecf 	bl	8007854 <__cvt>
 8007ab6:	9b06      	ldr	r3, [sp, #24]
 8007ab8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007aba:	2b47      	cmp	r3, #71	; 0x47
 8007abc:	4680      	mov	r8, r0
 8007abe:	d108      	bne.n	8007ad2 <_printf_float+0x13e>
 8007ac0:	1cc8      	adds	r0, r1, #3
 8007ac2:	db02      	blt.n	8007aca <_printf_float+0x136>
 8007ac4:	6863      	ldr	r3, [r4, #4]
 8007ac6:	4299      	cmp	r1, r3
 8007ac8:	dd41      	ble.n	8007b4e <_printf_float+0x1ba>
 8007aca:	f1ab 0302 	sub.w	r3, fp, #2
 8007ace:	fa5f fb83 	uxtb.w	fp, r3
 8007ad2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007ad6:	d820      	bhi.n	8007b1a <_printf_float+0x186>
 8007ad8:	3901      	subs	r1, #1
 8007ada:	465a      	mov	r2, fp
 8007adc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007ae0:	9109      	str	r1, [sp, #36]	; 0x24
 8007ae2:	f7ff ff19 	bl	8007918 <__exponent>
 8007ae6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ae8:	1813      	adds	r3, r2, r0
 8007aea:	2a01      	cmp	r2, #1
 8007aec:	4681      	mov	r9, r0
 8007aee:	6123      	str	r3, [r4, #16]
 8007af0:	dc02      	bgt.n	8007af8 <_printf_float+0x164>
 8007af2:	6822      	ldr	r2, [r4, #0]
 8007af4:	07d2      	lsls	r2, r2, #31
 8007af6:	d501      	bpl.n	8007afc <_printf_float+0x168>
 8007af8:	3301      	adds	r3, #1
 8007afa:	6123      	str	r3, [r4, #16]
 8007afc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d09c      	beq.n	8007a3e <_printf_float+0xaa>
 8007b04:	232d      	movs	r3, #45	; 0x2d
 8007b06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b0a:	e798      	b.n	8007a3e <_printf_float+0xaa>
 8007b0c:	9a06      	ldr	r2, [sp, #24]
 8007b0e:	2a47      	cmp	r2, #71	; 0x47
 8007b10:	d1be      	bne.n	8007a90 <_printf_float+0xfc>
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d1bc      	bne.n	8007a90 <_printf_float+0xfc>
 8007b16:	2301      	movs	r3, #1
 8007b18:	e7b9      	b.n	8007a8e <_printf_float+0xfa>
 8007b1a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007b1e:	d118      	bne.n	8007b52 <_printf_float+0x1be>
 8007b20:	2900      	cmp	r1, #0
 8007b22:	6863      	ldr	r3, [r4, #4]
 8007b24:	dd0b      	ble.n	8007b3e <_printf_float+0x1aa>
 8007b26:	6121      	str	r1, [r4, #16]
 8007b28:	b913      	cbnz	r3, 8007b30 <_printf_float+0x19c>
 8007b2a:	6822      	ldr	r2, [r4, #0]
 8007b2c:	07d0      	lsls	r0, r2, #31
 8007b2e:	d502      	bpl.n	8007b36 <_printf_float+0x1a2>
 8007b30:	3301      	adds	r3, #1
 8007b32:	440b      	add	r3, r1
 8007b34:	6123      	str	r3, [r4, #16]
 8007b36:	65a1      	str	r1, [r4, #88]	; 0x58
 8007b38:	f04f 0900 	mov.w	r9, #0
 8007b3c:	e7de      	b.n	8007afc <_printf_float+0x168>
 8007b3e:	b913      	cbnz	r3, 8007b46 <_printf_float+0x1b2>
 8007b40:	6822      	ldr	r2, [r4, #0]
 8007b42:	07d2      	lsls	r2, r2, #31
 8007b44:	d501      	bpl.n	8007b4a <_printf_float+0x1b6>
 8007b46:	3302      	adds	r3, #2
 8007b48:	e7f4      	b.n	8007b34 <_printf_float+0x1a0>
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	e7f2      	b.n	8007b34 <_printf_float+0x1a0>
 8007b4e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007b52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b54:	4299      	cmp	r1, r3
 8007b56:	db05      	blt.n	8007b64 <_printf_float+0x1d0>
 8007b58:	6823      	ldr	r3, [r4, #0]
 8007b5a:	6121      	str	r1, [r4, #16]
 8007b5c:	07d8      	lsls	r0, r3, #31
 8007b5e:	d5ea      	bpl.n	8007b36 <_printf_float+0x1a2>
 8007b60:	1c4b      	adds	r3, r1, #1
 8007b62:	e7e7      	b.n	8007b34 <_printf_float+0x1a0>
 8007b64:	2900      	cmp	r1, #0
 8007b66:	bfd4      	ite	le
 8007b68:	f1c1 0202 	rsble	r2, r1, #2
 8007b6c:	2201      	movgt	r2, #1
 8007b6e:	4413      	add	r3, r2
 8007b70:	e7e0      	b.n	8007b34 <_printf_float+0x1a0>
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	055a      	lsls	r2, r3, #21
 8007b76:	d407      	bmi.n	8007b88 <_printf_float+0x1f4>
 8007b78:	6923      	ldr	r3, [r4, #16]
 8007b7a:	4642      	mov	r2, r8
 8007b7c:	4631      	mov	r1, r6
 8007b7e:	4628      	mov	r0, r5
 8007b80:	47b8      	blx	r7
 8007b82:	3001      	adds	r0, #1
 8007b84:	d12c      	bne.n	8007be0 <_printf_float+0x24c>
 8007b86:	e764      	b.n	8007a52 <_printf_float+0xbe>
 8007b88:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007b8c:	f240 80e0 	bls.w	8007d50 <_printf_float+0x3bc>
 8007b90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b94:	2200      	movs	r2, #0
 8007b96:	2300      	movs	r3, #0
 8007b98:	f7f8 ff9e 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	d034      	beq.n	8007c0a <_printf_float+0x276>
 8007ba0:	4a37      	ldr	r2, [pc, #220]	; (8007c80 <_printf_float+0x2ec>)
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	4631      	mov	r1, r6
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	47b8      	blx	r7
 8007baa:	3001      	adds	r0, #1
 8007bac:	f43f af51 	beq.w	8007a52 <_printf_float+0xbe>
 8007bb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	db02      	blt.n	8007bbe <_printf_float+0x22a>
 8007bb8:	6823      	ldr	r3, [r4, #0]
 8007bba:	07d8      	lsls	r0, r3, #31
 8007bbc:	d510      	bpl.n	8007be0 <_printf_float+0x24c>
 8007bbe:	ee18 3a10 	vmov	r3, s16
 8007bc2:	4652      	mov	r2, sl
 8007bc4:	4631      	mov	r1, r6
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	47b8      	blx	r7
 8007bca:	3001      	adds	r0, #1
 8007bcc:	f43f af41 	beq.w	8007a52 <_printf_float+0xbe>
 8007bd0:	f04f 0800 	mov.w	r8, #0
 8007bd4:	f104 091a 	add.w	r9, r4, #26
 8007bd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bda:	3b01      	subs	r3, #1
 8007bdc:	4543      	cmp	r3, r8
 8007bde:	dc09      	bgt.n	8007bf4 <_printf_float+0x260>
 8007be0:	6823      	ldr	r3, [r4, #0]
 8007be2:	079b      	lsls	r3, r3, #30
 8007be4:	f100 8107 	bmi.w	8007df6 <_printf_float+0x462>
 8007be8:	68e0      	ldr	r0, [r4, #12]
 8007bea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bec:	4298      	cmp	r0, r3
 8007bee:	bfb8      	it	lt
 8007bf0:	4618      	movlt	r0, r3
 8007bf2:	e730      	b.n	8007a56 <_printf_float+0xc2>
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	464a      	mov	r2, r9
 8007bf8:	4631      	mov	r1, r6
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	47b8      	blx	r7
 8007bfe:	3001      	adds	r0, #1
 8007c00:	f43f af27 	beq.w	8007a52 <_printf_float+0xbe>
 8007c04:	f108 0801 	add.w	r8, r8, #1
 8007c08:	e7e6      	b.n	8007bd8 <_printf_float+0x244>
 8007c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	dc39      	bgt.n	8007c84 <_printf_float+0x2f0>
 8007c10:	4a1b      	ldr	r2, [pc, #108]	; (8007c80 <_printf_float+0x2ec>)
 8007c12:	2301      	movs	r3, #1
 8007c14:	4631      	mov	r1, r6
 8007c16:	4628      	mov	r0, r5
 8007c18:	47b8      	blx	r7
 8007c1a:	3001      	adds	r0, #1
 8007c1c:	f43f af19 	beq.w	8007a52 <_printf_float+0xbe>
 8007c20:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007c24:	4313      	orrs	r3, r2
 8007c26:	d102      	bne.n	8007c2e <_printf_float+0x29a>
 8007c28:	6823      	ldr	r3, [r4, #0]
 8007c2a:	07d9      	lsls	r1, r3, #31
 8007c2c:	d5d8      	bpl.n	8007be0 <_printf_float+0x24c>
 8007c2e:	ee18 3a10 	vmov	r3, s16
 8007c32:	4652      	mov	r2, sl
 8007c34:	4631      	mov	r1, r6
 8007c36:	4628      	mov	r0, r5
 8007c38:	47b8      	blx	r7
 8007c3a:	3001      	adds	r0, #1
 8007c3c:	f43f af09 	beq.w	8007a52 <_printf_float+0xbe>
 8007c40:	f04f 0900 	mov.w	r9, #0
 8007c44:	f104 0a1a 	add.w	sl, r4, #26
 8007c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c4a:	425b      	negs	r3, r3
 8007c4c:	454b      	cmp	r3, r9
 8007c4e:	dc01      	bgt.n	8007c54 <_printf_float+0x2c0>
 8007c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c52:	e792      	b.n	8007b7a <_printf_float+0x1e6>
 8007c54:	2301      	movs	r3, #1
 8007c56:	4652      	mov	r2, sl
 8007c58:	4631      	mov	r1, r6
 8007c5a:	4628      	mov	r0, r5
 8007c5c:	47b8      	blx	r7
 8007c5e:	3001      	adds	r0, #1
 8007c60:	f43f aef7 	beq.w	8007a52 <_printf_float+0xbe>
 8007c64:	f109 0901 	add.w	r9, r9, #1
 8007c68:	e7ee      	b.n	8007c48 <_printf_float+0x2b4>
 8007c6a:	bf00      	nop
 8007c6c:	7fefffff 	.word	0x7fefffff
 8007c70:	0800ae0c 	.word	0x0800ae0c
 8007c74:	0800ae10 	.word	0x0800ae10
 8007c78:	0800ae14 	.word	0x0800ae14
 8007c7c:	0800ae18 	.word	0x0800ae18
 8007c80:	0800ae1c 	.word	0x0800ae1c
 8007c84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c86:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	bfa8      	it	ge
 8007c8c:	461a      	movge	r2, r3
 8007c8e:	2a00      	cmp	r2, #0
 8007c90:	4691      	mov	r9, r2
 8007c92:	dc37      	bgt.n	8007d04 <_printf_float+0x370>
 8007c94:	f04f 0b00 	mov.w	fp, #0
 8007c98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c9c:	f104 021a 	add.w	r2, r4, #26
 8007ca0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ca2:	9305      	str	r3, [sp, #20]
 8007ca4:	eba3 0309 	sub.w	r3, r3, r9
 8007ca8:	455b      	cmp	r3, fp
 8007caa:	dc33      	bgt.n	8007d14 <_printf_float+0x380>
 8007cac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	db3b      	blt.n	8007d2c <_printf_float+0x398>
 8007cb4:	6823      	ldr	r3, [r4, #0]
 8007cb6:	07da      	lsls	r2, r3, #31
 8007cb8:	d438      	bmi.n	8007d2c <_printf_float+0x398>
 8007cba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007cbe:	eba2 0903 	sub.w	r9, r2, r3
 8007cc2:	9b05      	ldr	r3, [sp, #20]
 8007cc4:	1ad2      	subs	r2, r2, r3
 8007cc6:	4591      	cmp	r9, r2
 8007cc8:	bfa8      	it	ge
 8007cca:	4691      	movge	r9, r2
 8007ccc:	f1b9 0f00 	cmp.w	r9, #0
 8007cd0:	dc35      	bgt.n	8007d3e <_printf_float+0x3aa>
 8007cd2:	f04f 0800 	mov.w	r8, #0
 8007cd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cda:	f104 0a1a 	add.w	sl, r4, #26
 8007cde:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ce2:	1a9b      	subs	r3, r3, r2
 8007ce4:	eba3 0309 	sub.w	r3, r3, r9
 8007ce8:	4543      	cmp	r3, r8
 8007cea:	f77f af79 	ble.w	8007be0 <_printf_float+0x24c>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	4652      	mov	r2, sl
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	47b8      	blx	r7
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	f43f aeaa 	beq.w	8007a52 <_printf_float+0xbe>
 8007cfe:	f108 0801 	add.w	r8, r8, #1
 8007d02:	e7ec      	b.n	8007cde <_printf_float+0x34a>
 8007d04:	4613      	mov	r3, r2
 8007d06:	4631      	mov	r1, r6
 8007d08:	4642      	mov	r2, r8
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	47b8      	blx	r7
 8007d0e:	3001      	adds	r0, #1
 8007d10:	d1c0      	bne.n	8007c94 <_printf_float+0x300>
 8007d12:	e69e      	b.n	8007a52 <_printf_float+0xbe>
 8007d14:	2301      	movs	r3, #1
 8007d16:	4631      	mov	r1, r6
 8007d18:	4628      	mov	r0, r5
 8007d1a:	9205      	str	r2, [sp, #20]
 8007d1c:	47b8      	blx	r7
 8007d1e:	3001      	adds	r0, #1
 8007d20:	f43f ae97 	beq.w	8007a52 <_printf_float+0xbe>
 8007d24:	9a05      	ldr	r2, [sp, #20]
 8007d26:	f10b 0b01 	add.w	fp, fp, #1
 8007d2a:	e7b9      	b.n	8007ca0 <_printf_float+0x30c>
 8007d2c:	ee18 3a10 	vmov	r3, s16
 8007d30:	4652      	mov	r2, sl
 8007d32:	4631      	mov	r1, r6
 8007d34:	4628      	mov	r0, r5
 8007d36:	47b8      	blx	r7
 8007d38:	3001      	adds	r0, #1
 8007d3a:	d1be      	bne.n	8007cba <_printf_float+0x326>
 8007d3c:	e689      	b.n	8007a52 <_printf_float+0xbe>
 8007d3e:	9a05      	ldr	r2, [sp, #20]
 8007d40:	464b      	mov	r3, r9
 8007d42:	4442      	add	r2, r8
 8007d44:	4631      	mov	r1, r6
 8007d46:	4628      	mov	r0, r5
 8007d48:	47b8      	blx	r7
 8007d4a:	3001      	adds	r0, #1
 8007d4c:	d1c1      	bne.n	8007cd2 <_printf_float+0x33e>
 8007d4e:	e680      	b.n	8007a52 <_printf_float+0xbe>
 8007d50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d52:	2a01      	cmp	r2, #1
 8007d54:	dc01      	bgt.n	8007d5a <_printf_float+0x3c6>
 8007d56:	07db      	lsls	r3, r3, #31
 8007d58:	d53a      	bpl.n	8007dd0 <_printf_float+0x43c>
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	4642      	mov	r2, r8
 8007d5e:	4631      	mov	r1, r6
 8007d60:	4628      	mov	r0, r5
 8007d62:	47b8      	blx	r7
 8007d64:	3001      	adds	r0, #1
 8007d66:	f43f ae74 	beq.w	8007a52 <_printf_float+0xbe>
 8007d6a:	ee18 3a10 	vmov	r3, s16
 8007d6e:	4652      	mov	r2, sl
 8007d70:	4631      	mov	r1, r6
 8007d72:	4628      	mov	r0, r5
 8007d74:	47b8      	blx	r7
 8007d76:	3001      	adds	r0, #1
 8007d78:	f43f ae6b 	beq.w	8007a52 <_printf_float+0xbe>
 8007d7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d80:	2200      	movs	r2, #0
 8007d82:	2300      	movs	r3, #0
 8007d84:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007d88:	f7f8 fea6 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d8c:	b9d8      	cbnz	r0, 8007dc6 <_printf_float+0x432>
 8007d8e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8007d92:	f108 0201 	add.w	r2, r8, #1
 8007d96:	4631      	mov	r1, r6
 8007d98:	4628      	mov	r0, r5
 8007d9a:	47b8      	blx	r7
 8007d9c:	3001      	adds	r0, #1
 8007d9e:	d10e      	bne.n	8007dbe <_printf_float+0x42a>
 8007da0:	e657      	b.n	8007a52 <_printf_float+0xbe>
 8007da2:	2301      	movs	r3, #1
 8007da4:	4652      	mov	r2, sl
 8007da6:	4631      	mov	r1, r6
 8007da8:	4628      	mov	r0, r5
 8007daa:	47b8      	blx	r7
 8007dac:	3001      	adds	r0, #1
 8007dae:	f43f ae50 	beq.w	8007a52 <_printf_float+0xbe>
 8007db2:	f108 0801 	add.w	r8, r8, #1
 8007db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007db8:	3b01      	subs	r3, #1
 8007dba:	4543      	cmp	r3, r8
 8007dbc:	dcf1      	bgt.n	8007da2 <_printf_float+0x40e>
 8007dbe:	464b      	mov	r3, r9
 8007dc0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007dc4:	e6da      	b.n	8007b7c <_printf_float+0x1e8>
 8007dc6:	f04f 0800 	mov.w	r8, #0
 8007dca:	f104 0a1a 	add.w	sl, r4, #26
 8007dce:	e7f2      	b.n	8007db6 <_printf_float+0x422>
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	4642      	mov	r2, r8
 8007dd4:	e7df      	b.n	8007d96 <_printf_float+0x402>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	464a      	mov	r2, r9
 8007dda:	4631      	mov	r1, r6
 8007ddc:	4628      	mov	r0, r5
 8007dde:	47b8      	blx	r7
 8007de0:	3001      	adds	r0, #1
 8007de2:	f43f ae36 	beq.w	8007a52 <_printf_float+0xbe>
 8007de6:	f108 0801 	add.w	r8, r8, #1
 8007dea:	68e3      	ldr	r3, [r4, #12]
 8007dec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007dee:	1a5b      	subs	r3, r3, r1
 8007df0:	4543      	cmp	r3, r8
 8007df2:	dcf0      	bgt.n	8007dd6 <_printf_float+0x442>
 8007df4:	e6f8      	b.n	8007be8 <_printf_float+0x254>
 8007df6:	f04f 0800 	mov.w	r8, #0
 8007dfa:	f104 0919 	add.w	r9, r4, #25
 8007dfe:	e7f4      	b.n	8007dea <_printf_float+0x456>

08007e00 <_printf_common>:
 8007e00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e04:	4616      	mov	r6, r2
 8007e06:	4699      	mov	r9, r3
 8007e08:	688a      	ldr	r2, [r1, #8]
 8007e0a:	690b      	ldr	r3, [r1, #16]
 8007e0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e10:	4293      	cmp	r3, r2
 8007e12:	bfb8      	it	lt
 8007e14:	4613      	movlt	r3, r2
 8007e16:	6033      	str	r3, [r6, #0]
 8007e18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e1c:	4607      	mov	r7, r0
 8007e1e:	460c      	mov	r4, r1
 8007e20:	b10a      	cbz	r2, 8007e26 <_printf_common+0x26>
 8007e22:	3301      	adds	r3, #1
 8007e24:	6033      	str	r3, [r6, #0]
 8007e26:	6823      	ldr	r3, [r4, #0]
 8007e28:	0699      	lsls	r1, r3, #26
 8007e2a:	bf42      	ittt	mi
 8007e2c:	6833      	ldrmi	r3, [r6, #0]
 8007e2e:	3302      	addmi	r3, #2
 8007e30:	6033      	strmi	r3, [r6, #0]
 8007e32:	6825      	ldr	r5, [r4, #0]
 8007e34:	f015 0506 	ands.w	r5, r5, #6
 8007e38:	d106      	bne.n	8007e48 <_printf_common+0x48>
 8007e3a:	f104 0a19 	add.w	sl, r4, #25
 8007e3e:	68e3      	ldr	r3, [r4, #12]
 8007e40:	6832      	ldr	r2, [r6, #0]
 8007e42:	1a9b      	subs	r3, r3, r2
 8007e44:	42ab      	cmp	r3, r5
 8007e46:	dc26      	bgt.n	8007e96 <_printf_common+0x96>
 8007e48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007e4c:	1e13      	subs	r3, r2, #0
 8007e4e:	6822      	ldr	r2, [r4, #0]
 8007e50:	bf18      	it	ne
 8007e52:	2301      	movne	r3, #1
 8007e54:	0692      	lsls	r2, r2, #26
 8007e56:	d42b      	bmi.n	8007eb0 <_printf_common+0xb0>
 8007e58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e5c:	4649      	mov	r1, r9
 8007e5e:	4638      	mov	r0, r7
 8007e60:	47c0      	blx	r8
 8007e62:	3001      	adds	r0, #1
 8007e64:	d01e      	beq.n	8007ea4 <_printf_common+0xa4>
 8007e66:	6823      	ldr	r3, [r4, #0]
 8007e68:	6922      	ldr	r2, [r4, #16]
 8007e6a:	f003 0306 	and.w	r3, r3, #6
 8007e6e:	2b04      	cmp	r3, #4
 8007e70:	bf02      	ittt	eq
 8007e72:	68e5      	ldreq	r5, [r4, #12]
 8007e74:	6833      	ldreq	r3, [r6, #0]
 8007e76:	1aed      	subeq	r5, r5, r3
 8007e78:	68a3      	ldr	r3, [r4, #8]
 8007e7a:	bf0c      	ite	eq
 8007e7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e80:	2500      	movne	r5, #0
 8007e82:	4293      	cmp	r3, r2
 8007e84:	bfc4      	itt	gt
 8007e86:	1a9b      	subgt	r3, r3, r2
 8007e88:	18ed      	addgt	r5, r5, r3
 8007e8a:	2600      	movs	r6, #0
 8007e8c:	341a      	adds	r4, #26
 8007e8e:	42b5      	cmp	r5, r6
 8007e90:	d11a      	bne.n	8007ec8 <_printf_common+0xc8>
 8007e92:	2000      	movs	r0, #0
 8007e94:	e008      	b.n	8007ea8 <_printf_common+0xa8>
 8007e96:	2301      	movs	r3, #1
 8007e98:	4652      	mov	r2, sl
 8007e9a:	4649      	mov	r1, r9
 8007e9c:	4638      	mov	r0, r7
 8007e9e:	47c0      	blx	r8
 8007ea0:	3001      	adds	r0, #1
 8007ea2:	d103      	bne.n	8007eac <_printf_common+0xac>
 8007ea4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eac:	3501      	adds	r5, #1
 8007eae:	e7c6      	b.n	8007e3e <_printf_common+0x3e>
 8007eb0:	18e1      	adds	r1, r4, r3
 8007eb2:	1c5a      	adds	r2, r3, #1
 8007eb4:	2030      	movs	r0, #48	; 0x30
 8007eb6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007eba:	4422      	add	r2, r4
 8007ebc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ec0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ec4:	3302      	adds	r3, #2
 8007ec6:	e7c7      	b.n	8007e58 <_printf_common+0x58>
 8007ec8:	2301      	movs	r3, #1
 8007eca:	4622      	mov	r2, r4
 8007ecc:	4649      	mov	r1, r9
 8007ece:	4638      	mov	r0, r7
 8007ed0:	47c0      	blx	r8
 8007ed2:	3001      	adds	r0, #1
 8007ed4:	d0e6      	beq.n	8007ea4 <_printf_common+0xa4>
 8007ed6:	3601      	adds	r6, #1
 8007ed8:	e7d9      	b.n	8007e8e <_printf_common+0x8e>
	...

08007edc <_printf_i>:
 8007edc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ee0:	7e0f      	ldrb	r7, [r1, #24]
 8007ee2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007ee4:	2f78      	cmp	r7, #120	; 0x78
 8007ee6:	4691      	mov	r9, r2
 8007ee8:	4680      	mov	r8, r0
 8007eea:	460c      	mov	r4, r1
 8007eec:	469a      	mov	sl, r3
 8007eee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007ef2:	d807      	bhi.n	8007f04 <_printf_i+0x28>
 8007ef4:	2f62      	cmp	r7, #98	; 0x62
 8007ef6:	d80a      	bhi.n	8007f0e <_printf_i+0x32>
 8007ef8:	2f00      	cmp	r7, #0
 8007efa:	f000 80d4 	beq.w	80080a6 <_printf_i+0x1ca>
 8007efe:	2f58      	cmp	r7, #88	; 0x58
 8007f00:	f000 80c0 	beq.w	8008084 <_printf_i+0x1a8>
 8007f04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007f0c:	e03a      	b.n	8007f84 <_printf_i+0xa8>
 8007f0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007f12:	2b15      	cmp	r3, #21
 8007f14:	d8f6      	bhi.n	8007f04 <_printf_i+0x28>
 8007f16:	a101      	add	r1, pc, #4	; (adr r1, 8007f1c <_printf_i+0x40>)
 8007f18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f1c:	08007f75 	.word	0x08007f75
 8007f20:	08007f89 	.word	0x08007f89
 8007f24:	08007f05 	.word	0x08007f05
 8007f28:	08007f05 	.word	0x08007f05
 8007f2c:	08007f05 	.word	0x08007f05
 8007f30:	08007f05 	.word	0x08007f05
 8007f34:	08007f89 	.word	0x08007f89
 8007f38:	08007f05 	.word	0x08007f05
 8007f3c:	08007f05 	.word	0x08007f05
 8007f40:	08007f05 	.word	0x08007f05
 8007f44:	08007f05 	.word	0x08007f05
 8007f48:	0800808d 	.word	0x0800808d
 8007f4c:	08007fb5 	.word	0x08007fb5
 8007f50:	08008047 	.word	0x08008047
 8007f54:	08007f05 	.word	0x08007f05
 8007f58:	08007f05 	.word	0x08007f05
 8007f5c:	080080af 	.word	0x080080af
 8007f60:	08007f05 	.word	0x08007f05
 8007f64:	08007fb5 	.word	0x08007fb5
 8007f68:	08007f05 	.word	0x08007f05
 8007f6c:	08007f05 	.word	0x08007f05
 8007f70:	0800804f 	.word	0x0800804f
 8007f74:	682b      	ldr	r3, [r5, #0]
 8007f76:	1d1a      	adds	r2, r3, #4
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	602a      	str	r2, [r5, #0]
 8007f7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f84:	2301      	movs	r3, #1
 8007f86:	e09f      	b.n	80080c8 <_printf_i+0x1ec>
 8007f88:	6820      	ldr	r0, [r4, #0]
 8007f8a:	682b      	ldr	r3, [r5, #0]
 8007f8c:	0607      	lsls	r7, r0, #24
 8007f8e:	f103 0104 	add.w	r1, r3, #4
 8007f92:	6029      	str	r1, [r5, #0]
 8007f94:	d501      	bpl.n	8007f9a <_printf_i+0xbe>
 8007f96:	681e      	ldr	r6, [r3, #0]
 8007f98:	e003      	b.n	8007fa2 <_printf_i+0xc6>
 8007f9a:	0646      	lsls	r6, r0, #25
 8007f9c:	d5fb      	bpl.n	8007f96 <_printf_i+0xba>
 8007f9e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007fa2:	2e00      	cmp	r6, #0
 8007fa4:	da03      	bge.n	8007fae <_printf_i+0xd2>
 8007fa6:	232d      	movs	r3, #45	; 0x2d
 8007fa8:	4276      	negs	r6, r6
 8007faa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fae:	485a      	ldr	r0, [pc, #360]	; (8008118 <_printf_i+0x23c>)
 8007fb0:	230a      	movs	r3, #10
 8007fb2:	e012      	b.n	8007fda <_printf_i+0xfe>
 8007fb4:	682b      	ldr	r3, [r5, #0]
 8007fb6:	6820      	ldr	r0, [r4, #0]
 8007fb8:	1d19      	adds	r1, r3, #4
 8007fba:	6029      	str	r1, [r5, #0]
 8007fbc:	0605      	lsls	r5, r0, #24
 8007fbe:	d501      	bpl.n	8007fc4 <_printf_i+0xe8>
 8007fc0:	681e      	ldr	r6, [r3, #0]
 8007fc2:	e002      	b.n	8007fca <_printf_i+0xee>
 8007fc4:	0641      	lsls	r1, r0, #25
 8007fc6:	d5fb      	bpl.n	8007fc0 <_printf_i+0xe4>
 8007fc8:	881e      	ldrh	r6, [r3, #0]
 8007fca:	4853      	ldr	r0, [pc, #332]	; (8008118 <_printf_i+0x23c>)
 8007fcc:	2f6f      	cmp	r7, #111	; 0x6f
 8007fce:	bf0c      	ite	eq
 8007fd0:	2308      	moveq	r3, #8
 8007fd2:	230a      	movne	r3, #10
 8007fd4:	2100      	movs	r1, #0
 8007fd6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007fda:	6865      	ldr	r5, [r4, #4]
 8007fdc:	60a5      	str	r5, [r4, #8]
 8007fde:	2d00      	cmp	r5, #0
 8007fe0:	bfa2      	ittt	ge
 8007fe2:	6821      	ldrge	r1, [r4, #0]
 8007fe4:	f021 0104 	bicge.w	r1, r1, #4
 8007fe8:	6021      	strge	r1, [r4, #0]
 8007fea:	b90e      	cbnz	r6, 8007ff0 <_printf_i+0x114>
 8007fec:	2d00      	cmp	r5, #0
 8007fee:	d04b      	beq.n	8008088 <_printf_i+0x1ac>
 8007ff0:	4615      	mov	r5, r2
 8007ff2:	fbb6 f1f3 	udiv	r1, r6, r3
 8007ff6:	fb03 6711 	mls	r7, r3, r1, r6
 8007ffa:	5dc7      	ldrb	r7, [r0, r7]
 8007ffc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008000:	4637      	mov	r7, r6
 8008002:	42bb      	cmp	r3, r7
 8008004:	460e      	mov	r6, r1
 8008006:	d9f4      	bls.n	8007ff2 <_printf_i+0x116>
 8008008:	2b08      	cmp	r3, #8
 800800a:	d10b      	bne.n	8008024 <_printf_i+0x148>
 800800c:	6823      	ldr	r3, [r4, #0]
 800800e:	07de      	lsls	r6, r3, #31
 8008010:	d508      	bpl.n	8008024 <_printf_i+0x148>
 8008012:	6923      	ldr	r3, [r4, #16]
 8008014:	6861      	ldr	r1, [r4, #4]
 8008016:	4299      	cmp	r1, r3
 8008018:	bfde      	ittt	le
 800801a:	2330      	movle	r3, #48	; 0x30
 800801c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008020:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008024:	1b52      	subs	r2, r2, r5
 8008026:	6122      	str	r2, [r4, #16]
 8008028:	f8cd a000 	str.w	sl, [sp]
 800802c:	464b      	mov	r3, r9
 800802e:	aa03      	add	r2, sp, #12
 8008030:	4621      	mov	r1, r4
 8008032:	4640      	mov	r0, r8
 8008034:	f7ff fee4 	bl	8007e00 <_printf_common>
 8008038:	3001      	adds	r0, #1
 800803a:	d14a      	bne.n	80080d2 <_printf_i+0x1f6>
 800803c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008040:	b004      	add	sp, #16
 8008042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008046:	6823      	ldr	r3, [r4, #0]
 8008048:	f043 0320 	orr.w	r3, r3, #32
 800804c:	6023      	str	r3, [r4, #0]
 800804e:	4833      	ldr	r0, [pc, #204]	; (800811c <_printf_i+0x240>)
 8008050:	2778      	movs	r7, #120	; 0x78
 8008052:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008056:	6823      	ldr	r3, [r4, #0]
 8008058:	6829      	ldr	r1, [r5, #0]
 800805a:	061f      	lsls	r7, r3, #24
 800805c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008060:	d402      	bmi.n	8008068 <_printf_i+0x18c>
 8008062:	065f      	lsls	r7, r3, #25
 8008064:	bf48      	it	mi
 8008066:	b2b6      	uxthmi	r6, r6
 8008068:	07df      	lsls	r7, r3, #31
 800806a:	bf48      	it	mi
 800806c:	f043 0320 	orrmi.w	r3, r3, #32
 8008070:	6029      	str	r1, [r5, #0]
 8008072:	bf48      	it	mi
 8008074:	6023      	strmi	r3, [r4, #0]
 8008076:	b91e      	cbnz	r6, 8008080 <_printf_i+0x1a4>
 8008078:	6823      	ldr	r3, [r4, #0]
 800807a:	f023 0320 	bic.w	r3, r3, #32
 800807e:	6023      	str	r3, [r4, #0]
 8008080:	2310      	movs	r3, #16
 8008082:	e7a7      	b.n	8007fd4 <_printf_i+0xf8>
 8008084:	4824      	ldr	r0, [pc, #144]	; (8008118 <_printf_i+0x23c>)
 8008086:	e7e4      	b.n	8008052 <_printf_i+0x176>
 8008088:	4615      	mov	r5, r2
 800808a:	e7bd      	b.n	8008008 <_printf_i+0x12c>
 800808c:	682b      	ldr	r3, [r5, #0]
 800808e:	6826      	ldr	r6, [r4, #0]
 8008090:	6961      	ldr	r1, [r4, #20]
 8008092:	1d18      	adds	r0, r3, #4
 8008094:	6028      	str	r0, [r5, #0]
 8008096:	0635      	lsls	r5, r6, #24
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	d501      	bpl.n	80080a0 <_printf_i+0x1c4>
 800809c:	6019      	str	r1, [r3, #0]
 800809e:	e002      	b.n	80080a6 <_printf_i+0x1ca>
 80080a0:	0670      	lsls	r0, r6, #25
 80080a2:	d5fb      	bpl.n	800809c <_printf_i+0x1c0>
 80080a4:	8019      	strh	r1, [r3, #0]
 80080a6:	2300      	movs	r3, #0
 80080a8:	6123      	str	r3, [r4, #16]
 80080aa:	4615      	mov	r5, r2
 80080ac:	e7bc      	b.n	8008028 <_printf_i+0x14c>
 80080ae:	682b      	ldr	r3, [r5, #0]
 80080b0:	1d1a      	adds	r2, r3, #4
 80080b2:	602a      	str	r2, [r5, #0]
 80080b4:	681d      	ldr	r5, [r3, #0]
 80080b6:	6862      	ldr	r2, [r4, #4]
 80080b8:	2100      	movs	r1, #0
 80080ba:	4628      	mov	r0, r5
 80080bc:	f7f8 f890 	bl	80001e0 <memchr>
 80080c0:	b108      	cbz	r0, 80080c6 <_printf_i+0x1ea>
 80080c2:	1b40      	subs	r0, r0, r5
 80080c4:	6060      	str	r0, [r4, #4]
 80080c6:	6863      	ldr	r3, [r4, #4]
 80080c8:	6123      	str	r3, [r4, #16]
 80080ca:	2300      	movs	r3, #0
 80080cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080d0:	e7aa      	b.n	8008028 <_printf_i+0x14c>
 80080d2:	6923      	ldr	r3, [r4, #16]
 80080d4:	462a      	mov	r2, r5
 80080d6:	4649      	mov	r1, r9
 80080d8:	4640      	mov	r0, r8
 80080da:	47d0      	blx	sl
 80080dc:	3001      	adds	r0, #1
 80080de:	d0ad      	beq.n	800803c <_printf_i+0x160>
 80080e0:	6823      	ldr	r3, [r4, #0]
 80080e2:	079b      	lsls	r3, r3, #30
 80080e4:	d413      	bmi.n	800810e <_printf_i+0x232>
 80080e6:	68e0      	ldr	r0, [r4, #12]
 80080e8:	9b03      	ldr	r3, [sp, #12]
 80080ea:	4298      	cmp	r0, r3
 80080ec:	bfb8      	it	lt
 80080ee:	4618      	movlt	r0, r3
 80080f0:	e7a6      	b.n	8008040 <_printf_i+0x164>
 80080f2:	2301      	movs	r3, #1
 80080f4:	4632      	mov	r2, r6
 80080f6:	4649      	mov	r1, r9
 80080f8:	4640      	mov	r0, r8
 80080fa:	47d0      	blx	sl
 80080fc:	3001      	adds	r0, #1
 80080fe:	d09d      	beq.n	800803c <_printf_i+0x160>
 8008100:	3501      	adds	r5, #1
 8008102:	68e3      	ldr	r3, [r4, #12]
 8008104:	9903      	ldr	r1, [sp, #12]
 8008106:	1a5b      	subs	r3, r3, r1
 8008108:	42ab      	cmp	r3, r5
 800810a:	dcf2      	bgt.n	80080f2 <_printf_i+0x216>
 800810c:	e7eb      	b.n	80080e6 <_printf_i+0x20a>
 800810e:	2500      	movs	r5, #0
 8008110:	f104 0619 	add.w	r6, r4, #25
 8008114:	e7f5      	b.n	8008102 <_printf_i+0x226>
 8008116:	bf00      	nop
 8008118:	0800ae1e 	.word	0x0800ae1e
 800811c:	0800ae2f 	.word	0x0800ae2f

08008120 <std>:
 8008120:	2300      	movs	r3, #0
 8008122:	b510      	push	{r4, lr}
 8008124:	4604      	mov	r4, r0
 8008126:	e9c0 3300 	strd	r3, r3, [r0]
 800812a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800812e:	6083      	str	r3, [r0, #8]
 8008130:	8181      	strh	r1, [r0, #12]
 8008132:	6643      	str	r3, [r0, #100]	; 0x64
 8008134:	81c2      	strh	r2, [r0, #14]
 8008136:	6183      	str	r3, [r0, #24]
 8008138:	4619      	mov	r1, r3
 800813a:	2208      	movs	r2, #8
 800813c:	305c      	adds	r0, #92	; 0x5c
 800813e:	f000 f8d1 	bl	80082e4 <memset>
 8008142:	4b0d      	ldr	r3, [pc, #52]	; (8008178 <std+0x58>)
 8008144:	6263      	str	r3, [r4, #36]	; 0x24
 8008146:	4b0d      	ldr	r3, [pc, #52]	; (800817c <std+0x5c>)
 8008148:	62a3      	str	r3, [r4, #40]	; 0x28
 800814a:	4b0d      	ldr	r3, [pc, #52]	; (8008180 <std+0x60>)
 800814c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800814e:	4b0d      	ldr	r3, [pc, #52]	; (8008184 <std+0x64>)
 8008150:	6323      	str	r3, [r4, #48]	; 0x30
 8008152:	4b0d      	ldr	r3, [pc, #52]	; (8008188 <std+0x68>)
 8008154:	6224      	str	r4, [r4, #32]
 8008156:	429c      	cmp	r4, r3
 8008158:	d006      	beq.n	8008168 <std+0x48>
 800815a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800815e:	4294      	cmp	r4, r2
 8008160:	d002      	beq.n	8008168 <std+0x48>
 8008162:	33d0      	adds	r3, #208	; 0xd0
 8008164:	429c      	cmp	r4, r3
 8008166:	d105      	bne.n	8008174 <std+0x54>
 8008168:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800816c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008170:	f000 b8ee 	b.w	8008350 <__retarget_lock_init_recursive>
 8008174:	bd10      	pop	{r4, pc}
 8008176:	bf00      	nop
 8008178:	08009cd9 	.word	0x08009cd9
 800817c:	08009cfb 	.word	0x08009cfb
 8008180:	08009d33 	.word	0x08009d33
 8008184:	08009d57 	.word	0x08009d57
 8008188:	20002ea8 	.word	0x20002ea8

0800818c <stdio_exit_handler>:
 800818c:	4a02      	ldr	r2, [pc, #8]	; (8008198 <stdio_exit_handler+0xc>)
 800818e:	4903      	ldr	r1, [pc, #12]	; (800819c <stdio_exit_handler+0x10>)
 8008190:	4803      	ldr	r0, [pc, #12]	; (80081a0 <stdio_exit_handler+0x14>)
 8008192:	f000 b869 	b.w	8008268 <_fwalk_sglue>
 8008196:	bf00      	nop
 8008198:	2000004c 	.word	0x2000004c
 800819c:	08009579 	.word	0x08009579
 80081a0:	20000058 	.word	0x20000058

080081a4 <cleanup_stdio>:
 80081a4:	6841      	ldr	r1, [r0, #4]
 80081a6:	4b0c      	ldr	r3, [pc, #48]	; (80081d8 <cleanup_stdio+0x34>)
 80081a8:	4299      	cmp	r1, r3
 80081aa:	b510      	push	{r4, lr}
 80081ac:	4604      	mov	r4, r0
 80081ae:	d001      	beq.n	80081b4 <cleanup_stdio+0x10>
 80081b0:	f001 f9e2 	bl	8009578 <_fflush_r>
 80081b4:	68a1      	ldr	r1, [r4, #8]
 80081b6:	4b09      	ldr	r3, [pc, #36]	; (80081dc <cleanup_stdio+0x38>)
 80081b8:	4299      	cmp	r1, r3
 80081ba:	d002      	beq.n	80081c2 <cleanup_stdio+0x1e>
 80081bc:	4620      	mov	r0, r4
 80081be:	f001 f9db 	bl	8009578 <_fflush_r>
 80081c2:	68e1      	ldr	r1, [r4, #12]
 80081c4:	4b06      	ldr	r3, [pc, #24]	; (80081e0 <cleanup_stdio+0x3c>)
 80081c6:	4299      	cmp	r1, r3
 80081c8:	d004      	beq.n	80081d4 <cleanup_stdio+0x30>
 80081ca:	4620      	mov	r0, r4
 80081cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081d0:	f001 b9d2 	b.w	8009578 <_fflush_r>
 80081d4:	bd10      	pop	{r4, pc}
 80081d6:	bf00      	nop
 80081d8:	20002ea8 	.word	0x20002ea8
 80081dc:	20002f10 	.word	0x20002f10
 80081e0:	20002f78 	.word	0x20002f78

080081e4 <global_stdio_init.part.0>:
 80081e4:	b510      	push	{r4, lr}
 80081e6:	4b0b      	ldr	r3, [pc, #44]	; (8008214 <global_stdio_init.part.0+0x30>)
 80081e8:	4c0b      	ldr	r4, [pc, #44]	; (8008218 <global_stdio_init.part.0+0x34>)
 80081ea:	4a0c      	ldr	r2, [pc, #48]	; (800821c <global_stdio_init.part.0+0x38>)
 80081ec:	601a      	str	r2, [r3, #0]
 80081ee:	4620      	mov	r0, r4
 80081f0:	2200      	movs	r2, #0
 80081f2:	2104      	movs	r1, #4
 80081f4:	f7ff ff94 	bl	8008120 <std>
 80081f8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80081fc:	2201      	movs	r2, #1
 80081fe:	2109      	movs	r1, #9
 8008200:	f7ff ff8e 	bl	8008120 <std>
 8008204:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008208:	2202      	movs	r2, #2
 800820a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800820e:	2112      	movs	r1, #18
 8008210:	f7ff bf86 	b.w	8008120 <std>
 8008214:	20002fe0 	.word	0x20002fe0
 8008218:	20002ea8 	.word	0x20002ea8
 800821c:	0800818d 	.word	0x0800818d

08008220 <__sfp_lock_acquire>:
 8008220:	4801      	ldr	r0, [pc, #4]	; (8008228 <__sfp_lock_acquire+0x8>)
 8008222:	f000 b896 	b.w	8008352 <__retarget_lock_acquire_recursive>
 8008226:	bf00      	nop
 8008228:	20002fe5 	.word	0x20002fe5

0800822c <__sfp_lock_release>:
 800822c:	4801      	ldr	r0, [pc, #4]	; (8008234 <__sfp_lock_release+0x8>)
 800822e:	f000 b891 	b.w	8008354 <__retarget_lock_release_recursive>
 8008232:	bf00      	nop
 8008234:	20002fe5 	.word	0x20002fe5

08008238 <__sinit>:
 8008238:	b510      	push	{r4, lr}
 800823a:	4604      	mov	r4, r0
 800823c:	f7ff fff0 	bl	8008220 <__sfp_lock_acquire>
 8008240:	6a23      	ldr	r3, [r4, #32]
 8008242:	b11b      	cbz	r3, 800824c <__sinit+0x14>
 8008244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008248:	f7ff bff0 	b.w	800822c <__sfp_lock_release>
 800824c:	4b04      	ldr	r3, [pc, #16]	; (8008260 <__sinit+0x28>)
 800824e:	6223      	str	r3, [r4, #32]
 8008250:	4b04      	ldr	r3, [pc, #16]	; (8008264 <__sinit+0x2c>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1f5      	bne.n	8008244 <__sinit+0xc>
 8008258:	f7ff ffc4 	bl	80081e4 <global_stdio_init.part.0>
 800825c:	e7f2      	b.n	8008244 <__sinit+0xc>
 800825e:	bf00      	nop
 8008260:	080081a5 	.word	0x080081a5
 8008264:	20002fe0 	.word	0x20002fe0

08008268 <_fwalk_sglue>:
 8008268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800826c:	4607      	mov	r7, r0
 800826e:	4688      	mov	r8, r1
 8008270:	4614      	mov	r4, r2
 8008272:	2600      	movs	r6, #0
 8008274:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008278:	f1b9 0901 	subs.w	r9, r9, #1
 800827c:	d505      	bpl.n	800828a <_fwalk_sglue+0x22>
 800827e:	6824      	ldr	r4, [r4, #0]
 8008280:	2c00      	cmp	r4, #0
 8008282:	d1f7      	bne.n	8008274 <_fwalk_sglue+0xc>
 8008284:	4630      	mov	r0, r6
 8008286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800828a:	89ab      	ldrh	r3, [r5, #12]
 800828c:	2b01      	cmp	r3, #1
 800828e:	d907      	bls.n	80082a0 <_fwalk_sglue+0x38>
 8008290:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008294:	3301      	adds	r3, #1
 8008296:	d003      	beq.n	80082a0 <_fwalk_sglue+0x38>
 8008298:	4629      	mov	r1, r5
 800829a:	4638      	mov	r0, r7
 800829c:	47c0      	blx	r8
 800829e:	4306      	orrs	r6, r0
 80082a0:	3568      	adds	r5, #104	; 0x68
 80082a2:	e7e9      	b.n	8008278 <_fwalk_sglue+0x10>

080082a4 <_vsiprintf_r>:
 80082a4:	b500      	push	{lr}
 80082a6:	b09b      	sub	sp, #108	; 0x6c
 80082a8:	9100      	str	r1, [sp, #0]
 80082aa:	9104      	str	r1, [sp, #16]
 80082ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80082b0:	9105      	str	r1, [sp, #20]
 80082b2:	9102      	str	r1, [sp, #8]
 80082b4:	4905      	ldr	r1, [pc, #20]	; (80082cc <_vsiprintf_r+0x28>)
 80082b6:	9103      	str	r1, [sp, #12]
 80082b8:	4669      	mov	r1, sp
 80082ba:	f000 ff31 	bl	8009120 <_svfiprintf_r>
 80082be:	9b00      	ldr	r3, [sp, #0]
 80082c0:	2200      	movs	r2, #0
 80082c2:	701a      	strb	r2, [r3, #0]
 80082c4:	b01b      	add	sp, #108	; 0x6c
 80082c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80082ca:	bf00      	nop
 80082cc:	ffff0208 	.word	0xffff0208

080082d0 <vsiprintf>:
 80082d0:	4613      	mov	r3, r2
 80082d2:	460a      	mov	r2, r1
 80082d4:	4601      	mov	r1, r0
 80082d6:	4802      	ldr	r0, [pc, #8]	; (80082e0 <vsiprintf+0x10>)
 80082d8:	6800      	ldr	r0, [r0, #0]
 80082da:	f7ff bfe3 	b.w	80082a4 <_vsiprintf_r>
 80082de:	bf00      	nop
 80082e0:	200000a4 	.word	0x200000a4

080082e4 <memset>:
 80082e4:	4402      	add	r2, r0
 80082e6:	4603      	mov	r3, r0
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d100      	bne.n	80082ee <memset+0xa>
 80082ec:	4770      	bx	lr
 80082ee:	f803 1b01 	strb.w	r1, [r3], #1
 80082f2:	e7f9      	b.n	80082e8 <memset+0x4>

080082f4 <_localeconv_r>:
 80082f4:	4800      	ldr	r0, [pc, #0]	; (80082f8 <_localeconv_r+0x4>)
 80082f6:	4770      	bx	lr
 80082f8:	20000198 	.word	0x20000198

080082fc <__errno>:
 80082fc:	4b01      	ldr	r3, [pc, #4]	; (8008304 <__errno+0x8>)
 80082fe:	6818      	ldr	r0, [r3, #0]
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop
 8008304:	200000a4 	.word	0x200000a4

08008308 <__libc_init_array>:
 8008308:	b570      	push	{r4, r5, r6, lr}
 800830a:	4d0d      	ldr	r5, [pc, #52]	; (8008340 <__libc_init_array+0x38>)
 800830c:	4c0d      	ldr	r4, [pc, #52]	; (8008344 <__libc_init_array+0x3c>)
 800830e:	1b64      	subs	r4, r4, r5
 8008310:	10a4      	asrs	r4, r4, #2
 8008312:	2600      	movs	r6, #0
 8008314:	42a6      	cmp	r6, r4
 8008316:	d109      	bne.n	800832c <__libc_init_array+0x24>
 8008318:	4d0b      	ldr	r5, [pc, #44]	; (8008348 <__libc_init_array+0x40>)
 800831a:	4c0c      	ldr	r4, [pc, #48]	; (800834c <__libc_init_array+0x44>)
 800831c:	f002 f920 	bl	800a560 <_init>
 8008320:	1b64      	subs	r4, r4, r5
 8008322:	10a4      	asrs	r4, r4, #2
 8008324:	2600      	movs	r6, #0
 8008326:	42a6      	cmp	r6, r4
 8008328:	d105      	bne.n	8008336 <__libc_init_array+0x2e>
 800832a:	bd70      	pop	{r4, r5, r6, pc}
 800832c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008330:	4798      	blx	r3
 8008332:	3601      	adds	r6, #1
 8008334:	e7ee      	b.n	8008314 <__libc_init_array+0xc>
 8008336:	f855 3b04 	ldr.w	r3, [r5], #4
 800833a:	4798      	blx	r3
 800833c:	3601      	adds	r6, #1
 800833e:	e7f2      	b.n	8008326 <__libc_init_array+0x1e>
 8008340:	0800b184 	.word	0x0800b184
 8008344:	0800b184 	.word	0x0800b184
 8008348:	0800b184 	.word	0x0800b184
 800834c:	0800b188 	.word	0x0800b188

08008350 <__retarget_lock_init_recursive>:
 8008350:	4770      	bx	lr

08008352 <__retarget_lock_acquire_recursive>:
 8008352:	4770      	bx	lr

08008354 <__retarget_lock_release_recursive>:
 8008354:	4770      	bx	lr

08008356 <memcpy>:
 8008356:	440a      	add	r2, r1
 8008358:	4291      	cmp	r1, r2
 800835a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800835e:	d100      	bne.n	8008362 <memcpy+0xc>
 8008360:	4770      	bx	lr
 8008362:	b510      	push	{r4, lr}
 8008364:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008368:	f803 4f01 	strb.w	r4, [r3, #1]!
 800836c:	4291      	cmp	r1, r2
 800836e:	d1f9      	bne.n	8008364 <memcpy+0xe>
 8008370:	bd10      	pop	{r4, pc}

08008372 <quorem>:
 8008372:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008376:	6903      	ldr	r3, [r0, #16]
 8008378:	690c      	ldr	r4, [r1, #16]
 800837a:	42a3      	cmp	r3, r4
 800837c:	4607      	mov	r7, r0
 800837e:	db7e      	blt.n	800847e <quorem+0x10c>
 8008380:	3c01      	subs	r4, #1
 8008382:	f101 0814 	add.w	r8, r1, #20
 8008386:	f100 0514 	add.w	r5, r0, #20
 800838a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800838e:	9301      	str	r3, [sp, #4]
 8008390:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008394:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008398:	3301      	adds	r3, #1
 800839a:	429a      	cmp	r2, r3
 800839c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80083a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80083a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80083a8:	d331      	bcc.n	800840e <quorem+0x9c>
 80083aa:	f04f 0e00 	mov.w	lr, #0
 80083ae:	4640      	mov	r0, r8
 80083b0:	46ac      	mov	ip, r5
 80083b2:	46f2      	mov	sl, lr
 80083b4:	f850 2b04 	ldr.w	r2, [r0], #4
 80083b8:	b293      	uxth	r3, r2
 80083ba:	fb06 e303 	mla	r3, r6, r3, lr
 80083be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80083c2:	0c1a      	lsrs	r2, r3, #16
 80083c4:	b29b      	uxth	r3, r3
 80083c6:	ebaa 0303 	sub.w	r3, sl, r3
 80083ca:	f8dc a000 	ldr.w	sl, [ip]
 80083ce:	fa13 f38a 	uxtah	r3, r3, sl
 80083d2:	fb06 220e 	mla	r2, r6, lr, r2
 80083d6:	9300      	str	r3, [sp, #0]
 80083d8:	9b00      	ldr	r3, [sp, #0]
 80083da:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80083de:	b292      	uxth	r2, r2
 80083e0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80083e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80083e8:	f8bd 3000 	ldrh.w	r3, [sp]
 80083ec:	4581      	cmp	r9, r0
 80083ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083f2:	f84c 3b04 	str.w	r3, [ip], #4
 80083f6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80083fa:	d2db      	bcs.n	80083b4 <quorem+0x42>
 80083fc:	f855 300b 	ldr.w	r3, [r5, fp]
 8008400:	b92b      	cbnz	r3, 800840e <quorem+0x9c>
 8008402:	9b01      	ldr	r3, [sp, #4]
 8008404:	3b04      	subs	r3, #4
 8008406:	429d      	cmp	r5, r3
 8008408:	461a      	mov	r2, r3
 800840a:	d32c      	bcc.n	8008466 <quorem+0xf4>
 800840c:	613c      	str	r4, [r7, #16]
 800840e:	4638      	mov	r0, r7
 8008410:	f001 fb62 	bl	8009ad8 <__mcmp>
 8008414:	2800      	cmp	r0, #0
 8008416:	db22      	blt.n	800845e <quorem+0xec>
 8008418:	3601      	adds	r6, #1
 800841a:	4629      	mov	r1, r5
 800841c:	2000      	movs	r0, #0
 800841e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008422:	f8d1 c000 	ldr.w	ip, [r1]
 8008426:	b293      	uxth	r3, r2
 8008428:	1ac3      	subs	r3, r0, r3
 800842a:	0c12      	lsrs	r2, r2, #16
 800842c:	fa13 f38c 	uxtah	r3, r3, ip
 8008430:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008434:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008438:	b29b      	uxth	r3, r3
 800843a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800843e:	45c1      	cmp	r9, r8
 8008440:	f841 3b04 	str.w	r3, [r1], #4
 8008444:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008448:	d2e9      	bcs.n	800841e <quorem+0xac>
 800844a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800844e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008452:	b922      	cbnz	r2, 800845e <quorem+0xec>
 8008454:	3b04      	subs	r3, #4
 8008456:	429d      	cmp	r5, r3
 8008458:	461a      	mov	r2, r3
 800845a:	d30a      	bcc.n	8008472 <quorem+0x100>
 800845c:	613c      	str	r4, [r7, #16]
 800845e:	4630      	mov	r0, r6
 8008460:	b003      	add	sp, #12
 8008462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008466:	6812      	ldr	r2, [r2, #0]
 8008468:	3b04      	subs	r3, #4
 800846a:	2a00      	cmp	r2, #0
 800846c:	d1ce      	bne.n	800840c <quorem+0x9a>
 800846e:	3c01      	subs	r4, #1
 8008470:	e7c9      	b.n	8008406 <quorem+0x94>
 8008472:	6812      	ldr	r2, [r2, #0]
 8008474:	3b04      	subs	r3, #4
 8008476:	2a00      	cmp	r2, #0
 8008478:	d1f0      	bne.n	800845c <quorem+0xea>
 800847a:	3c01      	subs	r4, #1
 800847c:	e7eb      	b.n	8008456 <quorem+0xe4>
 800847e:	2000      	movs	r0, #0
 8008480:	e7ee      	b.n	8008460 <quorem+0xee>
 8008482:	0000      	movs	r0, r0
 8008484:	0000      	movs	r0, r0
	...

08008488 <_dtoa_r>:
 8008488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848c:	ed2d 8b04 	vpush	{d8-d9}
 8008490:	69c5      	ldr	r5, [r0, #28]
 8008492:	b093      	sub	sp, #76	; 0x4c
 8008494:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008498:	ec57 6b10 	vmov	r6, r7, d0
 800849c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80084a0:	9107      	str	r1, [sp, #28]
 80084a2:	4604      	mov	r4, r0
 80084a4:	920a      	str	r2, [sp, #40]	; 0x28
 80084a6:	930d      	str	r3, [sp, #52]	; 0x34
 80084a8:	b975      	cbnz	r5, 80084c8 <_dtoa_r+0x40>
 80084aa:	2010      	movs	r0, #16
 80084ac:	f000 ff36 	bl	800931c <malloc>
 80084b0:	4602      	mov	r2, r0
 80084b2:	61e0      	str	r0, [r4, #28]
 80084b4:	b920      	cbnz	r0, 80084c0 <_dtoa_r+0x38>
 80084b6:	4bae      	ldr	r3, [pc, #696]	; (8008770 <_dtoa_r+0x2e8>)
 80084b8:	21ef      	movs	r1, #239	; 0xef
 80084ba:	48ae      	ldr	r0, [pc, #696]	; (8008774 <_dtoa_r+0x2ec>)
 80084bc:	f001 fcee 	bl	8009e9c <__assert_func>
 80084c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80084c4:	6005      	str	r5, [r0, #0]
 80084c6:	60c5      	str	r5, [r0, #12]
 80084c8:	69e3      	ldr	r3, [r4, #28]
 80084ca:	6819      	ldr	r1, [r3, #0]
 80084cc:	b151      	cbz	r1, 80084e4 <_dtoa_r+0x5c>
 80084ce:	685a      	ldr	r2, [r3, #4]
 80084d0:	604a      	str	r2, [r1, #4]
 80084d2:	2301      	movs	r3, #1
 80084d4:	4093      	lsls	r3, r2
 80084d6:	608b      	str	r3, [r1, #8]
 80084d8:	4620      	mov	r0, r4
 80084da:	f001 f8c1 	bl	8009660 <_Bfree>
 80084de:	69e3      	ldr	r3, [r4, #28]
 80084e0:	2200      	movs	r2, #0
 80084e2:	601a      	str	r2, [r3, #0]
 80084e4:	1e3b      	subs	r3, r7, #0
 80084e6:	bfbb      	ittet	lt
 80084e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80084ec:	9303      	strlt	r3, [sp, #12]
 80084ee:	2300      	movge	r3, #0
 80084f0:	2201      	movlt	r2, #1
 80084f2:	bfac      	ite	ge
 80084f4:	f8c8 3000 	strge.w	r3, [r8]
 80084f8:	f8c8 2000 	strlt.w	r2, [r8]
 80084fc:	4b9e      	ldr	r3, [pc, #632]	; (8008778 <_dtoa_r+0x2f0>)
 80084fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008502:	ea33 0308 	bics.w	r3, r3, r8
 8008506:	d11b      	bne.n	8008540 <_dtoa_r+0xb8>
 8008508:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800850a:	f242 730f 	movw	r3, #9999	; 0x270f
 800850e:	6013      	str	r3, [r2, #0]
 8008510:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008514:	4333      	orrs	r3, r6
 8008516:	f000 8593 	beq.w	8009040 <_dtoa_r+0xbb8>
 800851a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800851c:	b963      	cbnz	r3, 8008538 <_dtoa_r+0xb0>
 800851e:	4b97      	ldr	r3, [pc, #604]	; (800877c <_dtoa_r+0x2f4>)
 8008520:	e027      	b.n	8008572 <_dtoa_r+0xea>
 8008522:	4b97      	ldr	r3, [pc, #604]	; (8008780 <_dtoa_r+0x2f8>)
 8008524:	9300      	str	r3, [sp, #0]
 8008526:	3308      	adds	r3, #8
 8008528:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800852a:	6013      	str	r3, [r2, #0]
 800852c:	9800      	ldr	r0, [sp, #0]
 800852e:	b013      	add	sp, #76	; 0x4c
 8008530:	ecbd 8b04 	vpop	{d8-d9}
 8008534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008538:	4b90      	ldr	r3, [pc, #576]	; (800877c <_dtoa_r+0x2f4>)
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	3303      	adds	r3, #3
 800853e:	e7f3      	b.n	8008528 <_dtoa_r+0xa0>
 8008540:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008544:	2200      	movs	r2, #0
 8008546:	ec51 0b17 	vmov	r0, r1, d7
 800854a:	eeb0 8a47 	vmov.f32	s16, s14
 800854e:	eef0 8a67 	vmov.f32	s17, s15
 8008552:	2300      	movs	r3, #0
 8008554:	f7f8 fac0 	bl	8000ad8 <__aeabi_dcmpeq>
 8008558:	4681      	mov	r9, r0
 800855a:	b160      	cbz	r0, 8008576 <_dtoa_r+0xee>
 800855c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800855e:	2301      	movs	r3, #1
 8008560:	6013      	str	r3, [r2, #0]
 8008562:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008564:	2b00      	cmp	r3, #0
 8008566:	f000 8568 	beq.w	800903a <_dtoa_r+0xbb2>
 800856a:	4b86      	ldr	r3, [pc, #536]	; (8008784 <_dtoa_r+0x2fc>)
 800856c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800856e:	6013      	str	r3, [r2, #0]
 8008570:	3b01      	subs	r3, #1
 8008572:	9300      	str	r3, [sp, #0]
 8008574:	e7da      	b.n	800852c <_dtoa_r+0xa4>
 8008576:	aa10      	add	r2, sp, #64	; 0x40
 8008578:	a911      	add	r1, sp, #68	; 0x44
 800857a:	4620      	mov	r0, r4
 800857c:	eeb0 0a48 	vmov.f32	s0, s16
 8008580:	eef0 0a68 	vmov.f32	s1, s17
 8008584:	f001 fb4e 	bl	8009c24 <__d2b>
 8008588:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800858c:	4682      	mov	sl, r0
 800858e:	2d00      	cmp	r5, #0
 8008590:	d07f      	beq.n	8008692 <_dtoa_r+0x20a>
 8008592:	ee18 3a90 	vmov	r3, s17
 8008596:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800859a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800859e:	ec51 0b18 	vmov	r0, r1, d8
 80085a2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80085a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80085aa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80085ae:	4619      	mov	r1, r3
 80085b0:	2200      	movs	r2, #0
 80085b2:	4b75      	ldr	r3, [pc, #468]	; (8008788 <_dtoa_r+0x300>)
 80085b4:	f7f7 fe70 	bl	8000298 <__aeabi_dsub>
 80085b8:	a367      	add	r3, pc, #412	; (adr r3, 8008758 <_dtoa_r+0x2d0>)
 80085ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085be:	f7f8 f823 	bl	8000608 <__aeabi_dmul>
 80085c2:	a367      	add	r3, pc, #412	; (adr r3, 8008760 <_dtoa_r+0x2d8>)
 80085c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085c8:	f7f7 fe68 	bl	800029c <__adddf3>
 80085cc:	4606      	mov	r6, r0
 80085ce:	4628      	mov	r0, r5
 80085d0:	460f      	mov	r7, r1
 80085d2:	f7f7 ffaf 	bl	8000534 <__aeabi_i2d>
 80085d6:	a364      	add	r3, pc, #400	; (adr r3, 8008768 <_dtoa_r+0x2e0>)
 80085d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085dc:	f7f8 f814 	bl	8000608 <__aeabi_dmul>
 80085e0:	4602      	mov	r2, r0
 80085e2:	460b      	mov	r3, r1
 80085e4:	4630      	mov	r0, r6
 80085e6:	4639      	mov	r1, r7
 80085e8:	f7f7 fe58 	bl	800029c <__adddf3>
 80085ec:	4606      	mov	r6, r0
 80085ee:	460f      	mov	r7, r1
 80085f0:	f7f8 faba 	bl	8000b68 <__aeabi_d2iz>
 80085f4:	2200      	movs	r2, #0
 80085f6:	4683      	mov	fp, r0
 80085f8:	2300      	movs	r3, #0
 80085fa:	4630      	mov	r0, r6
 80085fc:	4639      	mov	r1, r7
 80085fe:	f7f8 fa75 	bl	8000aec <__aeabi_dcmplt>
 8008602:	b148      	cbz	r0, 8008618 <_dtoa_r+0x190>
 8008604:	4658      	mov	r0, fp
 8008606:	f7f7 ff95 	bl	8000534 <__aeabi_i2d>
 800860a:	4632      	mov	r2, r6
 800860c:	463b      	mov	r3, r7
 800860e:	f7f8 fa63 	bl	8000ad8 <__aeabi_dcmpeq>
 8008612:	b908      	cbnz	r0, 8008618 <_dtoa_r+0x190>
 8008614:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008618:	f1bb 0f16 	cmp.w	fp, #22
 800861c:	d857      	bhi.n	80086ce <_dtoa_r+0x246>
 800861e:	4b5b      	ldr	r3, [pc, #364]	; (800878c <_dtoa_r+0x304>)
 8008620:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008628:	ec51 0b18 	vmov	r0, r1, d8
 800862c:	f7f8 fa5e 	bl	8000aec <__aeabi_dcmplt>
 8008630:	2800      	cmp	r0, #0
 8008632:	d04e      	beq.n	80086d2 <_dtoa_r+0x24a>
 8008634:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008638:	2300      	movs	r3, #0
 800863a:	930c      	str	r3, [sp, #48]	; 0x30
 800863c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800863e:	1b5b      	subs	r3, r3, r5
 8008640:	1e5a      	subs	r2, r3, #1
 8008642:	bf45      	ittet	mi
 8008644:	f1c3 0301 	rsbmi	r3, r3, #1
 8008648:	9305      	strmi	r3, [sp, #20]
 800864a:	2300      	movpl	r3, #0
 800864c:	2300      	movmi	r3, #0
 800864e:	9206      	str	r2, [sp, #24]
 8008650:	bf54      	ite	pl
 8008652:	9305      	strpl	r3, [sp, #20]
 8008654:	9306      	strmi	r3, [sp, #24]
 8008656:	f1bb 0f00 	cmp.w	fp, #0
 800865a:	db3c      	blt.n	80086d6 <_dtoa_r+0x24e>
 800865c:	9b06      	ldr	r3, [sp, #24]
 800865e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008662:	445b      	add	r3, fp
 8008664:	9306      	str	r3, [sp, #24]
 8008666:	2300      	movs	r3, #0
 8008668:	9308      	str	r3, [sp, #32]
 800866a:	9b07      	ldr	r3, [sp, #28]
 800866c:	2b09      	cmp	r3, #9
 800866e:	d868      	bhi.n	8008742 <_dtoa_r+0x2ba>
 8008670:	2b05      	cmp	r3, #5
 8008672:	bfc4      	itt	gt
 8008674:	3b04      	subgt	r3, #4
 8008676:	9307      	strgt	r3, [sp, #28]
 8008678:	9b07      	ldr	r3, [sp, #28]
 800867a:	f1a3 0302 	sub.w	r3, r3, #2
 800867e:	bfcc      	ite	gt
 8008680:	2500      	movgt	r5, #0
 8008682:	2501      	movle	r5, #1
 8008684:	2b03      	cmp	r3, #3
 8008686:	f200 8085 	bhi.w	8008794 <_dtoa_r+0x30c>
 800868a:	e8df f003 	tbb	[pc, r3]
 800868e:	3b2e      	.short	0x3b2e
 8008690:	5839      	.short	0x5839
 8008692:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008696:	441d      	add	r5, r3
 8008698:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800869c:	2b20      	cmp	r3, #32
 800869e:	bfc1      	itttt	gt
 80086a0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80086a4:	fa08 f803 	lslgt.w	r8, r8, r3
 80086a8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80086ac:	fa26 f303 	lsrgt.w	r3, r6, r3
 80086b0:	bfd6      	itet	le
 80086b2:	f1c3 0320 	rsble	r3, r3, #32
 80086b6:	ea48 0003 	orrgt.w	r0, r8, r3
 80086ba:	fa06 f003 	lslle.w	r0, r6, r3
 80086be:	f7f7 ff29 	bl	8000514 <__aeabi_ui2d>
 80086c2:	2201      	movs	r2, #1
 80086c4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80086c8:	3d01      	subs	r5, #1
 80086ca:	920e      	str	r2, [sp, #56]	; 0x38
 80086cc:	e76f      	b.n	80085ae <_dtoa_r+0x126>
 80086ce:	2301      	movs	r3, #1
 80086d0:	e7b3      	b.n	800863a <_dtoa_r+0x1b2>
 80086d2:	900c      	str	r0, [sp, #48]	; 0x30
 80086d4:	e7b2      	b.n	800863c <_dtoa_r+0x1b4>
 80086d6:	9b05      	ldr	r3, [sp, #20]
 80086d8:	eba3 030b 	sub.w	r3, r3, fp
 80086dc:	9305      	str	r3, [sp, #20]
 80086de:	f1cb 0300 	rsb	r3, fp, #0
 80086e2:	9308      	str	r3, [sp, #32]
 80086e4:	2300      	movs	r3, #0
 80086e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80086e8:	e7bf      	b.n	800866a <_dtoa_r+0x1e2>
 80086ea:	2300      	movs	r3, #0
 80086ec:	9309      	str	r3, [sp, #36]	; 0x24
 80086ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	dc52      	bgt.n	800879a <_dtoa_r+0x312>
 80086f4:	2301      	movs	r3, #1
 80086f6:	9301      	str	r3, [sp, #4]
 80086f8:	9304      	str	r3, [sp, #16]
 80086fa:	461a      	mov	r2, r3
 80086fc:	920a      	str	r2, [sp, #40]	; 0x28
 80086fe:	e00b      	b.n	8008718 <_dtoa_r+0x290>
 8008700:	2301      	movs	r3, #1
 8008702:	e7f3      	b.n	80086ec <_dtoa_r+0x264>
 8008704:	2300      	movs	r3, #0
 8008706:	9309      	str	r3, [sp, #36]	; 0x24
 8008708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800870a:	445b      	add	r3, fp
 800870c:	9301      	str	r3, [sp, #4]
 800870e:	3301      	adds	r3, #1
 8008710:	2b01      	cmp	r3, #1
 8008712:	9304      	str	r3, [sp, #16]
 8008714:	bfb8      	it	lt
 8008716:	2301      	movlt	r3, #1
 8008718:	69e0      	ldr	r0, [r4, #28]
 800871a:	2100      	movs	r1, #0
 800871c:	2204      	movs	r2, #4
 800871e:	f102 0614 	add.w	r6, r2, #20
 8008722:	429e      	cmp	r6, r3
 8008724:	d93d      	bls.n	80087a2 <_dtoa_r+0x31a>
 8008726:	6041      	str	r1, [r0, #4]
 8008728:	4620      	mov	r0, r4
 800872a:	f000 ff59 	bl	80095e0 <_Balloc>
 800872e:	9000      	str	r0, [sp, #0]
 8008730:	2800      	cmp	r0, #0
 8008732:	d139      	bne.n	80087a8 <_dtoa_r+0x320>
 8008734:	4b16      	ldr	r3, [pc, #88]	; (8008790 <_dtoa_r+0x308>)
 8008736:	4602      	mov	r2, r0
 8008738:	f240 11af 	movw	r1, #431	; 0x1af
 800873c:	e6bd      	b.n	80084ba <_dtoa_r+0x32>
 800873e:	2301      	movs	r3, #1
 8008740:	e7e1      	b.n	8008706 <_dtoa_r+0x27e>
 8008742:	2501      	movs	r5, #1
 8008744:	2300      	movs	r3, #0
 8008746:	9307      	str	r3, [sp, #28]
 8008748:	9509      	str	r5, [sp, #36]	; 0x24
 800874a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800874e:	9301      	str	r3, [sp, #4]
 8008750:	9304      	str	r3, [sp, #16]
 8008752:	2200      	movs	r2, #0
 8008754:	2312      	movs	r3, #18
 8008756:	e7d1      	b.n	80086fc <_dtoa_r+0x274>
 8008758:	636f4361 	.word	0x636f4361
 800875c:	3fd287a7 	.word	0x3fd287a7
 8008760:	8b60c8b3 	.word	0x8b60c8b3
 8008764:	3fc68a28 	.word	0x3fc68a28
 8008768:	509f79fb 	.word	0x509f79fb
 800876c:	3fd34413 	.word	0x3fd34413
 8008770:	0800ae4d 	.word	0x0800ae4d
 8008774:	0800ae64 	.word	0x0800ae64
 8008778:	7ff00000 	.word	0x7ff00000
 800877c:	0800ae49 	.word	0x0800ae49
 8008780:	0800ae40 	.word	0x0800ae40
 8008784:	0800ae1d 	.word	0x0800ae1d
 8008788:	3ff80000 	.word	0x3ff80000
 800878c:	0800af60 	.word	0x0800af60
 8008790:	0800aebc 	.word	0x0800aebc
 8008794:	2301      	movs	r3, #1
 8008796:	9309      	str	r3, [sp, #36]	; 0x24
 8008798:	e7d7      	b.n	800874a <_dtoa_r+0x2c2>
 800879a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800879c:	9301      	str	r3, [sp, #4]
 800879e:	9304      	str	r3, [sp, #16]
 80087a0:	e7ba      	b.n	8008718 <_dtoa_r+0x290>
 80087a2:	3101      	adds	r1, #1
 80087a4:	0052      	lsls	r2, r2, #1
 80087a6:	e7ba      	b.n	800871e <_dtoa_r+0x296>
 80087a8:	69e3      	ldr	r3, [r4, #28]
 80087aa:	9a00      	ldr	r2, [sp, #0]
 80087ac:	601a      	str	r2, [r3, #0]
 80087ae:	9b04      	ldr	r3, [sp, #16]
 80087b0:	2b0e      	cmp	r3, #14
 80087b2:	f200 80a8 	bhi.w	8008906 <_dtoa_r+0x47e>
 80087b6:	2d00      	cmp	r5, #0
 80087b8:	f000 80a5 	beq.w	8008906 <_dtoa_r+0x47e>
 80087bc:	f1bb 0f00 	cmp.w	fp, #0
 80087c0:	dd38      	ble.n	8008834 <_dtoa_r+0x3ac>
 80087c2:	4bc0      	ldr	r3, [pc, #768]	; (8008ac4 <_dtoa_r+0x63c>)
 80087c4:	f00b 020f 	and.w	r2, fp, #15
 80087c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087cc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80087d0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80087d4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80087d8:	d019      	beq.n	800880e <_dtoa_r+0x386>
 80087da:	4bbb      	ldr	r3, [pc, #748]	; (8008ac8 <_dtoa_r+0x640>)
 80087dc:	ec51 0b18 	vmov	r0, r1, d8
 80087e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80087e4:	f7f8 f83a 	bl	800085c <__aeabi_ddiv>
 80087e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087ec:	f008 080f 	and.w	r8, r8, #15
 80087f0:	2503      	movs	r5, #3
 80087f2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008ac8 <_dtoa_r+0x640>
 80087f6:	f1b8 0f00 	cmp.w	r8, #0
 80087fa:	d10a      	bne.n	8008812 <_dtoa_r+0x38a>
 80087fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008800:	4632      	mov	r2, r6
 8008802:	463b      	mov	r3, r7
 8008804:	f7f8 f82a 	bl	800085c <__aeabi_ddiv>
 8008808:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800880c:	e02b      	b.n	8008866 <_dtoa_r+0x3de>
 800880e:	2502      	movs	r5, #2
 8008810:	e7ef      	b.n	80087f2 <_dtoa_r+0x36a>
 8008812:	f018 0f01 	tst.w	r8, #1
 8008816:	d008      	beq.n	800882a <_dtoa_r+0x3a2>
 8008818:	4630      	mov	r0, r6
 800881a:	4639      	mov	r1, r7
 800881c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008820:	f7f7 fef2 	bl	8000608 <__aeabi_dmul>
 8008824:	3501      	adds	r5, #1
 8008826:	4606      	mov	r6, r0
 8008828:	460f      	mov	r7, r1
 800882a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800882e:	f109 0908 	add.w	r9, r9, #8
 8008832:	e7e0      	b.n	80087f6 <_dtoa_r+0x36e>
 8008834:	f000 809f 	beq.w	8008976 <_dtoa_r+0x4ee>
 8008838:	f1cb 0600 	rsb	r6, fp, #0
 800883c:	4ba1      	ldr	r3, [pc, #644]	; (8008ac4 <_dtoa_r+0x63c>)
 800883e:	4fa2      	ldr	r7, [pc, #648]	; (8008ac8 <_dtoa_r+0x640>)
 8008840:	f006 020f 	and.w	r2, r6, #15
 8008844:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800884c:	ec51 0b18 	vmov	r0, r1, d8
 8008850:	f7f7 feda 	bl	8000608 <__aeabi_dmul>
 8008854:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008858:	1136      	asrs	r6, r6, #4
 800885a:	2300      	movs	r3, #0
 800885c:	2502      	movs	r5, #2
 800885e:	2e00      	cmp	r6, #0
 8008860:	d17e      	bne.n	8008960 <_dtoa_r+0x4d8>
 8008862:	2b00      	cmp	r3, #0
 8008864:	d1d0      	bne.n	8008808 <_dtoa_r+0x380>
 8008866:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008868:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800886c:	2b00      	cmp	r3, #0
 800886e:	f000 8084 	beq.w	800897a <_dtoa_r+0x4f2>
 8008872:	4b96      	ldr	r3, [pc, #600]	; (8008acc <_dtoa_r+0x644>)
 8008874:	2200      	movs	r2, #0
 8008876:	4640      	mov	r0, r8
 8008878:	4649      	mov	r1, r9
 800887a:	f7f8 f937 	bl	8000aec <__aeabi_dcmplt>
 800887e:	2800      	cmp	r0, #0
 8008880:	d07b      	beq.n	800897a <_dtoa_r+0x4f2>
 8008882:	9b04      	ldr	r3, [sp, #16]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d078      	beq.n	800897a <_dtoa_r+0x4f2>
 8008888:	9b01      	ldr	r3, [sp, #4]
 800888a:	2b00      	cmp	r3, #0
 800888c:	dd39      	ble.n	8008902 <_dtoa_r+0x47a>
 800888e:	4b90      	ldr	r3, [pc, #576]	; (8008ad0 <_dtoa_r+0x648>)
 8008890:	2200      	movs	r2, #0
 8008892:	4640      	mov	r0, r8
 8008894:	4649      	mov	r1, r9
 8008896:	f7f7 feb7 	bl	8000608 <__aeabi_dmul>
 800889a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800889e:	9e01      	ldr	r6, [sp, #4]
 80088a0:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 80088a4:	3501      	adds	r5, #1
 80088a6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80088aa:	4628      	mov	r0, r5
 80088ac:	f7f7 fe42 	bl	8000534 <__aeabi_i2d>
 80088b0:	4642      	mov	r2, r8
 80088b2:	464b      	mov	r3, r9
 80088b4:	f7f7 fea8 	bl	8000608 <__aeabi_dmul>
 80088b8:	4b86      	ldr	r3, [pc, #536]	; (8008ad4 <_dtoa_r+0x64c>)
 80088ba:	2200      	movs	r2, #0
 80088bc:	f7f7 fcee 	bl	800029c <__adddf3>
 80088c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80088c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088c8:	9303      	str	r3, [sp, #12]
 80088ca:	2e00      	cmp	r6, #0
 80088cc:	d158      	bne.n	8008980 <_dtoa_r+0x4f8>
 80088ce:	4b82      	ldr	r3, [pc, #520]	; (8008ad8 <_dtoa_r+0x650>)
 80088d0:	2200      	movs	r2, #0
 80088d2:	4640      	mov	r0, r8
 80088d4:	4649      	mov	r1, r9
 80088d6:	f7f7 fcdf 	bl	8000298 <__aeabi_dsub>
 80088da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088de:	4680      	mov	r8, r0
 80088e0:	4689      	mov	r9, r1
 80088e2:	f7f8 f921 	bl	8000b28 <__aeabi_dcmpgt>
 80088e6:	2800      	cmp	r0, #0
 80088e8:	f040 8296 	bne.w	8008e18 <_dtoa_r+0x990>
 80088ec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80088f0:	4640      	mov	r0, r8
 80088f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80088f6:	4649      	mov	r1, r9
 80088f8:	f7f8 f8f8 	bl	8000aec <__aeabi_dcmplt>
 80088fc:	2800      	cmp	r0, #0
 80088fe:	f040 8289 	bne.w	8008e14 <_dtoa_r+0x98c>
 8008902:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008906:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008908:	2b00      	cmp	r3, #0
 800890a:	f2c0 814e 	blt.w	8008baa <_dtoa_r+0x722>
 800890e:	f1bb 0f0e 	cmp.w	fp, #14
 8008912:	f300 814a 	bgt.w	8008baa <_dtoa_r+0x722>
 8008916:	4b6b      	ldr	r3, [pc, #428]	; (8008ac4 <_dtoa_r+0x63c>)
 8008918:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800891c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008922:	2b00      	cmp	r3, #0
 8008924:	f280 80dc 	bge.w	8008ae0 <_dtoa_r+0x658>
 8008928:	9b04      	ldr	r3, [sp, #16]
 800892a:	2b00      	cmp	r3, #0
 800892c:	f300 80d8 	bgt.w	8008ae0 <_dtoa_r+0x658>
 8008930:	f040 826f 	bne.w	8008e12 <_dtoa_r+0x98a>
 8008934:	4b68      	ldr	r3, [pc, #416]	; (8008ad8 <_dtoa_r+0x650>)
 8008936:	2200      	movs	r2, #0
 8008938:	4640      	mov	r0, r8
 800893a:	4649      	mov	r1, r9
 800893c:	f7f7 fe64 	bl	8000608 <__aeabi_dmul>
 8008940:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008944:	f7f8 f8e6 	bl	8000b14 <__aeabi_dcmpge>
 8008948:	9e04      	ldr	r6, [sp, #16]
 800894a:	4637      	mov	r7, r6
 800894c:	2800      	cmp	r0, #0
 800894e:	f040 8245 	bne.w	8008ddc <_dtoa_r+0x954>
 8008952:	9d00      	ldr	r5, [sp, #0]
 8008954:	2331      	movs	r3, #49	; 0x31
 8008956:	f805 3b01 	strb.w	r3, [r5], #1
 800895a:	f10b 0b01 	add.w	fp, fp, #1
 800895e:	e241      	b.n	8008de4 <_dtoa_r+0x95c>
 8008960:	07f2      	lsls	r2, r6, #31
 8008962:	d505      	bpl.n	8008970 <_dtoa_r+0x4e8>
 8008964:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008968:	f7f7 fe4e 	bl	8000608 <__aeabi_dmul>
 800896c:	3501      	adds	r5, #1
 800896e:	2301      	movs	r3, #1
 8008970:	1076      	asrs	r6, r6, #1
 8008972:	3708      	adds	r7, #8
 8008974:	e773      	b.n	800885e <_dtoa_r+0x3d6>
 8008976:	2502      	movs	r5, #2
 8008978:	e775      	b.n	8008866 <_dtoa_r+0x3de>
 800897a:	9e04      	ldr	r6, [sp, #16]
 800897c:	465f      	mov	r7, fp
 800897e:	e792      	b.n	80088a6 <_dtoa_r+0x41e>
 8008980:	9900      	ldr	r1, [sp, #0]
 8008982:	4b50      	ldr	r3, [pc, #320]	; (8008ac4 <_dtoa_r+0x63c>)
 8008984:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008988:	4431      	add	r1, r6
 800898a:	9102      	str	r1, [sp, #8]
 800898c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800898e:	eeb0 9a47 	vmov.f32	s18, s14
 8008992:	eef0 9a67 	vmov.f32	s19, s15
 8008996:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800899a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800899e:	2900      	cmp	r1, #0
 80089a0:	d044      	beq.n	8008a2c <_dtoa_r+0x5a4>
 80089a2:	494e      	ldr	r1, [pc, #312]	; (8008adc <_dtoa_r+0x654>)
 80089a4:	2000      	movs	r0, #0
 80089a6:	f7f7 ff59 	bl	800085c <__aeabi_ddiv>
 80089aa:	ec53 2b19 	vmov	r2, r3, d9
 80089ae:	f7f7 fc73 	bl	8000298 <__aeabi_dsub>
 80089b2:	9d00      	ldr	r5, [sp, #0]
 80089b4:	ec41 0b19 	vmov	d9, r0, r1
 80089b8:	4649      	mov	r1, r9
 80089ba:	4640      	mov	r0, r8
 80089bc:	f7f8 f8d4 	bl	8000b68 <__aeabi_d2iz>
 80089c0:	4606      	mov	r6, r0
 80089c2:	f7f7 fdb7 	bl	8000534 <__aeabi_i2d>
 80089c6:	4602      	mov	r2, r0
 80089c8:	460b      	mov	r3, r1
 80089ca:	4640      	mov	r0, r8
 80089cc:	4649      	mov	r1, r9
 80089ce:	f7f7 fc63 	bl	8000298 <__aeabi_dsub>
 80089d2:	3630      	adds	r6, #48	; 0x30
 80089d4:	f805 6b01 	strb.w	r6, [r5], #1
 80089d8:	ec53 2b19 	vmov	r2, r3, d9
 80089dc:	4680      	mov	r8, r0
 80089de:	4689      	mov	r9, r1
 80089e0:	f7f8 f884 	bl	8000aec <__aeabi_dcmplt>
 80089e4:	2800      	cmp	r0, #0
 80089e6:	d164      	bne.n	8008ab2 <_dtoa_r+0x62a>
 80089e8:	4642      	mov	r2, r8
 80089ea:	464b      	mov	r3, r9
 80089ec:	4937      	ldr	r1, [pc, #220]	; (8008acc <_dtoa_r+0x644>)
 80089ee:	2000      	movs	r0, #0
 80089f0:	f7f7 fc52 	bl	8000298 <__aeabi_dsub>
 80089f4:	ec53 2b19 	vmov	r2, r3, d9
 80089f8:	f7f8 f878 	bl	8000aec <__aeabi_dcmplt>
 80089fc:	2800      	cmp	r0, #0
 80089fe:	f040 80b6 	bne.w	8008b6e <_dtoa_r+0x6e6>
 8008a02:	9b02      	ldr	r3, [sp, #8]
 8008a04:	429d      	cmp	r5, r3
 8008a06:	f43f af7c 	beq.w	8008902 <_dtoa_r+0x47a>
 8008a0a:	4b31      	ldr	r3, [pc, #196]	; (8008ad0 <_dtoa_r+0x648>)
 8008a0c:	ec51 0b19 	vmov	r0, r1, d9
 8008a10:	2200      	movs	r2, #0
 8008a12:	f7f7 fdf9 	bl	8000608 <__aeabi_dmul>
 8008a16:	4b2e      	ldr	r3, [pc, #184]	; (8008ad0 <_dtoa_r+0x648>)
 8008a18:	ec41 0b19 	vmov	d9, r0, r1
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	4640      	mov	r0, r8
 8008a20:	4649      	mov	r1, r9
 8008a22:	f7f7 fdf1 	bl	8000608 <__aeabi_dmul>
 8008a26:	4680      	mov	r8, r0
 8008a28:	4689      	mov	r9, r1
 8008a2a:	e7c5      	b.n	80089b8 <_dtoa_r+0x530>
 8008a2c:	ec51 0b17 	vmov	r0, r1, d7
 8008a30:	f7f7 fdea 	bl	8000608 <__aeabi_dmul>
 8008a34:	9b02      	ldr	r3, [sp, #8]
 8008a36:	9d00      	ldr	r5, [sp, #0]
 8008a38:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a3a:	ec41 0b19 	vmov	d9, r0, r1
 8008a3e:	4649      	mov	r1, r9
 8008a40:	4640      	mov	r0, r8
 8008a42:	f7f8 f891 	bl	8000b68 <__aeabi_d2iz>
 8008a46:	4606      	mov	r6, r0
 8008a48:	f7f7 fd74 	bl	8000534 <__aeabi_i2d>
 8008a4c:	3630      	adds	r6, #48	; 0x30
 8008a4e:	4602      	mov	r2, r0
 8008a50:	460b      	mov	r3, r1
 8008a52:	4640      	mov	r0, r8
 8008a54:	4649      	mov	r1, r9
 8008a56:	f7f7 fc1f 	bl	8000298 <__aeabi_dsub>
 8008a5a:	f805 6b01 	strb.w	r6, [r5], #1
 8008a5e:	9b02      	ldr	r3, [sp, #8]
 8008a60:	429d      	cmp	r5, r3
 8008a62:	4680      	mov	r8, r0
 8008a64:	4689      	mov	r9, r1
 8008a66:	f04f 0200 	mov.w	r2, #0
 8008a6a:	d124      	bne.n	8008ab6 <_dtoa_r+0x62e>
 8008a6c:	4b1b      	ldr	r3, [pc, #108]	; (8008adc <_dtoa_r+0x654>)
 8008a6e:	ec51 0b19 	vmov	r0, r1, d9
 8008a72:	f7f7 fc13 	bl	800029c <__adddf3>
 8008a76:	4602      	mov	r2, r0
 8008a78:	460b      	mov	r3, r1
 8008a7a:	4640      	mov	r0, r8
 8008a7c:	4649      	mov	r1, r9
 8008a7e:	f7f8 f853 	bl	8000b28 <__aeabi_dcmpgt>
 8008a82:	2800      	cmp	r0, #0
 8008a84:	d173      	bne.n	8008b6e <_dtoa_r+0x6e6>
 8008a86:	ec53 2b19 	vmov	r2, r3, d9
 8008a8a:	4914      	ldr	r1, [pc, #80]	; (8008adc <_dtoa_r+0x654>)
 8008a8c:	2000      	movs	r0, #0
 8008a8e:	f7f7 fc03 	bl	8000298 <__aeabi_dsub>
 8008a92:	4602      	mov	r2, r0
 8008a94:	460b      	mov	r3, r1
 8008a96:	4640      	mov	r0, r8
 8008a98:	4649      	mov	r1, r9
 8008a9a:	f7f8 f827 	bl	8000aec <__aeabi_dcmplt>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	f43f af2f 	beq.w	8008902 <_dtoa_r+0x47a>
 8008aa4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008aa6:	1e6b      	subs	r3, r5, #1
 8008aa8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008aaa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008aae:	2b30      	cmp	r3, #48	; 0x30
 8008ab0:	d0f8      	beq.n	8008aa4 <_dtoa_r+0x61c>
 8008ab2:	46bb      	mov	fp, r7
 8008ab4:	e04a      	b.n	8008b4c <_dtoa_r+0x6c4>
 8008ab6:	4b06      	ldr	r3, [pc, #24]	; (8008ad0 <_dtoa_r+0x648>)
 8008ab8:	f7f7 fda6 	bl	8000608 <__aeabi_dmul>
 8008abc:	4680      	mov	r8, r0
 8008abe:	4689      	mov	r9, r1
 8008ac0:	e7bd      	b.n	8008a3e <_dtoa_r+0x5b6>
 8008ac2:	bf00      	nop
 8008ac4:	0800af60 	.word	0x0800af60
 8008ac8:	0800af38 	.word	0x0800af38
 8008acc:	3ff00000 	.word	0x3ff00000
 8008ad0:	40240000 	.word	0x40240000
 8008ad4:	401c0000 	.word	0x401c0000
 8008ad8:	40140000 	.word	0x40140000
 8008adc:	3fe00000 	.word	0x3fe00000
 8008ae0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008ae4:	9d00      	ldr	r5, [sp, #0]
 8008ae6:	4642      	mov	r2, r8
 8008ae8:	464b      	mov	r3, r9
 8008aea:	4630      	mov	r0, r6
 8008aec:	4639      	mov	r1, r7
 8008aee:	f7f7 feb5 	bl	800085c <__aeabi_ddiv>
 8008af2:	f7f8 f839 	bl	8000b68 <__aeabi_d2iz>
 8008af6:	9001      	str	r0, [sp, #4]
 8008af8:	f7f7 fd1c 	bl	8000534 <__aeabi_i2d>
 8008afc:	4642      	mov	r2, r8
 8008afe:	464b      	mov	r3, r9
 8008b00:	f7f7 fd82 	bl	8000608 <__aeabi_dmul>
 8008b04:	4602      	mov	r2, r0
 8008b06:	460b      	mov	r3, r1
 8008b08:	4630      	mov	r0, r6
 8008b0a:	4639      	mov	r1, r7
 8008b0c:	f7f7 fbc4 	bl	8000298 <__aeabi_dsub>
 8008b10:	9e01      	ldr	r6, [sp, #4]
 8008b12:	9f04      	ldr	r7, [sp, #16]
 8008b14:	3630      	adds	r6, #48	; 0x30
 8008b16:	f805 6b01 	strb.w	r6, [r5], #1
 8008b1a:	9e00      	ldr	r6, [sp, #0]
 8008b1c:	1bae      	subs	r6, r5, r6
 8008b1e:	42b7      	cmp	r7, r6
 8008b20:	4602      	mov	r2, r0
 8008b22:	460b      	mov	r3, r1
 8008b24:	d134      	bne.n	8008b90 <_dtoa_r+0x708>
 8008b26:	f7f7 fbb9 	bl	800029c <__adddf3>
 8008b2a:	4642      	mov	r2, r8
 8008b2c:	464b      	mov	r3, r9
 8008b2e:	4606      	mov	r6, r0
 8008b30:	460f      	mov	r7, r1
 8008b32:	f7f7 fff9 	bl	8000b28 <__aeabi_dcmpgt>
 8008b36:	b9c8      	cbnz	r0, 8008b6c <_dtoa_r+0x6e4>
 8008b38:	4642      	mov	r2, r8
 8008b3a:	464b      	mov	r3, r9
 8008b3c:	4630      	mov	r0, r6
 8008b3e:	4639      	mov	r1, r7
 8008b40:	f7f7 ffca 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b44:	b110      	cbz	r0, 8008b4c <_dtoa_r+0x6c4>
 8008b46:	9b01      	ldr	r3, [sp, #4]
 8008b48:	07db      	lsls	r3, r3, #31
 8008b4a:	d40f      	bmi.n	8008b6c <_dtoa_r+0x6e4>
 8008b4c:	4651      	mov	r1, sl
 8008b4e:	4620      	mov	r0, r4
 8008b50:	f000 fd86 	bl	8009660 <_Bfree>
 8008b54:	2300      	movs	r3, #0
 8008b56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b58:	702b      	strb	r3, [r5, #0]
 8008b5a:	f10b 0301 	add.w	r3, fp, #1
 8008b5e:	6013      	str	r3, [r2, #0]
 8008b60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	f43f ace2 	beq.w	800852c <_dtoa_r+0xa4>
 8008b68:	601d      	str	r5, [r3, #0]
 8008b6a:	e4df      	b.n	800852c <_dtoa_r+0xa4>
 8008b6c:	465f      	mov	r7, fp
 8008b6e:	462b      	mov	r3, r5
 8008b70:	461d      	mov	r5, r3
 8008b72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b76:	2a39      	cmp	r2, #57	; 0x39
 8008b78:	d106      	bne.n	8008b88 <_dtoa_r+0x700>
 8008b7a:	9a00      	ldr	r2, [sp, #0]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d1f7      	bne.n	8008b70 <_dtoa_r+0x6e8>
 8008b80:	9900      	ldr	r1, [sp, #0]
 8008b82:	2230      	movs	r2, #48	; 0x30
 8008b84:	3701      	adds	r7, #1
 8008b86:	700a      	strb	r2, [r1, #0]
 8008b88:	781a      	ldrb	r2, [r3, #0]
 8008b8a:	3201      	adds	r2, #1
 8008b8c:	701a      	strb	r2, [r3, #0]
 8008b8e:	e790      	b.n	8008ab2 <_dtoa_r+0x62a>
 8008b90:	4ba3      	ldr	r3, [pc, #652]	; (8008e20 <_dtoa_r+0x998>)
 8008b92:	2200      	movs	r2, #0
 8008b94:	f7f7 fd38 	bl	8000608 <__aeabi_dmul>
 8008b98:	2200      	movs	r2, #0
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	4606      	mov	r6, r0
 8008b9e:	460f      	mov	r7, r1
 8008ba0:	f7f7 ff9a 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ba4:	2800      	cmp	r0, #0
 8008ba6:	d09e      	beq.n	8008ae6 <_dtoa_r+0x65e>
 8008ba8:	e7d0      	b.n	8008b4c <_dtoa_r+0x6c4>
 8008baa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bac:	2a00      	cmp	r2, #0
 8008bae:	f000 80ca 	beq.w	8008d46 <_dtoa_r+0x8be>
 8008bb2:	9a07      	ldr	r2, [sp, #28]
 8008bb4:	2a01      	cmp	r2, #1
 8008bb6:	f300 80ad 	bgt.w	8008d14 <_dtoa_r+0x88c>
 8008bba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008bbc:	2a00      	cmp	r2, #0
 8008bbe:	f000 80a5 	beq.w	8008d0c <_dtoa_r+0x884>
 8008bc2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008bc6:	9e08      	ldr	r6, [sp, #32]
 8008bc8:	9d05      	ldr	r5, [sp, #20]
 8008bca:	9a05      	ldr	r2, [sp, #20]
 8008bcc:	441a      	add	r2, r3
 8008bce:	9205      	str	r2, [sp, #20]
 8008bd0:	9a06      	ldr	r2, [sp, #24]
 8008bd2:	2101      	movs	r1, #1
 8008bd4:	441a      	add	r2, r3
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	9206      	str	r2, [sp, #24]
 8008bda:	f000 fdf7 	bl	80097cc <__i2b>
 8008bde:	4607      	mov	r7, r0
 8008be0:	b165      	cbz	r5, 8008bfc <_dtoa_r+0x774>
 8008be2:	9b06      	ldr	r3, [sp, #24]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	dd09      	ble.n	8008bfc <_dtoa_r+0x774>
 8008be8:	42ab      	cmp	r3, r5
 8008bea:	9a05      	ldr	r2, [sp, #20]
 8008bec:	bfa8      	it	ge
 8008bee:	462b      	movge	r3, r5
 8008bf0:	1ad2      	subs	r2, r2, r3
 8008bf2:	9205      	str	r2, [sp, #20]
 8008bf4:	9a06      	ldr	r2, [sp, #24]
 8008bf6:	1aed      	subs	r5, r5, r3
 8008bf8:	1ad3      	subs	r3, r2, r3
 8008bfa:	9306      	str	r3, [sp, #24]
 8008bfc:	9b08      	ldr	r3, [sp, #32]
 8008bfe:	b1f3      	cbz	r3, 8008c3e <_dtoa_r+0x7b6>
 8008c00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	f000 80a3 	beq.w	8008d4e <_dtoa_r+0x8c6>
 8008c08:	2e00      	cmp	r6, #0
 8008c0a:	dd10      	ble.n	8008c2e <_dtoa_r+0x7a6>
 8008c0c:	4639      	mov	r1, r7
 8008c0e:	4632      	mov	r2, r6
 8008c10:	4620      	mov	r0, r4
 8008c12:	f000 fe9b 	bl	800994c <__pow5mult>
 8008c16:	4652      	mov	r2, sl
 8008c18:	4601      	mov	r1, r0
 8008c1a:	4607      	mov	r7, r0
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	f000 fdeb 	bl	80097f8 <__multiply>
 8008c22:	4651      	mov	r1, sl
 8008c24:	4680      	mov	r8, r0
 8008c26:	4620      	mov	r0, r4
 8008c28:	f000 fd1a 	bl	8009660 <_Bfree>
 8008c2c:	46c2      	mov	sl, r8
 8008c2e:	9b08      	ldr	r3, [sp, #32]
 8008c30:	1b9a      	subs	r2, r3, r6
 8008c32:	d004      	beq.n	8008c3e <_dtoa_r+0x7b6>
 8008c34:	4651      	mov	r1, sl
 8008c36:	4620      	mov	r0, r4
 8008c38:	f000 fe88 	bl	800994c <__pow5mult>
 8008c3c:	4682      	mov	sl, r0
 8008c3e:	2101      	movs	r1, #1
 8008c40:	4620      	mov	r0, r4
 8008c42:	f000 fdc3 	bl	80097cc <__i2b>
 8008c46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	4606      	mov	r6, r0
 8008c4c:	f340 8081 	ble.w	8008d52 <_dtoa_r+0x8ca>
 8008c50:	461a      	mov	r2, r3
 8008c52:	4601      	mov	r1, r0
 8008c54:	4620      	mov	r0, r4
 8008c56:	f000 fe79 	bl	800994c <__pow5mult>
 8008c5a:	9b07      	ldr	r3, [sp, #28]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	4606      	mov	r6, r0
 8008c60:	dd7a      	ble.n	8008d58 <_dtoa_r+0x8d0>
 8008c62:	f04f 0800 	mov.w	r8, #0
 8008c66:	6933      	ldr	r3, [r6, #16]
 8008c68:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008c6c:	6918      	ldr	r0, [r3, #16]
 8008c6e:	f000 fd5f 	bl	8009730 <__hi0bits>
 8008c72:	f1c0 0020 	rsb	r0, r0, #32
 8008c76:	9b06      	ldr	r3, [sp, #24]
 8008c78:	4418      	add	r0, r3
 8008c7a:	f010 001f 	ands.w	r0, r0, #31
 8008c7e:	f000 8094 	beq.w	8008daa <_dtoa_r+0x922>
 8008c82:	f1c0 0320 	rsb	r3, r0, #32
 8008c86:	2b04      	cmp	r3, #4
 8008c88:	f340 8085 	ble.w	8008d96 <_dtoa_r+0x90e>
 8008c8c:	9b05      	ldr	r3, [sp, #20]
 8008c8e:	f1c0 001c 	rsb	r0, r0, #28
 8008c92:	4403      	add	r3, r0
 8008c94:	9305      	str	r3, [sp, #20]
 8008c96:	9b06      	ldr	r3, [sp, #24]
 8008c98:	4403      	add	r3, r0
 8008c9a:	4405      	add	r5, r0
 8008c9c:	9306      	str	r3, [sp, #24]
 8008c9e:	9b05      	ldr	r3, [sp, #20]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	dd05      	ble.n	8008cb0 <_dtoa_r+0x828>
 8008ca4:	4651      	mov	r1, sl
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	4620      	mov	r0, r4
 8008caa:	f000 fea9 	bl	8009a00 <__lshift>
 8008cae:	4682      	mov	sl, r0
 8008cb0:	9b06      	ldr	r3, [sp, #24]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	dd05      	ble.n	8008cc2 <_dtoa_r+0x83a>
 8008cb6:	4631      	mov	r1, r6
 8008cb8:	461a      	mov	r2, r3
 8008cba:	4620      	mov	r0, r4
 8008cbc:	f000 fea0 	bl	8009a00 <__lshift>
 8008cc0:	4606      	mov	r6, r0
 8008cc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d072      	beq.n	8008dae <_dtoa_r+0x926>
 8008cc8:	4631      	mov	r1, r6
 8008cca:	4650      	mov	r0, sl
 8008ccc:	f000 ff04 	bl	8009ad8 <__mcmp>
 8008cd0:	2800      	cmp	r0, #0
 8008cd2:	da6c      	bge.n	8008dae <_dtoa_r+0x926>
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	4651      	mov	r1, sl
 8008cd8:	220a      	movs	r2, #10
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f000 fce2 	bl	80096a4 <__multadd>
 8008ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ce2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008ce6:	4682      	mov	sl, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	f000 81b0 	beq.w	800904e <_dtoa_r+0xbc6>
 8008cee:	2300      	movs	r3, #0
 8008cf0:	4639      	mov	r1, r7
 8008cf2:	220a      	movs	r2, #10
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f000 fcd5 	bl	80096a4 <__multadd>
 8008cfa:	9b01      	ldr	r3, [sp, #4]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	4607      	mov	r7, r0
 8008d00:	f300 8096 	bgt.w	8008e30 <_dtoa_r+0x9a8>
 8008d04:	9b07      	ldr	r3, [sp, #28]
 8008d06:	2b02      	cmp	r3, #2
 8008d08:	dc59      	bgt.n	8008dbe <_dtoa_r+0x936>
 8008d0a:	e091      	b.n	8008e30 <_dtoa_r+0x9a8>
 8008d0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008d12:	e758      	b.n	8008bc6 <_dtoa_r+0x73e>
 8008d14:	9b04      	ldr	r3, [sp, #16]
 8008d16:	1e5e      	subs	r6, r3, #1
 8008d18:	9b08      	ldr	r3, [sp, #32]
 8008d1a:	42b3      	cmp	r3, r6
 8008d1c:	bfbf      	itttt	lt
 8008d1e:	9b08      	ldrlt	r3, [sp, #32]
 8008d20:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008d22:	9608      	strlt	r6, [sp, #32]
 8008d24:	1af3      	sublt	r3, r6, r3
 8008d26:	bfb4      	ite	lt
 8008d28:	18d2      	addlt	r2, r2, r3
 8008d2a:	1b9e      	subge	r6, r3, r6
 8008d2c:	9b04      	ldr	r3, [sp, #16]
 8008d2e:	bfbc      	itt	lt
 8008d30:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008d32:	2600      	movlt	r6, #0
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	bfb7      	itett	lt
 8008d38:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008d3c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008d40:	1a9d      	sublt	r5, r3, r2
 8008d42:	2300      	movlt	r3, #0
 8008d44:	e741      	b.n	8008bca <_dtoa_r+0x742>
 8008d46:	9e08      	ldr	r6, [sp, #32]
 8008d48:	9d05      	ldr	r5, [sp, #20]
 8008d4a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008d4c:	e748      	b.n	8008be0 <_dtoa_r+0x758>
 8008d4e:	9a08      	ldr	r2, [sp, #32]
 8008d50:	e770      	b.n	8008c34 <_dtoa_r+0x7ac>
 8008d52:	9b07      	ldr	r3, [sp, #28]
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	dc19      	bgt.n	8008d8c <_dtoa_r+0x904>
 8008d58:	9b02      	ldr	r3, [sp, #8]
 8008d5a:	b9bb      	cbnz	r3, 8008d8c <_dtoa_r+0x904>
 8008d5c:	9b03      	ldr	r3, [sp, #12]
 8008d5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d62:	b99b      	cbnz	r3, 8008d8c <_dtoa_r+0x904>
 8008d64:	9b03      	ldr	r3, [sp, #12]
 8008d66:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d6a:	0d1b      	lsrs	r3, r3, #20
 8008d6c:	051b      	lsls	r3, r3, #20
 8008d6e:	b183      	cbz	r3, 8008d92 <_dtoa_r+0x90a>
 8008d70:	9b05      	ldr	r3, [sp, #20]
 8008d72:	3301      	adds	r3, #1
 8008d74:	9305      	str	r3, [sp, #20]
 8008d76:	9b06      	ldr	r3, [sp, #24]
 8008d78:	3301      	adds	r3, #1
 8008d7a:	9306      	str	r3, [sp, #24]
 8008d7c:	f04f 0801 	mov.w	r8, #1
 8008d80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	f47f af6f 	bne.w	8008c66 <_dtoa_r+0x7de>
 8008d88:	2001      	movs	r0, #1
 8008d8a:	e774      	b.n	8008c76 <_dtoa_r+0x7ee>
 8008d8c:	f04f 0800 	mov.w	r8, #0
 8008d90:	e7f6      	b.n	8008d80 <_dtoa_r+0x8f8>
 8008d92:	4698      	mov	r8, r3
 8008d94:	e7f4      	b.n	8008d80 <_dtoa_r+0x8f8>
 8008d96:	d082      	beq.n	8008c9e <_dtoa_r+0x816>
 8008d98:	9a05      	ldr	r2, [sp, #20]
 8008d9a:	331c      	adds	r3, #28
 8008d9c:	441a      	add	r2, r3
 8008d9e:	9205      	str	r2, [sp, #20]
 8008da0:	9a06      	ldr	r2, [sp, #24]
 8008da2:	441a      	add	r2, r3
 8008da4:	441d      	add	r5, r3
 8008da6:	9206      	str	r2, [sp, #24]
 8008da8:	e779      	b.n	8008c9e <_dtoa_r+0x816>
 8008daa:	4603      	mov	r3, r0
 8008dac:	e7f4      	b.n	8008d98 <_dtoa_r+0x910>
 8008dae:	9b04      	ldr	r3, [sp, #16]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	dc37      	bgt.n	8008e24 <_dtoa_r+0x99c>
 8008db4:	9b07      	ldr	r3, [sp, #28]
 8008db6:	2b02      	cmp	r3, #2
 8008db8:	dd34      	ble.n	8008e24 <_dtoa_r+0x99c>
 8008dba:	9b04      	ldr	r3, [sp, #16]
 8008dbc:	9301      	str	r3, [sp, #4]
 8008dbe:	9b01      	ldr	r3, [sp, #4]
 8008dc0:	b963      	cbnz	r3, 8008ddc <_dtoa_r+0x954>
 8008dc2:	4631      	mov	r1, r6
 8008dc4:	2205      	movs	r2, #5
 8008dc6:	4620      	mov	r0, r4
 8008dc8:	f000 fc6c 	bl	80096a4 <__multadd>
 8008dcc:	4601      	mov	r1, r0
 8008dce:	4606      	mov	r6, r0
 8008dd0:	4650      	mov	r0, sl
 8008dd2:	f000 fe81 	bl	8009ad8 <__mcmp>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	f73f adbb 	bgt.w	8008952 <_dtoa_r+0x4ca>
 8008ddc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dde:	9d00      	ldr	r5, [sp, #0]
 8008de0:	ea6f 0b03 	mvn.w	fp, r3
 8008de4:	f04f 0800 	mov.w	r8, #0
 8008de8:	4631      	mov	r1, r6
 8008dea:	4620      	mov	r0, r4
 8008dec:	f000 fc38 	bl	8009660 <_Bfree>
 8008df0:	2f00      	cmp	r7, #0
 8008df2:	f43f aeab 	beq.w	8008b4c <_dtoa_r+0x6c4>
 8008df6:	f1b8 0f00 	cmp.w	r8, #0
 8008dfa:	d005      	beq.n	8008e08 <_dtoa_r+0x980>
 8008dfc:	45b8      	cmp	r8, r7
 8008dfe:	d003      	beq.n	8008e08 <_dtoa_r+0x980>
 8008e00:	4641      	mov	r1, r8
 8008e02:	4620      	mov	r0, r4
 8008e04:	f000 fc2c 	bl	8009660 <_Bfree>
 8008e08:	4639      	mov	r1, r7
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	f000 fc28 	bl	8009660 <_Bfree>
 8008e10:	e69c      	b.n	8008b4c <_dtoa_r+0x6c4>
 8008e12:	2600      	movs	r6, #0
 8008e14:	4637      	mov	r7, r6
 8008e16:	e7e1      	b.n	8008ddc <_dtoa_r+0x954>
 8008e18:	46bb      	mov	fp, r7
 8008e1a:	4637      	mov	r7, r6
 8008e1c:	e599      	b.n	8008952 <_dtoa_r+0x4ca>
 8008e1e:	bf00      	nop
 8008e20:	40240000 	.word	0x40240000
 8008e24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	f000 80c8 	beq.w	8008fbc <_dtoa_r+0xb34>
 8008e2c:	9b04      	ldr	r3, [sp, #16]
 8008e2e:	9301      	str	r3, [sp, #4]
 8008e30:	2d00      	cmp	r5, #0
 8008e32:	dd05      	ble.n	8008e40 <_dtoa_r+0x9b8>
 8008e34:	4639      	mov	r1, r7
 8008e36:	462a      	mov	r2, r5
 8008e38:	4620      	mov	r0, r4
 8008e3a:	f000 fde1 	bl	8009a00 <__lshift>
 8008e3e:	4607      	mov	r7, r0
 8008e40:	f1b8 0f00 	cmp.w	r8, #0
 8008e44:	d05b      	beq.n	8008efe <_dtoa_r+0xa76>
 8008e46:	6879      	ldr	r1, [r7, #4]
 8008e48:	4620      	mov	r0, r4
 8008e4a:	f000 fbc9 	bl	80095e0 <_Balloc>
 8008e4e:	4605      	mov	r5, r0
 8008e50:	b928      	cbnz	r0, 8008e5e <_dtoa_r+0x9d6>
 8008e52:	4b83      	ldr	r3, [pc, #524]	; (8009060 <_dtoa_r+0xbd8>)
 8008e54:	4602      	mov	r2, r0
 8008e56:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008e5a:	f7ff bb2e 	b.w	80084ba <_dtoa_r+0x32>
 8008e5e:	693a      	ldr	r2, [r7, #16]
 8008e60:	3202      	adds	r2, #2
 8008e62:	0092      	lsls	r2, r2, #2
 8008e64:	f107 010c 	add.w	r1, r7, #12
 8008e68:	300c      	adds	r0, #12
 8008e6a:	f7ff fa74 	bl	8008356 <memcpy>
 8008e6e:	2201      	movs	r2, #1
 8008e70:	4629      	mov	r1, r5
 8008e72:	4620      	mov	r0, r4
 8008e74:	f000 fdc4 	bl	8009a00 <__lshift>
 8008e78:	9b00      	ldr	r3, [sp, #0]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	9304      	str	r3, [sp, #16]
 8008e7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e82:	4413      	add	r3, r2
 8008e84:	9308      	str	r3, [sp, #32]
 8008e86:	9b02      	ldr	r3, [sp, #8]
 8008e88:	f003 0301 	and.w	r3, r3, #1
 8008e8c:	46b8      	mov	r8, r7
 8008e8e:	9306      	str	r3, [sp, #24]
 8008e90:	4607      	mov	r7, r0
 8008e92:	9b04      	ldr	r3, [sp, #16]
 8008e94:	4631      	mov	r1, r6
 8008e96:	3b01      	subs	r3, #1
 8008e98:	4650      	mov	r0, sl
 8008e9a:	9301      	str	r3, [sp, #4]
 8008e9c:	f7ff fa69 	bl	8008372 <quorem>
 8008ea0:	4641      	mov	r1, r8
 8008ea2:	9002      	str	r0, [sp, #8]
 8008ea4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008ea8:	4650      	mov	r0, sl
 8008eaa:	f000 fe15 	bl	8009ad8 <__mcmp>
 8008eae:	463a      	mov	r2, r7
 8008eb0:	9005      	str	r0, [sp, #20]
 8008eb2:	4631      	mov	r1, r6
 8008eb4:	4620      	mov	r0, r4
 8008eb6:	f000 fe2b 	bl	8009b10 <__mdiff>
 8008eba:	68c2      	ldr	r2, [r0, #12]
 8008ebc:	4605      	mov	r5, r0
 8008ebe:	bb02      	cbnz	r2, 8008f02 <_dtoa_r+0xa7a>
 8008ec0:	4601      	mov	r1, r0
 8008ec2:	4650      	mov	r0, sl
 8008ec4:	f000 fe08 	bl	8009ad8 <__mcmp>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	4629      	mov	r1, r5
 8008ecc:	4620      	mov	r0, r4
 8008ece:	9209      	str	r2, [sp, #36]	; 0x24
 8008ed0:	f000 fbc6 	bl	8009660 <_Bfree>
 8008ed4:	9b07      	ldr	r3, [sp, #28]
 8008ed6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ed8:	9d04      	ldr	r5, [sp, #16]
 8008eda:	ea43 0102 	orr.w	r1, r3, r2
 8008ede:	9b06      	ldr	r3, [sp, #24]
 8008ee0:	4319      	orrs	r1, r3
 8008ee2:	d110      	bne.n	8008f06 <_dtoa_r+0xa7e>
 8008ee4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008ee8:	d029      	beq.n	8008f3e <_dtoa_r+0xab6>
 8008eea:	9b05      	ldr	r3, [sp, #20]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	dd02      	ble.n	8008ef6 <_dtoa_r+0xa6e>
 8008ef0:	9b02      	ldr	r3, [sp, #8]
 8008ef2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008ef6:	9b01      	ldr	r3, [sp, #4]
 8008ef8:	f883 9000 	strb.w	r9, [r3]
 8008efc:	e774      	b.n	8008de8 <_dtoa_r+0x960>
 8008efe:	4638      	mov	r0, r7
 8008f00:	e7ba      	b.n	8008e78 <_dtoa_r+0x9f0>
 8008f02:	2201      	movs	r2, #1
 8008f04:	e7e1      	b.n	8008eca <_dtoa_r+0xa42>
 8008f06:	9b05      	ldr	r3, [sp, #20]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	db04      	blt.n	8008f16 <_dtoa_r+0xa8e>
 8008f0c:	9907      	ldr	r1, [sp, #28]
 8008f0e:	430b      	orrs	r3, r1
 8008f10:	9906      	ldr	r1, [sp, #24]
 8008f12:	430b      	orrs	r3, r1
 8008f14:	d120      	bne.n	8008f58 <_dtoa_r+0xad0>
 8008f16:	2a00      	cmp	r2, #0
 8008f18:	dded      	ble.n	8008ef6 <_dtoa_r+0xa6e>
 8008f1a:	4651      	mov	r1, sl
 8008f1c:	2201      	movs	r2, #1
 8008f1e:	4620      	mov	r0, r4
 8008f20:	f000 fd6e 	bl	8009a00 <__lshift>
 8008f24:	4631      	mov	r1, r6
 8008f26:	4682      	mov	sl, r0
 8008f28:	f000 fdd6 	bl	8009ad8 <__mcmp>
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	dc03      	bgt.n	8008f38 <_dtoa_r+0xab0>
 8008f30:	d1e1      	bne.n	8008ef6 <_dtoa_r+0xa6e>
 8008f32:	f019 0f01 	tst.w	r9, #1
 8008f36:	d0de      	beq.n	8008ef6 <_dtoa_r+0xa6e>
 8008f38:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008f3c:	d1d8      	bne.n	8008ef0 <_dtoa_r+0xa68>
 8008f3e:	9a01      	ldr	r2, [sp, #4]
 8008f40:	2339      	movs	r3, #57	; 0x39
 8008f42:	7013      	strb	r3, [r2, #0]
 8008f44:	462b      	mov	r3, r5
 8008f46:	461d      	mov	r5, r3
 8008f48:	3b01      	subs	r3, #1
 8008f4a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008f4e:	2a39      	cmp	r2, #57	; 0x39
 8008f50:	d06c      	beq.n	800902c <_dtoa_r+0xba4>
 8008f52:	3201      	adds	r2, #1
 8008f54:	701a      	strb	r2, [r3, #0]
 8008f56:	e747      	b.n	8008de8 <_dtoa_r+0x960>
 8008f58:	2a00      	cmp	r2, #0
 8008f5a:	dd07      	ble.n	8008f6c <_dtoa_r+0xae4>
 8008f5c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008f60:	d0ed      	beq.n	8008f3e <_dtoa_r+0xab6>
 8008f62:	9a01      	ldr	r2, [sp, #4]
 8008f64:	f109 0301 	add.w	r3, r9, #1
 8008f68:	7013      	strb	r3, [r2, #0]
 8008f6a:	e73d      	b.n	8008de8 <_dtoa_r+0x960>
 8008f6c:	9b04      	ldr	r3, [sp, #16]
 8008f6e:	9a08      	ldr	r2, [sp, #32]
 8008f70:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d043      	beq.n	8009000 <_dtoa_r+0xb78>
 8008f78:	4651      	mov	r1, sl
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	220a      	movs	r2, #10
 8008f7e:	4620      	mov	r0, r4
 8008f80:	f000 fb90 	bl	80096a4 <__multadd>
 8008f84:	45b8      	cmp	r8, r7
 8008f86:	4682      	mov	sl, r0
 8008f88:	f04f 0300 	mov.w	r3, #0
 8008f8c:	f04f 020a 	mov.w	r2, #10
 8008f90:	4641      	mov	r1, r8
 8008f92:	4620      	mov	r0, r4
 8008f94:	d107      	bne.n	8008fa6 <_dtoa_r+0xb1e>
 8008f96:	f000 fb85 	bl	80096a4 <__multadd>
 8008f9a:	4680      	mov	r8, r0
 8008f9c:	4607      	mov	r7, r0
 8008f9e:	9b04      	ldr	r3, [sp, #16]
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	9304      	str	r3, [sp, #16]
 8008fa4:	e775      	b.n	8008e92 <_dtoa_r+0xa0a>
 8008fa6:	f000 fb7d 	bl	80096a4 <__multadd>
 8008faa:	4639      	mov	r1, r7
 8008fac:	4680      	mov	r8, r0
 8008fae:	2300      	movs	r3, #0
 8008fb0:	220a      	movs	r2, #10
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	f000 fb76 	bl	80096a4 <__multadd>
 8008fb8:	4607      	mov	r7, r0
 8008fba:	e7f0      	b.n	8008f9e <_dtoa_r+0xb16>
 8008fbc:	9b04      	ldr	r3, [sp, #16]
 8008fbe:	9301      	str	r3, [sp, #4]
 8008fc0:	9d00      	ldr	r5, [sp, #0]
 8008fc2:	4631      	mov	r1, r6
 8008fc4:	4650      	mov	r0, sl
 8008fc6:	f7ff f9d4 	bl	8008372 <quorem>
 8008fca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008fce:	9b00      	ldr	r3, [sp, #0]
 8008fd0:	f805 9b01 	strb.w	r9, [r5], #1
 8008fd4:	1aea      	subs	r2, r5, r3
 8008fd6:	9b01      	ldr	r3, [sp, #4]
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	dd07      	ble.n	8008fec <_dtoa_r+0xb64>
 8008fdc:	4651      	mov	r1, sl
 8008fde:	2300      	movs	r3, #0
 8008fe0:	220a      	movs	r2, #10
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	f000 fb5e 	bl	80096a4 <__multadd>
 8008fe8:	4682      	mov	sl, r0
 8008fea:	e7ea      	b.n	8008fc2 <_dtoa_r+0xb3a>
 8008fec:	9b01      	ldr	r3, [sp, #4]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	bfc8      	it	gt
 8008ff2:	461d      	movgt	r5, r3
 8008ff4:	9b00      	ldr	r3, [sp, #0]
 8008ff6:	bfd8      	it	le
 8008ff8:	2501      	movle	r5, #1
 8008ffa:	441d      	add	r5, r3
 8008ffc:	f04f 0800 	mov.w	r8, #0
 8009000:	4651      	mov	r1, sl
 8009002:	2201      	movs	r2, #1
 8009004:	4620      	mov	r0, r4
 8009006:	f000 fcfb 	bl	8009a00 <__lshift>
 800900a:	4631      	mov	r1, r6
 800900c:	4682      	mov	sl, r0
 800900e:	f000 fd63 	bl	8009ad8 <__mcmp>
 8009012:	2800      	cmp	r0, #0
 8009014:	dc96      	bgt.n	8008f44 <_dtoa_r+0xabc>
 8009016:	d102      	bne.n	800901e <_dtoa_r+0xb96>
 8009018:	f019 0f01 	tst.w	r9, #1
 800901c:	d192      	bne.n	8008f44 <_dtoa_r+0xabc>
 800901e:	462b      	mov	r3, r5
 8009020:	461d      	mov	r5, r3
 8009022:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009026:	2a30      	cmp	r2, #48	; 0x30
 8009028:	d0fa      	beq.n	8009020 <_dtoa_r+0xb98>
 800902a:	e6dd      	b.n	8008de8 <_dtoa_r+0x960>
 800902c:	9a00      	ldr	r2, [sp, #0]
 800902e:	429a      	cmp	r2, r3
 8009030:	d189      	bne.n	8008f46 <_dtoa_r+0xabe>
 8009032:	f10b 0b01 	add.w	fp, fp, #1
 8009036:	2331      	movs	r3, #49	; 0x31
 8009038:	e796      	b.n	8008f68 <_dtoa_r+0xae0>
 800903a:	4b0a      	ldr	r3, [pc, #40]	; (8009064 <_dtoa_r+0xbdc>)
 800903c:	f7ff ba99 	b.w	8008572 <_dtoa_r+0xea>
 8009040:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009042:	2b00      	cmp	r3, #0
 8009044:	f47f aa6d 	bne.w	8008522 <_dtoa_r+0x9a>
 8009048:	4b07      	ldr	r3, [pc, #28]	; (8009068 <_dtoa_r+0xbe0>)
 800904a:	f7ff ba92 	b.w	8008572 <_dtoa_r+0xea>
 800904e:	9b01      	ldr	r3, [sp, #4]
 8009050:	2b00      	cmp	r3, #0
 8009052:	dcb5      	bgt.n	8008fc0 <_dtoa_r+0xb38>
 8009054:	9b07      	ldr	r3, [sp, #28]
 8009056:	2b02      	cmp	r3, #2
 8009058:	f73f aeb1 	bgt.w	8008dbe <_dtoa_r+0x936>
 800905c:	e7b0      	b.n	8008fc0 <_dtoa_r+0xb38>
 800905e:	bf00      	nop
 8009060:	0800aebc 	.word	0x0800aebc
 8009064:	0800ae1c 	.word	0x0800ae1c
 8009068:	0800ae40 	.word	0x0800ae40

0800906c <__ssputs_r>:
 800906c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009070:	688e      	ldr	r6, [r1, #8]
 8009072:	461f      	mov	r7, r3
 8009074:	42be      	cmp	r6, r7
 8009076:	680b      	ldr	r3, [r1, #0]
 8009078:	4682      	mov	sl, r0
 800907a:	460c      	mov	r4, r1
 800907c:	4690      	mov	r8, r2
 800907e:	d82c      	bhi.n	80090da <__ssputs_r+0x6e>
 8009080:	898a      	ldrh	r2, [r1, #12]
 8009082:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009086:	d026      	beq.n	80090d6 <__ssputs_r+0x6a>
 8009088:	6965      	ldr	r5, [r4, #20]
 800908a:	6909      	ldr	r1, [r1, #16]
 800908c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009090:	eba3 0901 	sub.w	r9, r3, r1
 8009094:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009098:	1c7b      	adds	r3, r7, #1
 800909a:	444b      	add	r3, r9
 800909c:	106d      	asrs	r5, r5, #1
 800909e:	429d      	cmp	r5, r3
 80090a0:	bf38      	it	cc
 80090a2:	461d      	movcc	r5, r3
 80090a4:	0553      	lsls	r3, r2, #21
 80090a6:	d527      	bpl.n	80090f8 <__ssputs_r+0x8c>
 80090a8:	4629      	mov	r1, r5
 80090aa:	f000 f95f 	bl	800936c <_malloc_r>
 80090ae:	4606      	mov	r6, r0
 80090b0:	b360      	cbz	r0, 800910c <__ssputs_r+0xa0>
 80090b2:	6921      	ldr	r1, [r4, #16]
 80090b4:	464a      	mov	r2, r9
 80090b6:	f7ff f94e 	bl	8008356 <memcpy>
 80090ba:	89a3      	ldrh	r3, [r4, #12]
 80090bc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80090c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090c4:	81a3      	strh	r3, [r4, #12]
 80090c6:	6126      	str	r6, [r4, #16]
 80090c8:	6165      	str	r5, [r4, #20]
 80090ca:	444e      	add	r6, r9
 80090cc:	eba5 0509 	sub.w	r5, r5, r9
 80090d0:	6026      	str	r6, [r4, #0]
 80090d2:	60a5      	str	r5, [r4, #8]
 80090d4:	463e      	mov	r6, r7
 80090d6:	42be      	cmp	r6, r7
 80090d8:	d900      	bls.n	80090dc <__ssputs_r+0x70>
 80090da:	463e      	mov	r6, r7
 80090dc:	6820      	ldr	r0, [r4, #0]
 80090de:	4632      	mov	r2, r6
 80090e0:	4641      	mov	r1, r8
 80090e2:	f000 fe6b 	bl	8009dbc <memmove>
 80090e6:	68a3      	ldr	r3, [r4, #8]
 80090e8:	1b9b      	subs	r3, r3, r6
 80090ea:	60a3      	str	r3, [r4, #8]
 80090ec:	6823      	ldr	r3, [r4, #0]
 80090ee:	4433      	add	r3, r6
 80090f0:	6023      	str	r3, [r4, #0]
 80090f2:	2000      	movs	r0, #0
 80090f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090f8:	462a      	mov	r2, r5
 80090fa:	f000 fe30 	bl	8009d5e <_realloc_r>
 80090fe:	4606      	mov	r6, r0
 8009100:	2800      	cmp	r0, #0
 8009102:	d1e0      	bne.n	80090c6 <__ssputs_r+0x5a>
 8009104:	6921      	ldr	r1, [r4, #16]
 8009106:	4650      	mov	r0, sl
 8009108:	f000 fefc 	bl	8009f04 <_free_r>
 800910c:	230c      	movs	r3, #12
 800910e:	f8ca 3000 	str.w	r3, [sl]
 8009112:	89a3      	ldrh	r3, [r4, #12]
 8009114:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009118:	81a3      	strh	r3, [r4, #12]
 800911a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800911e:	e7e9      	b.n	80090f4 <__ssputs_r+0x88>

08009120 <_svfiprintf_r>:
 8009120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009124:	4698      	mov	r8, r3
 8009126:	898b      	ldrh	r3, [r1, #12]
 8009128:	061b      	lsls	r3, r3, #24
 800912a:	b09d      	sub	sp, #116	; 0x74
 800912c:	4607      	mov	r7, r0
 800912e:	460d      	mov	r5, r1
 8009130:	4614      	mov	r4, r2
 8009132:	d50e      	bpl.n	8009152 <_svfiprintf_r+0x32>
 8009134:	690b      	ldr	r3, [r1, #16]
 8009136:	b963      	cbnz	r3, 8009152 <_svfiprintf_r+0x32>
 8009138:	2140      	movs	r1, #64	; 0x40
 800913a:	f000 f917 	bl	800936c <_malloc_r>
 800913e:	6028      	str	r0, [r5, #0]
 8009140:	6128      	str	r0, [r5, #16]
 8009142:	b920      	cbnz	r0, 800914e <_svfiprintf_r+0x2e>
 8009144:	230c      	movs	r3, #12
 8009146:	603b      	str	r3, [r7, #0]
 8009148:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800914c:	e0d0      	b.n	80092f0 <_svfiprintf_r+0x1d0>
 800914e:	2340      	movs	r3, #64	; 0x40
 8009150:	616b      	str	r3, [r5, #20]
 8009152:	2300      	movs	r3, #0
 8009154:	9309      	str	r3, [sp, #36]	; 0x24
 8009156:	2320      	movs	r3, #32
 8009158:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800915c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009160:	2330      	movs	r3, #48	; 0x30
 8009162:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009308 <_svfiprintf_r+0x1e8>
 8009166:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800916a:	f04f 0901 	mov.w	r9, #1
 800916e:	4623      	mov	r3, r4
 8009170:	469a      	mov	sl, r3
 8009172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009176:	b10a      	cbz	r2, 800917c <_svfiprintf_r+0x5c>
 8009178:	2a25      	cmp	r2, #37	; 0x25
 800917a:	d1f9      	bne.n	8009170 <_svfiprintf_r+0x50>
 800917c:	ebba 0b04 	subs.w	fp, sl, r4
 8009180:	d00b      	beq.n	800919a <_svfiprintf_r+0x7a>
 8009182:	465b      	mov	r3, fp
 8009184:	4622      	mov	r2, r4
 8009186:	4629      	mov	r1, r5
 8009188:	4638      	mov	r0, r7
 800918a:	f7ff ff6f 	bl	800906c <__ssputs_r>
 800918e:	3001      	adds	r0, #1
 8009190:	f000 80a9 	beq.w	80092e6 <_svfiprintf_r+0x1c6>
 8009194:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009196:	445a      	add	r2, fp
 8009198:	9209      	str	r2, [sp, #36]	; 0x24
 800919a:	f89a 3000 	ldrb.w	r3, [sl]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	f000 80a1 	beq.w	80092e6 <_svfiprintf_r+0x1c6>
 80091a4:	2300      	movs	r3, #0
 80091a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80091aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091ae:	f10a 0a01 	add.w	sl, sl, #1
 80091b2:	9304      	str	r3, [sp, #16]
 80091b4:	9307      	str	r3, [sp, #28]
 80091b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80091ba:	931a      	str	r3, [sp, #104]	; 0x68
 80091bc:	4654      	mov	r4, sl
 80091be:	2205      	movs	r2, #5
 80091c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091c4:	4850      	ldr	r0, [pc, #320]	; (8009308 <_svfiprintf_r+0x1e8>)
 80091c6:	f7f7 f80b 	bl	80001e0 <memchr>
 80091ca:	9a04      	ldr	r2, [sp, #16]
 80091cc:	b9d8      	cbnz	r0, 8009206 <_svfiprintf_r+0xe6>
 80091ce:	06d0      	lsls	r0, r2, #27
 80091d0:	bf44      	itt	mi
 80091d2:	2320      	movmi	r3, #32
 80091d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091d8:	0711      	lsls	r1, r2, #28
 80091da:	bf44      	itt	mi
 80091dc:	232b      	movmi	r3, #43	; 0x2b
 80091de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091e2:	f89a 3000 	ldrb.w	r3, [sl]
 80091e6:	2b2a      	cmp	r3, #42	; 0x2a
 80091e8:	d015      	beq.n	8009216 <_svfiprintf_r+0xf6>
 80091ea:	9a07      	ldr	r2, [sp, #28]
 80091ec:	4654      	mov	r4, sl
 80091ee:	2000      	movs	r0, #0
 80091f0:	f04f 0c0a 	mov.w	ip, #10
 80091f4:	4621      	mov	r1, r4
 80091f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80091fa:	3b30      	subs	r3, #48	; 0x30
 80091fc:	2b09      	cmp	r3, #9
 80091fe:	d94d      	bls.n	800929c <_svfiprintf_r+0x17c>
 8009200:	b1b0      	cbz	r0, 8009230 <_svfiprintf_r+0x110>
 8009202:	9207      	str	r2, [sp, #28]
 8009204:	e014      	b.n	8009230 <_svfiprintf_r+0x110>
 8009206:	eba0 0308 	sub.w	r3, r0, r8
 800920a:	fa09 f303 	lsl.w	r3, r9, r3
 800920e:	4313      	orrs	r3, r2
 8009210:	9304      	str	r3, [sp, #16]
 8009212:	46a2      	mov	sl, r4
 8009214:	e7d2      	b.n	80091bc <_svfiprintf_r+0x9c>
 8009216:	9b03      	ldr	r3, [sp, #12]
 8009218:	1d19      	adds	r1, r3, #4
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	9103      	str	r1, [sp, #12]
 800921e:	2b00      	cmp	r3, #0
 8009220:	bfbb      	ittet	lt
 8009222:	425b      	neglt	r3, r3
 8009224:	f042 0202 	orrlt.w	r2, r2, #2
 8009228:	9307      	strge	r3, [sp, #28]
 800922a:	9307      	strlt	r3, [sp, #28]
 800922c:	bfb8      	it	lt
 800922e:	9204      	strlt	r2, [sp, #16]
 8009230:	7823      	ldrb	r3, [r4, #0]
 8009232:	2b2e      	cmp	r3, #46	; 0x2e
 8009234:	d10c      	bne.n	8009250 <_svfiprintf_r+0x130>
 8009236:	7863      	ldrb	r3, [r4, #1]
 8009238:	2b2a      	cmp	r3, #42	; 0x2a
 800923a:	d134      	bne.n	80092a6 <_svfiprintf_r+0x186>
 800923c:	9b03      	ldr	r3, [sp, #12]
 800923e:	1d1a      	adds	r2, r3, #4
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	9203      	str	r2, [sp, #12]
 8009244:	2b00      	cmp	r3, #0
 8009246:	bfb8      	it	lt
 8009248:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800924c:	3402      	adds	r4, #2
 800924e:	9305      	str	r3, [sp, #20]
 8009250:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009318 <_svfiprintf_r+0x1f8>
 8009254:	7821      	ldrb	r1, [r4, #0]
 8009256:	2203      	movs	r2, #3
 8009258:	4650      	mov	r0, sl
 800925a:	f7f6 ffc1 	bl	80001e0 <memchr>
 800925e:	b138      	cbz	r0, 8009270 <_svfiprintf_r+0x150>
 8009260:	9b04      	ldr	r3, [sp, #16]
 8009262:	eba0 000a 	sub.w	r0, r0, sl
 8009266:	2240      	movs	r2, #64	; 0x40
 8009268:	4082      	lsls	r2, r0
 800926a:	4313      	orrs	r3, r2
 800926c:	3401      	adds	r4, #1
 800926e:	9304      	str	r3, [sp, #16]
 8009270:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009274:	4825      	ldr	r0, [pc, #148]	; (800930c <_svfiprintf_r+0x1ec>)
 8009276:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800927a:	2206      	movs	r2, #6
 800927c:	f7f6 ffb0 	bl	80001e0 <memchr>
 8009280:	2800      	cmp	r0, #0
 8009282:	d038      	beq.n	80092f6 <_svfiprintf_r+0x1d6>
 8009284:	4b22      	ldr	r3, [pc, #136]	; (8009310 <_svfiprintf_r+0x1f0>)
 8009286:	bb1b      	cbnz	r3, 80092d0 <_svfiprintf_r+0x1b0>
 8009288:	9b03      	ldr	r3, [sp, #12]
 800928a:	3307      	adds	r3, #7
 800928c:	f023 0307 	bic.w	r3, r3, #7
 8009290:	3308      	adds	r3, #8
 8009292:	9303      	str	r3, [sp, #12]
 8009294:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009296:	4433      	add	r3, r6
 8009298:	9309      	str	r3, [sp, #36]	; 0x24
 800929a:	e768      	b.n	800916e <_svfiprintf_r+0x4e>
 800929c:	fb0c 3202 	mla	r2, ip, r2, r3
 80092a0:	460c      	mov	r4, r1
 80092a2:	2001      	movs	r0, #1
 80092a4:	e7a6      	b.n	80091f4 <_svfiprintf_r+0xd4>
 80092a6:	2300      	movs	r3, #0
 80092a8:	3401      	adds	r4, #1
 80092aa:	9305      	str	r3, [sp, #20]
 80092ac:	4619      	mov	r1, r3
 80092ae:	f04f 0c0a 	mov.w	ip, #10
 80092b2:	4620      	mov	r0, r4
 80092b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092b8:	3a30      	subs	r2, #48	; 0x30
 80092ba:	2a09      	cmp	r2, #9
 80092bc:	d903      	bls.n	80092c6 <_svfiprintf_r+0x1a6>
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d0c6      	beq.n	8009250 <_svfiprintf_r+0x130>
 80092c2:	9105      	str	r1, [sp, #20]
 80092c4:	e7c4      	b.n	8009250 <_svfiprintf_r+0x130>
 80092c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80092ca:	4604      	mov	r4, r0
 80092cc:	2301      	movs	r3, #1
 80092ce:	e7f0      	b.n	80092b2 <_svfiprintf_r+0x192>
 80092d0:	ab03      	add	r3, sp, #12
 80092d2:	9300      	str	r3, [sp, #0]
 80092d4:	462a      	mov	r2, r5
 80092d6:	4b0f      	ldr	r3, [pc, #60]	; (8009314 <_svfiprintf_r+0x1f4>)
 80092d8:	a904      	add	r1, sp, #16
 80092da:	4638      	mov	r0, r7
 80092dc:	f7fe fb5a 	bl	8007994 <_printf_float>
 80092e0:	1c42      	adds	r2, r0, #1
 80092e2:	4606      	mov	r6, r0
 80092e4:	d1d6      	bne.n	8009294 <_svfiprintf_r+0x174>
 80092e6:	89ab      	ldrh	r3, [r5, #12]
 80092e8:	065b      	lsls	r3, r3, #25
 80092ea:	f53f af2d 	bmi.w	8009148 <_svfiprintf_r+0x28>
 80092ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 80092f0:	b01d      	add	sp, #116	; 0x74
 80092f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092f6:	ab03      	add	r3, sp, #12
 80092f8:	9300      	str	r3, [sp, #0]
 80092fa:	462a      	mov	r2, r5
 80092fc:	4b05      	ldr	r3, [pc, #20]	; (8009314 <_svfiprintf_r+0x1f4>)
 80092fe:	a904      	add	r1, sp, #16
 8009300:	4638      	mov	r0, r7
 8009302:	f7fe fdeb 	bl	8007edc <_printf_i>
 8009306:	e7eb      	b.n	80092e0 <_svfiprintf_r+0x1c0>
 8009308:	0800aecd 	.word	0x0800aecd
 800930c:	0800aed7 	.word	0x0800aed7
 8009310:	08007995 	.word	0x08007995
 8009314:	0800906d 	.word	0x0800906d
 8009318:	0800aed3 	.word	0x0800aed3

0800931c <malloc>:
 800931c:	4b02      	ldr	r3, [pc, #8]	; (8009328 <malloc+0xc>)
 800931e:	4601      	mov	r1, r0
 8009320:	6818      	ldr	r0, [r3, #0]
 8009322:	f000 b823 	b.w	800936c <_malloc_r>
 8009326:	bf00      	nop
 8009328:	200000a4 	.word	0x200000a4

0800932c <sbrk_aligned>:
 800932c:	b570      	push	{r4, r5, r6, lr}
 800932e:	4e0e      	ldr	r6, [pc, #56]	; (8009368 <sbrk_aligned+0x3c>)
 8009330:	460c      	mov	r4, r1
 8009332:	6831      	ldr	r1, [r6, #0]
 8009334:	4605      	mov	r5, r0
 8009336:	b911      	cbnz	r1, 800933e <sbrk_aligned+0x12>
 8009338:	f000 fd8e 	bl	8009e58 <_sbrk_r>
 800933c:	6030      	str	r0, [r6, #0]
 800933e:	4621      	mov	r1, r4
 8009340:	4628      	mov	r0, r5
 8009342:	f000 fd89 	bl	8009e58 <_sbrk_r>
 8009346:	1c43      	adds	r3, r0, #1
 8009348:	d00a      	beq.n	8009360 <sbrk_aligned+0x34>
 800934a:	1cc4      	adds	r4, r0, #3
 800934c:	f024 0403 	bic.w	r4, r4, #3
 8009350:	42a0      	cmp	r0, r4
 8009352:	d007      	beq.n	8009364 <sbrk_aligned+0x38>
 8009354:	1a21      	subs	r1, r4, r0
 8009356:	4628      	mov	r0, r5
 8009358:	f000 fd7e 	bl	8009e58 <_sbrk_r>
 800935c:	3001      	adds	r0, #1
 800935e:	d101      	bne.n	8009364 <sbrk_aligned+0x38>
 8009360:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009364:	4620      	mov	r0, r4
 8009366:	bd70      	pop	{r4, r5, r6, pc}
 8009368:	20002fec 	.word	0x20002fec

0800936c <_malloc_r>:
 800936c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009370:	1ccd      	adds	r5, r1, #3
 8009372:	f025 0503 	bic.w	r5, r5, #3
 8009376:	3508      	adds	r5, #8
 8009378:	2d0c      	cmp	r5, #12
 800937a:	bf38      	it	cc
 800937c:	250c      	movcc	r5, #12
 800937e:	2d00      	cmp	r5, #0
 8009380:	4607      	mov	r7, r0
 8009382:	db01      	blt.n	8009388 <_malloc_r+0x1c>
 8009384:	42a9      	cmp	r1, r5
 8009386:	d905      	bls.n	8009394 <_malloc_r+0x28>
 8009388:	230c      	movs	r3, #12
 800938a:	603b      	str	r3, [r7, #0]
 800938c:	2600      	movs	r6, #0
 800938e:	4630      	mov	r0, r6
 8009390:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009394:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009468 <_malloc_r+0xfc>
 8009398:	f000 f916 	bl	80095c8 <__malloc_lock>
 800939c:	f8d8 3000 	ldr.w	r3, [r8]
 80093a0:	461c      	mov	r4, r3
 80093a2:	bb5c      	cbnz	r4, 80093fc <_malloc_r+0x90>
 80093a4:	4629      	mov	r1, r5
 80093a6:	4638      	mov	r0, r7
 80093a8:	f7ff ffc0 	bl	800932c <sbrk_aligned>
 80093ac:	1c43      	adds	r3, r0, #1
 80093ae:	4604      	mov	r4, r0
 80093b0:	d155      	bne.n	800945e <_malloc_r+0xf2>
 80093b2:	f8d8 4000 	ldr.w	r4, [r8]
 80093b6:	4626      	mov	r6, r4
 80093b8:	2e00      	cmp	r6, #0
 80093ba:	d145      	bne.n	8009448 <_malloc_r+0xdc>
 80093bc:	2c00      	cmp	r4, #0
 80093be:	d048      	beq.n	8009452 <_malloc_r+0xe6>
 80093c0:	6823      	ldr	r3, [r4, #0]
 80093c2:	4631      	mov	r1, r6
 80093c4:	4638      	mov	r0, r7
 80093c6:	eb04 0903 	add.w	r9, r4, r3
 80093ca:	f000 fd45 	bl	8009e58 <_sbrk_r>
 80093ce:	4581      	cmp	r9, r0
 80093d0:	d13f      	bne.n	8009452 <_malloc_r+0xe6>
 80093d2:	6821      	ldr	r1, [r4, #0]
 80093d4:	1a6d      	subs	r5, r5, r1
 80093d6:	4629      	mov	r1, r5
 80093d8:	4638      	mov	r0, r7
 80093da:	f7ff ffa7 	bl	800932c <sbrk_aligned>
 80093de:	3001      	adds	r0, #1
 80093e0:	d037      	beq.n	8009452 <_malloc_r+0xe6>
 80093e2:	6823      	ldr	r3, [r4, #0]
 80093e4:	442b      	add	r3, r5
 80093e6:	6023      	str	r3, [r4, #0]
 80093e8:	f8d8 3000 	ldr.w	r3, [r8]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d038      	beq.n	8009462 <_malloc_r+0xf6>
 80093f0:	685a      	ldr	r2, [r3, #4]
 80093f2:	42a2      	cmp	r2, r4
 80093f4:	d12b      	bne.n	800944e <_malloc_r+0xe2>
 80093f6:	2200      	movs	r2, #0
 80093f8:	605a      	str	r2, [r3, #4]
 80093fa:	e00f      	b.n	800941c <_malloc_r+0xb0>
 80093fc:	6822      	ldr	r2, [r4, #0]
 80093fe:	1b52      	subs	r2, r2, r5
 8009400:	d41f      	bmi.n	8009442 <_malloc_r+0xd6>
 8009402:	2a0b      	cmp	r2, #11
 8009404:	d917      	bls.n	8009436 <_malloc_r+0xca>
 8009406:	1961      	adds	r1, r4, r5
 8009408:	42a3      	cmp	r3, r4
 800940a:	6025      	str	r5, [r4, #0]
 800940c:	bf18      	it	ne
 800940e:	6059      	strne	r1, [r3, #4]
 8009410:	6863      	ldr	r3, [r4, #4]
 8009412:	bf08      	it	eq
 8009414:	f8c8 1000 	streq.w	r1, [r8]
 8009418:	5162      	str	r2, [r4, r5]
 800941a:	604b      	str	r3, [r1, #4]
 800941c:	4638      	mov	r0, r7
 800941e:	f104 060b 	add.w	r6, r4, #11
 8009422:	f000 f8d7 	bl	80095d4 <__malloc_unlock>
 8009426:	f026 0607 	bic.w	r6, r6, #7
 800942a:	1d23      	adds	r3, r4, #4
 800942c:	1af2      	subs	r2, r6, r3
 800942e:	d0ae      	beq.n	800938e <_malloc_r+0x22>
 8009430:	1b9b      	subs	r3, r3, r6
 8009432:	50a3      	str	r3, [r4, r2]
 8009434:	e7ab      	b.n	800938e <_malloc_r+0x22>
 8009436:	42a3      	cmp	r3, r4
 8009438:	6862      	ldr	r2, [r4, #4]
 800943a:	d1dd      	bne.n	80093f8 <_malloc_r+0x8c>
 800943c:	f8c8 2000 	str.w	r2, [r8]
 8009440:	e7ec      	b.n	800941c <_malloc_r+0xb0>
 8009442:	4623      	mov	r3, r4
 8009444:	6864      	ldr	r4, [r4, #4]
 8009446:	e7ac      	b.n	80093a2 <_malloc_r+0x36>
 8009448:	4634      	mov	r4, r6
 800944a:	6876      	ldr	r6, [r6, #4]
 800944c:	e7b4      	b.n	80093b8 <_malloc_r+0x4c>
 800944e:	4613      	mov	r3, r2
 8009450:	e7cc      	b.n	80093ec <_malloc_r+0x80>
 8009452:	230c      	movs	r3, #12
 8009454:	603b      	str	r3, [r7, #0]
 8009456:	4638      	mov	r0, r7
 8009458:	f000 f8bc 	bl	80095d4 <__malloc_unlock>
 800945c:	e797      	b.n	800938e <_malloc_r+0x22>
 800945e:	6025      	str	r5, [r4, #0]
 8009460:	e7dc      	b.n	800941c <_malloc_r+0xb0>
 8009462:	605b      	str	r3, [r3, #4]
 8009464:	deff      	udf	#255	; 0xff
 8009466:	bf00      	nop
 8009468:	20002fe8 	.word	0x20002fe8

0800946c <__sflush_r>:
 800946c:	898a      	ldrh	r2, [r1, #12]
 800946e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009472:	4605      	mov	r5, r0
 8009474:	0710      	lsls	r0, r2, #28
 8009476:	460c      	mov	r4, r1
 8009478:	d458      	bmi.n	800952c <__sflush_r+0xc0>
 800947a:	684b      	ldr	r3, [r1, #4]
 800947c:	2b00      	cmp	r3, #0
 800947e:	dc05      	bgt.n	800948c <__sflush_r+0x20>
 8009480:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009482:	2b00      	cmp	r3, #0
 8009484:	dc02      	bgt.n	800948c <__sflush_r+0x20>
 8009486:	2000      	movs	r0, #0
 8009488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800948c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800948e:	2e00      	cmp	r6, #0
 8009490:	d0f9      	beq.n	8009486 <__sflush_r+0x1a>
 8009492:	2300      	movs	r3, #0
 8009494:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009498:	682f      	ldr	r7, [r5, #0]
 800949a:	6a21      	ldr	r1, [r4, #32]
 800949c:	602b      	str	r3, [r5, #0]
 800949e:	d032      	beq.n	8009506 <__sflush_r+0x9a>
 80094a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80094a2:	89a3      	ldrh	r3, [r4, #12]
 80094a4:	075a      	lsls	r2, r3, #29
 80094a6:	d505      	bpl.n	80094b4 <__sflush_r+0x48>
 80094a8:	6863      	ldr	r3, [r4, #4]
 80094aa:	1ac0      	subs	r0, r0, r3
 80094ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80094ae:	b10b      	cbz	r3, 80094b4 <__sflush_r+0x48>
 80094b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80094b2:	1ac0      	subs	r0, r0, r3
 80094b4:	2300      	movs	r3, #0
 80094b6:	4602      	mov	r2, r0
 80094b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80094ba:	6a21      	ldr	r1, [r4, #32]
 80094bc:	4628      	mov	r0, r5
 80094be:	47b0      	blx	r6
 80094c0:	1c43      	adds	r3, r0, #1
 80094c2:	89a3      	ldrh	r3, [r4, #12]
 80094c4:	d106      	bne.n	80094d4 <__sflush_r+0x68>
 80094c6:	6829      	ldr	r1, [r5, #0]
 80094c8:	291d      	cmp	r1, #29
 80094ca:	d82b      	bhi.n	8009524 <__sflush_r+0xb8>
 80094cc:	4a29      	ldr	r2, [pc, #164]	; (8009574 <__sflush_r+0x108>)
 80094ce:	410a      	asrs	r2, r1
 80094d0:	07d6      	lsls	r6, r2, #31
 80094d2:	d427      	bmi.n	8009524 <__sflush_r+0xb8>
 80094d4:	2200      	movs	r2, #0
 80094d6:	6062      	str	r2, [r4, #4]
 80094d8:	04d9      	lsls	r1, r3, #19
 80094da:	6922      	ldr	r2, [r4, #16]
 80094dc:	6022      	str	r2, [r4, #0]
 80094de:	d504      	bpl.n	80094ea <__sflush_r+0x7e>
 80094e0:	1c42      	adds	r2, r0, #1
 80094e2:	d101      	bne.n	80094e8 <__sflush_r+0x7c>
 80094e4:	682b      	ldr	r3, [r5, #0]
 80094e6:	b903      	cbnz	r3, 80094ea <__sflush_r+0x7e>
 80094e8:	6560      	str	r0, [r4, #84]	; 0x54
 80094ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094ec:	602f      	str	r7, [r5, #0]
 80094ee:	2900      	cmp	r1, #0
 80094f0:	d0c9      	beq.n	8009486 <__sflush_r+0x1a>
 80094f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094f6:	4299      	cmp	r1, r3
 80094f8:	d002      	beq.n	8009500 <__sflush_r+0x94>
 80094fa:	4628      	mov	r0, r5
 80094fc:	f000 fd02 	bl	8009f04 <_free_r>
 8009500:	2000      	movs	r0, #0
 8009502:	6360      	str	r0, [r4, #52]	; 0x34
 8009504:	e7c0      	b.n	8009488 <__sflush_r+0x1c>
 8009506:	2301      	movs	r3, #1
 8009508:	4628      	mov	r0, r5
 800950a:	47b0      	blx	r6
 800950c:	1c41      	adds	r1, r0, #1
 800950e:	d1c8      	bne.n	80094a2 <__sflush_r+0x36>
 8009510:	682b      	ldr	r3, [r5, #0]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d0c5      	beq.n	80094a2 <__sflush_r+0x36>
 8009516:	2b1d      	cmp	r3, #29
 8009518:	d001      	beq.n	800951e <__sflush_r+0xb2>
 800951a:	2b16      	cmp	r3, #22
 800951c:	d101      	bne.n	8009522 <__sflush_r+0xb6>
 800951e:	602f      	str	r7, [r5, #0]
 8009520:	e7b1      	b.n	8009486 <__sflush_r+0x1a>
 8009522:	89a3      	ldrh	r3, [r4, #12]
 8009524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009528:	81a3      	strh	r3, [r4, #12]
 800952a:	e7ad      	b.n	8009488 <__sflush_r+0x1c>
 800952c:	690f      	ldr	r7, [r1, #16]
 800952e:	2f00      	cmp	r7, #0
 8009530:	d0a9      	beq.n	8009486 <__sflush_r+0x1a>
 8009532:	0793      	lsls	r3, r2, #30
 8009534:	680e      	ldr	r6, [r1, #0]
 8009536:	bf08      	it	eq
 8009538:	694b      	ldreq	r3, [r1, #20]
 800953a:	600f      	str	r7, [r1, #0]
 800953c:	bf18      	it	ne
 800953e:	2300      	movne	r3, #0
 8009540:	eba6 0807 	sub.w	r8, r6, r7
 8009544:	608b      	str	r3, [r1, #8]
 8009546:	f1b8 0f00 	cmp.w	r8, #0
 800954a:	dd9c      	ble.n	8009486 <__sflush_r+0x1a>
 800954c:	6a21      	ldr	r1, [r4, #32]
 800954e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009550:	4643      	mov	r3, r8
 8009552:	463a      	mov	r2, r7
 8009554:	4628      	mov	r0, r5
 8009556:	47b0      	blx	r6
 8009558:	2800      	cmp	r0, #0
 800955a:	dc06      	bgt.n	800956a <__sflush_r+0xfe>
 800955c:	89a3      	ldrh	r3, [r4, #12]
 800955e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009562:	81a3      	strh	r3, [r4, #12]
 8009564:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009568:	e78e      	b.n	8009488 <__sflush_r+0x1c>
 800956a:	4407      	add	r7, r0
 800956c:	eba8 0800 	sub.w	r8, r8, r0
 8009570:	e7e9      	b.n	8009546 <__sflush_r+0xda>
 8009572:	bf00      	nop
 8009574:	dfbffffe 	.word	0xdfbffffe

08009578 <_fflush_r>:
 8009578:	b538      	push	{r3, r4, r5, lr}
 800957a:	690b      	ldr	r3, [r1, #16]
 800957c:	4605      	mov	r5, r0
 800957e:	460c      	mov	r4, r1
 8009580:	b913      	cbnz	r3, 8009588 <_fflush_r+0x10>
 8009582:	2500      	movs	r5, #0
 8009584:	4628      	mov	r0, r5
 8009586:	bd38      	pop	{r3, r4, r5, pc}
 8009588:	b118      	cbz	r0, 8009592 <_fflush_r+0x1a>
 800958a:	6a03      	ldr	r3, [r0, #32]
 800958c:	b90b      	cbnz	r3, 8009592 <_fflush_r+0x1a>
 800958e:	f7fe fe53 	bl	8008238 <__sinit>
 8009592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d0f3      	beq.n	8009582 <_fflush_r+0xa>
 800959a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800959c:	07d0      	lsls	r0, r2, #31
 800959e:	d404      	bmi.n	80095aa <_fflush_r+0x32>
 80095a0:	0599      	lsls	r1, r3, #22
 80095a2:	d402      	bmi.n	80095aa <_fflush_r+0x32>
 80095a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095a6:	f7fe fed4 	bl	8008352 <__retarget_lock_acquire_recursive>
 80095aa:	4628      	mov	r0, r5
 80095ac:	4621      	mov	r1, r4
 80095ae:	f7ff ff5d 	bl	800946c <__sflush_r>
 80095b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80095b4:	07da      	lsls	r2, r3, #31
 80095b6:	4605      	mov	r5, r0
 80095b8:	d4e4      	bmi.n	8009584 <_fflush_r+0xc>
 80095ba:	89a3      	ldrh	r3, [r4, #12]
 80095bc:	059b      	lsls	r3, r3, #22
 80095be:	d4e1      	bmi.n	8009584 <_fflush_r+0xc>
 80095c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095c2:	f7fe fec7 	bl	8008354 <__retarget_lock_release_recursive>
 80095c6:	e7dd      	b.n	8009584 <_fflush_r+0xc>

080095c8 <__malloc_lock>:
 80095c8:	4801      	ldr	r0, [pc, #4]	; (80095d0 <__malloc_lock+0x8>)
 80095ca:	f7fe bec2 	b.w	8008352 <__retarget_lock_acquire_recursive>
 80095ce:	bf00      	nop
 80095d0:	20002fe4 	.word	0x20002fe4

080095d4 <__malloc_unlock>:
 80095d4:	4801      	ldr	r0, [pc, #4]	; (80095dc <__malloc_unlock+0x8>)
 80095d6:	f7fe bebd 	b.w	8008354 <__retarget_lock_release_recursive>
 80095da:	bf00      	nop
 80095dc:	20002fe4 	.word	0x20002fe4

080095e0 <_Balloc>:
 80095e0:	b570      	push	{r4, r5, r6, lr}
 80095e2:	69c6      	ldr	r6, [r0, #28]
 80095e4:	4604      	mov	r4, r0
 80095e6:	460d      	mov	r5, r1
 80095e8:	b976      	cbnz	r6, 8009608 <_Balloc+0x28>
 80095ea:	2010      	movs	r0, #16
 80095ec:	f7ff fe96 	bl	800931c <malloc>
 80095f0:	4602      	mov	r2, r0
 80095f2:	61e0      	str	r0, [r4, #28]
 80095f4:	b920      	cbnz	r0, 8009600 <_Balloc+0x20>
 80095f6:	4b18      	ldr	r3, [pc, #96]	; (8009658 <_Balloc+0x78>)
 80095f8:	4818      	ldr	r0, [pc, #96]	; (800965c <_Balloc+0x7c>)
 80095fa:	216b      	movs	r1, #107	; 0x6b
 80095fc:	f000 fc4e 	bl	8009e9c <__assert_func>
 8009600:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009604:	6006      	str	r6, [r0, #0]
 8009606:	60c6      	str	r6, [r0, #12]
 8009608:	69e6      	ldr	r6, [r4, #28]
 800960a:	68f3      	ldr	r3, [r6, #12]
 800960c:	b183      	cbz	r3, 8009630 <_Balloc+0x50>
 800960e:	69e3      	ldr	r3, [r4, #28]
 8009610:	68db      	ldr	r3, [r3, #12]
 8009612:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009616:	b9b8      	cbnz	r0, 8009648 <_Balloc+0x68>
 8009618:	2101      	movs	r1, #1
 800961a:	fa01 f605 	lsl.w	r6, r1, r5
 800961e:	1d72      	adds	r2, r6, #5
 8009620:	0092      	lsls	r2, r2, #2
 8009622:	4620      	mov	r0, r4
 8009624:	f000 fc58 	bl	8009ed8 <_calloc_r>
 8009628:	b160      	cbz	r0, 8009644 <_Balloc+0x64>
 800962a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800962e:	e00e      	b.n	800964e <_Balloc+0x6e>
 8009630:	2221      	movs	r2, #33	; 0x21
 8009632:	2104      	movs	r1, #4
 8009634:	4620      	mov	r0, r4
 8009636:	f000 fc4f 	bl	8009ed8 <_calloc_r>
 800963a:	69e3      	ldr	r3, [r4, #28]
 800963c:	60f0      	str	r0, [r6, #12]
 800963e:	68db      	ldr	r3, [r3, #12]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d1e4      	bne.n	800960e <_Balloc+0x2e>
 8009644:	2000      	movs	r0, #0
 8009646:	bd70      	pop	{r4, r5, r6, pc}
 8009648:	6802      	ldr	r2, [r0, #0]
 800964a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800964e:	2300      	movs	r3, #0
 8009650:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009654:	e7f7      	b.n	8009646 <_Balloc+0x66>
 8009656:	bf00      	nop
 8009658:	0800ae4d 	.word	0x0800ae4d
 800965c:	0800aede 	.word	0x0800aede

08009660 <_Bfree>:
 8009660:	b570      	push	{r4, r5, r6, lr}
 8009662:	69c6      	ldr	r6, [r0, #28]
 8009664:	4605      	mov	r5, r0
 8009666:	460c      	mov	r4, r1
 8009668:	b976      	cbnz	r6, 8009688 <_Bfree+0x28>
 800966a:	2010      	movs	r0, #16
 800966c:	f7ff fe56 	bl	800931c <malloc>
 8009670:	4602      	mov	r2, r0
 8009672:	61e8      	str	r0, [r5, #28]
 8009674:	b920      	cbnz	r0, 8009680 <_Bfree+0x20>
 8009676:	4b09      	ldr	r3, [pc, #36]	; (800969c <_Bfree+0x3c>)
 8009678:	4809      	ldr	r0, [pc, #36]	; (80096a0 <_Bfree+0x40>)
 800967a:	218f      	movs	r1, #143	; 0x8f
 800967c:	f000 fc0e 	bl	8009e9c <__assert_func>
 8009680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009684:	6006      	str	r6, [r0, #0]
 8009686:	60c6      	str	r6, [r0, #12]
 8009688:	b13c      	cbz	r4, 800969a <_Bfree+0x3a>
 800968a:	69eb      	ldr	r3, [r5, #28]
 800968c:	6862      	ldr	r2, [r4, #4]
 800968e:	68db      	ldr	r3, [r3, #12]
 8009690:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009694:	6021      	str	r1, [r4, #0]
 8009696:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800969a:	bd70      	pop	{r4, r5, r6, pc}
 800969c:	0800ae4d 	.word	0x0800ae4d
 80096a0:	0800aede 	.word	0x0800aede

080096a4 <__multadd>:
 80096a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096a8:	690d      	ldr	r5, [r1, #16]
 80096aa:	4607      	mov	r7, r0
 80096ac:	460c      	mov	r4, r1
 80096ae:	461e      	mov	r6, r3
 80096b0:	f101 0c14 	add.w	ip, r1, #20
 80096b4:	2000      	movs	r0, #0
 80096b6:	f8dc 3000 	ldr.w	r3, [ip]
 80096ba:	b299      	uxth	r1, r3
 80096bc:	fb02 6101 	mla	r1, r2, r1, r6
 80096c0:	0c1e      	lsrs	r6, r3, #16
 80096c2:	0c0b      	lsrs	r3, r1, #16
 80096c4:	fb02 3306 	mla	r3, r2, r6, r3
 80096c8:	b289      	uxth	r1, r1
 80096ca:	3001      	adds	r0, #1
 80096cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80096d0:	4285      	cmp	r5, r0
 80096d2:	f84c 1b04 	str.w	r1, [ip], #4
 80096d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80096da:	dcec      	bgt.n	80096b6 <__multadd+0x12>
 80096dc:	b30e      	cbz	r6, 8009722 <__multadd+0x7e>
 80096de:	68a3      	ldr	r3, [r4, #8]
 80096e0:	42ab      	cmp	r3, r5
 80096e2:	dc19      	bgt.n	8009718 <__multadd+0x74>
 80096e4:	6861      	ldr	r1, [r4, #4]
 80096e6:	4638      	mov	r0, r7
 80096e8:	3101      	adds	r1, #1
 80096ea:	f7ff ff79 	bl	80095e0 <_Balloc>
 80096ee:	4680      	mov	r8, r0
 80096f0:	b928      	cbnz	r0, 80096fe <__multadd+0x5a>
 80096f2:	4602      	mov	r2, r0
 80096f4:	4b0c      	ldr	r3, [pc, #48]	; (8009728 <__multadd+0x84>)
 80096f6:	480d      	ldr	r0, [pc, #52]	; (800972c <__multadd+0x88>)
 80096f8:	21ba      	movs	r1, #186	; 0xba
 80096fa:	f000 fbcf 	bl	8009e9c <__assert_func>
 80096fe:	6922      	ldr	r2, [r4, #16]
 8009700:	3202      	adds	r2, #2
 8009702:	f104 010c 	add.w	r1, r4, #12
 8009706:	0092      	lsls	r2, r2, #2
 8009708:	300c      	adds	r0, #12
 800970a:	f7fe fe24 	bl	8008356 <memcpy>
 800970e:	4621      	mov	r1, r4
 8009710:	4638      	mov	r0, r7
 8009712:	f7ff ffa5 	bl	8009660 <_Bfree>
 8009716:	4644      	mov	r4, r8
 8009718:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800971c:	3501      	adds	r5, #1
 800971e:	615e      	str	r6, [r3, #20]
 8009720:	6125      	str	r5, [r4, #16]
 8009722:	4620      	mov	r0, r4
 8009724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009728:	0800aebc 	.word	0x0800aebc
 800972c:	0800aede 	.word	0x0800aede

08009730 <__hi0bits>:
 8009730:	0c03      	lsrs	r3, r0, #16
 8009732:	041b      	lsls	r3, r3, #16
 8009734:	b9d3      	cbnz	r3, 800976c <__hi0bits+0x3c>
 8009736:	0400      	lsls	r0, r0, #16
 8009738:	2310      	movs	r3, #16
 800973a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800973e:	bf04      	itt	eq
 8009740:	0200      	lsleq	r0, r0, #8
 8009742:	3308      	addeq	r3, #8
 8009744:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009748:	bf04      	itt	eq
 800974a:	0100      	lsleq	r0, r0, #4
 800974c:	3304      	addeq	r3, #4
 800974e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009752:	bf04      	itt	eq
 8009754:	0080      	lsleq	r0, r0, #2
 8009756:	3302      	addeq	r3, #2
 8009758:	2800      	cmp	r0, #0
 800975a:	db05      	blt.n	8009768 <__hi0bits+0x38>
 800975c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009760:	f103 0301 	add.w	r3, r3, #1
 8009764:	bf08      	it	eq
 8009766:	2320      	moveq	r3, #32
 8009768:	4618      	mov	r0, r3
 800976a:	4770      	bx	lr
 800976c:	2300      	movs	r3, #0
 800976e:	e7e4      	b.n	800973a <__hi0bits+0xa>

08009770 <__lo0bits>:
 8009770:	6803      	ldr	r3, [r0, #0]
 8009772:	f013 0207 	ands.w	r2, r3, #7
 8009776:	d00c      	beq.n	8009792 <__lo0bits+0x22>
 8009778:	07d9      	lsls	r1, r3, #31
 800977a:	d422      	bmi.n	80097c2 <__lo0bits+0x52>
 800977c:	079a      	lsls	r2, r3, #30
 800977e:	bf49      	itett	mi
 8009780:	085b      	lsrmi	r3, r3, #1
 8009782:	089b      	lsrpl	r3, r3, #2
 8009784:	6003      	strmi	r3, [r0, #0]
 8009786:	2201      	movmi	r2, #1
 8009788:	bf5c      	itt	pl
 800978a:	6003      	strpl	r3, [r0, #0]
 800978c:	2202      	movpl	r2, #2
 800978e:	4610      	mov	r0, r2
 8009790:	4770      	bx	lr
 8009792:	b299      	uxth	r1, r3
 8009794:	b909      	cbnz	r1, 800979a <__lo0bits+0x2a>
 8009796:	0c1b      	lsrs	r3, r3, #16
 8009798:	2210      	movs	r2, #16
 800979a:	b2d9      	uxtb	r1, r3
 800979c:	b909      	cbnz	r1, 80097a2 <__lo0bits+0x32>
 800979e:	3208      	adds	r2, #8
 80097a0:	0a1b      	lsrs	r3, r3, #8
 80097a2:	0719      	lsls	r1, r3, #28
 80097a4:	bf04      	itt	eq
 80097a6:	091b      	lsreq	r3, r3, #4
 80097a8:	3204      	addeq	r2, #4
 80097aa:	0799      	lsls	r1, r3, #30
 80097ac:	bf04      	itt	eq
 80097ae:	089b      	lsreq	r3, r3, #2
 80097b0:	3202      	addeq	r2, #2
 80097b2:	07d9      	lsls	r1, r3, #31
 80097b4:	d403      	bmi.n	80097be <__lo0bits+0x4e>
 80097b6:	085b      	lsrs	r3, r3, #1
 80097b8:	f102 0201 	add.w	r2, r2, #1
 80097bc:	d003      	beq.n	80097c6 <__lo0bits+0x56>
 80097be:	6003      	str	r3, [r0, #0]
 80097c0:	e7e5      	b.n	800978e <__lo0bits+0x1e>
 80097c2:	2200      	movs	r2, #0
 80097c4:	e7e3      	b.n	800978e <__lo0bits+0x1e>
 80097c6:	2220      	movs	r2, #32
 80097c8:	e7e1      	b.n	800978e <__lo0bits+0x1e>
	...

080097cc <__i2b>:
 80097cc:	b510      	push	{r4, lr}
 80097ce:	460c      	mov	r4, r1
 80097d0:	2101      	movs	r1, #1
 80097d2:	f7ff ff05 	bl	80095e0 <_Balloc>
 80097d6:	4602      	mov	r2, r0
 80097d8:	b928      	cbnz	r0, 80097e6 <__i2b+0x1a>
 80097da:	4b05      	ldr	r3, [pc, #20]	; (80097f0 <__i2b+0x24>)
 80097dc:	4805      	ldr	r0, [pc, #20]	; (80097f4 <__i2b+0x28>)
 80097de:	f240 1145 	movw	r1, #325	; 0x145
 80097e2:	f000 fb5b 	bl	8009e9c <__assert_func>
 80097e6:	2301      	movs	r3, #1
 80097e8:	6144      	str	r4, [r0, #20]
 80097ea:	6103      	str	r3, [r0, #16]
 80097ec:	bd10      	pop	{r4, pc}
 80097ee:	bf00      	nop
 80097f0:	0800aebc 	.word	0x0800aebc
 80097f4:	0800aede 	.word	0x0800aede

080097f8 <__multiply>:
 80097f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097fc:	4691      	mov	r9, r2
 80097fe:	690a      	ldr	r2, [r1, #16]
 8009800:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009804:	429a      	cmp	r2, r3
 8009806:	bfb8      	it	lt
 8009808:	460b      	movlt	r3, r1
 800980a:	460c      	mov	r4, r1
 800980c:	bfbc      	itt	lt
 800980e:	464c      	movlt	r4, r9
 8009810:	4699      	movlt	r9, r3
 8009812:	6927      	ldr	r7, [r4, #16]
 8009814:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009818:	68a3      	ldr	r3, [r4, #8]
 800981a:	6861      	ldr	r1, [r4, #4]
 800981c:	eb07 060a 	add.w	r6, r7, sl
 8009820:	42b3      	cmp	r3, r6
 8009822:	b085      	sub	sp, #20
 8009824:	bfb8      	it	lt
 8009826:	3101      	addlt	r1, #1
 8009828:	f7ff feda 	bl	80095e0 <_Balloc>
 800982c:	b930      	cbnz	r0, 800983c <__multiply+0x44>
 800982e:	4602      	mov	r2, r0
 8009830:	4b44      	ldr	r3, [pc, #272]	; (8009944 <__multiply+0x14c>)
 8009832:	4845      	ldr	r0, [pc, #276]	; (8009948 <__multiply+0x150>)
 8009834:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009838:	f000 fb30 	bl	8009e9c <__assert_func>
 800983c:	f100 0514 	add.w	r5, r0, #20
 8009840:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009844:	462b      	mov	r3, r5
 8009846:	2200      	movs	r2, #0
 8009848:	4543      	cmp	r3, r8
 800984a:	d321      	bcc.n	8009890 <__multiply+0x98>
 800984c:	f104 0314 	add.w	r3, r4, #20
 8009850:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009854:	f109 0314 	add.w	r3, r9, #20
 8009858:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800985c:	9202      	str	r2, [sp, #8]
 800985e:	1b3a      	subs	r2, r7, r4
 8009860:	3a15      	subs	r2, #21
 8009862:	f022 0203 	bic.w	r2, r2, #3
 8009866:	3204      	adds	r2, #4
 8009868:	f104 0115 	add.w	r1, r4, #21
 800986c:	428f      	cmp	r7, r1
 800986e:	bf38      	it	cc
 8009870:	2204      	movcc	r2, #4
 8009872:	9201      	str	r2, [sp, #4]
 8009874:	9a02      	ldr	r2, [sp, #8]
 8009876:	9303      	str	r3, [sp, #12]
 8009878:	429a      	cmp	r2, r3
 800987a:	d80c      	bhi.n	8009896 <__multiply+0x9e>
 800987c:	2e00      	cmp	r6, #0
 800987e:	dd03      	ble.n	8009888 <__multiply+0x90>
 8009880:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009884:	2b00      	cmp	r3, #0
 8009886:	d05b      	beq.n	8009940 <__multiply+0x148>
 8009888:	6106      	str	r6, [r0, #16]
 800988a:	b005      	add	sp, #20
 800988c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009890:	f843 2b04 	str.w	r2, [r3], #4
 8009894:	e7d8      	b.n	8009848 <__multiply+0x50>
 8009896:	f8b3 a000 	ldrh.w	sl, [r3]
 800989a:	f1ba 0f00 	cmp.w	sl, #0
 800989e:	d024      	beq.n	80098ea <__multiply+0xf2>
 80098a0:	f104 0e14 	add.w	lr, r4, #20
 80098a4:	46a9      	mov	r9, r5
 80098a6:	f04f 0c00 	mov.w	ip, #0
 80098aa:	f85e 2b04 	ldr.w	r2, [lr], #4
 80098ae:	f8d9 1000 	ldr.w	r1, [r9]
 80098b2:	fa1f fb82 	uxth.w	fp, r2
 80098b6:	b289      	uxth	r1, r1
 80098b8:	fb0a 110b 	mla	r1, sl, fp, r1
 80098bc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80098c0:	f8d9 2000 	ldr.w	r2, [r9]
 80098c4:	4461      	add	r1, ip
 80098c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80098ca:	fb0a c20b 	mla	r2, sl, fp, ip
 80098ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80098d2:	b289      	uxth	r1, r1
 80098d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80098d8:	4577      	cmp	r7, lr
 80098da:	f849 1b04 	str.w	r1, [r9], #4
 80098de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80098e2:	d8e2      	bhi.n	80098aa <__multiply+0xb2>
 80098e4:	9a01      	ldr	r2, [sp, #4]
 80098e6:	f845 c002 	str.w	ip, [r5, r2]
 80098ea:	9a03      	ldr	r2, [sp, #12]
 80098ec:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80098f0:	3304      	adds	r3, #4
 80098f2:	f1b9 0f00 	cmp.w	r9, #0
 80098f6:	d021      	beq.n	800993c <__multiply+0x144>
 80098f8:	6829      	ldr	r1, [r5, #0]
 80098fa:	f104 0c14 	add.w	ip, r4, #20
 80098fe:	46ae      	mov	lr, r5
 8009900:	f04f 0a00 	mov.w	sl, #0
 8009904:	f8bc b000 	ldrh.w	fp, [ip]
 8009908:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800990c:	fb09 220b 	mla	r2, r9, fp, r2
 8009910:	4452      	add	r2, sl
 8009912:	b289      	uxth	r1, r1
 8009914:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009918:	f84e 1b04 	str.w	r1, [lr], #4
 800991c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009920:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009924:	f8be 1000 	ldrh.w	r1, [lr]
 8009928:	fb09 110a 	mla	r1, r9, sl, r1
 800992c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009930:	4567      	cmp	r7, ip
 8009932:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009936:	d8e5      	bhi.n	8009904 <__multiply+0x10c>
 8009938:	9a01      	ldr	r2, [sp, #4]
 800993a:	50a9      	str	r1, [r5, r2]
 800993c:	3504      	adds	r5, #4
 800993e:	e799      	b.n	8009874 <__multiply+0x7c>
 8009940:	3e01      	subs	r6, #1
 8009942:	e79b      	b.n	800987c <__multiply+0x84>
 8009944:	0800aebc 	.word	0x0800aebc
 8009948:	0800aede 	.word	0x0800aede

0800994c <__pow5mult>:
 800994c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009950:	4615      	mov	r5, r2
 8009952:	f012 0203 	ands.w	r2, r2, #3
 8009956:	4606      	mov	r6, r0
 8009958:	460f      	mov	r7, r1
 800995a:	d007      	beq.n	800996c <__pow5mult+0x20>
 800995c:	4c25      	ldr	r4, [pc, #148]	; (80099f4 <__pow5mult+0xa8>)
 800995e:	3a01      	subs	r2, #1
 8009960:	2300      	movs	r3, #0
 8009962:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009966:	f7ff fe9d 	bl	80096a4 <__multadd>
 800996a:	4607      	mov	r7, r0
 800996c:	10ad      	asrs	r5, r5, #2
 800996e:	d03d      	beq.n	80099ec <__pow5mult+0xa0>
 8009970:	69f4      	ldr	r4, [r6, #28]
 8009972:	b97c      	cbnz	r4, 8009994 <__pow5mult+0x48>
 8009974:	2010      	movs	r0, #16
 8009976:	f7ff fcd1 	bl	800931c <malloc>
 800997a:	4602      	mov	r2, r0
 800997c:	61f0      	str	r0, [r6, #28]
 800997e:	b928      	cbnz	r0, 800998c <__pow5mult+0x40>
 8009980:	4b1d      	ldr	r3, [pc, #116]	; (80099f8 <__pow5mult+0xac>)
 8009982:	481e      	ldr	r0, [pc, #120]	; (80099fc <__pow5mult+0xb0>)
 8009984:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009988:	f000 fa88 	bl	8009e9c <__assert_func>
 800998c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009990:	6004      	str	r4, [r0, #0]
 8009992:	60c4      	str	r4, [r0, #12]
 8009994:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009998:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800999c:	b94c      	cbnz	r4, 80099b2 <__pow5mult+0x66>
 800999e:	f240 2171 	movw	r1, #625	; 0x271
 80099a2:	4630      	mov	r0, r6
 80099a4:	f7ff ff12 	bl	80097cc <__i2b>
 80099a8:	2300      	movs	r3, #0
 80099aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80099ae:	4604      	mov	r4, r0
 80099b0:	6003      	str	r3, [r0, #0]
 80099b2:	f04f 0900 	mov.w	r9, #0
 80099b6:	07eb      	lsls	r3, r5, #31
 80099b8:	d50a      	bpl.n	80099d0 <__pow5mult+0x84>
 80099ba:	4639      	mov	r1, r7
 80099bc:	4622      	mov	r2, r4
 80099be:	4630      	mov	r0, r6
 80099c0:	f7ff ff1a 	bl	80097f8 <__multiply>
 80099c4:	4639      	mov	r1, r7
 80099c6:	4680      	mov	r8, r0
 80099c8:	4630      	mov	r0, r6
 80099ca:	f7ff fe49 	bl	8009660 <_Bfree>
 80099ce:	4647      	mov	r7, r8
 80099d0:	106d      	asrs	r5, r5, #1
 80099d2:	d00b      	beq.n	80099ec <__pow5mult+0xa0>
 80099d4:	6820      	ldr	r0, [r4, #0]
 80099d6:	b938      	cbnz	r0, 80099e8 <__pow5mult+0x9c>
 80099d8:	4622      	mov	r2, r4
 80099da:	4621      	mov	r1, r4
 80099dc:	4630      	mov	r0, r6
 80099de:	f7ff ff0b 	bl	80097f8 <__multiply>
 80099e2:	6020      	str	r0, [r4, #0]
 80099e4:	f8c0 9000 	str.w	r9, [r0]
 80099e8:	4604      	mov	r4, r0
 80099ea:	e7e4      	b.n	80099b6 <__pow5mult+0x6a>
 80099ec:	4638      	mov	r0, r7
 80099ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099f2:	bf00      	nop
 80099f4:	0800b028 	.word	0x0800b028
 80099f8:	0800ae4d 	.word	0x0800ae4d
 80099fc:	0800aede 	.word	0x0800aede

08009a00 <__lshift>:
 8009a00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a04:	460c      	mov	r4, r1
 8009a06:	6849      	ldr	r1, [r1, #4]
 8009a08:	6923      	ldr	r3, [r4, #16]
 8009a0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009a0e:	68a3      	ldr	r3, [r4, #8]
 8009a10:	4607      	mov	r7, r0
 8009a12:	4691      	mov	r9, r2
 8009a14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009a18:	f108 0601 	add.w	r6, r8, #1
 8009a1c:	42b3      	cmp	r3, r6
 8009a1e:	db0b      	blt.n	8009a38 <__lshift+0x38>
 8009a20:	4638      	mov	r0, r7
 8009a22:	f7ff fddd 	bl	80095e0 <_Balloc>
 8009a26:	4605      	mov	r5, r0
 8009a28:	b948      	cbnz	r0, 8009a3e <__lshift+0x3e>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	4b28      	ldr	r3, [pc, #160]	; (8009ad0 <__lshift+0xd0>)
 8009a2e:	4829      	ldr	r0, [pc, #164]	; (8009ad4 <__lshift+0xd4>)
 8009a30:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009a34:	f000 fa32 	bl	8009e9c <__assert_func>
 8009a38:	3101      	adds	r1, #1
 8009a3a:	005b      	lsls	r3, r3, #1
 8009a3c:	e7ee      	b.n	8009a1c <__lshift+0x1c>
 8009a3e:	2300      	movs	r3, #0
 8009a40:	f100 0114 	add.w	r1, r0, #20
 8009a44:	f100 0210 	add.w	r2, r0, #16
 8009a48:	4618      	mov	r0, r3
 8009a4a:	4553      	cmp	r3, sl
 8009a4c:	db33      	blt.n	8009ab6 <__lshift+0xb6>
 8009a4e:	6920      	ldr	r0, [r4, #16]
 8009a50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009a54:	f104 0314 	add.w	r3, r4, #20
 8009a58:	f019 091f 	ands.w	r9, r9, #31
 8009a5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009a60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009a64:	d02b      	beq.n	8009abe <__lshift+0xbe>
 8009a66:	f1c9 0e20 	rsb	lr, r9, #32
 8009a6a:	468a      	mov	sl, r1
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	6818      	ldr	r0, [r3, #0]
 8009a70:	fa00 f009 	lsl.w	r0, r0, r9
 8009a74:	4310      	orrs	r0, r2
 8009a76:	f84a 0b04 	str.w	r0, [sl], #4
 8009a7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a7e:	459c      	cmp	ip, r3
 8009a80:	fa22 f20e 	lsr.w	r2, r2, lr
 8009a84:	d8f3      	bhi.n	8009a6e <__lshift+0x6e>
 8009a86:	ebac 0304 	sub.w	r3, ip, r4
 8009a8a:	3b15      	subs	r3, #21
 8009a8c:	f023 0303 	bic.w	r3, r3, #3
 8009a90:	3304      	adds	r3, #4
 8009a92:	f104 0015 	add.w	r0, r4, #21
 8009a96:	4584      	cmp	ip, r0
 8009a98:	bf38      	it	cc
 8009a9a:	2304      	movcc	r3, #4
 8009a9c:	50ca      	str	r2, [r1, r3]
 8009a9e:	b10a      	cbz	r2, 8009aa4 <__lshift+0xa4>
 8009aa0:	f108 0602 	add.w	r6, r8, #2
 8009aa4:	3e01      	subs	r6, #1
 8009aa6:	4638      	mov	r0, r7
 8009aa8:	612e      	str	r6, [r5, #16]
 8009aaa:	4621      	mov	r1, r4
 8009aac:	f7ff fdd8 	bl	8009660 <_Bfree>
 8009ab0:	4628      	mov	r0, r5
 8009ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ab6:	f842 0f04 	str.w	r0, [r2, #4]!
 8009aba:	3301      	adds	r3, #1
 8009abc:	e7c5      	b.n	8009a4a <__lshift+0x4a>
 8009abe:	3904      	subs	r1, #4
 8009ac0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ac4:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ac8:	459c      	cmp	ip, r3
 8009aca:	d8f9      	bhi.n	8009ac0 <__lshift+0xc0>
 8009acc:	e7ea      	b.n	8009aa4 <__lshift+0xa4>
 8009ace:	bf00      	nop
 8009ad0:	0800aebc 	.word	0x0800aebc
 8009ad4:	0800aede 	.word	0x0800aede

08009ad8 <__mcmp>:
 8009ad8:	b530      	push	{r4, r5, lr}
 8009ada:	6902      	ldr	r2, [r0, #16]
 8009adc:	690c      	ldr	r4, [r1, #16]
 8009ade:	1b12      	subs	r2, r2, r4
 8009ae0:	d10e      	bne.n	8009b00 <__mcmp+0x28>
 8009ae2:	f100 0314 	add.w	r3, r0, #20
 8009ae6:	3114      	adds	r1, #20
 8009ae8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009aec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009af0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009af4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009af8:	42a5      	cmp	r5, r4
 8009afa:	d003      	beq.n	8009b04 <__mcmp+0x2c>
 8009afc:	d305      	bcc.n	8009b0a <__mcmp+0x32>
 8009afe:	2201      	movs	r2, #1
 8009b00:	4610      	mov	r0, r2
 8009b02:	bd30      	pop	{r4, r5, pc}
 8009b04:	4283      	cmp	r3, r0
 8009b06:	d3f3      	bcc.n	8009af0 <__mcmp+0x18>
 8009b08:	e7fa      	b.n	8009b00 <__mcmp+0x28>
 8009b0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b0e:	e7f7      	b.n	8009b00 <__mcmp+0x28>

08009b10 <__mdiff>:
 8009b10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b14:	460c      	mov	r4, r1
 8009b16:	4606      	mov	r6, r0
 8009b18:	4611      	mov	r1, r2
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	4690      	mov	r8, r2
 8009b1e:	f7ff ffdb 	bl	8009ad8 <__mcmp>
 8009b22:	1e05      	subs	r5, r0, #0
 8009b24:	d110      	bne.n	8009b48 <__mdiff+0x38>
 8009b26:	4629      	mov	r1, r5
 8009b28:	4630      	mov	r0, r6
 8009b2a:	f7ff fd59 	bl	80095e0 <_Balloc>
 8009b2e:	b930      	cbnz	r0, 8009b3e <__mdiff+0x2e>
 8009b30:	4b3a      	ldr	r3, [pc, #232]	; (8009c1c <__mdiff+0x10c>)
 8009b32:	4602      	mov	r2, r0
 8009b34:	f240 2137 	movw	r1, #567	; 0x237
 8009b38:	4839      	ldr	r0, [pc, #228]	; (8009c20 <__mdiff+0x110>)
 8009b3a:	f000 f9af 	bl	8009e9c <__assert_func>
 8009b3e:	2301      	movs	r3, #1
 8009b40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009b44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b48:	bfa4      	itt	ge
 8009b4a:	4643      	movge	r3, r8
 8009b4c:	46a0      	movge	r8, r4
 8009b4e:	4630      	mov	r0, r6
 8009b50:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009b54:	bfa6      	itte	ge
 8009b56:	461c      	movge	r4, r3
 8009b58:	2500      	movge	r5, #0
 8009b5a:	2501      	movlt	r5, #1
 8009b5c:	f7ff fd40 	bl	80095e0 <_Balloc>
 8009b60:	b920      	cbnz	r0, 8009b6c <__mdiff+0x5c>
 8009b62:	4b2e      	ldr	r3, [pc, #184]	; (8009c1c <__mdiff+0x10c>)
 8009b64:	4602      	mov	r2, r0
 8009b66:	f240 2145 	movw	r1, #581	; 0x245
 8009b6a:	e7e5      	b.n	8009b38 <__mdiff+0x28>
 8009b6c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009b70:	6926      	ldr	r6, [r4, #16]
 8009b72:	60c5      	str	r5, [r0, #12]
 8009b74:	f104 0914 	add.w	r9, r4, #20
 8009b78:	f108 0514 	add.w	r5, r8, #20
 8009b7c:	f100 0e14 	add.w	lr, r0, #20
 8009b80:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009b84:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009b88:	f108 0210 	add.w	r2, r8, #16
 8009b8c:	46f2      	mov	sl, lr
 8009b8e:	2100      	movs	r1, #0
 8009b90:	f859 3b04 	ldr.w	r3, [r9], #4
 8009b94:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009b98:	fa11 f88b 	uxtah	r8, r1, fp
 8009b9c:	b299      	uxth	r1, r3
 8009b9e:	0c1b      	lsrs	r3, r3, #16
 8009ba0:	eba8 0801 	sub.w	r8, r8, r1
 8009ba4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009ba8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009bac:	fa1f f888 	uxth.w	r8, r8
 8009bb0:	1419      	asrs	r1, r3, #16
 8009bb2:	454e      	cmp	r6, r9
 8009bb4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009bb8:	f84a 3b04 	str.w	r3, [sl], #4
 8009bbc:	d8e8      	bhi.n	8009b90 <__mdiff+0x80>
 8009bbe:	1b33      	subs	r3, r6, r4
 8009bc0:	3b15      	subs	r3, #21
 8009bc2:	f023 0303 	bic.w	r3, r3, #3
 8009bc6:	3304      	adds	r3, #4
 8009bc8:	3415      	adds	r4, #21
 8009bca:	42a6      	cmp	r6, r4
 8009bcc:	bf38      	it	cc
 8009bce:	2304      	movcc	r3, #4
 8009bd0:	441d      	add	r5, r3
 8009bd2:	4473      	add	r3, lr
 8009bd4:	469e      	mov	lr, r3
 8009bd6:	462e      	mov	r6, r5
 8009bd8:	4566      	cmp	r6, ip
 8009bda:	d30e      	bcc.n	8009bfa <__mdiff+0xea>
 8009bdc:	f10c 0203 	add.w	r2, ip, #3
 8009be0:	1b52      	subs	r2, r2, r5
 8009be2:	f022 0203 	bic.w	r2, r2, #3
 8009be6:	3d03      	subs	r5, #3
 8009be8:	45ac      	cmp	ip, r5
 8009bea:	bf38      	it	cc
 8009bec:	2200      	movcc	r2, #0
 8009bee:	4413      	add	r3, r2
 8009bf0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009bf4:	b17a      	cbz	r2, 8009c16 <__mdiff+0x106>
 8009bf6:	6107      	str	r7, [r0, #16]
 8009bf8:	e7a4      	b.n	8009b44 <__mdiff+0x34>
 8009bfa:	f856 8b04 	ldr.w	r8, [r6], #4
 8009bfe:	fa11 f288 	uxtah	r2, r1, r8
 8009c02:	1414      	asrs	r4, r2, #16
 8009c04:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009c08:	b292      	uxth	r2, r2
 8009c0a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009c0e:	f84e 2b04 	str.w	r2, [lr], #4
 8009c12:	1421      	asrs	r1, r4, #16
 8009c14:	e7e0      	b.n	8009bd8 <__mdiff+0xc8>
 8009c16:	3f01      	subs	r7, #1
 8009c18:	e7ea      	b.n	8009bf0 <__mdiff+0xe0>
 8009c1a:	bf00      	nop
 8009c1c:	0800aebc 	.word	0x0800aebc
 8009c20:	0800aede 	.word	0x0800aede

08009c24 <__d2b>:
 8009c24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c28:	460f      	mov	r7, r1
 8009c2a:	2101      	movs	r1, #1
 8009c2c:	ec59 8b10 	vmov	r8, r9, d0
 8009c30:	4616      	mov	r6, r2
 8009c32:	f7ff fcd5 	bl	80095e0 <_Balloc>
 8009c36:	4604      	mov	r4, r0
 8009c38:	b930      	cbnz	r0, 8009c48 <__d2b+0x24>
 8009c3a:	4602      	mov	r2, r0
 8009c3c:	4b24      	ldr	r3, [pc, #144]	; (8009cd0 <__d2b+0xac>)
 8009c3e:	4825      	ldr	r0, [pc, #148]	; (8009cd4 <__d2b+0xb0>)
 8009c40:	f240 310f 	movw	r1, #783	; 0x30f
 8009c44:	f000 f92a 	bl	8009e9c <__assert_func>
 8009c48:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009c4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c50:	bb2d      	cbnz	r5, 8009c9e <__d2b+0x7a>
 8009c52:	9301      	str	r3, [sp, #4]
 8009c54:	f1b8 0300 	subs.w	r3, r8, #0
 8009c58:	d026      	beq.n	8009ca8 <__d2b+0x84>
 8009c5a:	4668      	mov	r0, sp
 8009c5c:	9300      	str	r3, [sp, #0]
 8009c5e:	f7ff fd87 	bl	8009770 <__lo0bits>
 8009c62:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009c66:	b1e8      	cbz	r0, 8009ca4 <__d2b+0x80>
 8009c68:	f1c0 0320 	rsb	r3, r0, #32
 8009c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8009c70:	430b      	orrs	r3, r1
 8009c72:	40c2      	lsrs	r2, r0
 8009c74:	6163      	str	r3, [r4, #20]
 8009c76:	9201      	str	r2, [sp, #4]
 8009c78:	9b01      	ldr	r3, [sp, #4]
 8009c7a:	61a3      	str	r3, [r4, #24]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	bf14      	ite	ne
 8009c80:	2202      	movne	r2, #2
 8009c82:	2201      	moveq	r2, #1
 8009c84:	6122      	str	r2, [r4, #16]
 8009c86:	b1bd      	cbz	r5, 8009cb8 <__d2b+0x94>
 8009c88:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009c8c:	4405      	add	r5, r0
 8009c8e:	603d      	str	r5, [r7, #0]
 8009c90:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009c94:	6030      	str	r0, [r6, #0]
 8009c96:	4620      	mov	r0, r4
 8009c98:	b003      	add	sp, #12
 8009c9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ca2:	e7d6      	b.n	8009c52 <__d2b+0x2e>
 8009ca4:	6161      	str	r1, [r4, #20]
 8009ca6:	e7e7      	b.n	8009c78 <__d2b+0x54>
 8009ca8:	a801      	add	r0, sp, #4
 8009caa:	f7ff fd61 	bl	8009770 <__lo0bits>
 8009cae:	9b01      	ldr	r3, [sp, #4]
 8009cb0:	6163      	str	r3, [r4, #20]
 8009cb2:	3020      	adds	r0, #32
 8009cb4:	2201      	movs	r2, #1
 8009cb6:	e7e5      	b.n	8009c84 <__d2b+0x60>
 8009cb8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009cbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009cc0:	6038      	str	r0, [r7, #0]
 8009cc2:	6918      	ldr	r0, [r3, #16]
 8009cc4:	f7ff fd34 	bl	8009730 <__hi0bits>
 8009cc8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ccc:	e7e2      	b.n	8009c94 <__d2b+0x70>
 8009cce:	bf00      	nop
 8009cd0:	0800aebc 	.word	0x0800aebc
 8009cd4:	0800aede 	.word	0x0800aede

08009cd8 <__sread>:
 8009cd8:	b510      	push	{r4, lr}
 8009cda:	460c      	mov	r4, r1
 8009cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ce0:	f000 f8a8 	bl	8009e34 <_read_r>
 8009ce4:	2800      	cmp	r0, #0
 8009ce6:	bfab      	itete	ge
 8009ce8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009cea:	89a3      	ldrhlt	r3, [r4, #12]
 8009cec:	181b      	addge	r3, r3, r0
 8009cee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009cf2:	bfac      	ite	ge
 8009cf4:	6563      	strge	r3, [r4, #84]	; 0x54
 8009cf6:	81a3      	strhlt	r3, [r4, #12]
 8009cf8:	bd10      	pop	{r4, pc}

08009cfa <__swrite>:
 8009cfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cfe:	461f      	mov	r7, r3
 8009d00:	898b      	ldrh	r3, [r1, #12]
 8009d02:	05db      	lsls	r3, r3, #23
 8009d04:	4605      	mov	r5, r0
 8009d06:	460c      	mov	r4, r1
 8009d08:	4616      	mov	r6, r2
 8009d0a:	d505      	bpl.n	8009d18 <__swrite+0x1e>
 8009d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d10:	2302      	movs	r3, #2
 8009d12:	2200      	movs	r2, #0
 8009d14:	f000 f87c 	bl	8009e10 <_lseek_r>
 8009d18:	89a3      	ldrh	r3, [r4, #12]
 8009d1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009d22:	81a3      	strh	r3, [r4, #12]
 8009d24:	4632      	mov	r2, r6
 8009d26:	463b      	mov	r3, r7
 8009d28:	4628      	mov	r0, r5
 8009d2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d2e:	f000 b8a3 	b.w	8009e78 <_write_r>

08009d32 <__sseek>:
 8009d32:	b510      	push	{r4, lr}
 8009d34:	460c      	mov	r4, r1
 8009d36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d3a:	f000 f869 	bl	8009e10 <_lseek_r>
 8009d3e:	1c43      	adds	r3, r0, #1
 8009d40:	89a3      	ldrh	r3, [r4, #12]
 8009d42:	bf15      	itete	ne
 8009d44:	6560      	strne	r0, [r4, #84]	; 0x54
 8009d46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009d4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009d4e:	81a3      	strheq	r3, [r4, #12]
 8009d50:	bf18      	it	ne
 8009d52:	81a3      	strhne	r3, [r4, #12]
 8009d54:	bd10      	pop	{r4, pc}

08009d56 <__sclose>:
 8009d56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d5a:	f000 b849 	b.w	8009df0 <_close_r>

08009d5e <_realloc_r>:
 8009d5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d62:	4680      	mov	r8, r0
 8009d64:	4614      	mov	r4, r2
 8009d66:	460e      	mov	r6, r1
 8009d68:	b921      	cbnz	r1, 8009d74 <_realloc_r+0x16>
 8009d6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d6e:	4611      	mov	r1, r2
 8009d70:	f7ff bafc 	b.w	800936c <_malloc_r>
 8009d74:	b92a      	cbnz	r2, 8009d82 <_realloc_r+0x24>
 8009d76:	f000 f8c5 	bl	8009f04 <_free_r>
 8009d7a:	4625      	mov	r5, r4
 8009d7c:	4628      	mov	r0, r5
 8009d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d82:	f000 f91d 	bl	8009fc0 <_malloc_usable_size_r>
 8009d86:	4284      	cmp	r4, r0
 8009d88:	4607      	mov	r7, r0
 8009d8a:	d802      	bhi.n	8009d92 <_realloc_r+0x34>
 8009d8c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009d90:	d812      	bhi.n	8009db8 <_realloc_r+0x5a>
 8009d92:	4621      	mov	r1, r4
 8009d94:	4640      	mov	r0, r8
 8009d96:	f7ff fae9 	bl	800936c <_malloc_r>
 8009d9a:	4605      	mov	r5, r0
 8009d9c:	2800      	cmp	r0, #0
 8009d9e:	d0ed      	beq.n	8009d7c <_realloc_r+0x1e>
 8009da0:	42bc      	cmp	r4, r7
 8009da2:	4622      	mov	r2, r4
 8009da4:	4631      	mov	r1, r6
 8009da6:	bf28      	it	cs
 8009da8:	463a      	movcs	r2, r7
 8009daa:	f7fe fad4 	bl	8008356 <memcpy>
 8009dae:	4631      	mov	r1, r6
 8009db0:	4640      	mov	r0, r8
 8009db2:	f000 f8a7 	bl	8009f04 <_free_r>
 8009db6:	e7e1      	b.n	8009d7c <_realloc_r+0x1e>
 8009db8:	4635      	mov	r5, r6
 8009dba:	e7df      	b.n	8009d7c <_realloc_r+0x1e>

08009dbc <memmove>:
 8009dbc:	4288      	cmp	r0, r1
 8009dbe:	b510      	push	{r4, lr}
 8009dc0:	eb01 0402 	add.w	r4, r1, r2
 8009dc4:	d902      	bls.n	8009dcc <memmove+0x10>
 8009dc6:	4284      	cmp	r4, r0
 8009dc8:	4623      	mov	r3, r4
 8009dca:	d807      	bhi.n	8009ddc <memmove+0x20>
 8009dcc:	1e43      	subs	r3, r0, #1
 8009dce:	42a1      	cmp	r1, r4
 8009dd0:	d008      	beq.n	8009de4 <memmove+0x28>
 8009dd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009dd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009dda:	e7f8      	b.n	8009dce <memmove+0x12>
 8009ddc:	4402      	add	r2, r0
 8009dde:	4601      	mov	r1, r0
 8009de0:	428a      	cmp	r2, r1
 8009de2:	d100      	bne.n	8009de6 <memmove+0x2a>
 8009de4:	bd10      	pop	{r4, pc}
 8009de6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009dea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009dee:	e7f7      	b.n	8009de0 <memmove+0x24>

08009df0 <_close_r>:
 8009df0:	b538      	push	{r3, r4, r5, lr}
 8009df2:	4d06      	ldr	r5, [pc, #24]	; (8009e0c <_close_r+0x1c>)
 8009df4:	2300      	movs	r3, #0
 8009df6:	4604      	mov	r4, r0
 8009df8:	4608      	mov	r0, r1
 8009dfa:	602b      	str	r3, [r5, #0]
 8009dfc:	f7f9 f8db 	bl	8002fb6 <_close>
 8009e00:	1c43      	adds	r3, r0, #1
 8009e02:	d102      	bne.n	8009e0a <_close_r+0x1a>
 8009e04:	682b      	ldr	r3, [r5, #0]
 8009e06:	b103      	cbz	r3, 8009e0a <_close_r+0x1a>
 8009e08:	6023      	str	r3, [r4, #0]
 8009e0a:	bd38      	pop	{r3, r4, r5, pc}
 8009e0c:	20002ff0 	.word	0x20002ff0

08009e10 <_lseek_r>:
 8009e10:	b538      	push	{r3, r4, r5, lr}
 8009e12:	4d07      	ldr	r5, [pc, #28]	; (8009e30 <_lseek_r+0x20>)
 8009e14:	4604      	mov	r4, r0
 8009e16:	4608      	mov	r0, r1
 8009e18:	4611      	mov	r1, r2
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	602a      	str	r2, [r5, #0]
 8009e1e:	461a      	mov	r2, r3
 8009e20:	f7f9 f8f0 	bl	8003004 <_lseek>
 8009e24:	1c43      	adds	r3, r0, #1
 8009e26:	d102      	bne.n	8009e2e <_lseek_r+0x1e>
 8009e28:	682b      	ldr	r3, [r5, #0]
 8009e2a:	b103      	cbz	r3, 8009e2e <_lseek_r+0x1e>
 8009e2c:	6023      	str	r3, [r4, #0]
 8009e2e:	bd38      	pop	{r3, r4, r5, pc}
 8009e30:	20002ff0 	.word	0x20002ff0

08009e34 <_read_r>:
 8009e34:	b538      	push	{r3, r4, r5, lr}
 8009e36:	4d07      	ldr	r5, [pc, #28]	; (8009e54 <_read_r+0x20>)
 8009e38:	4604      	mov	r4, r0
 8009e3a:	4608      	mov	r0, r1
 8009e3c:	4611      	mov	r1, r2
 8009e3e:	2200      	movs	r2, #0
 8009e40:	602a      	str	r2, [r5, #0]
 8009e42:	461a      	mov	r2, r3
 8009e44:	f7f9 f87e 	bl	8002f44 <_read>
 8009e48:	1c43      	adds	r3, r0, #1
 8009e4a:	d102      	bne.n	8009e52 <_read_r+0x1e>
 8009e4c:	682b      	ldr	r3, [r5, #0]
 8009e4e:	b103      	cbz	r3, 8009e52 <_read_r+0x1e>
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	bd38      	pop	{r3, r4, r5, pc}
 8009e54:	20002ff0 	.word	0x20002ff0

08009e58 <_sbrk_r>:
 8009e58:	b538      	push	{r3, r4, r5, lr}
 8009e5a:	4d06      	ldr	r5, [pc, #24]	; (8009e74 <_sbrk_r+0x1c>)
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	4604      	mov	r4, r0
 8009e60:	4608      	mov	r0, r1
 8009e62:	602b      	str	r3, [r5, #0]
 8009e64:	f7f9 f8dc 	bl	8003020 <_sbrk>
 8009e68:	1c43      	adds	r3, r0, #1
 8009e6a:	d102      	bne.n	8009e72 <_sbrk_r+0x1a>
 8009e6c:	682b      	ldr	r3, [r5, #0]
 8009e6e:	b103      	cbz	r3, 8009e72 <_sbrk_r+0x1a>
 8009e70:	6023      	str	r3, [r4, #0]
 8009e72:	bd38      	pop	{r3, r4, r5, pc}
 8009e74:	20002ff0 	.word	0x20002ff0

08009e78 <_write_r>:
 8009e78:	b538      	push	{r3, r4, r5, lr}
 8009e7a:	4d07      	ldr	r5, [pc, #28]	; (8009e98 <_write_r+0x20>)
 8009e7c:	4604      	mov	r4, r0
 8009e7e:	4608      	mov	r0, r1
 8009e80:	4611      	mov	r1, r2
 8009e82:	2200      	movs	r2, #0
 8009e84:	602a      	str	r2, [r5, #0]
 8009e86:	461a      	mov	r2, r3
 8009e88:	f7f9 f879 	bl	8002f7e <_write>
 8009e8c:	1c43      	adds	r3, r0, #1
 8009e8e:	d102      	bne.n	8009e96 <_write_r+0x1e>
 8009e90:	682b      	ldr	r3, [r5, #0]
 8009e92:	b103      	cbz	r3, 8009e96 <_write_r+0x1e>
 8009e94:	6023      	str	r3, [r4, #0]
 8009e96:	bd38      	pop	{r3, r4, r5, pc}
 8009e98:	20002ff0 	.word	0x20002ff0

08009e9c <__assert_func>:
 8009e9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e9e:	4614      	mov	r4, r2
 8009ea0:	461a      	mov	r2, r3
 8009ea2:	4b09      	ldr	r3, [pc, #36]	; (8009ec8 <__assert_func+0x2c>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	4605      	mov	r5, r0
 8009ea8:	68d8      	ldr	r0, [r3, #12]
 8009eaa:	b14c      	cbz	r4, 8009ec0 <__assert_func+0x24>
 8009eac:	4b07      	ldr	r3, [pc, #28]	; (8009ecc <__assert_func+0x30>)
 8009eae:	9100      	str	r1, [sp, #0]
 8009eb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009eb4:	4906      	ldr	r1, [pc, #24]	; (8009ed0 <__assert_func+0x34>)
 8009eb6:	462b      	mov	r3, r5
 8009eb8:	f000 f88a 	bl	8009fd0 <fiprintf>
 8009ebc:	f000 f8a7 	bl	800a00e <abort>
 8009ec0:	4b04      	ldr	r3, [pc, #16]	; (8009ed4 <__assert_func+0x38>)
 8009ec2:	461c      	mov	r4, r3
 8009ec4:	e7f3      	b.n	8009eae <__assert_func+0x12>
 8009ec6:	bf00      	nop
 8009ec8:	200000a4 	.word	0x200000a4
 8009ecc:	0800b13f 	.word	0x0800b13f
 8009ed0:	0800b14c 	.word	0x0800b14c
 8009ed4:	0800b17a 	.word	0x0800b17a

08009ed8 <_calloc_r>:
 8009ed8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009eda:	fba1 2402 	umull	r2, r4, r1, r2
 8009ede:	b94c      	cbnz	r4, 8009ef4 <_calloc_r+0x1c>
 8009ee0:	4611      	mov	r1, r2
 8009ee2:	9201      	str	r2, [sp, #4]
 8009ee4:	f7ff fa42 	bl	800936c <_malloc_r>
 8009ee8:	9a01      	ldr	r2, [sp, #4]
 8009eea:	4605      	mov	r5, r0
 8009eec:	b930      	cbnz	r0, 8009efc <_calloc_r+0x24>
 8009eee:	4628      	mov	r0, r5
 8009ef0:	b003      	add	sp, #12
 8009ef2:	bd30      	pop	{r4, r5, pc}
 8009ef4:	220c      	movs	r2, #12
 8009ef6:	6002      	str	r2, [r0, #0]
 8009ef8:	2500      	movs	r5, #0
 8009efa:	e7f8      	b.n	8009eee <_calloc_r+0x16>
 8009efc:	4621      	mov	r1, r4
 8009efe:	f7fe f9f1 	bl	80082e4 <memset>
 8009f02:	e7f4      	b.n	8009eee <_calloc_r+0x16>

08009f04 <_free_r>:
 8009f04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f06:	2900      	cmp	r1, #0
 8009f08:	d044      	beq.n	8009f94 <_free_r+0x90>
 8009f0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f0e:	9001      	str	r0, [sp, #4]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f1a1 0404 	sub.w	r4, r1, #4
 8009f16:	bfb8      	it	lt
 8009f18:	18e4      	addlt	r4, r4, r3
 8009f1a:	f7ff fb55 	bl	80095c8 <__malloc_lock>
 8009f1e:	4a1e      	ldr	r2, [pc, #120]	; (8009f98 <_free_r+0x94>)
 8009f20:	9801      	ldr	r0, [sp, #4]
 8009f22:	6813      	ldr	r3, [r2, #0]
 8009f24:	b933      	cbnz	r3, 8009f34 <_free_r+0x30>
 8009f26:	6063      	str	r3, [r4, #4]
 8009f28:	6014      	str	r4, [r2, #0]
 8009f2a:	b003      	add	sp, #12
 8009f2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f30:	f7ff bb50 	b.w	80095d4 <__malloc_unlock>
 8009f34:	42a3      	cmp	r3, r4
 8009f36:	d908      	bls.n	8009f4a <_free_r+0x46>
 8009f38:	6825      	ldr	r5, [r4, #0]
 8009f3a:	1961      	adds	r1, r4, r5
 8009f3c:	428b      	cmp	r3, r1
 8009f3e:	bf01      	itttt	eq
 8009f40:	6819      	ldreq	r1, [r3, #0]
 8009f42:	685b      	ldreq	r3, [r3, #4]
 8009f44:	1949      	addeq	r1, r1, r5
 8009f46:	6021      	streq	r1, [r4, #0]
 8009f48:	e7ed      	b.n	8009f26 <_free_r+0x22>
 8009f4a:	461a      	mov	r2, r3
 8009f4c:	685b      	ldr	r3, [r3, #4]
 8009f4e:	b10b      	cbz	r3, 8009f54 <_free_r+0x50>
 8009f50:	42a3      	cmp	r3, r4
 8009f52:	d9fa      	bls.n	8009f4a <_free_r+0x46>
 8009f54:	6811      	ldr	r1, [r2, #0]
 8009f56:	1855      	adds	r5, r2, r1
 8009f58:	42a5      	cmp	r5, r4
 8009f5a:	d10b      	bne.n	8009f74 <_free_r+0x70>
 8009f5c:	6824      	ldr	r4, [r4, #0]
 8009f5e:	4421      	add	r1, r4
 8009f60:	1854      	adds	r4, r2, r1
 8009f62:	42a3      	cmp	r3, r4
 8009f64:	6011      	str	r1, [r2, #0]
 8009f66:	d1e0      	bne.n	8009f2a <_free_r+0x26>
 8009f68:	681c      	ldr	r4, [r3, #0]
 8009f6a:	685b      	ldr	r3, [r3, #4]
 8009f6c:	6053      	str	r3, [r2, #4]
 8009f6e:	440c      	add	r4, r1
 8009f70:	6014      	str	r4, [r2, #0]
 8009f72:	e7da      	b.n	8009f2a <_free_r+0x26>
 8009f74:	d902      	bls.n	8009f7c <_free_r+0x78>
 8009f76:	230c      	movs	r3, #12
 8009f78:	6003      	str	r3, [r0, #0]
 8009f7a:	e7d6      	b.n	8009f2a <_free_r+0x26>
 8009f7c:	6825      	ldr	r5, [r4, #0]
 8009f7e:	1961      	adds	r1, r4, r5
 8009f80:	428b      	cmp	r3, r1
 8009f82:	bf04      	itt	eq
 8009f84:	6819      	ldreq	r1, [r3, #0]
 8009f86:	685b      	ldreq	r3, [r3, #4]
 8009f88:	6063      	str	r3, [r4, #4]
 8009f8a:	bf04      	itt	eq
 8009f8c:	1949      	addeq	r1, r1, r5
 8009f8e:	6021      	streq	r1, [r4, #0]
 8009f90:	6054      	str	r4, [r2, #4]
 8009f92:	e7ca      	b.n	8009f2a <_free_r+0x26>
 8009f94:	b003      	add	sp, #12
 8009f96:	bd30      	pop	{r4, r5, pc}
 8009f98:	20002fe8 	.word	0x20002fe8

08009f9c <__ascii_mbtowc>:
 8009f9c:	b082      	sub	sp, #8
 8009f9e:	b901      	cbnz	r1, 8009fa2 <__ascii_mbtowc+0x6>
 8009fa0:	a901      	add	r1, sp, #4
 8009fa2:	b142      	cbz	r2, 8009fb6 <__ascii_mbtowc+0x1a>
 8009fa4:	b14b      	cbz	r3, 8009fba <__ascii_mbtowc+0x1e>
 8009fa6:	7813      	ldrb	r3, [r2, #0]
 8009fa8:	600b      	str	r3, [r1, #0]
 8009faa:	7812      	ldrb	r2, [r2, #0]
 8009fac:	1e10      	subs	r0, r2, #0
 8009fae:	bf18      	it	ne
 8009fb0:	2001      	movne	r0, #1
 8009fb2:	b002      	add	sp, #8
 8009fb4:	4770      	bx	lr
 8009fb6:	4610      	mov	r0, r2
 8009fb8:	e7fb      	b.n	8009fb2 <__ascii_mbtowc+0x16>
 8009fba:	f06f 0001 	mvn.w	r0, #1
 8009fbe:	e7f8      	b.n	8009fb2 <__ascii_mbtowc+0x16>

08009fc0 <_malloc_usable_size_r>:
 8009fc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fc4:	1f18      	subs	r0, r3, #4
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	bfbc      	itt	lt
 8009fca:	580b      	ldrlt	r3, [r1, r0]
 8009fcc:	18c0      	addlt	r0, r0, r3
 8009fce:	4770      	bx	lr

08009fd0 <fiprintf>:
 8009fd0:	b40e      	push	{r1, r2, r3}
 8009fd2:	b503      	push	{r0, r1, lr}
 8009fd4:	4601      	mov	r1, r0
 8009fd6:	ab03      	add	r3, sp, #12
 8009fd8:	4805      	ldr	r0, [pc, #20]	; (8009ff0 <fiprintf+0x20>)
 8009fda:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fde:	6800      	ldr	r0, [r0, #0]
 8009fe0:	9301      	str	r3, [sp, #4]
 8009fe2:	f000 f845 	bl	800a070 <_vfiprintf_r>
 8009fe6:	b002      	add	sp, #8
 8009fe8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fec:	b003      	add	sp, #12
 8009fee:	4770      	bx	lr
 8009ff0:	200000a4 	.word	0x200000a4

08009ff4 <__ascii_wctomb>:
 8009ff4:	b149      	cbz	r1, 800a00a <__ascii_wctomb+0x16>
 8009ff6:	2aff      	cmp	r2, #255	; 0xff
 8009ff8:	bf85      	ittet	hi
 8009ffa:	238a      	movhi	r3, #138	; 0x8a
 8009ffc:	6003      	strhi	r3, [r0, #0]
 8009ffe:	700a      	strbls	r2, [r1, #0]
 800a000:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800a004:	bf98      	it	ls
 800a006:	2001      	movls	r0, #1
 800a008:	4770      	bx	lr
 800a00a:	4608      	mov	r0, r1
 800a00c:	4770      	bx	lr

0800a00e <abort>:
 800a00e:	b508      	push	{r3, lr}
 800a010:	2006      	movs	r0, #6
 800a012:	f000 fa89 	bl	800a528 <raise>
 800a016:	2001      	movs	r0, #1
 800a018:	f7f8 ff8a 	bl	8002f30 <_exit>

0800a01c <__sfputc_r>:
 800a01c:	6893      	ldr	r3, [r2, #8]
 800a01e:	3b01      	subs	r3, #1
 800a020:	2b00      	cmp	r3, #0
 800a022:	b410      	push	{r4}
 800a024:	6093      	str	r3, [r2, #8]
 800a026:	da08      	bge.n	800a03a <__sfputc_r+0x1e>
 800a028:	6994      	ldr	r4, [r2, #24]
 800a02a:	42a3      	cmp	r3, r4
 800a02c:	db01      	blt.n	800a032 <__sfputc_r+0x16>
 800a02e:	290a      	cmp	r1, #10
 800a030:	d103      	bne.n	800a03a <__sfputc_r+0x1e>
 800a032:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a036:	f000 b935 	b.w	800a2a4 <__swbuf_r>
 800a03a:	6813      	ldr	r3, [r2, #0]
 800a03c:	1c58      	adds	r0, r3, #1
 800a03e:	6010      	str	r0, [r2, #0]
 800a040:	7019      	strb	r1, [r3, #0]
 800a042:	4608      	mov	r0, r1
 800a044:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a048:	4770      	bx	lr

0800a04a <__sfputs_r>:
 800a04a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a04c:	4606      	mov	r6, r0
 800a04e:	460f      	mov	r7, r1
 800a050:	4614      	mov	r4, r2
 800a052:	18d5      	adds	r5, r2, r3
 800a054:	42ac      	cmp	r4, r5
 800a056:	d101      	bne.n	800a05c <__sfputs_r+0x12>
 800a058:	2000      	movs	r0, #0
 800a05a:	e007      	b.n	800a06c <__sfputs_r+0x22>
 800a05c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a060:	463a      	mov	r2, r7
 800a062:	4630      	mov	r0, r6
 800a064:	f7ff ffda 	bl	800a01c <__sfputc_r>
 800a068:	1c43      	adds	r3, r0, #1
 800a06a:	d1f3      	bne.n	800a054 <__sfputs_r+0xa>
 800a06c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a070 <_vfiprintf_r>:
 800a070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a074:	460d      	mov	r5, r1
 800a076:	b09d      	sub	sp, #116	; 0x74
 800a078:	4614      	mov	r4, r2
 800a07a:	4698      	mov	r8, r3
 800a07c:	4606      	mov	r6, r0
 800a07e:	b118      	cbz	r0, 800a088 <_vfiprintf_r+0x18>
 800a080:	6a03      	ldr	r3, [r0, #32]
 800a082:	b90b      	cbnz	r3, 800a088 <_vfiprintf_r+0x18>
 800a084:	f7fe f8d8 	bl	8008238 <__sinit>
 800a088:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a08a:	07d9      	lsls	r1, r3, #31
 800a08c:	d405      	bmi.n	800a09a <_vfiprintf_r+0x2a>
 800a08e:	89ab      	ldrh	r3, [r5, #12]
 800a090:	059a      	lsls	r2, r3, #22
 800a092:	d402      	bmi.n	800a09a <_vfiprintf_r+0x2a>
 800a094:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a096:	f7fe f95c 	bl	8008352 <__retarget_lock_acquire_recursive>
 800a09a:	89ab      	ldrh	r3, [r5, #12]
 800a09c:	071b      	lsls	r3, r3, #28
 800a09e:	d501      	bpl.n	800a0a4 <_vfiprintf_r+0x34>
 800a0a0:	692b      	ldr	r3, [r5, #16]
 800a0a2:	b99b      	cbnz	r3, 800a0cc <_vfiprintf_r+0x5c>
 800a0a4:	4629      	mov	r1, r5
 800a0a6:	4630      	mov	r0, r6
 800a0a8:	f000 f93a 	bl	800a320 <__swsetup_r>
 800a0ac:	b170      	cbz	r0, 800a0cc <_vfiprintf_r+0x5c>
 800a0ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a0b0:	07dc      	lsls	r4, r3, #31
 800a0b2:	d504      	bpl.n	800a0be <_vfiprintf_r+0x4e>
 800a0b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a0b8:	b01d      	add	sp, #116	; 0x74
 800a0ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0be:	89ab      	ldrh	r3, [r5, #12]
 800a0c0:	0598      	lsls	r0, r3, #22
 800a0c2:	d4f7      	bmi.n	800a0b4 <_vfiprintf_r+0x44>
 800a0c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0c6:	f7fe f945 	bl	8008354 <__retarget_lock_release_recursive>
 800a0ca:	e7f3      	b.n	800a0b4 <_vfiprintf_r+0x44>
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	9309      	str	r3, [sp, #36]	; 0x24
 800a0d0:	2320      	movs	r3, #32
 800a0d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a0d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0da:	2330      	movs	r3, #48	; 0x30
 800a0dc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a290 <_vfiprintf_r+0x220>
 800a0e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a0e4:	f04f 0901 	mov.w	r9, #1
 800a0e8:	4623      	mov	r3, r4
 800a0ea:	469a      	mov	sl, r3
 800a0ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0f0:	b10a      	cbz	r2, 800a0f6 <_vfiprintf_r+0x86>
 800a0f2:	2a25      	cmp	r2, #37	; 0x25
 800a0f4:	d1f9      	bne.n	800a0ea <_vfiprintf_r+0x7a>
 800a0f6:	ebba 0b04 	subs.w	fp, sl, r4
 800a0fa:	d00b      	beq.n	800a114 <_vfiprintf_r+0xa4>
 800a0fc:	465b      	mov	r3, fp
 800a0fe:	4622      	mov	r2, r4
 800a100:	4629      	mov	r1, r5
 800a102:	4630      	mov	r0, r6
 800a104:	f7ff ffa1 	bl	800a04a <__sfputs_r>
 800a108:	3001      	adds	r0, #1
 800a10a:	f000 80a9 	beq.w	800a260 <_vfiprintf_r+0x1f0>
 800a10e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a110:	445a      	add	r2, fp
 800a112:	9209      	str	r2, [sp, #36]	; 0x24
 800a114:	f89a 3000 	ldrb.w	r3, [sl]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	f000 80a1 	beq.w	800a260 <_vfiprintf_r+0x1f0>
 800a11e:	2300      	movs	r3, #0
 800a120:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a124:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a128:	f10a 0a01 	add.w	sl, sl, #1
 800a12c:	9304      	str	r3, [sp, #16]
 800a12e:	9307      	str	r3, [sp, #28]
 800a130:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a134:	931a      	str	r3, [sp, #104]	; 0x68
 800a136:	4654      	mov	r4, sl
 800a138:	2205      	movs	r2, #5
 800a13a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a13e:	4854      	ldr	r0, [pc, #336]	; (800a290 <_vfiprintf_r+0x220>)
 800a140:	f7f6 f84e 	bl	80001e0 <memchr>
 800a144:	9a04      	ldr	r2, [sp, #16]
 800a146:	b9d8      	cbnz	r0, 800a180 <_vfiprintf_r+0x110>
 800a148:	06d1      	lsls	r1, r2, #27
 800a14a:	bf44      	itt	mi
 800a14c:	2320      	movmi	r3, #32
 800a14e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a152:	0713      	lsls	r3, r2, #28
 800a154:	bf44      	itt	mi
 800a156:	232b      	movmi	r3, #43	; 0x2b
 800a158:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a15c:	f89a 3000 	ldrb.w	r3, [sl]
 800a160:	2b2a      	cmp	r3, #42	; 0x2a
 800a162:	d015      	beq.n	800a190 <_vfiprintf_r+0x120>
 800a164:	9a07      	ldr	r2, [sp, #28]
 800a166:	4654      	mov	r4, sl
 800a168:	2000      	movs	r0, #0
 800a16a:	f04f 0c0a 	mov.w	ip, #10
 800a16e:	4621      	mov	r1, r4
 800a170:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a174:	3b30      	subs	r3, #48	; 0x30
 800a176:	2b09      	cmp	r3, #9
 800a178:	d94d      	bls.n	800a216 <_vfiprintf_r+0x1a6>
 800a17a:	b1b0      	cbz	r0, 800a1aa <_vfiprintf_r+0x13a>
 800a17c:	9207      	str	r2, [sp, #28]
 800a17e:	e014      	b.n	800a1aa <_vfiprintf_r+0x13a>
 800a180:	eba0 0308 	sub.w	r3, r0, r8
 800a184:	fa09 f303 	lsl.w	r3, r9, r3
 800a188:	4313      	orrs	r3, r2
 800a18a:	9304      	str	r3, [sp, #16]
 800a18c:	46a2      	mov	sl, r4
 800a18e:	e7d2      	b.n	800a136 <_vfiprintf_r+0xc6>
 800a190:	9b03      	ldr	r3, [sp, #12]
 800a192:	1d19      	adds	r1, r3, #4
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	9103      	str	r1, [sp, #12]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	bfbb      	ittet	lt
 800a19c:	425b      	neglt	r3, r3
 800a19e:	f042 0202 	orrlt.w	r2, r2, #2
 800a1a2:	9307      	strge	r3, [sp, #28]
 800a1a4:	9307      	strlt	r3, [sp, #28]
 800a1a6:	bfb8      	it	lt
 800a1a8:	9204      	strlt	r2, [sp, #16]
 800a1aa:	7823      	ldrb	r3, [r4, #0]
 800a1ac:	2b2e      	cmp	r3, #46	; 0x2e
 800a1ae:	d10c      	bne.n	800a1ca <_vfiprintf_r+0x15a>
 800a1b0:	7863      	ldrb	r3, [r4, #1]
 800a1b2:	2b2a      	cmp	r3, #42	; 0x2a
 800a1b4:	d134      	bne.n	800a220 <_vfiprintf_r+0x1b0>
 800a1b6:	9b03      	ldr	r3, [sp, #12]
 800a1b8:	1d1a      	adds	r2, r3, #4
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	9203      	str	r2, [sp, #12]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	bfb8      	it	lt
 800a1c2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a1c6:	3402      	adds	r4, #2
 800a1c8:	9305      	str	r3, [sp, #20]
 800a1ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a2a0 <_vfiprintf_r+0x230>
 800a1ce:	7821      	ldrb	r1, [r4, #0]
 800a1d0:	2203      	movs	r2, #3
 800a1d2:	4650      	mov	r0, sl
 800a1d4:	f7f6 f804 	bl	80001e0 <memchr>
 800a1d8:	b138      	cbz	r0, 800a1ea <_vfiprintf_r+0x17a>
 800a1da:	9b04      	ldr	r3, [sp, #16]
 800a1dc:	eba0 000a 	sub.w	r0, r0, sl
 800a1e0:	2240      	movs	r2, #64	; 0x40
 800a1e2:	4082      	lsls	r2, r0
 800a1e4:	4313      	orrs	r3, r2
 800a1e6:	3401      	adds	r4, #1
 800a1e8:	9304      	str	r3, [sp, #16]
 800a1ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1ee:	4829      	ldr	r0, [pc, #164]	; (800a294 <_vfiprintf_r+0x224>)
 800a1f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a1f4:	2206      	movs	r2, #6
 800a1f6:	f7f5 fff3 	bl	80001e0 <memchr>
 800a1fa:	2800      	cmp	r0, #0
 800a1fc:	d03f      	beq.n	800a27e <_vfiprintf_r+0x20e>
 800a1fe:	4b26      	ldr	r3, [pc, #152]	; (800a298 <_vfiprintf_r+0x228>)
 800a200:	bb1b      	cbnz	r3, 800a24a <_vfiprintf_r+0x1da>
 800a202:	9b03      	ldr	r3, [sp, #12]
 800a204:	3307      	adds	r3, #7
 800a206:	f023 0307 	bic.w	r3, r3, #7
 800a20a:	3308      	adds	r3, #8
 800a20c:	9303      	str	r3, [sp, #12]
 800a20e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a210:	443b      	add	r3, r7
 800a212:	9309      	str	r3, [sp, #36]	; 0x24
 800a214:	e768      	b.n	800a0e8 <_vfiprintf_r+0x78>
 800a216:	fb0c 3202 	mla	r2, ip, r2, r3
 800a21a:	460c      	mov	r4, r1
 800a21c:	2001      	movs	r0, #1
 800a21e:	e7a6      	b.n	800a16e <_vfiprintf_r+0xfe>
 800a220:	2300      	movs	r3, #0
 800a222:	3401      	adds	r4, #1
 800a224:	9305      	str	r3, [sp, #20]
 800a226:	4619      	mov	r1, r3
 800a228:	f04f 0c0a 	mov.w	ip, #10
 800a22c:	4620      	mov	r0, r4
 800a22e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a232:	3a30      	subs	r2, #48	; 0x30
 800a234:	2a09      	cmp	r2, #9
 800a236:	d903      	bls.n	800a240 <_vfiprintf_r+0x1d0>
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d0c6      	beq.n	800a1ca <_vfiprintf_r+0x15a>
 800a23c:	9105      	str	r1, [sp, #20]
 800a23e:	e7c4      	b.n	800a1ca <_vfiprintf_r+0x15a>
 800a240:	fb0c 2101 	mla	r1, ip, r1, r2
 800a244:	4604      	mov	r4, r0
 800a246:	2301      	movs	r3, #1
 800a248:	e7f0      	b.n	800a22c <_vfiprintf_r+0x1bc>
 800a24a:	ab03      	add	r3, sp, #12
 800a24c:	9300      	str	r3, [sp, #0]
 800a24e:	462a      	mov	r2, r5
 800a250:	4b12      	ldr	r3, [pc, #72]	; (800a29c <_vfiprintf_r+0x22c>)
 800a252:	a904      	add	r1, sp, #16
 800a254:	4630      	mov	r0, r6
 800a256:	f7fd fb9d 	bl	8007994 <_printf_float>
 800a25a:	4607      	mov	r7, r0
 800a25c:	1c78      	adds	r0, r7, #1
 800a25e:	d1d6      	bne.n	800a20e <_vfiprintf_r+0x19e>
 800a260:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a262:	07d9      	lsls	r1, r3, #31
 800a264:	d405      	bmi.n	800a272 <_vfiprintf_r+0x202>
 800a266:	89ab      	ldrh	r3, [r5, #12]
 800a268:	059a      	lsls	r2, r3, #22
 800a26a:	d402      	bmi.n	800a272 <_vfiprintf_r+0x202>
 800a26c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a26e:	f7fe f871 	bl	8008354 <__retarget_lock_release_recursive>
 800a272:	89ab      	ldrh	r3, [r5, #12]
 800a274:	065b      	lsls	r3, r3, #25
 800a276:	f53f af1d 	bmi.w	800a0b4 <_vfiprintf_r+0x44>
 800a27a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a27c:	e71c      	b.n	800a0b8 <_vfiprintf_r+0x48>
 800a27e:	ab03      	add	r3, sp, #12
 800a280:	9300      	str	r3, [sp, #0]
 800a282:	462a      	mov	r2, r5
 800a284:	4b05      	ldr	r3, [pc, #20]	; (800a29c <_vfiprintf_r+0x22c>)
 800a286:	a904      	add	r1, sp, #16
 800a288:	4630      	mov	r0, r6
 800a28a:	f7fd fe27 	bl	8007edc <_printf_i>
 800a28e:	e7e4      	b.n	800a25a <_vfiprintf_r+0x1ea>
 800a290:	0800aecd 	.word	0x0800aecd
 800a294:	0800aed7 	.word	0x0800aed7
 800a298:	08007995 	.word	0x08007995
 800a29c:	0800a04b 	.word	0x0800a04b
 800a2a0:	0800aed3 	.word	0x0800aed3

0800a2a4 <__swbuf_r>:
 800a2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2a6:	460e      	mov	r6, r1
 800a2a8:	4614      	mov	r4, r2
 800a2aa:	4605      	mov	r5, r0
 800a2ac:	b118      	cbz	r0, 800a2b6 <__swbuf_r+0x12>
 800a2ae:	6a03      	ldr	r3, [r0, #32]
 800a2b0:	b90b      	cbnz	r3, 800a2b6 <__swbuf_r+0x12>
 800a2b2:	f7fd ffc1 	bl	8008238 <__sinit>
 800a2b6:	69a3      	ldr	r3, [r4, #24]
 800a2b8:	60a3      	str	r3, [r4, #8]
 800a2ba:	89a3      	ldrh	r3, [r4, #12]
 800a2bc:	071a      	lsls	r2, r3, #28
 800a2be:	d525      	bpl.n	800a30c <__swbuf_r+0x68>
 800a2c0:	6923      	ldr	r3, [r4, #16]
 800a2c2:	b31b      	cbz	r3, 800a30c <__swbuf_r+0x68>
 800a2c4:	6823      	ldr	r3, [r4, #0]
 800a2c6:	6922      	ldr	r2, [r4, #16]
 800a2c8:	1a98      	subs	r0, r3, r2
 800a2ca:	6963      	ldr	r3, [r4, #20]
 800a2cc:	b2f6      	uxtb	r6, r6
 800a2ce:	4283      	cmp	r3, r0
 800a2d0:	4637      	mov	r7, r6
 800a2d2:	dc04      	bgt.n	800a2de <__swbuf_r+0x3a>
 800a2d4:	4621      	mov	r1, r4
 800a2d6:	4628      	mov	r0, r5
 800a2d8:	f7ff f94e 	bl	8009578 <_fflush_r>
 800a2dc:	b9e0      	cbnz	r0, 800a318 <__swbuf_r+0x74>
 800a2de:	68a3      	ldr	r3, [r4, #8]
 800a2e0:	3b01      	subs	r3, #1
 800a2e2:	60a3      	str	r3, [r4, #8]
 800a2e4:	6823      	ldr	r3, [r4, #0]
 800a2e6:	1c5a      	adds	r2, r3, #1
 800a2e8:	6022      	str	r2, [r4, #0]
 800a2ea:	701e      	strb	r6, [r3, #0]
 800a2ec:	6962      	ldr	r2, [r4, #20]
 800a2ee:	1c43      	adds	r3, r0, #1
 800a2f0:	429a      	cmp	r2, r3
 800a2f2:	d004      	beq.n	800a2fe <__swbuf_r+0x5a>
 800a2f4:	89a3      	ldrh	r3, [r4, #12]
 800a2f6:	07db      	lsls	r3, r3, #31
 800a2f8:	d506      	bpl.n	800a308 <__swbuf_r+0x64>
 800a2fa:	2e0a      	cmp	r6, #10
 800a2fc:	d104      	bne.n	800a308 <__swbuf_r+0x64>
 800a2fe:	4621      	mov	r1, r4
 800a300:	4628      	mov	r0, r5
 800a302:	f7ff f939 	bl	8009578 <_fflush_r>
 800a306:	b938      	cbnz	r0, 800a318 <__swbuf_r+0x74>
 800a308:	4638      	mov	r0, r7
 800a30a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a30c:	4621      	mov	r1, r4
 800a30e:	4628      	mov	r0, r5
 800a310:	f000 f806 	bl	800a320 <__swsetup_r>
 800a314:	2800      	cmp	r0, #0
 800a316:	d0d5      	beq.n	800a2c4 <__swbuf_r+0x20>
 800a318:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a31c:	e7f4      	b.n	800a308 <__swbuf_r+0x64>
	...

0800a320 <__swsetup_r>:
 800a320:	b538      	push	{r3, r4, r5, lr}
 800a322:	4b2a      	ldr	r3, [pc, #168]	; (800a3cc <__swsetup_r+0xac>)
 800a324:	4605      	mov	r5, r0
 800a326:	6818      	ldr	r0, [r3, #0]
 800a328:	460c      	mov	r4, r1
 800a32a:	b118      	cbz	r0, 800a334 <__swsetup_r+0x14>
 800a32c:	6a03      	ldr	r3, [r0, #32]
 800a32e:	b90b      	cbnz	r3, 800a334 <__swsetup_r+0x14>
 800a330:	f7fd ff82 	bl	8008238 <__sinit>
 800a334:	89a3      	ldrh	r3, [r4, #12]
 800a336:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a33a:	0718      	lsls	r0, r3, #28
 800a33c:	d422      	bmi.n	800a384 <__swsetup_r+0x64>
 800a33e:	06d9      	lsls	r1, r3, #27
 800a340:	d407      	bmi.n	800a352 <__swsetup_r+0x32>
 800a342:	2309      	movs	r3, #9
 800a344:	602b      	str	r3, [r5, #0]
 800a346:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a34a:	81a3      	strh	r3, [r4, #12]
 800a34c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a350:	e034      	b.n	800a3bc <__swsetup_r+0x9c>
 800a352:	0758      	lsls	r0, r3, #29
 800a354:	d512      	bpl.n	800a37c <__swsetup_r+0x5c>
 800a356:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a358:	b141      	cbz	r1, 800a36c <__swsetup_r+0x4c>
 800a35a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a35e:	4299      	cmp	r1, r3
 800a360:	d002      	beq.n	800a368 <__swsetup_r+0x48>
 800a362:	4628      	mov	r0, r5
 800a364:	f7ff fdce 	bl	8009f04 <_free_r>
 800a368:	2300      	movs	r3, #0
 800a36a:	6363      	str	r3, [r4, #52]	; 0x34
 800a36c:	89a3      	ldrh	r3, [r4, #12]
 800a36e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a372:	81a3      	strh	r3, [r4, #12]
 800a374:	2300      	movs	r3, #0
 800a376:	6063      	str	r3, [r4, #4]
 800a378:	6923      	ldr	r3, [r4, #16]
 800a37a:	6023      	str	r3, [r4, #0]
 800a37c:	89a3      	ldrh	r3, [r4, #12]
 800a37e:	f043 0308 	orr.w	r3, r3, #8
 800a382:	81a3      	strh	r3, [r4, #12]
 800a384:	6923      	ldr	r3, [r4, #16]
 800a386:	b94b      	cbnz	r3, 800a39c <__swsetup_r+0x7c>
 800a388:	89a3      	ldrh	r3, [r4, #12]
 800a38a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a38e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a392:	d003      	beq.n	800a39c <__swsetup_r+0x7c>
 800a394:	4621      	mov	r1, r4
 800a396:	4628      	mov	r0, r5
 800a398:	f000 f840 	bl	800a41c <__smakebuf_r>
 800a39c:	89a0      	ldrh	r0, [r4, #12]
 800a39e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a3a2:	f010 0301 	ands.w	r3, r0, #1
 800a3a6:	d00a      	beq.n	800a3be <__swsetup_r+0x9e>
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	60a3      	str	r3, [r4, #8]
 800a3ac:	6963      	ldr	r3, [r4, #20]
 800a3ae:	425b      	negs	r3, r3
 800a3b0:	61a3      	str	r3, [r4, #24]
 800a3b2:	6923      	ldr	r3, [r4, #16]
 800a3b4:	b943      	cbnz	r3, 800a3c8 <__swsetup_r+0xa8>
 800a3b6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a3ba:	d1c4      	bne.n	800a346 <__swsetup_r+0x26>
 800a3bc:	bd38      	pop	{r3, r4, r5, pc}
 800a3be:	0781      	lsls	r1, r0, #30
 800a3c0:	bf58      	it	pl
 800a3c2:	6963      	ldrpl	r3, [r4, #20]
 800a3c4:	60a3      	str	r3, [r4, #8]
 800a3c6:	e7f4      	b.n	800a3b2 <__swsetup_r+0x92>
 800a3c8:	2000      	movs	r0, #0
 800a3ca:	e7f7      	b.n	800a3bc <__swsetup_r+0x9c>
 800a3cc:	200000a4 	.word	0x200000a4

0800a3d0 <__swhatbuf_r>:
 800a3d0:	b570      	push	{r4, r5, r6, lr}
 800a3d2:	460c      	mov	r4, r1
 800a3d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3d8:	2900      	cmp	r1, #0
 800a3da:	b096      	sub	sp, #88	; 0x58
 800a3dc:	4615      	mov	r5, r2
 800a3de:	461e      	mov	r6, r3
 800a3e0:	da0d      	bge.n	800a3fe <__swhatbuf_r+0x2e>
 800a3e2:	89a3      	ldrh	r3, [r4, #12]
 800a3e4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a3e8:	f04f 0100 	mov.w	r1, #0
 800a3ec:	bf0c      	ite	eq
 800a3ee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a3f2:	2340      	movne	r3, #64	; 0x40
 800a3f4:	2000      	movs	r0, #0
 800a3f6:	6031      	str	r1, [r6, #0]
 800a3f8:	602b      	str	r3, [r5, #0]
 800a3fa:	b016      	add	sp, #88	; 0x58
 800a3fc:	bd70      	pop	{r4, r5, r6, pc}
 800a3fe:	466a      	mov	r2, sp
 800a400:	f000 f848 	bl	800a494 <_fstat_r>
 800a404:	2800      	cmp	r0, #0
 800a406:	dbec      	blt.n	800a3e2 <__swhatbuf_r+0x12>
 800a408:	9901      	ldr	r1, [sp, #4]
 800a40a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a40e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a412:	4259      	negs	r1, r3
 800a414:	4159      	adcs	r1, r3
 800a416:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a41a:	e7eb      	b.n	800a3f4 <__swhatbuf_r+0x24>

0800a41c <__smakebuf_r>:
 800a41c:	898b      	ldrh	r3, [r1, #12]
 800a41e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a420:	079d      	lsls	r5, r3, #30
 800a422:	4606      	mov	r6, r0
 800a424:	460c      	mov	r4, r1
 800a426:	d507      	bpl.n	800a438 <__smakebuf_r+0x1c>
 800a428:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a42c:	6023      	str	r3, [r4, #0]
 800a42e:	6123      	str	r3, [r4, #16]
 800a430:	2301      	movs	r3, #1
 800a432:	6163      	str	r3, [r4, #20]
 800a434:	b002      	add	sp, #8
 800a436:	bd70      	pop	{r4, r5, r6, pc}
 800a438:	ab01      	add	r3, sp, #4
 800a43a:	466a      	mov	r2, sp
 800a43c:	f7ff ffc8 	bl	800a3d0 <__swhatbuf_r>
 800a440:	9900      	ldr	r1, [sp, #0]
 800a442:	4605      	mov	r5, r0
 800a444:	4630      	mov	r0, r6
 800a446:	f7fe ff91 	bl	800936c <_malloc_r>
 800a44a:	b948      	cbnz	r0, 800a460 <__smakebuf_r+0x44>
 800a44c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a450:	059a      	lsls	r2, r3, #22
 800a452:	d4ef      	bmi.n	800a434 <__smakebuf_r+0x18>
 800a454:	f023 0303 	bic.w	r3, r3, #3
 800a458:	f043 0302 	orr.w	r3, r3, #2
 800a45c:	81a3      	strh	r3, [r4, #12]
 800a45e:	e7e3      	b.n	800a428 <__smakebuf_r+0xc>
 800a460:	89a3      	ldrh	r3, [r4, #12]
 800a462:	6020      	str	r0, [r4, #0]
 800a464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a468:	81a3      	strh	r3, [r4, #12]
 800a46a:	9b00      	ldr	r3, [sp, #0]
 800a46c:	6163      	str	r3, [r4, #20]
 800a46e:	9b01      	ldr	r3, [sp, #4]
 800a470:	6120      	str	r0, [r4, #16]
 800a472:	b15b      	cbz	r3, 800a48c <__smakebuf_r+0x70>
 800a474:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a478:	4630      	mov	r0, r6
 800a47a:	f000 f81d 	bl	800a4b8 <_isatty_r>
 800a47e:	b128      	cbz	r0, 800a48c <__smakebuf_r+0x70>
 800a480:	89a3      	ldrh	r3, [r4, #12]
 800a482:	f023 0303 	bic.w	r3, r3, #3
 800a486:	f043 0301 	orr.w	r3, r3, #1
 800a48a:	81a3      	strh	r3, [r4, #12]
 800a48c:	89a3      	ldrh	r3, [r4, #12]
 800a48e:	431d      	orrs	r5, r3
 800a490:	81a5      	strh	r5, [r4, #12]
 800a492:	e7cf      	b.n	800a434 <__smakebuf_r+0x18>

0800a494 <_fstat_r>:
 800a494:	b538      	push	{r3, r4, r5, lr}
 800a496:	4d07      	ldr	r5, [pc, #28]	; (800a4b4 <_fstat_r+0x20>)
 800a498:	2300      	movs	r3, #0
 800a49a:	4604      	mov	r4, r0
 800a49c:	4608      	mov	r0, r1
 800a49e:	4611      	mov	r1, r2
 800a4a0:	602b      	str	r3, [r5, #0]
 800a4a2:	f7f8 fd94 	bl	8002fce <_fstat>
 800a4a6:	1c43      	adds	r3, r0, #1
 800a4a8:	d102      	bne.n	800a4b0 <_fstat_r+0x1c>
 800a4aa:	682b      	ldr	r3, [r5, #0]
 800a4ac:	b103      	cbz	r3, 800a4b0 <_fstat_r+0x1c>
 800a4ae:	6023      	str	r3, [r4, #0]
 800a4b0:	bd38      	pop	{r3, r4, r5, pc}
 800a4b2:	bf00      	nop
 800a4b4:	20002ff0 	.word	0x20002ff0

0800a4b8 <_isatty_r>:
 800a4b8:	b538      	push	{r3, r4, r5, lr}
 800a4ba:	4d06      	ldr	r5, [pc, #24]	; (800a4d4 <_isatty_r+0x1c>)
 800a4bc:	2300      	movs	r3, #0
 800a4be:	4604      	mov	r4, r0
 800a4c0:	4608      	mov	r0, r1
 800a4c2:	602b      	str	r3, [r5, #0]
 800a4c4:	f7f8 fd93 	bl	8002fee <_isatty>
 800a4c8:	1c43      	adds	r3, r0, #1
 800a4ca:	d102      	bne.n	800a4d2 <_isatty_r+0x1a>
 800a4cc:	682b      	ldr	r3, [r5, #0]
 800a4ce:	b103      	cbz	r3, 800a4d2 <_isatty_r+0x1a>
 800a4d0:	6023      	str	r3, [r4, #0]
 800a4d2:	bd38      	pop	{r3, r4, r5, pc}
 800a4d4:	20002ff0 	.word	0x20002ff0

0800a4d8 <_raise_r>:
 800a4d8:	291f      	cmp	r1, #31
 800a4da:	b538      	push	{r3, r4, r5, lr}
 800a4dc:	4604      	mov	r4, r0
 800a4de:	460d      	mov	r5, r1
 800a4e0:	d904      	bls.n	800a4ec <_raise_r+0x14>
 800a4e2:	2316      	movs	r3, #22
 800a4e4:	6003      	str	r3, [r0, #0]
 800a4e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a4ea:	bd38      	pop	{r3, r4, r5, pc}
 800a4ec:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a4ee:	b112      	cbz	r2, 800a4f6 <_raise_r+0x1e>
 800a4f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a4f4:	b94b      	cbnz	r3, 800a50a <_raise_r+0x32>
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	f000 f830 	bl	800a55c <_getpid_r>
 800a4fc:	462a      	mov	r2, r5
 800a4fe:	4601      	mov	r1, r0
 800a500:	4620      	mov	r0, r4
 800a502:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a506:	f000 b817 	b.w	800a538 <_kill_r>
 800a50a:	2b01      	cmp	r3, #1
 800a50c:	d00a      	beq.n	800a524 <_raise_r+0x4c>
 800a50e:	1c59      	adds	r1, r3, #1
 800a510:	d103      	bne.n	800a51a <_raise_r+0x42>
 800a512:	2316      	movs	r3, #22
 800a514:	6003      	str	r3, [r0, #0]
 800a516:	2001      	movs	r0, #1
 800a518:	e7e7      	b.n	800a4ea <_raise_r+0x12>
 800a51a:	2400      	movs	r4, #0
 800a51c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a520:	4628      	mov	r0, r5
 800a522:	4798      	blx	r3
 800a524:	2000      	movs	r0, #0
 800a526:	e7e0      	b.n	800a4ea <_raise_r+0x12>

0800a528 <raise>:
 800a528:	4b02      	ldr	r3, [pc, #8]	; (800a534 <raise+0xc>)
 800a52a:	4601      	mov	r1, r0
 800a52c:	6818      	ldr	r0, [r3, #0]
 800a52e:	f7ff bfd3 	b.w	800a4d8 <_raise_r>
 800a532:	bf00      	nop
 800a534:	200000a4 	.word	0x200000a4

0800a538 <_kill_r>:
 800a538:	b538      	push	{r3, r4, r5, lr}
 800a53a:	4d07      	ldr	r5, [pc, #28]	; (800a558 <_kill_r+0x20>)
 800a53c:	2300      	movs	r3, #0
 800a53e:	4604      	mov	r4, r0
 800a540:	4608      	mov	r0, r1
 800a542:	4611      	mov	r1, r2
 800a544:	602b      	str	r3, [r5, #0]
 800a546:	f7f8 fce3 	bl	8002f10 <_kill>
 800a54a:	1c43      	adds	r3, r0, #1
 800a54c:	d102      	bne.n	800a554 <_kill_r+0x1c>
 800a54e:	682b      	ldr	r3, [r5, #0]
 800a550:	b103      	cbz	r3, 800a554 <_kill_r+0x1c>
 800a552:	6023      	str	r3, [r4, #0]
 800a554:	bd38      	pop	{r3, r4, r5, pc}
 800a556:	bf00      	nop
 800a558:	20002ff0 	.word	0x20002ff0

0800a55c <_getpid_r>:
 800a55c:	f7f8 bcd0 	b.w	8002f00 <_getpid>

0800a560 <_init>:
 800a560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a562:	bf00      	nop
 800a564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a566:	bc08      	pop	{r3}
 800a568:	469e      	mov	lr, r3
 800a56a:	4770      	bx	lr

0800a56c <_fini>:
 800a56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a56e:	bf00      	nop
 800a570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a572:	bc08      	pop	{r3}
 800a574:	469e      	mov	lr, r3
 800a576:	4770      	bx	lr
