{"vcs1":{"timestamp_begin":1740656514.163702978, "rt":4.30, "ut":4.08, "st":0.16}}
{"vcselab":{"timestamp_begin":1740656518.541875978, "rt":0.26, "ut":0.14, "st":0.11}}
{"link":{"timestamp_begin":1740656518.863392342, "rt":0.23, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740656513.870651128}
{"VCS_COMP_START_TIME": 1740656513.870651128}
{"VCS_COMP_END_TIME": 1740656519.160417646}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287436}}
{"vcselab": {"peak_mem": 133952}}
