Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "X:/Desktop/music-fpga-master/music-fpga-master/ClapTest_isim_beh.exe" -prj "X:/Desktop/music-fpga-master/music-fpga-master/ClapTest_beh.prj" "work.ClapTest" "work.glbl" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "X:/Desktop/music-fpga-master/music-fpga-master/Claps.v" into library work
Analyzing Verilog file "X:/Desktop/music-fpga-master/music-fpga-master/ClapTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Claps
Compiling module ClapTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable X:/Desktop/music-fpga-master/music-fpga-master/ClapTest_isim_beh.exe
Fuse Memory Usage: 28260 KB
Fuse CPU Usage: 373 ms
