
source  config.tcl

set PROJECT_NAME sa_${BOARD}
set RTL_DIR      ../../rtl

source ../../tcl/fpga/${BOARD}.tcl
source ../../tcl/fpga/vivado.tcl