2018-06-21 11:55:18,640 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:18,652 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:18,655 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:18,656 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:18,656 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:18,657 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:18,657 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:18,657 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:18,658 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:18,658 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
