

================================================================
== Vivado HLS Report for 'SeedFilling'
================================================================
* Date:           Wed Dec  5 16:00:31 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        seedfill
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.717|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |                     |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1             |    0|  251500|  3 ~ 503 |          -|          -| 0 ~ 500 |    no    |
        | + Loop 1.1          |    0|     500|         1|          1|          1| 0 ~ 500 |    yes   |
        |- Loop 2             |    ?|       ?|         ?|          -|          -| 0 ~ 500 |    no    |
        | + Loop 2.1          |    ?|       ?|         ?|          -|          -| 0 ~ 500 |    no    |
        |  ++ Loop 2.1.1      |    ?|       ?|        23|          -|          -|        ?|    no    |
        |   +++ Loop 2.1.1.1  |   19|      19|         3|          2|          2|        9|    yes   |
        +---------------------+-----+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 2, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_4_i)
	5  / (!tmp_4_i)
3 --> 
	4  / (!tmp_6_i)
	3  / (tmp_6_i)
4 --> 
	2  / true
5 --> 
	6  / (tmp_7_i)
6 --> 
	7  / (tmp_1_i)
	5  / (!tmp_1_i)
7 --> 
	8  / true
8 --> 
	9  / (or_cond_i & !tmp_i_i)
	6  / (!or_cond_i) | (tmp_i_i)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	13  / (exitcond_flatten)
	12  / (!exitcond_flatten)
12 --> 
	10  / true
13 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%points_val_x = alloca [125000 x i16], align 2" [./seedfill.h:38]   --->   Operation 14 'alloca' 'points_val_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%points_val_y = alloca [125000 x i16], align 2" [./seedfill.h:38]   --->   Operation 15 'alloca' 'points_val_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %label_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %label_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_rows)" [./seedfill.h:23]   --->   Operation 20 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_cols)" [./seedfill.h:24]   --->   Operation 21 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %label_rows, i32 %rows)" [./seedfill.h:27]   --->   Operation 22 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %label_cols, i32 %cols)" [./seedfill.h:28]   --->   Operation 23 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "br label %._crit_edge1.i.i" [./type.h:186->./seedfill.h:43]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i31 [ 0, %entry ], [ %i, %._crit_edge1.i.i.loopexit ]"   --->   Operation 25 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul = phi i40 [ 0, %entry ], [ %next_mul, %._crit_edge1.i.i.loopexit ]"   --->   Operation 26 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i40 %phi_mul to i19"   --->   Operation 27 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.62ns)   --->   "%next_mul = add i40 500, %phi_mul"   --->   Operation 28 'add' 'next_mul' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0_i_cast_i = zext i31 %i_0_i_i to i32" [./type.h:187->./seedfill.h:43]   --->   Operation 29 'zext' 'i_0_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.31ns)   --->   "%tmp_4_i = icmp slt i32 %i_0_i_cast_i, %rows" [./type.h:187->./seedfill.h:43]   --->   Operation 30 'icmp' 'tmp_4_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 500, i64 0)"   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.55ns)   --->   "%i = add i31 1, %i_0_i_i" [./type.h:187->./seedfill.h:43]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %.preheader.i.i.preheader, label %SetValue.exit.i" [./type.h:187->./seedfill.h:43]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "br label %.preheader.i.i" [./type.h:188->./seedfill.h:43]   --->   Operation 34 'br' <Predicate = (tmp_4_i)> <Delay = 0.97>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%num_loc_i = alloca i32"   --->   Operation 35 'alloca' 'num_loc_i' <Predicate = (!tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%num_local = alloca i32"   --->   Operation 36 'alloca' 'num_local' <Predicate = (!tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%points_val_x_addr = getelementptr [125000 x i16]* %points_val_x, i64 0, i64 0" [./type.h:117->./seedfill.h:53]   --->   Operation 37 'getelementptr' 'points_val_x_addr' <Predicate = (!tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%points_val_y_addr = getelementptr [125000 x i16]* %points_val_y, i64 0, i64 0" [./type.h:117->./seedfill.h:53]   --->   Operation 38 'getelementptr' 'points_val_y_addr' <Predicate = (!tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "store i32 0, i32* %num_local"   --->   Operation 39 'store' <Predicate = (!tmp_4_i)> <Delay = 0.97>
ST_2 : Operation 40 [1/1] (0.97ns)   --->   "store i32 0, i32* %num_loc_i"   --->   Operation 40 'store' <Predicate = (!tmp_4_i)> <Delay = 0.97>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "br label %.loopexit" [./seedfill.h:45]   --->   Operation 41 'br' <Predicate = (!tmp_4_i)> <Delay = 0.97>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i31 [ %j, %0 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 42 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%j_0_i_cast_i = zext i31 %j_0_i_i to i32" [./type.h:188->./seedfill.h:43]   --->   Operation 43 'zext' 'j_0_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.31ns)   --->   "%tmp_6_i = icmp slt i32 %j_0_i_cast_i, %cols" [./type.h:188->./seedfill.h:43]   --->   Operation 44 'icmp' 'tmp_6_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 500, i64 0)"   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.55ns)   --->   "%j = add i31 %j_0_i_i, 1" [./type.h:188->./seedfill.h:43]   --->   Operation 46 'add' 'j' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %tmp_6_i, label %0, label %._crit_edge1.i.i.loopexit" [./type.h:188->./seedfill.h:43]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str25)" [./type.h:188->./seedfill.h:43]   --->   Operation 48 'specregionbegin' 'tmp_i' <Predicate = (tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:190->./seedfill.h:43]   --->   Operation 49 'specpipeline' <Predicate = (tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i31 %j_0_i_i to i19" [./type.h:191->./seedfill.h:43]   --->   Operation 50 'trunc' 'tmp_7' <Predicate = (tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.30ns)   --->   "%tmp_2 = add i19 %tmp_1, %tmp_7" [./type.h:191->./seedfill.h:43]   --->   Operation 51 'add' 'tmp_2' <Predicate = (tmp_6_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i19 %tmp_2 to i64" [./type.h:191->./seedfill.h:43]   --->   Operation 52 'zext' 'tmp_2_cast' <Predicate = (tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%label_val_addr = getelementptr [250000 x i8]* %label_val, i64 0, i64 %tmp_2_cast" [./type.h:191->./seedfill.h:43]   --->   Operation 53 'getelementptr' 'label_val_addr' <Predicate = (tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.99ns)   --->   "store i8 0, i8* %label_val_addr, align 1" [./type.h:191->./seedfill.h:43]   --->   Operation 54 'store' <Predicate = (tmp_6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str25, i32 %tmp_i)" [./type.h:192->./seedfill.h:43]   --->   Operation 55 'specregionend' 'empty' <Predicate = (tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [./type.h:188->./seedfill.h:43]   --->   Operation 56 'br' <Predicate = (tmp_6_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i"   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.77>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%i_i = phi i31 [ 0, %SetValue.exit.i ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 58 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i40 [ 0, %SetValue.exit.i ], [ %next_mul1, %.loopexit.loopexit ]"   --->   Operation 59 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i40 %phi_mul1 to i19"   --->   Operation 60 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.62ns)   --->   "%next_mul1 = add i40 500, %phi_mul1"   --->   Operation 61 'add' 'next_mul1' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%i_cast_i = zext i31 %i_i to i32" [./seedfill.h:45]   --->   Operation 62 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.31ns)   --->   "%tmp_7_i = icmp slt i32 %i_cast_i, %rows" [./seedfill.h:45]   --->   Operation 63 'icmp' 'tmp_7_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 500, i64 0)"   --->   Operation 64 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.55ns)   --->   "%i_1 = add i31 1, %i_i" [./seedfill.h:45]   --->   Operation 65 'add' 'i_1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_7_i, label %.preheader8.preheader.i, label %.exit" [./seedfill.h:45]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i31 %i_i to i16" [./seedfill.h:53]   --->   Operation 67 'trunc' 'tmp_8' <Predicate = (tmp_7_i)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.97ns)   --->   "br label %.preheader8.i" [./seedfill.h:46]   --->   Operation 68 'br' <Predicate = (tmp_7_i)> <Delay = 0.97>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%num_local_load = load i32* %num_local"   --->   Operation 69 'load' 'num_local_load' <Predicate = (!tmp_7_i)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %num, i32 %num_local_load)"   --->   Operation 70 'write' <Predicate = (!tmp_7_i)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 71 'ret' <Predicate = (!tmp_7_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.30>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%j1_i = phi i31 [ 0, %.preheader8.preheader.i ], [ %j_1, %.loopexit.i ]"   --->   Operation 72 'phi' 'j1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%j1_cast_i = zext i31 %j1_i to i32" [./seedfill.h:46]   --->   Operation 73 'zext' 'j1_cast_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.31ns)   --->   "%tmp_1_i = icmp slt i32 %j1_cast_i, %cols" [./seedfill.h:46]   --->   Operation 74 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 500, i64 0)"   --->   Operation 75 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.55ns)   --->   "%j_1 = add i31 %j1_i, 1" [./seedfill.h:46]   --->   Operation 76 'add' 'j_1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %tmp_1_i, label %1, label %.loopexit.loopexit" [./seedfill.h:46]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i31 %j1_i to i19" [./seedfill.h:48]   --->   Operation 78 'trunc' 'tmp_9' <Predicate = (tmp_1_i)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.30ns)   --->   "%tmp_4 = add i19 %tmp_3, %tmp_9" [./seedfill.h:48]   --->   Operation 79 'add' 'tmp_4' <Predicate = (tmp_1_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i19 %tmp_4 to i64" [./seedfill.h:48]   --->   Operation 80 'zext' 'tmp_4_cast' <Predicate = (tmp_1_i)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%src_val_addr = getelementptr [250000 x i8]* %src_val, i64 0, i64 %tmp_4_cast" [./seedfill.h:48]   --->   Operation 81 'getelementptr' 'src_val_addr' <Predicate = (tmp_1_i)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%label_val_addr_1 = getelementptr [250000 x i8]* %label_val, i64 0, i64 %tmp_4_cast" [./seedfill.h:49]   --->   Operation 82 'getelementptr' 'label_val_addr_1' <Predicate = (tmp_1_i)> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (1.99ns)   --->   "%pixvalue = load i8* %src_val_addr, align 1" [./seedfill.h:48]   --->   Operation 83 'load' 'pixvalue' <Predicate = (tmp_1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_6 : Operation 84 [2/2] (1.99ns)   --->   "%labelvalue = load i8* %label_val_addr_1, align 1" [./seedfill.h:49]   --->   Operation 84 'load' 'labelvalue' <Predicate = (tmp_1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 85 'br' <Predicate = (!tmp_1_i)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.91>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [./seedfill.h:46]   --->   Operation 86 'specregionbegin' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/2] (1.99ns)   --->   "%pixvalue = load i8* %src_val_addr, align 1" [./seedfill.h:48]   --->   Operation 87 'load' 'pixvalue' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_7 : Operation 88 [1/2] (1.99ns)   --->   "%labelvalue = load i8* %label_val_addr_1, align 1" [./seedfill.h:49]   --->   Operation 88 'load' 'labelvalue' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_7 : Operation 89 [1/1] (0.98ns)   --->   "%tmp_9_i = icmp ne i8 %pixvalue, 0" [./seedfill.h:50]   --->   Operation 89 'icmp' 'tmp_9_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.98ns)   --->   "%tmp_10_i = icmp eq i8 %labelvalue, 0" [./seedfill.h:50]   --->   Operation 90 'icmp' 'tmp_10_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.46ns)   --->   "%or_cond_i = and i1 %tmp_9_i, %tmp_10_i" [./seedfill.h:50]   --->   Operation 91 'and' 'or_cond_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %2, label %.loopexit.i" [./seedfill.h:50]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%num_loc_i_load = load i32* %num_loc_i" [./seedfill.h:51]   --->   Operation 93 'load' 'num_loc_i_load' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %num_loc_i_load to i8" [./seedfill.h:51]   --->   Operation 94 'trunc' 'tmp_10' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.57ns)   --->   "%tmp_11_i = add nsw i32 1, %num_loc_i_load" [./seedfill.h:51]   --->   Operation 95 'add' 'tmp_11_i' <Predicate = (or_cond_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.28ns)   --->   "%tmp_12_i = add i8 1, %tmp_10" [./seedfill.h:52]   --->   Operation 96 'add' 'tmp_12_i' <Predicate = (or_cond_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (1.99ns)   --->   "store i8 %tmp_12_i, i8* %label_val_addr_1, align 1" [./seedfill.h:52]   --->   Operation 97 'store' <Predicate = (or_cond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i31 %j1_i to i16" [./seedfill.h:53]   --->   Operation 98 'trunc' 'tmp_11' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.99ns)   --->   "store i16 %tmp_11, i16* %points_val_x_addr, align 2" [./type.h:117->./seedfill.h:53]   --->   Operation 99 'store' <Predicate = (or_cond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_7 : Operation 100 [1/1] (1.99ns)   --->   "store i16 %tmp_8, i16* %points_val_y_addr, align 2" [./type.h:117->./seedfill.h:53]   --->   Operation 100 'store' <Predicate = (or_cond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_7 : Operation 101 [1/1] (0.97ns)   --->   "br label %.loopexit7.i" [./seedfill.h:54]   --->   Operation 101 'br' <Predicate = (or_cond_i)> <Delay = 0.97>

State 8 <SV = 5> <Delay = 3.57>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%vector_length_read_a = phi i32 [ 1, %2 ], [ %vector_length_read_a_1, %.loopexit7.i.loopexit ]" [./type.h:122->./seedfill.h:56]   --->   Operation 102 'phi' 'vector_length_read_a' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.31ns)   --->   "%tmp_i_i = icmp eq i32 %vector_length_read_a, 0" [./type.h:107->./seedfill.h:54]   --->   Operation 103 'icmp' 'tmp_i_i' <Predicate = (or_cond_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i, label %.loopexit.i.loopexit, label %3" [./seedfill.h:54]   --->   Operation 104 'br' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (1.57ns)   --->   "%points_length = add nsw i32 %vector_length_read_a, -1" [./type.h:122->./seedfill.h:56]   --->   Operation 105 'add' 'points_length' <Predicate = (or_cond_i & !tmp_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_2_i_i = sext i32 %points_length to i64" [./type.h:122->./seedfill.h:56]   --->   Operation 106 'sext' 'tmp_2_i_i' <Predicate = (or_cond_i & !tmp_i_i)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%points_val_x_addr_1 = getelementptr [125000 x i16]* %points_val_x, i64 0, i64 %tmp_2_i_i" [./type.h:122->./seedfill.h:56]   --->   Operation 107 'getelementptr' 'points_val_x_addr_1' <Predicate = (or_cond_i & !tmp_i_i)> <Delay = 0.00>
ST_8 : Operation 108 [2/2] (1.99ns)   --->   "%c0 = load i16* %points_val_x_addr_1, align 2" [./type.h:122->./seedfill.h:56]   --->   Operation 108 'load' 'c0' <Predicate = (or_cond_i & !tmp_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%points_val_y_addr_1 = getelementptr [125000 x i16]* %points_val_y, i64 0, i64 %tmp_2_i_i" [./type.h:122->./seedfill.h:56]   --->   Operation 109 'getelementptr' 'points_val_y_addr_1' <Predicate = (or_cond_i & !tmp_i_i)> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (1.99ns)   --->   "%r0 = load i16* %points_val_y_addr_1, align 2" [./type.h:122->./seedfill.h:56]   --->   Operation 110 'load' 'r0' <Predicate = (or_cond_i & !tmp_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_8 : Operation 111 [1/1] (0.97ns)   --->   "store i32 %tmp_11_i, i32* %num_local" [./seedfill.h:51]   --->   Operation 111 'store' <Predicate = (or_cond_i & tmp_i_i)> <Delay = 0.97>
ST_8 : Operation 112 [1/1] (0.97ns)   --->   "store i32 %tmp_11_i, i32* %num_loc_i" [./seedfill.h:51]   --->   Operation 112 'store' <Predicate = (or_cond_i & tmp_i_i)> <Delay = 0.97>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 113 'br' <Predicate = (or_cond_i & tmp_i_i)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_3_i)" [./seedfill.h:77]   --->   Operation 114 'specregionend' 'empty_29' <Predicate = (!or_cond_i) | (tmp_i_i)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "br label %.preheader8.i" [./seedfill.h:46]   --->   Operation 115 'br' <Predicate = (!or_cond_i) | (tmp_i_i)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.99>
ST_9 : Operation 116 [1/2] (1.99ns)   --->   "%c0 = load i16* %points_val_x_addr_1, align 2" [./type.h:122->./seedfill.h:56]   --->   Operation 116 'load' 'c0' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_9 : Operation 117 [1/2] (1.99ns)   --->   "%r0 = load i16* %points_val_y_addr_1, align 2" [./type.h:122->./seedfill.h:56]   --->   Operation 117 'load' 'r0' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_9 : Operation 118 [1/1] (0.97ns)   --->   "br label %.preheader.i" [./seedfill.h:59]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.97>

State 10 <SV = 7> <Delay = 4.14>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %3 ], [ %indvar_flatten_next, %._crit_edge3.i ]"   --->   Operation 119 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%dr_i = phi i3 [ -1, %3 ], [ %dr_i_mid2, %._crit_edge3.i ]" [./seedfill.h:60]   --->   Operation 120 'phi' 'dr_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%dc_i = phi i3 [ -1, %3 ], [ %dc, %._crit_edge3.i ]"   --->   Operation 121 'phi' 'dc_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.76ns)   --->   "%tmp_14_i = mul i3 %dr_i, %dr_i" [./seedfill.h:63]   --->   Operation 122 'mul' 'tmp_14_i' <Predicate = true> <Delay = 0.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_15_i = sext i3 %dr_i to i16" [./seedfill.h:63]   --->   Operation 123 'sext' 'tmp_15_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (1.24ns)   --->   "%r = add i16 %r0, %tmp_15_i" [./seedfill.h:63]   --->   Operation 124 'add' 'r' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r, i32 15)" [./seedfill.h:65]   --->   Operation 125 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%rev = xor i1 %tmp_12, true" [./seedfill.h:65]   --->   Operation 126 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_17_i = sext i16 %r to i32" [./seedfill.h:65]   --->   Operation 127 'sext' 'tmp_17_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (1.31ns)   --->   "%tmp_18_i = icmp slt i32 %tmp_17_i, %rows" [./seedfill.h:65]   --->   Operation 128 'icmp' 'tmp_18_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp = and i1 %tmp_18_i, %rev" [./seedfill.h:65]   --->   Operation 129 'and' 'tmp' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.82ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -7"   --->   Operation 130 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.94ns)   --->   "%dr = add i3 %dr_i, 1" [./seedfill.h:59]   --->   Operation 131 'add' 'dr' <Predicate = (!exitcond_flatten)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.63ns)   --->   "%exitcond_i = icmp eq i3 %dc_i, 2" [./seedfill.h:60]   --->   Operation 132 'icmp' 'exitcond_i' <Predicate = (!exitcond_flatten)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.48ns)   --->   "%dc_i_mid2 = select i1 %exitcond_i, i3 -1, i3 %dc_i" [./seedfill.h:60]   --->   Operation 133 'select' 'dc_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.76ns)   --->   "%tmp_14_i_mid1 = mul i3 %dr, %dr" [./seedfill.h:63]   --->   Operation 134 'mul' 'tmp_14_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_15_i_mid1 = sext i3 %dr to i16" [./seedfill.h:63]   --->   Operation 135 'sext' 'tmp_15_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (1.24ns)   --->   "%r_mid1 = add i16 %tmp_15_i_mid1, %r0" [./seedfill.h:63]   --->   Operation 136 'add' 'r_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.47ns)   --->   "%r_mid2 = select i1 %exitcond_i, i16 %r_mid1, i16 %r" [./seedfill.h:63]   --->   Operation 137 'select' 'r_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_cond6_i)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_mid1, i32 15)" [./seedfill.h:65]   --->   Operation 138 'bitselect' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_cond6_i)   --->   "%rev1 = xor i1 %tmp_13, true" [./seedfill.h:65]   --->   Operation 139 'xor' 'rev1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_17_i_mid1 = sext i16 %r_mid1 to i32" [./seedfill.h:65]   --->   Operation 140 'sext' 'tmp_17_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (1.31ns)   --->   "%tmp_18_i_mid1 = icmp slt i32 %tmp_17_i_mid1, %rows" [./seedfill.h:65]   --->   Operation 141 'icmp' 'tmp_18_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_cond6_i)   --->   "%tmp_mid1 = and i1 %tmp_18_i_mid1, %rev1" [./seedfill.h:65]   --->   Operation 142 'and' 'tmp_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_cond6_i)   --->   "%tmp_mid2 = select i1 %exitcond_i, i1 %tmp_mid1, i1 %tmp" [./seedfill.h:65]   --->   Operation 143 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.48ns)   --->   "%dr_i_mid2 = select i1 %exitcond_i, i3 %dr, i3 %dr_i" [./seedfill.h:60]   --->   Operation 144 'select' 'dr_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_22_i = sext i3 %dc_i_mid2 to i16" [./seedfill.h:64]   --->   Operation 145 'sext' 'tmp_22_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (1.24ns)   --->   "%c = add i16 %tmp_22_i, %c0" [./seedfill.h:64]   --->   Operation 146 'add' 'c' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_cond6_i)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %c, i32 15)" [./seedfill.h:65]   --->   Operation 147 'bitselect' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_cond6_i)   --->   "%rev2 = xor i1 %tmp_14, true" [./seedfill.h:65]   --->   Operation 148 'xor' 'rev2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_24_i = sext i16 %c to i32" [./seedfill.h:65]   --->   Operation 149 'sext' 'tmp_24_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (1.31ns)   --->   "%tmp_25_i = icmp slt i32 %tmp_24_i, %cols" [./seedfill.h:65]   --->   Operation 150 'icmp' 'tmp_25_i' <Predicate = (!exitcond_flatten)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_cond6_i)   --->   "%tmp1 = and i1 %tmp_25_i, %rev2" [./seedfill.h:65]   --->   Operation 151 'and' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.47ns) (out node of the LUT)   --->   "%or_cond6_i = and i1 %tmp1, %tmp_mid2" [./seedfill.h:65]   --->   Operation 152 'and' 'or_cond6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.71>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%vector_length_read_a_1 = phi i32 [ %points_length, %3 ], [ %points_length_6_i, %._crit_edge3.i ]"   --->   Operation 153 'phi' 'vector_length_read_a_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 154 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (1.09ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Operation 155 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit7.i.loopexit, label %.preheader.preheader.i"   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_21_i)   --->   "%tmp_14_i_mid2 = select i1 %exitcond_i, i3 %tmp_14_i_mid1, i3 %tmp_14_i" [./seedfill.h:63]   --->   Operation 157 'select' 'tmp_14_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_19_i_mid2_cast = sext i16 %r_mid2 to i19" [./seedfill.h:66]   --->   Operation 158 'sext' 'tmp_19_i_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (4.41ns)   --->   "%tmp_5 = mul i19 %tmp_19_i_mid2_cast, 500" [./seedfill.h:66]   --->   Operation 159 'mul' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_34_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [./seedfill.h:60]   --->   Operation 160 'specregionbegin' 'tmp_34_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./seedfill.h:61]   --->   Operation 161 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.76ns)   --->   "%tmp_20_i = mul i3 %dc_i_mid2, %dc_i_mid2" [./seedfill.h:62]   --->   Operation 162 'mul' 'tmp_20_i' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_21_i = add i3 %tmp_14_i_mid2, %tmp_20_i" [./seedfill.h:62]   --->   Operation 163 'add' 'tmp_21_i' <Predicate = (!exitcond_flatten)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %tmp_21_i, i32 1, i32 2)" [./seedfill.h:65]   --->   Operation 164 'partselect' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.45ns)   --->   "%icmp = icmp ne i2 %tmp_15, 1" [./seedfill.h:65]   --->   Operation 165 'icmp' 'icmp' <Predicate = (!exitcond_flatten)> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.46ns) (out node of the LUT)   --->   "%demorgan = and i1 %or_cond6_i, %icmp" [./seedfill.h:65]   --->   Operation 166 'and' 'demorgan' <Predicate = (!exitcond_flatten)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.97ns)   --->   "br i1 %demorgan, label %4, label %._crit_edge3.i" [./seedfill.h:65]   --->   Operation 167 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.97>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_27_i_cast = sext i16 %c to i19" [./seedfill.h:66]   --->   Operation 168 'sext' 'tmp_27_i_cast' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (1.30ns)   --->   "%tmp_6 = add i19 %tmp_5, %tmp_27_i_cast" [./seedfill.h:66]   --->   Operation 169 'add' 'tmp_6' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i19 %tmp_6 to i64" [./seedfill.h:66]   --->   Operation 170 'sext' 'tmp_6_cast' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%src_val_addr_1 = getelementptr [250000 x i8]* %src_val, i64 0, i64 %tmp_6_cast" [./seedfill.h:66]   --->   Operation 171 'getelementptr' 'src_val_addr_1' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%label_val_addr_2 = getelementptr [250000 x i8]* %label_val, i64 0, i64 %tmp_6_cast" [./seedfill.h:67]   --->   Operation 172 'getelementptr' 'label_val_addr_2' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 0.00>
ST_11 : Operation 173 [2/2] (1.99ns)   --->   "%pixvalue_1 = load i8* %src_val_addr_1, align 1" [./seedfill.h:66]   --->   Operation 173 'load' 'pixvalue_1' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_11 : Operation 174 [2/2] (1.99ns)   --->   "%labelvalue_1 = load i8* %label_val_addr_2, align 1" [./seedfill.h:67]   --->   Operation 174 'load' 'labelvalue_1' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_11 : Operation 175 [1/1] (0.94ns)   --->   "%dc = add i3 %dc_i_mid2, 1" [./seedfill.h:60]   --->   Operation 175 'add' 'dc' <Predicate = (!exitcond_flatten)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 4.42>
ST_12 : Operation 176 [1/2] (1.99ns)   --->   "%pixvalue_1 = load i8* %src_val_addr_1, align 1" [./seedfill.h:66]   --->   Operation 176 'load' 'pixvalue_1' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_12 : Operation 177 [1/2] (1.99ns)   --->   "%labelvalue_1 = load i8* %label_val_addr_2, align 1" [./seedfill.h:67]   --->   Operation 177 'load' 'labelvalue_1' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_12 : Operation 178 [1/1] (0.98ns)   --->   "%tmp_28_i = icmp ne i8 %pixvalue_1, 0" [./seedfill.h:68]   --->   Operation 178 'icmp' 'tmp_28_i' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.98ns)   --->   "%tmp_29_i = icmp eq i8 %labelvalue_1, 0" [./seedfill.h:68]   --->   Operation 179 'icmp' 'tmp_29_i' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.46ns)   --->   "%or_cond7_i = and i1 %tmp_28_i, %tmp_29_i" [./seedfill.h:68]   --->   Operation 180 'and' 'or_cond7_i' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.97ns)   --->   "br i1 %or_cond7_i, label %5, label %._crit_edge3.i" [./seedfill.h:68]   --->   Operation 181 'br' <Predicate = (!exitcond_flatten & demorgan)> <Delay = 0.97>
ST_12 : Operation 182 [1/1] (1.99ns)   --->   "store i8 %tmp_12_i, i8* %label_val_addr_2, align 1" [./seedfill.h:69]   --->   Operation 182 'store' <Predicate = (!exitcond_flatten & demorgan & or_cond7_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_12 : Operation 183 [1/1] (1.57ns)   --->   "%points_length_1 = add nsw i32 %vector_length_read_a_1, 1" [./type.h:117->./seedfill.h:70]   --->   Operation 183 'add' 'points_length_1' <Predicate = (!exitcond_flatten & demorgan & or_cond7_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_1_i25_i = sext i32 %vector_length_read_a_1 to i64" [./type.h:117->./seedfill.h:70]   --->   Operation 184 'sext' 'tmp_1_i25_i' <Predicate = (!exitcond_flatten & demorgan & or_cond7_i)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%points_val_x_addr_2 = getelementptr [125000 x i16]* %points_val_x, i64 0, i64 %tmp_1_i25_i" [./type.h:117->./seedfill.h:70]   --->   Operation 185 'getelementptr' 'points_val_x_addr_2' <Predicate = (!exitcond_flatten & demorgan & or_cond7_i)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (1.99ns)   --->   "store i16 %c, i16* %points_val_x_addr_2, align 2" [./type.h:117->./seedfill.h:70]   --->   Operation 186 'store' <Predicate = (!exitcond_flatten & demorgan & or_cond7_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%points_val_y_addr_2 = getelementptr [125000 x i16]* %points_val_y, i64 0, i64 %tmp_1_i25_i" [./type.h:117->./seedfill.h:70]   --->   Operation 187 'getelementptr' 'points_val_y_addr_2' <Predicate = (!exitcond_flatten & demorgan & or_cond7_i)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (1.99ns)   --->   "store i16 %r_mid2, i16* %points_val_y_addr_2, align 2" [./type.h:117->./seedfill.h:70]   --->   Operation 188 'store' <Predicate = (!exitcond_flatten & demorgan & or_cond7_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 125000> <RAM>
ST_12 : Operation 189 [1/1] (0.97ns)   --->   "br label %._crit_edge3.i" [./seedfill.h:71]   --->   Operation 189 'br' <Predicate = (!exitcond_flatten & demorgan & or_cond7_i)> <Delay = 0.97>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%points_length_6_i = phi i32 [ %vector_length_read_a_1, %.preheader.preheader.i ], [ %points_length_1, %5 ], [ %vector_length_read_a_1, %4 ]"   --->   Operation 190 'phi' 'points_length_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_34_i)" [./seedfill.h:73]   --->   Operation 191 'specregionend' 'empty_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./seedfill.h:60]   --->   Operation 192 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "br label %.loopexit7.i"   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	fifo read on port 'src_rows' (./seedfill.h:23) [14]  (2.26 ns)
	fifo write on port 'label_rows' (./seedfill.h:27) [16]  (2.26 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_4_i', ./type.h:187->./seedfill.h:43) [25]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 3>: 3.31ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./type.h:188->./seedfill.h:43) [32]  (0 ns)
	'add' operation ('tmp_2', ./type.h:191->./seedfill.h:43) [42]  (1.31 ns)
	'getelementptr' operation ('label_val_addr', ./type.h:191->./seedfill.h:43) [44]  (0 ns)
	'store' operation (./type.h:191->./seedfill.h:43) of constant 0 on array 'label_val' [45]  (2 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_7_i', ./seedfill.h:45) [64]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 6>: 3.31ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./seedfill.h:46) [72]  (0 ns)
	'add' operation ('tmp_4', ./seedfill.h:48) [81]  (1.31 ns)
	'getelementptr' operation ('src_val_addr', ./seedfill.h:48) [83]  (0 ns)
	'load' operation ('pixvalue', ./seedfill.h:48) on array 'src_val' [85]  (2 ns)

 <State 7>: 3.91ns
The critical path consists of the following:
	'load' operation ('pixvalue', ./seedfill.h:48) on array 'src_val' [85]  (2 ns)
	'icmp' operation ('tmp_9_i', ./seedfill.h:50) [87]  (0.987 ns)
	'and' operation ('or_cond_i', ./seedfill.h:50) [89]  (0.464 ns)
	blocking operation 0.464 ns on control path)

 <State 8>: 3.58ns
The critical path consists of the following:
	'phi' operation ('vector<125000, hls::Point_<short> >.length', ./type.h:122->./seedfill.h:56) with incoming values : ('vector<125000, hls::Point_<short> >.length', ./type.h:122->./seedfill.h:56) ('vector<125000, hls::Point_<short> >.length', ./type.h:117->./seedfill.h:70) [102]  (0 ns)
	'add' operation ('vector<125000, hls::Point_<short> >.length', ./type.h:122->./seedfill.h:56) [106]  (1.58 ns)
	'getelementptr' operation ('points_val_x_addr_1', ./type.h:122->./seedfill.h:56) [108]  (0 ns)
	'load' operation ('value.x', ./type.h:122->./seedfill.h:56) on array 'points.val.x', ./seedfill.h:38 [109]  (2 ns)

 <State 9>: 2ns
The critical path consists of the following:
	'load' operation ('value.x', ./type.h:122->./seedfill.h:56) on array 'points.val.x', ./seedfill.h:38 [109]  (2 ns)

 <State 10>: 4.15ns
The critical path consists of the following:
	'phi' operation ('dc') with incoming values : ('dc', ./seedfill.h:60) [117]  (0 ns)
	'icmp' operation ('exitcond_i', ./seedfill.h:60) [132]  (0.639 ns)
	'select' operation ('dc_i_mid2', ./seedfill.h:60) [133]  (0.48 ns)
	'add' operation ('c', ./seedfill.h:64) [153]  (1.25 ns)
	'icmp' operation ('tmp_25_i', ./seedfill.h:65) [157]  (1.31 ns)
	'and' operation ('tmp1', ./seedfill.h:65) [158]  (0 ns)
	'and' operation ('or_cond6_i', ./seedfill.h:65) [159]  (0.472 ns)

 <State 11>: 7.72ns
The critical path consists of the following:
	'mul' operation ('tmp_5', ./seedfill.h:66) [144]  (4.41 ns)
	'add' operation ('tmp_6', ./seedfill.h:66) [166]  (1.31 ns)
	'getelementptr' operation ('src_val_addr_1', ./seedfill.h:66) [168]  (0 ns)
	'load' operation ('pixvalue', ./seedfill.h:66) on array 'src_val' [170]  (2 ns)

 <State 12>: 4.43ns
The critical path consists of the following:
	'load' operation ('pixvalue', ./seedfill.h:66) on array 'src_val' [170]  (2 ns)
	'icmp' operation ('tmp_28_i', ./seedfill.h:68) [172]  (0.987 ns)
	'and' operation ('or_cond7_i', ./seedfill.h:68) [174]  (0.464 ns)
	multiplexor before 'phi' operation ('points.length') with incoming values : ('vector<125000, hls::Point_<short> >.length', ./type.h:122->./seedfill.h:56) ('vector<125000, hls::Point_<short> >.length', ./type.h:117->./seedfill.h:70) [186]  (0.978 ns)
	'phi' operation ('points.length') with incoming values : ('vector<125000, hls::Point_<short> >.length', ./type.h:122->./seedfill.h:56) ('vector<125000, hls::Point_<short> >.length', ./type.h:117->./seedfill.h:70) [186]  (0 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
