Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 23 11:25:50 2022
| Host         : DESKTOP-1IE6CUJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  63          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (135)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (135)
--------------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  142          inf        0.000                      0                  142           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digsel[0]
                            (input port)
  Destination:            digctrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.165ns  (logic 5.126ns (50.429%)  route 5.039ns (49.571%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  digsel[0] (IN)
                         net (fo=0)                   0.000     0.000    digsel[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  digsel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.363     3.830    digsel_IBUF[0]
    SLICE_X46Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.954 r  digctrl_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.676     6.629    digctrl_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    10.165 r  digctrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.165    digctrl[0]
    J17                                                               r  digctrl[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digsel[3]
                            (input port)
  Destination:            digctrl[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.646ns  (logic 5.200ns (53.908%)  route 4.446ns (46.092%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  digsel[3] (IN)
                         net (fo=0)                   0.000     0.000    digsel[3]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  digsel_IBUF[3]_inst/O
                         net (fo=1, routed)           2.025     3.549    digsel_IBUF[3]
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.673 r  digctrl_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.422     6.094    digctrl_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     9.646 r  digctrl_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.646    digctrl[3]
    J14                                                               r  digctrl[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digsel[1]
                            (input port)
  Destination:            digctrl[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.322ns  (logic 5.183ns (55.602%)  route 4.139ns (44.398%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  digsel[1] (IN)
                         net (fo=0)                   0.000     0.000    digsel[1]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  digsel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.882     3.405    digsel_IBUF[1]
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.529 r  digctrl_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.257     5.786    digctrl_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     9.322 r  digctrl_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.322    digctrl[1]
    J18                                                               r  digctrl[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digsel[2]
                            (input port)
  Destination:            digctrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 5.208ns (62.772%)  route 3.089ns (37.228%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  digsel[2] (IN)
                         net (fo=0)                   0.000     0.000    digsel[2]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  digsel_IBUF[2]_inst/O
                         net (fo=1, routed)           1.419     2.929    digsel_IBUF[2]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.124     3.053 r  digctrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.723    digctrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.297 r  digctrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.297    digctrl[2]
    T9                                                                r  digctrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_b/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 4.741ns (59.852%)  route 3.181ns (40.148%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  counter_b/count_reg[2]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_b/count_reg[2]/Q
                         net (fo=8, routed)           1.006     1.524    pwm_b/ltOp_carry_0[2]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.124     1.648 r  pwm_b/ltOp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.648    pwm_b/ltOp_carry_i_7__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.181 r  pwm_b/ltOp_carry/CO[3]
                         net (fo=1, routed)           2.175     4.356    led_b_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.566     7.922 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000     7.922    led_b
    R12                                                               r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_r/counter_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.818ns  (logic 4.646ns (59.435%)  route 3.171ns (40.565%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  pwm_r/counter_PWM_reg[3]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwm_r/counter_PWM_reg[3]/Q
                         net (fo=8, routed)           1.174     1.630    pwm_r/Q[3]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     1.754 r  pwm_r/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     1.754    pwm_r/ltOp_carry_i_7_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.304 r  pwm_r/ltOp_carry/CO[3]
                         net (fo=1, routed)           1.998     4.301    led_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.516     7.818 r  led_r_OBUF_inst/O
                         net (fo=0)                   0.000     7.818    led_r
    N15                                                               r  led_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_g/counter_PWM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.608ns  (logic 4.770ns (62.698%)  route 2.838ns (37.303%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  pwm_g/counter_PWM_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pwm_g/counter_PWM_reg[1]/Q
                         net (fo=8, routed)           0.867     1.286    pwm_g/Q[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.299     1.585 r  pwm_g/ltOp_carry_i_8__0/O
                         net (fo=1, routed)           0.000     1.585    pwm_g/ltOp_carry_i_8__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.117 r  pwm_g/ltOp_carry/CO[3]
                         net (fo=1, routed)           1.971     4.088    led_g_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.520     7.608 r  led_g_OBUF_inst/O
                         net (fo=0)                   0.000     7.608    led_g
    M16                                                               r  led_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_r/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.121ns  (logic 1.631ns (26.648%)  route 4.490ns (73.352%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=3, routed)           3.837     5.344    counter_r/reset_IBUF
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.124     5.468 r  counter_r/count[7]_i_1/O
                         net (fo=8, routed)           0.653     6.121    counter_r/count[7]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  counter_r/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_g/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 1.631ns (27.072%)  route 4.394ns (72.928%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=3, routed)           3.535     5.042    counter_g/reset_IBUF
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     5.166 r  counter_g/count[7]_i_1__0/O
                         net (fo=8, routed)           0.858     6.025    counter_g/count[7]_i_1__0_n_0
    SLICE_X4Y80          FDRE                                         r  counter_g/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_g/count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 1.631ns (27.072%)  route 4.394ns (72.928%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=3, routed)           3.535     5.042    counter_g/reset_IBUF
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     5.166 r  counter_g/count[7]_i_1__0/O
                         net (fo=8, routed)           0.858     6.025    counter_g/count[7]_i_1__0_n_0
    SLICE_X4Y80          FDRE                                         r  counter_g/count_reg[6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 edge_r/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_r/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.148ns (53.680%)  route 0.128ns (46.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  edge_r/sreg_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  edge_r/sreg_reg[0]/Q
                         net (fo=2, routed)           0.128     0.276    edge_r/sreg[0]
    SLICE_X2Y77          FDRE                                         r  edge_r/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_r/counter_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_r/counter_PWM_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.930%)  route 0.110ns (37.070%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  pwm_r/counter_PWM_reg[3]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_r/counter_PWM_reg[3]/Q
                         net (fo=8, routed)           0.110     0.251    pwm_r/Q[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I3_O)        0.045     0.296 r  pwm_r/counter_PWM[6]_i_1/O
                         net (fo=1, routed)           0.000     0.296    pwm_r/plusOp__2[6]
    SLICE_X1Y79          FDRE                                         r  pwm_r/counter_PWM_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synch_b/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            synch_b/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  synch_b/sreg_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  synch_b/sreg_reg[0]/Q
                         net (fo=1, routed)           0.155     0.296    synch_b/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  synch_b/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_r/counter_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_r/counter_PWM_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.717%)  route 0.111ns (37.283%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  pwm_r/counter_PWM_reg[3]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_r/counter_PWM_reg[3]/Q
                         net (fo=8, routed)           0.111     0.252    pwm_r/Q[3]
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.045     0.297 r  pwm_r/counter_PWM[7]_i_2/O
                         net (fo=1, routed)           0.000     0.297    pwm_r/plusOp__2[7]
    SLICE_X1Y79          FDRE                                         r  pwm_r/counter_PWM_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synch_g/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            synch_g/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.914%)  route 0.180ns (56.086%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  synch_g/sreg_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  synch_g/sreg_reg[0]/Q
                         net (fo=1, routed)           0.180     0.321    synch_g/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  synch_g/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_g/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_g/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  edge_g/sreg_reg[1]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_g/sreg_reg[1]/Q
                         net (fo=2, routed)           0.181     0.322    edge_g/sreg[1]
    SLICE_X1Y80          FDRE                                         r  edge_g/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_b/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_b/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  edge_b/sreg_reg[1]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_b/sreg_reg[1]/Q
                         net (fo=2, routed)           0.182     0.323    edge_b/sreg[1]
    SLICE_X1Y81          FDRE                                         r  edge_b/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_b/counter_PWM_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_b/counter_PWM_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.577%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE                         0.000     0.000 r  pwm_b/counter_PWM_reg[2]/C
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwm_b/counter_PWM_reg[2]/Q
                         net (fo=7, routed)           0.115     0.279    pwm_b/Q[2]
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.045     0.324 r  pwm_b/counter_PWM[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.324    pwm_b/plusOp__4[3]
    SLICE_X3Y84          FDRE                                         r  pwm_b/counter_PWM_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_b/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_b/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.148ns (45.402%)  route 0.178ns (54.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  edge_b/sreg_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  edge_b/sreg_reg[0]/Q
                         net (fo=2, routed)           0.178     0.326    edge_b/sreg[0]
    SLICE_X1Y81          FDRE                                         r  edge_b/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_b/counter_PWM_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_b/counter_PWM_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE                         0.000     0.000 r  pwm_b/counter_PWM_reg[2]/C
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwm_b/counter_PWM_reg[2]/Q
                         net (fo=7, routed)           0.115     0.279    pwm_b/Q[2]
    SLICE_X3Y84          LUT5 (Prop_lut5_I1_O)        0.048     0.327 r  pwm_b/counter_PWM[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.327    pwm_b/plusOp__4[4]
    SLICE_X3Y84          FDRE                                         r  pwm_b/counter_PWM_reg[4]/D
  -------------------------------------------------------------------    -------------------





