Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 19:29:07 2025
| Host         : DESKTOP-TRASTI2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RISCV_TOP_control_sets_placed.rpt
| Design       : RISCV_TOP
| Device       : xc7k70t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               9 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             320 |          231 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                     | reset_IBUF       |               11 |             13 |         1.18 |
|  clk_IBUF_BUFG | Program_Counter/PC_out_reg[5]_10[0] | reset_IBUF       |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | Program_Counter/E[0]                | reset_IBUF       |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | Program_Counter/PC_out_reg[5]_11[0] | reset_IBUF       |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | Program_Counter/PC_out_reg[5]_9[0]  | reset_IBUF       |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG | Program_Counter/PC_out_reg[5]_7[0]  | reset_IBUF       |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG | Program_Counter/PC_out_reg[5]_8[0]  | reset_IBUF       |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | Program_Counter/PC_out_reg[5]_5[0]  | reset_IBUF       |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG | Program_Counter/PC_out_reg[5]_6[0]  | reset_IBUF       |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG | Program_Counter/PC_out_reg[5]_3[0]  | reset_IBUF       |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG | Program_Counter/PC_out_reg[5]_4[0]  | reset_IBUF       |               22 |             32 |         1.45 |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+


