{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552872558993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552872559026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 20:29:18 2019 " "Processing started: Sun Mar 17 20:29:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552872559026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552872559026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cyc1000_template -c cyc1000_template " "Command: quartus_map --read_settings_files=on --write_settings_files=off cyc1000_template -c cyc1000_template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552872559026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552872559172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552872559172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL12M.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL12M.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12M " "Found entity 1: PLL12M" {  } { { "PLL12M.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/PLL12M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552872567204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552872567204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyc1000_template.v 1 1 " "Found 1 design units, including 1 entities, in source file cyc1000_template.v" { { "Info" "ISGN_ENTITY_NAME" "1 cyc1000_template " "Found entity 1: cyc1000_template" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552872567204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552872567204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_divider " "Found entity 1: simple_divider" {  } { { "simple_divider.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/simple_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552872567204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552872567204 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "kit_sequencer.v(15) " "Verilog HDL information at kit_sequencer.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "kit_sequencer.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/kit_sequencer.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552872567205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kit_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file kit_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 kit_sequencer " "Found entity 1: kit_sequencer" {  } { { "kit_sequencer.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/kit_sequencer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552872567205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552872567205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thruwire.v 1 1 " "Found 1 design units, including 1 entities, in source file thruwire.v" { { "Info" "ISGN_ENTITY_NAME" "1 thruwire " "Found entity 1: thruwire" {  } { { "thruwire.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/thruwire.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552872567205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552872567205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cyc1000_template " "Elaborating entity \"cyc1000_template\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552872567247 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIN\[8..6\] cyc1000_template.v(29) " "Output port \"AIN\[8..6\]\" at cyc1000_template.v(29) has no driver" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552872567249 "|cyc1000_template"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12M PLL12M:pllinst " "Elaborating entity \"PLL12M\" for hierarchy \"PLL12M:pllinst\"" {  } { { "cyc1000_template.v" "pllinst" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552872567258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL12M:pllinst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL12M:pllinst\|altpll:altpll_component\"" {  } { { "PLL12M.v" "altpll_component" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/PLL12M.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552872567294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL12M:pllinst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL12M:pllinst\|altpll:altpll_component\"" {  } { { "PLL12M.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/PLL12M.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552872567296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL12M:pllinst\|altpll:altpll_component " "Instantiated megafunction \"PLL12M:pllinst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3472 " "Parameter \"clk0_phase_shift\" = \"-3472\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL12M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL12M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552872567296 ""}  } { { "PLL12M.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/PLL12M.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552872567296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL12M_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL12M_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12M_altpll " "Found entity 1: PLL12M_altpll" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/db/PLL12M_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552872567330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552872567330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12M_altpll PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated " "Elaborating entity \"PLL12M_altpll\" for hierarchy \"PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552872567330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_divider simple_divider:div1ms " "Elaborating entity \"simple_divider\" for hierarchy \"simple_divider:div1ms\"" {  } { { "cyc1000_template.v" "div1ms" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552872567332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kit_sequencer kit_sequencer:kit " "Elaborating entity \"kit_sequencer\" for hierarchy \"kit_sequencer:kit\"" {  } { { "cyc1000_template.v" "kit" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552872567333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thruwire thruwire:a0 " "Elaborating entity \"thruwire\" for hierarchy \"thruwire:a0\"" {  } { { "cyc1000_template.v" "a0" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552872567334 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1552872567682 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BDBUS0 VCC " "Pin \"BDBUS0\" is stuck at VCC" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552872567722 "|cyc1000_template|BDBUS0"} { "Warning" "WMLS_MLS_STUCK_PIN" "BDBUS4 GND " "Pin \"BDBUS4\" is stuck at GND" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552872567722 "|cyc1000_template|BDBUS4"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN\[0\] VCC " "Pin \"AIN\[0\]\" is stuck at VCC" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552872567722 "|cyc1000_template|AIN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN\[4\] GND " "Pin \"AIN\[4\]\" is stuck at GND" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552872567722 "|cyc1000_template|AIN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN\[6\] GND " "Pin \"AIN\[6\]\" is stuck at GND" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552872567722 "|cyc1000_template|AIN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN\[7\] GND " "Pin \"AIN\[7\]\" is stuck at GND" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552872567722 "|cyc1000_template|AIN[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN\[8\] GND " "Pin \"AIN\[8\]\" is stuck at GND" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552872567722 "|cyc1000_template|AIN[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552872567722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552872567792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/output_files/cyc1000_template.map.smsg " "Generated suppressed messages file /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/output_files/cyc1000_template.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552872568139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552872568209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552872568209 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_INT1 " "No output dependent on input pin \"SEN_INT1\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|SEN_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_INT2 " "No output dependent on input pin \"SEN_INT2\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|SEN_INT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_SDI " "No output dependent on input pin \"SEN_SDI\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|SEN_SDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_SDO " "No output dependent on input pin \"SEN_SDO\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|SEN_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_SPC " "No output dependent on input pin \"SEN_SPC\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|SEN_SPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_CS " "No output dependent on input pin \"SEN_CS\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|SEN_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIO\[0\] " "No output dependent on input pin \"PIO\[0\]\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|PIO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIO\[1\] " "No output dependent on input pin \"PIO\[1\]\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|PIO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIO\[2\] " "No output dependent on input pin \"PIO\[2\]\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|PIO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIO\[3\] " "No output dependent on input pin \"PIO\[3\]\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|PIO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIO\[4\] " "No output dependent on input pin \"PIO\[4\]\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|PIO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIO\[5\] " "No output dependent on input pin \"PIO\[5\]\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|PIO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIO\[6\] " "No output dependent on input pin \"PIO\[6\]\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|PIO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIO\[7\] " "No output dependent on input pin \"PIO\[7\]\"" {  } { { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552872568246 "|cyc1000_template|PIO[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552872568246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552872568246 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552872568246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Implemented 239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552872568246 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1552872568246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552872568246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552872568253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 20:29:28 2019 " "Processing ended: Sun Mar 17 20:29:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552872568253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552872568253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552872568253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552872568253 ""}
