
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/frame_buffer/frame_buffer.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/video_clk/video_clk.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/rescaled_frame_buffer/rescaled_frame_buffer.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/one_16_d/one_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/nine_16_d/nine_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/five_16_d/five_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/six_16_d/six_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/four_16_d/four_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/seven_16_d/seven_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/two_16_d/two_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/eight_16_d/eight_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/three_16_d_1/three_16_d.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25953 
WARNING: [Synth 8-1102] /* in comment [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/OV7670_config_rom.v:201]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1067.520 ; gain = 172.324 ; free physical = 3165 ; free virtual = 12885
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:4]
	Parameter GRID_SIZE bound to: 9 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CHOOSE_XY1 bound to: 1 - type: integer 
	Parameter CHOOSE_XY2 bound to: 2 - type: integer 
	Parameter RESIZING bound to: 3 - type: integer 
	Parameter RECOGNIZING bound to: 4 - type: integer 
	Parameter SOLVING bound to: 5 - type: integer 
	Parameter OUTPUT bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/lab4/display_8hex.v:16]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (1#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/lab4/display_8hex.v:16]
INFO: [Synth 8-638] synthesizing module 'pwr_reset' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/reset.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'sr_reg' and it is trimmed from '24' to '23' bits. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/reset.v:32]
INFO: [Synth 8-256] done synthesizing module 'pwr_reset' (2#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/reset.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/lab4/debounce.v:4]
	Parameter DELAY bound to: 250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/lab4/debounce.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_prescale' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/clk_prescale.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_prescale' (4#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/clk_prescale.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:152]
INFO: [Synth 8-638] synthesizing module 'video_clk' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/video_clk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'video_clk' (5#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/video_clk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'camera' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/camera.v:1]
INFO: [Synth 8-638] synthesizing module 'camera_configure' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/camera_configure.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OV7670_config_rom' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/OV7670_config_rom.v:22]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000110110 is unreachable [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/OV7670_config_rom.v:29]
INFO: [Synth 8-256] done synthesizing module 'OV7670_config_rom' (6#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/OV7670_config_rom.v:22]
INFO: [Synth 8-638] synthesizing module 'OV7670_config' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/OV7670_config.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_SEND_CMD bound to: 1 - type: integer 
	Parameter FSM_DONE bound to: 2 - type: integer 
	Parameter FSM_TIMER bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/OV7670_config.v:58]
INFO: [Synth 8-256] done synthesizing module 'OV7670_config' (7#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/OV7670_config.v:23]
INFO: [Synth 8-638] synthesizing module 'SCCB_interface' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/SCCB_interface.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter SCCB_FREQ bound to: 100000 - type: integer 
	Parameter CAMERA_ADDR bound to: 8'b01000010 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_START_SIGNAL bound to: 1 - type: integer 
	Parameter FSM_LOAD_BYTE bound to: 2 - type: integer 
	Parameter FSM_TX_BYTE_1 bound to: 3 - type: integer 
	Parameter FSM_TX_BYTE_2 bound to: 4 - type: integer 
	Parameter FSM_TX_BYTE_3 bound to: 5 - type: integer 
	Parameter FSM_TX_BYTE_4 bound to: 6 - type: integer 
	Parameter FSM_END_SIGNAL_1 bound to: 7 - type: integer 
	Parameter FSM_END_SIGNAL_2 bound to: 8 - type: integer 
	Parameter FSM_END_SIGNAL_3 bound to: 9 - type: integer 
	Parameter FSM_END_SIGNAL_4 bound to: 10 - type: integer 
	Parameter FSM_DONE bound to: 11 - type: integer 
	Parameter FSM_TIMER bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/SCCB_interface.v:72]
INFO: [Synth 8-256] done synthesizing module 'SCCB_interface' (8#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/SCCB_interface.v:23]
INFO: [Synth 8-256] done synthesizing module 'camera_configure' (9#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/camera_configure.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_read' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/camera_read.v:21]
	Parameter WAIT_FRAME_START bound to: 0 - type: integer 
	Parameter ROW_CAPTURE bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/camera_read.v:42]
INFO: [Synth 8-256] done synthesizing module 'camera_read' (10#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/projects/OV7670-Verilog/src/camera_read.v:21]
INFO: [Synth 8-638] synthesizing module 'camera_address_gen' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/camera_address_gen.v:1]
	Parameter VCOUNT_MAX bound to: 479 - type: integer 
	Parameter HCOUNT_MAX bound to: 639 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'camera_address_gen' (11#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/camera_address_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'camera' (12#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/camera.v:1]
INFO: [Synth 8-638] synthesizing module 'video_playback' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/video_playback.v:1]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CHOOSE_XY1 bound to: 1 - type: integer 
	Parameter CHOOSE_XY2 bound to: 2 - type: integer 
	Parameter TARGET_WIDTH bound to: 144 - type: integer 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter CELL_PIXELS bound to: 48 - type: integer 
	Parameter GRID_PIXELS bound to: 432 - type: integer 
	Parameter GRID_START_X bound to: 104 - type: integer 
	Parameter GRID_START_Y bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'display_grid' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/display_grid.v:22]
	Parameter CELL_PIXELS bound to: 48 - type: integer 
	Parameter GRID_SIZE bound to: 9 - type: integer 
	Parameter MAX_GUESSES bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_image_48_48' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/one_image_48_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'one_image_48_48' (13#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/one_image_48_48_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'two_image_48_48' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/two_image_48_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'two_image_48_48' (14#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/two_image_48_48_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'three_image_48_48' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/three_image_48_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'three_image_48_48' (15#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/three_image_48_48_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_image_48_48' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/four_image_48_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_image_48_48' (16#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/four_image_48_48_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'five_image_48_48' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/five_image_48_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'five_image_48_48' (17#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/five_image_48_48_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'six_image_48_48' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/six_image_48_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'six_image_48_48' (18#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/six_image_48_48_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'seven_image_48_48' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/seven_image_48_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'seven_image_48_48' (19#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/seven_image_48_48_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'eight_image_48_48' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/eight_image_48_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'eight_image_48_48' (20#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/eight_image_48_48_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'nine_image_48_48' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/nine_image_48_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'nine_image_48_48' (21#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/nine_image_48_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'display_grid' (22#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/display_grid.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'x_in' does not match port width (10) of module 'display_grid' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/video_playback.v:49]
WARNING: [Synth 8-689] width (32) of port connection 'y_in' does not match port width (10) of module 'display_grid' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/video_playback.v:50]
INFO: [Synth 8-256] done synthesizing module 'video_playback' (23#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/video_playback.v:1]
INFO: [Synth 8-638] synthesizing module 'frame_buffer' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'frame_buffer' (24#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'frame_parser' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/frame_parser.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DIV_X_START bound to: 1 - type: integer 
	Parameter DIV_X_END bound to: 2 - type: integer 
	Parameter DIV_Y_START bound to: 3 - type: integer 
	Parameter DIV_Y_END bound to: 4 - type: integer 
	Parameter RESCALING bound to: 5 - type: integer 
	Parameter SCREENWIDTH bound to: 640 - type: integer 
	Parameter SCREENHEIGHT bound to: 480 - type: integer 
	Parameter TARGET bound to: 144 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/Downloads/divider.v:10]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider' (25#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/Downloads/divider.v:10]
INFO: [Synth 8-638] synthesizing module 'frame_transfer' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/frame_transfer.v:23]
	Parameter TARGET bound to: 144 - type: integer 
	Parameter MAX_CYCLES bound to: 20738 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter TRANSFERRING bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frame_transfer' (26#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/frame_transfer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/frame_parser.v:100]
INFO: [Synth 8-256] done synthesizing module 'frame_parser' (27#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/frame_parser.v:3]
INFO: [Synth 8-638] synthesizing module 'rescaled_frame_buffer' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/rescaled_frame_buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rescaled_frame_buffer' (28#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/rescaled_frame_buffer_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'get_board' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:23]
	Parameter GRID_SIZE bound to: 9 - type: integer 
	Parameter MAX_GUESSES bound to: 16 - type: integer 
	Parameter IMG_SIZE bound to: 144 - type: integer 
	Parameter CELL_LR_WIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 20736 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READING bound to: 1 - type: integer 
	Parameter RECG bound to: 2 - type: integer 
	Parameter DELAY_CYCLES bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'char_rec_cell' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_cell.v:23]
	Parameter GRID_SIZE bound to: 9 - type: integer 
	Parameter MAX_GUESSES bound to: 16 - type: integer 
	Parameter BEST_THRESH bound to: 225 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_rec_cell' (29#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_cell.v:23]
INFO: [Synth 8-638] synthesizing module 'one_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/one_16_d_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'one_16_d' (30#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/one_16_d_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (8) of module 'one_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:60]
INFO: [Synth 8-638] synthesizing module 'two_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/two_16_d_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'two_16_d' (31#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/two_16_d_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (8) of module 'two_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:61]
INFO: [Synth 8-638] synthesizing module 'three_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/three_16_d_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'three_16_d' (32#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/three_16_d_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (8) of module 'three_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:62]
INFO: [Synth 8-638] synthesizing module 'four_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/four_16_d_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_16_d' (33#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/four_16_d_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (8) of module 'four_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:63]
INFO: [Synth 8-638] synthesizing module 'five_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/five_16_d_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'five_16_d' (34#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/five_16_d_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (8) of module 'five_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:64]
INFO: [Synth 8-638] synthesizing module 'six_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/six_16_d_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'six_16_d' (35#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/six_16_d_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (8) of module 'six_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:65]
INFO: [Synth 8-638] synthesizing module 'seven_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/seven_16_d_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'seven_16_d' (36#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/seven_16_d_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (8) of module 'seven_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:66]
INFO: [Synth 8-638] synthesizing module 'eight_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/eight_16_d_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'eight_16_d' (37#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/eight_16_d_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (8) of module 'eight_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:67]
INFO: [Synth 8-638] synthesizing module 'nine_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/nine_16_d_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'nine_16_d' (38#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/realtime/nine_16_d_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (8) of module 'nine_16_d' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:148]
WARNING: [Synth 8-3848] Net img_addr_out in module/entity get_board does not have driver. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:45]
INFO: [Synth 8-256] done synthesizing module 'get_board' (39#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:23]
WARNING: [Synth 8-3848] Net RGB1_Blue in module/entity top does not have driver. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:8]
WARNING: [Synth 8-3848] Net RGB1_Green in module/entity top does not have driver. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:8]
WARNING: [Synth 8-3848] Net RGB1_Red in module/entity top does not have driver. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:8]
WARNING: [Synth 8-3848] Net RGB2_Blue in module/entity top does not have driver. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:9]
WARNING: [Synth 8-3848] Net RGB2_Green in module/entity top does not have driver. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:9]
WARNING: [Synth 8-3848] Net RGB2_Red in module/entity top does not have driver. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:9]
WARNING: [Synth 8-3848] Net camera_sda in module/entity top does not have driver. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:32]
INFO: [Synth 8-256] done synthesizing module 'top' (40#1) [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:4]
WARNING: [Synth 8-3917] design top has port SEG[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port JA[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port JA[0] driven by constant 0
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[14]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[13]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[12]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[11]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[10]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[9]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[8]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[7]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[6]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[5]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[4]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[3]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[2]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[1]
WARNING: [Synth 8-3331] design get_board has unconnected port img_addr_out[0]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[18]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[17]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[16]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[15]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[14]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[13]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[12]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[11]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[10]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[9]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[8]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[7]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[6]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[5]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[4]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[3]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[2]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[1]
WARNING: [Synth 8-3331] design frame_transfer has unconnected port read_addr[0]
WARNING: [Synth 8-3331] design camera_address_gen has unconnected port camera_pixel[11]
WARNING: [Synth 8-3331] design camera_address_gen has unconnected port camera_pixel[6]
WARNING: [Synth 8-3331] design camera_address_gen has unconnected port camera_pixel[5]
WARNING: [Synth 8-3331] design camera_address_gen has unconnected port camera_pixel[0]
WARNING: [Synth 8-3331] design top has unconnected port LED[15]
WARNING: [Synth 8-3331] design top has unconnected port LED[14]
WARNING: [Synth 8-3331] design top has unconnected port LED[13]
WARNING: [Synth 8-3331] design top has unconnected port LED[12]
WARNING: [Synth 8-3331] design top has unconnected port LED[11]
WARNING: [Synth 8-3331] design top has unconnected port LED[10]
WARNING: [Synth 8-3331] design top has unconnected port LED[9]
WARNING: [Synth 8-3331] design top has unconnected port LED[8]
WARNING: [Synth 8-3331] design top has unconnected port LED[7]
WARNING: [Synth 8-3331] design top has unconnected port LED[6]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[4]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
WARNING: [Synth 8-3331] design top has unconnected port RGB1_Blue
WARNING: [Synth 8-3331] design top has unconnected port RGB1_Green
WARNING: [Synth 8-3331] design top has unconnected port RGB1_Red
WARNING: [Synth 8-3331] design top has unconnected port RGB2_Blue
WARNING: [Synth 8-3331] design top has unconnected port RGB2_Green
WARNING: [Synth 8-3331] design top has unconnected port RGB2_Red
WARNING: [Synth 8-3331] design top has unconnected port JC[7]
WARNING: [Synth 8-3331] design top has unconnected port JC[6]
WARNING: [Synth 8-3331] design top has unconnected port JC[5]
WARNING: [Synth 8-3331] design top has unconnected port JC[4]
WARNING: [Synth 8-3331] design top has unconnected port JC[3]
WARNING: [Synth 8-3331] design top has unconnected port JC[2]
WARNING: [Synth 8-3331] design top has unconnected port JC[1]
WARNING: [Synth 8-3331] design top has unconnected port JC[0]
WARNING: [Synth 8-3331] design top has unconnected port JD[7]
WARNING: [Synth 8-3331] design top has unconnected port JD[6]
WARNING: [Synth 8-3331] design top has unconnected port JD[5]
WARNING: [Synth 8-3331] design top has unconnected port JD[4]
WARNING: [Synth 8-3331] design top has unconnected port JD[3]
WARNING: [Synth 8-3331] design top has unconnected port JD[2]
WARNING: [Synth 8-3331] design top has unconnected port JD[1]
WARNING: [Synth 8-3331] design top has unconnected port JD[0]
WARNING: [Synth 8-3331] design top has unconnected port SW[14]
WARNING: [Synth 8-3331] design top has unconnected port SW[13]
WARNING: [Synth 8-3331] design top has unconnected port SW[12]
WARNING: [Synth 8-3331] design top has unconnected port SW[11]
WARNING: [Synth 8-3331] design top has unconnected port SW[10]
WARNING: [Synth 8-3331] design top has unconnected port SW[9]
WARNING: [Synth 8-3331] design top has unconnected port SW[8]
WARNING: [Synth 8-3331] design top has unconnected port SW[7]
WARNING: [Synth 8-3331] design top has unconnected port SW[6]
WARNING: [Synth 8-3331] design top has unconnected port SW[5]
WARNING: [Synth 8-3331] design top has unconnected port SW[4]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
WARNING: [Synth 8-3331] design top has unconnected port SW[0]
WARNING: [Synth 8-3331] design top has unconnected port CPU_RESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.949 ; gain = 248.754 ; free physical = 3086 ; free virtual = 12807
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1143.949 ; gain = 248.754 ; free physical = 3087 ; free virtual = 12807
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/frame_buffer/frame_buffer.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/video_clk/video_clk.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/rescaled_frame_buffer/rescaled_frame_buffer.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/one_16_d/one_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/nine_16_d/nine_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/five_16_d/five_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/six_16_d/six_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/four_16_d/four_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/seven_16_d/seven_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/two_16_d/two_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/eight_16_d/eight_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/three_16_d_1/three_16_d.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'eight_16_d' instantiated as 'get_board_1/eight_16_d_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:67]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'eight_image_48_48' instantiated as 'video_playback_1/display_grid_1/rom_8' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/display_grid.v:102]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'five_16_d' instantiated as 'get_board_1/five_16_d_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:64]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'five_image_48_48' instantiated as 'video_playback_1/display_grid_1/rom_5' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/display_grid.v:99]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'four_16_d' instantiated as 'get_board_1/four_16_d_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:63]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'four_image_48_48' instantiated as 'video_playback_1/display_grid_1/rom_4' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/display_grid.v:98]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'frame_buffer' instantiated as 'frame_buffer_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:297]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'nine_16_d' instantiated as 'get_board_1/nine_16_d_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'nine_image_48_48' instantiated as 'video_playback_1/display_grid_1/rom_9' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/display_grid.v:103]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'one_16_d' instantiated as 'get_board_1/one_16_d_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:60]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'one_image_48_48' instantiated as 'video_playback_1/display_grid_1/rom_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/display_grid.v:95]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rescaled_frame_buffer' instantiated as 'rescaled_fb_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:338]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'seven_16_d' instantiated as 'get_board_1/seven_16_d_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:66]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'seven_image_48_48' instantiated as 'video_playback_1/display_grid_1/rom_7' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/display_grid.v:101]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'six_16_d' instantiated as 'get_board_1/six_16_d_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:65]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'six_image_48_48' instantiated as 'video_playback_1/display_grid_1/rom_6' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/display_grid.v:100]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'three_16_d' instantiated as 'get_board_1/three_16_d_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:62]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'three_image_48_48' instantiated as 'video_playback_1/display_grid_1/rom_3' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/display_grid.v:97]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'two_16_d' instantiated as 'get_board_1/two_16_d_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/char_rec_manager.v:61]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'two_image_48_48' instantiated as 'video_playback_1/display_grid_1/rom_2' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/display_grid.v:96]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'video_clk' instantiated as 'video_clk_1' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:227]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp/frame_buffer_in_context.xdc] for cell 'frame_buffer_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp/frame_buffer_in_context.xdc] for cell 'frame_buffer_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_2/video_clk_in_context.xdc] for cell 'video_clk_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_2/video_clk_in_context.xdc] for cell 'video_clk_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_3/rescaled_frame_buffer_in_context.xdc] for cell 'rescaled_fb_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_3/rescaled_frame_buffer_in_context.xdc] for cell 'rescaled_fb_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_4/one_16_d_in_context.xdc] for cell 'get_board_1/one_16_d_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_4/one_16_d_in_context.xdc] for cell 'get_board_1/one_16_d_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_5/nine_16_d_in_context.xdc] for cell 'get_board_1/nine_16_d_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_5/nine_16_d_in_context.xdc] for cell 'get_board_1/nine_16_d_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_6/five_16_d_in_context.xdc] for cell 'get_board_1/five_16_d_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_6/five_16_d_in_context.xdc] for cell 'get_board_1/five_16_d_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_7/six_16_d_in_context.xdc] for cell 'get_board_1/six_16_d_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_7/six_16_d_in_context.xdc] for cell 'get_board_1/six_16_d_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_8/four_16_d_in_context.xdc] for cell 'get_board_1/four_16_d_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_8/four_16_d_in_context.xdc] for cell 'get_board_1/four_16_d_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_9/seven_16_d_in_context.xdc] for cell 'get_board_1/seven_16_d_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_9/seven_16_d_in_context.xdc] for cell 'get_board_1/seven_16_d_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_10/two_16_d_in_context.xdc] for cell 'get_board_1/two_16_d_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_10/two_16_d_in_context.xdc] for cell 'get_board_1/two_16_d_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_11/eight_16_d_in_context.xdc] for cell 'get_board_1/eight_16_d_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_11/eight_16_d_in_context.xdc] for cell 'get_board_1/eight_16_d_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_12/three_16_d_in_context.xdc] for cell 'get_board_1/three_16_d_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_12/three_16_d_in_context.xdc] for cell 'get_board_1/three_16_d_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_13/eight_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_8'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_13/eight_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_8'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_14/four_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_4'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_14/four_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_4'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_15/two_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_15/two_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_2'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_16/six_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_6'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_16/six_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_6'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_17/five_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_5'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_17/five_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_5'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_18/nine_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_9'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_18/nine_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_9'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_19/one_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_19/one_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_1'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_20/seven_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_7'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_20/seven_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_7'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_21/three_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_3'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_21/three_image_48_48_in_context.xdc] for cell 'video_playback_1/display_grid_1/rom_3'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1572.641 ; gain = 0.004 ; free physical = 2817 ; free virtual = 12537
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/frame_buffer/frame_buffer.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/video_clk/video_clk.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/rescaled_frame_buffer/rescaled_frame_buffer.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/one_16_d/one_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/nine_16_d/nine_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/five_16_d/five_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/six_16_d/six_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/four_16_d/four_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/seven_16_d/seven_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/two_16_d/two_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/eight_16_d/eight_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/three_16_d_1/three_16_d.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1572.641 ; gain = 677.445 ; free physical = 2815 ; free virtual = 12537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1572.641 ; gain = 677.445 ; free physical = 2815 ; free virtual = 12537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_100M. (constraint file  /afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_2/video_clk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_100M. (constraint file  /afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/synth_1/.Xil/Vivado-25944-eecs-digital-18/dcp_2/video_clk_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1572.641 ; gain = 677.445 ; free physical = 2815 ; free virtual = 12537
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FSM_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "FSM_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rgb_out1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_y_component" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/frame_parser.v:76]
INFO: [Synth 8-5544] ROM "dividend" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accl_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/wbraun/Dropbox/bku/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/imports/new/top.v:162]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
INFO: [Synth 8-5544] ROM "frame_parser_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                             0000
              CHOOSE_XY1 |                              000 |                             0001
              CHOOSE_XY2 |                              010 |                             0010
                RESIZING |                              011 |                             0011
             RECOGNIZING |                              100 |                             0100
                 SOLVING |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1572.641 ; gain = 677.445 ; free physical = 2770 ; free virtual = 12492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |get_board__GB0 |           1|     28611|
|2     |get_board__GB1 |           1|      7840|
|3     |get_board__GB2 |           1|      9408|
|4     |get_board__GB3 |           1|     12544|
|5     |get_board__GB4 |           1|     15680|
|6     |get_board__GB5 |           1|     18816|
|7     |get_board__GB6 |           1|     25088|
|8     |get_board__GB7 |           1|     30011|
|9     |top__GC0       |           1|     14520|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 49    
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 49    
	   2 Input     10 Bit       Adders := 14    
	   3 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 731   
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 81    
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 812   
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 85    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 41    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 81    
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 54    
	   2 Input     10 Bit        Muxes := 16    
	   7 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 648   
	   4 Input      9 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 162   
	   2 Input      4 Bit        Muxes := 84    
	  14 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 77    
	   3 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 8     
Module char_rec_cell__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module char_rec_cell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module get_board 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     15 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
Module pwr_reset 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module debounce__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module debounce__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module debounce__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module debounce__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module clk_prescale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module OV7670_config_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module OV7670_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
Module SCCB_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module camera_read 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module camera_address_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module display_grid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 47    
	   2 Input     11 Bit       Adders := 47    
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 48    
	   9 Input      4 Bit        Muxes := 3     
Module video_playback 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module frame_transfer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module frame_parser 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 13    
	   7 Input     10 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port SEG[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port JA[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port JA[0] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port LED[15]
WARNING: [Synth 8-3331] design top has unconnected port LED[14]
WARNING: [Synth 8-3331] design top has unconnected port LED[13]
WARNING: [Synth 8-3331] design top has unconnected port LED[12]
WARNING: [Synth 8-3331] design top has unconnected port LED[11]
WARNING: [Synth 8-3331] design top has unconnected port LED[10]
WARNING: [Synth 8-3331] design top has unconnected port LED[9]
WARNING: [Synth 8-3331] design top has unconnected port LED[8]
WARNING: [Synth 8-3331] design top has unconnected port LED[7]
WARNING: [Synth 8-3331] design top has unconnected port LED[6]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[4]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'camera_address_gen_1/vcount_reg[11:0]' into 'camera_address_gen_1/vcount_reg[11:0]' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/camera_address_gen.v:20]
INFO: [Synth 8-4471] merging register 'camera_address_gen_1/hcount_reg[11:0]' into 'camera_address_gen_1/hcount_reg[11:0]' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/camera_address_gen.v:20]
INFO: [Synth 8-5545] ROM "camera_configure_1/config_1/timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "camera_configure_1/SCCB1/timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP camera_address_gen_1/memory_addr, operation Mode is: C'+A2*(B:0x280).
DSP Report: register camera_address_gen_1/vcount_reg is absorbed into DSP camera_address_gen_1/memory_addr.
DSP Report: register camera_address_gen_1/hcount_reg is absorbed into DSP camera_address_gen_1/memory_addr.
DSP Report: operator camera_address_gen_1/memory_addr is absorbed into DSP camera_address_gen_1/memory_addr.
DSP Report: operator camera_address_gen_1/memory_addr0 is absorbed into DSP camera_address_gen_1/memory_addr.
DSP Report: Generating DSP start_y, operation Mode is: A*(B:0x30).
DSP Report: operator start_y is absorbed into DSP start_y.
DSP Report: Generating DSP start_x, operation Mode is: A*(B:0x30).
DSP Report: operator start_x is absorbed into DSP start_x.
INFO: [Synth 8-4471] merging register 'vcount_reg[9:0]' into 'vcount_reg[9:0]' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/video_playback.v:43]
INFO: [Synth 8-4471] merging register 'vcount_reg[9:0]' into 'vcount_reg[9:0]' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/video_playback.v:43]
INFO: [Synth 8-4471] merging register 'hcount_reg[9:0]' into 'hcount_reg[9:0]' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/video_playback.v:42]
INFO: [Synth 8-4471] merging register 'hcount_reg[9:0]' into 'hcount_reg[9:0]' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/new/video_playback.v:42]
DSP Report: Generating DSP memory_addr1, operation Mode is: C'+A2*(B:0x90).
DSP Report: register vcount_reg is absorbed into DSP memory_addr1.
DSP Report: register hcount_reg is absorbed into DSP memory_addr1.
DSP Report: operator memory_addr1 is absorbed into DSP memory_addr1.
DSP Report: operator memory_addr2 is absorbed into DSP memory_addr1.
DSP Report: Generating DSP memory_addr0, operation Mode is: C'+A2*(B:0x280).
DSP Report: register vcount_reg is absorbed into DSP memory_addr0.
DSP Report: register hcount_reg is absorbed into DSP memory_addr0.
DSP Report: operator memory_addr0 is absorbed into DSP memory_addr0.
DSP Report: operator memory_addr1 is absorbed into DSP memory_addr0.
INFO: [Synth 8-4471] merging register 'vcount_reg[9:0]' into 'vcount_reg[9:0]' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/frame_parser.v:69]
INFO: [Synth 8-4471] merging register 'hcount_reg[9:0]' into 'hcount_reg[9:0]' [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/imports/new/frame_parser.v:69]
DSP Report: Generating DSP read_addr, operation Mode is: C'+(A:0x280)*B2.
DSP Report: register vcount_reg is absorbed into DSP read_addr.
DSP Report: register hcount_reg is absorbed into DSP read_addr.
DSP Report: operator read_addr is absorbed into DSP read_addr.
DSP Report: operator read_addr0 is absorbed into DSP read_addr.
INFO: [Synth 8-5546] ROM "deb_btnc/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_btnc/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_btnl/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_btnl/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_btnr/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_btnr/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_btnu/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_btnu/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_btnd/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_btnd/clean" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 1695.266 ; gain = 800.070 ; free physical = 748 ; free virtual = 10471
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 1695.266 ; gain = 800.070 ; free physical = 748 ; free virtual = 10471

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |get_board__GB0 |           1|     31898|
|2     |get_board__GB1 |           1|     11115|
|3     |get_board__GB2 |           1|     13338|
|4     |get_board__GB3 |           1|     17784|
|5     |get_board__GB4 |           1|     22230|
|6     |get_board__GB5 |           1|     26676|
|7     |get_board__GB6 |           1|     35568|
|8     |get_board__GB7 |           1|     42489|
|9     |top__GC0       |           1|     15253|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|OV7670_config_rom | dout_reg   | 256x16        | Block RAM      | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|camera         | C'+A2*(B:0x280) | 12     | 10     | 12     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|display_grid   | A*(B:0x30)      | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_grid   | A*(B:0x30)      | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|video_playback | C'+A2*(B:0x90)  | 10     | 8      | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|video_playback | C'+A2*(B:0x280) | 10     | 10     | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|frame_parser   | C'+(A:0x280)*B2 | 10     | 10     | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
ERROR: [Synth 8-729] Failed to open './.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/17677528.rtd.straps.rtd': Disk quota exceeded
ERROR: [Synth 8-787] cannot access rtd files in './.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
ERROR: [Synth 8-787] cannot access rtd files in './.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
An unrecoverable error has occurred, synthesis cancelled.
TclStackFree: incorrect freePtr. Call out of sequence?
Abnormal program termination (6)
We are unable to write a trace file, probably because the current working directory is not writable.

ABC: Error - cannot open file ./.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/genlib.7A6E380.0_temp
/bin/touch: cannot touch ‘.vivado.error.rst’: Disk quota exceeded
ERROR: [Synth 8-729] Failed to open './.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/genlib.70D4380.0': Disk quota exceeded
ERROR: [Synth 8-729] Failed to open './.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/genlib.70D4380.0': Disk quota exceeded
ERROR: [Synth 8-729] Failed to open './.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/genlib.70D4380.0': Disk quota exceeded
ERROR: [Synth 8-729] Failed to open './.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/genlib.70D4380.0': Disk quota exceeded
ERROR: [Synth 8-729] Failed to open './.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/genlib.70D4380.0': Disk quota exceeded
ERROR: [Synth 8-729] Failed to open './.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/genlib.70D4380.0': Disk quota exceeded
ERROR: [Synth 8-729] Failed to open './.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/genlib.6D24380.0': Disk quota exceeded
ERROR: [Synth 8-729] Failed to open './.Xil/Vivado-25944-eecs-digital-18/realtime/tmp/genlib.6D24380.0': Disk quota exceeded
TclStackFree: incorrect freePtr. Call out of sequence?
