

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_66_1'
================================================================
* Date:           Tue Sep  5 11:40:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       78|       78|  0.780 us|  0.780 us|   69|   69|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                           |                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |          Instance         |         Module         |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |init_block_AB_proc_U0      |init_block_AB_proc      |       68|       68|   0.680 us|   0.680 us|   68|   68|        no|
        |systolic_array_k_64_U0     |systolic_array_k_64     |       75|       75|   0.750 us|   0.750 us|   69|   69|  dataflow|
        |VITIS_LOOP_86_4_proc_U0    |VITIS_LOOP_86_4_proc    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|        no|
        |VITIS_LOOP_86_4_proc27_U0  |VITIS_LOOP_86_4_proc27  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|        no|
        |VITIS_LOOP_86_4_proc28_U0  |VITIS_LOOP_86_4_proc28  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|        no|
        |VITIS_LOOP_86_4_proc29_U0  |VITIS_LOOP_86_4_proc29  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|        no|
        +---------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|    1980|   1360|    -|
|Instance         |        -|   16|   10530|  10368|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|   12515|  11801|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|      11|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+-------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+-------+------+-----+
    |VITIS_LOOP_86_4_proc_U0    |VITIS_LOOP_86_4_proc    |        0|   0|     56|   199|    0|
    |VITIS_LOOP_86_4_proc27_U0  |VITIS_LOOP_86_4_proc27  |        0|   0|     56|   199|    0|
    |VITIS_LOOP_86_4_proc28_U0  |VITIS_LOOP_86_4_proc28  |        0|   0|     56|   199|    0|
    |VITIS_LOOP_86_4_proc29_U0  |VITIS_LOOP_86_4_proc29  |        0|   0|     56|   199|    0|
    |init_block_AB_proc_U0      |init_block_AB_proc      |        0|   0|     20|   353|    0|
    |systolic_array_k_64_U0     |systolic_array_k_64     |        0|  16|  10286|  9219|    0|
    +---------------------------+------------------------+---------+----+-------+------+-----+
    |Total                      |                        |        0|  16|  10530| 10368|    0|
    +---------------------------+------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |block_A_loader_01_U    |        0|  99|   0|    -|     2|   24|       48|
    |block_A_loader_12_U    |        0|  99|   0|    -|     2|   24|       48|
    |block_A_loader_23_U    |        0|  99|   0|    -|     2|   24|       48|
    |block_A_loader_34_U    |        0|  99|   0|    -|     2|   24|       48|
    |block_B_loader_05_U    |        0|  99|   0|    -|     2|   24|       48|
    |block_B_loader_16_U    |        0|  99|   0|    -|     2|   24|       48|
    |block_B_loader_27_U    |        0|  99|   0|    -|     2|   24|       48|
    |block_B_loader_38_U    |        0|  99|   0|    -|     2|   24|       48|
    |block_C_drainer_09_U   |        0|  99|   0|    -|     2|   24|       48|
    |block_C_drainer_110_U  |        0|  99|   0|    -|     2|   24|       48|
    |block_C_drainer_211_U  |        0|  99|   0|    -|     2|   24|       48|
    |block_C_drainer_312_U  |        0|  99|   0|    -|     2|   24|       48|
    |ii_c1_U                |        0|  99|   0|    -|     3|    2|        6|
    |ii_c2_U                |        0|  99|   0|    -|     3|    2|        6|
    |ii_c3_U                |        0|  99|   0|    -|     3|    2|        6|
    |ii_c_U                 |        0|  99|   0|    -|     3|    2|        6|
    |jj_c4_U                |        0|  99|   0|    -|     3|    2|        6|
    |jj_c5_U                |        0|  99|   0|    -|     3|    2|        6|
    |jj_c6_U                |        0|  99|   0|    -|     3|    2|        6|
    |jj_c_U                 |        0|  99|   0|    -|     3|    2|        6|
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |Total                  |        0|1980|   0|    0|    48|  304|      624|
    +-----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |VITIS_LOOP_86_4_proc27_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_86_4_proc28_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_86_4_proc29_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_86_4_proc_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_idle                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                               |       and|   0|  0|   2|           1|           1|
    |init_block_AB_proc_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_86_4_proc27_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_86_4_proc28_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_86_4_proc29_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_86_4_proc_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_init_block_AB_proc_U0_ap_ready      |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0|  28|          14|          14|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_VITIS_LOOP_86_4_proc27_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_86_4_proc28_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_86_4_proc29_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_86_4_proc_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_init_block_AB_proc_U0_ap_ready      |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  45|         10|    5|         10|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_VITIS_LOOP_86_4_proc27_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_86_4_proc28_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_86_4_proc29_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_86_4_proc_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_init_block_AB_proc_U0_ap_ready      |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  5|   0|    5|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------+-----+-----+------------+----------------------------------+--------------+
|A_0_address0  |  out|    8|   ap_memory|                               A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|                               A_0|         array|
|A_0_d0        |  out|   24|   ap_memory|                               A_0|         array|
|A_0_q0        |   in|   24|   ap_memory|                               A_0|         array|
|A_0_we0       |  out|    1|   ap_memory|                               A_0|         array|
|A_0_address1  |  out|    8|   ap_memory|                               A_0|         array|
|A_0_ce1       |  out|    1|   ap_memory|                               A_0|         array|
|A_0_d1        |  out|   24|   ap_memory|                               A_0|         array|
|A_0_q1        |   in|   24|   ap_memory|                               A_0|         array|
|A_0_we1       |  out|    1|   ap_memory|                               A_0|         array|
|ii            |   in|    2|     ap_none|                                ii|        scalar|
|ii_ap_vld     |   in|    1|     ap_none|                                ii|        scalar|
|A_1_address0  |  out|    8|   ap_memory|                               A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|                               A_1|         array|
|A_1_d0        |  out|   24|   ap_memory|                               A_1|         array|
|A_1_q0        |   in|   24|   ap_memory|                               A_1|         array|
|A_1_we0       |  out|    1|   ap_memory|                               A_1|         array|
|A_1_address1  |  out|    8|   ap_memory|                               A_1|         array|
|A_1_ce1       |  out|    1|   ap_memory|                               A_1|         array|
|A_1_d1        |  out|   24|   ap_memory|                               A_1|         array|
|A_1_q1        |   in|   24|   ap_memory|                               A_1|         array|
|A_1_we1       |  out|    1|   ap_memory|                               A_1|         array|
|A_2_address0  |  out|    8|   ap_memory|                               A_2|         array|
|A_2_ce0       |  out|    1|   ap_memory|                               A_2|         array|
|A_2_d0        |  out|   24|   ap_memory|                               A_2|         array|
|A_2_q0        |   in|   24|   ap_memory|                               A_2|         array|
|A_2_we0       |  out|    1|   ap_memory|                               A_2|         array|
|A_2_address1  |  out|    8|   ap_memory|                               A_2|         array|
|A_2_ce1       |  out|    1|   ap_memory|                               A_2|         array|
|A_2_d1        |  out|   24|   ap_memory|                               A_2|         array|
|A_2_q1        |   in|   24|   ap_memory|                               A_2|         array|
|A_2_we1       |  out|    1|   ap_memory|                               A_2|         array|
|A_3_address0  |  out|    8|   ap_memory|                               A_3|         array|
|A_3_ce0       |  out|    1|   ap_memory|                               A_3|         array|
|A_3_d0        |  out|   24|   ap_memory|                               A_3|         array|
|A_3_q0        |   in|   24|   ap_memory|                               A_3|         array|
|A_3_we0       |  out|    1|   ap_memory|                               A_3|         array|
|A_3_address1  |  out|    8|   ap_memory|                               A_3|         array|
|A_3_ce1       |  out|    1|   ap_memory|                               A_3|         array|
|A_3_d1        |  out|   24|   ap_memory|                               A_3|         array|
|A_3_q1        |   in|   24|   ap_memory|                               A_3|         array|
|A_3_we1       |  out|    1|   ap_memory|                               A_3|         array|
|B_0_address0  |  out|    8|   ap_memory|                               B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|                               B_0|         array|
|B_0_d0        |  out|   24|   ap_memory|                               B_0|         array|
|B_0_q0        |   in|   24|   ap_memory|                               B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|                               B_0|         array|
|B_0_address1  |  out|    8|   ap_memory|                               B_0|         array|
|B_0_ce1       |  out|    1|   ap_memory|                               B_0|         array|
|B_0_d1        |  out|   24|   ap_memory|                               B_0|         array|
|B_0_q1        |   in|   24|   ap_memory|                               B_0|         array|
|B_0_we1       |  out|    1|   ap_memory|                               B_0|         array|
|jj            |   in|    2|     ap_none|                                jj|        scalar|
|jj_ap_vld     |   in|    1|     ap_none|                                jj|        scalar|
|B_1_address0  |  out|    8|   ap_memory|                               B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|                               B_1|         array|
|B_1_d0        |  out|   24|   ap_memory|                               B_1|         array|
|B_1_q0        |   in|   24|   ap_memory|                               B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|                               B_1|         array|
|B_1_address1  |  out|    8|   ap_memory|                               B_1|         array|
|B_1_ce1       |  out|    1|   ap_memory|                               B_1|         array|
|B_1_d1        |  out|   24|   ap_memory|                               B_1|         array|
|B_1_q1        |   in|   24|   ap_memory|                               B_1|         array|
|B_1_we1       |  out|    1|   ap_memory|                               B_1|         array|
|B_2_address0  |  out|    8|   ap_memory|                               B_2|         array|
|B_2_ce0       |  out|    1|   ap_memory|                               B_2|         array|
|B_2_d0        |  out|   24|   ap_memory|                               B_2|         array|
|B_2_q0        |   in|   24|   ap_memory|                               B_2|         array|
|B_2_we0       |  out|    1|   ap_memory|                               B_2|         array|
|B_2_address1  |  out|    8|   ap_memory|                               B_2|         array|
|B_2_ce1       |  out|    1|   ap_memory|                               B_2|         array|
|B_2_d1        |  out|   24|   ap_memory|                               B_2|         array|
|B_2_q1        |   in|   24|   ap_memory|                               B_2|         array|
|B_2_we1       |  out|    1|   ap_memory|                               B_2|         array|
|B_3_address0  |  out|    8|   ap_memory|                               B_3|         array|
|B_3_ce0       |  out|    1|   ap_memory|                               B_3|         array|
|B_3_d0        |  out|   24|   ap_memory|                               B_3|         array|
|B_3_q0        |   in|   24|   ap_memory|                               B_3|         array|
|B_3_we0       |  out|    1|   ap_memory|                               B_3|         array|
|B_3_address1  |  out|    8|   ap_memory|                               B_3|         array|
|B_3_ce1       |  out|    1|   ap_memory|                               B_3|         array|
|B_3_d1        |  out|   24|   ap_memory|                               B_3|         array|
|B_3_q1        |   in|   24|   ap_memory|                               B_3|         array|
|B_3_we1       |  out|    1|   ap_memory|                               B_3|         array|
|C_3_address0  |  out|    6|   ap_memory|                               C_3|         array|
|C_3_ce0       |  out|    1|   ap_memory|                               C_3|         array|
|C_3_d0        |  out|   24|   ap_memory|                               C_3|         array|
|C_3_q0        |   in|   24|   ap_memory|                               C_3|         array|
|C_3_we0       |  out|    1|   ap_memory|                               C_3|         array|
|C_3_address1  |  out|    6|   ap_memory|                               C_3|         array|
|C_3_ce1       |  out|    1|   ap_memory|                               C_3|         array|
|C_3_d1        |  out|   24|   ap_memory|                               C_3|         array|
|C_3_q1        |   in|   24|   ap_memory|                               C_3|         array|
|C_3_we1       |  out|    1|   ap_memory|                               C_3|         array|
|C_2_address0  |  out|    6|   ap_memory|                               C_2|         array|
|C_2_ce0       |  out|    1|   ap_memory|                               C_2|         array|
|C_2_d0        |  out|   24|   ap_memory|                               C_2|         array|
|C_2_q0        |   in|   24|   ap_memory|                               C_2|         array|
|C_2_we0       |  out|    1|   ap_memory|                               C_2|         array|
|C_2_address1  |  out|    6|   ap_memory|                               C_2|         array|
|C_2_ce1       |  out|    1|   ap_memory|                               C_2|         array|
|C_2_d1        |  out|   24|   ap_memory|                               C_2|         array|
|C_2_q1        |   in|   24|   ap_memory|                               C_2|         array|
|C_2_we1       |  out|    1|   ap_memory|                               C_2|         array|
|C_1_address0  |  out|    6|   ap_memory|                               C_1|         array|
|C_1_ce0       |  out|    1|   ap_memory|                               C_1|         array|
|C_1_d0        |  out|   24|   ap_memory|                               C_1|         array|
|C_1_q0        |   in|   24|   ap_memory|                               C_1|         array|
|C_1_we0       |  out|    1|   ap_memory|                               C_1|         array|
|C_1_address1  |  out|    6|   ap_memory|                               C_1|         array|
|C_1_ce1       |  out|    1|   ap_memory|                               C_1|         array|
|C_1_d1        |  out|   24|   ap_memory|                               C_1|         array|
|C_1_q1        |   in|   24|   ap_memory|                               C_1|         array|
|C_1_we1       |  out|    1|   ap_memory|                               C_1|         array|
|C_0_address0  |  out|    6|   ap_memory|                               C_0|         array|
|C_0_ce0       |  out|    1|   ap_memory|                               C_0|         array|
|C_0_d0        |  out|   24|   ap_memory|                               C_0|         array|
|C_0_q0        |   in|   24|   ap_memory|                               C_0|         array|
|C_0_we0       |  out|    1|   ap_memory|                               C_0|         array|
|C_0_address1  |  out|    6|   ap_memory|                               C_0|         array|
|C_0_ce1       |  out|    1|   ap_memory|                               C_0|         array|
|C_0_d1        |  out|   24|   ap_memory|                               C_0|         array|
|C_0_q1        |   in|   24|   ap_memory|                               C_0|         array|
|C_0_we1       |  out|    1|   ap_memory|                               C_0|         array|
|ap_clk        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
+--------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%jj_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %jj" [gemm_systolic_array.cpp:68]   --->   Operation 7 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii" [gemm_systolic_array.cpp:68]   --->   Operation 8 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%jj_c6 = alloca i64 1" [gemm_systolic_array.cpp:68]   --->   Operation 9 'alloca' 'jj_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%jj_c5 = alloca i64 1" [gemm_systolic_array.cpp:68]   --->   Operation 10 'alloca' 'jj_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%jj_c4 = alloca i64 1" [gemm_systolic_array.cpp:68]   --->   Operation 11 'alloca' 'jj_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%jj_c = alloca i64 1" [gemm_systolic_array.cpp:68]   --->   Operation 12 'alloca' 'jj_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ii_c3 = alloca i64 1" [gemm_systolic_array.cpp:68]   --->   Operation 13 'alloca' 'ii_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ii_c2 = alloca i64 1" [gemm_systolic_array.cpp:68]   --->   Operation 14 'alloca' 'ii_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ii_c1 = alloca i64 1" [gemm_systolic_array.cpp:68]   --->   Operation 15 'alloca' 'ii_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ii_c = alloca i64 1" [gemm_systolic_array.cpp:68]   --->   Operation 16 'alloca' 'ii_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%block_A_loader_01 = alloca i64 1"   --->   Operation 17 'alloca' 'block_A_loader_01' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%block_A_loader_12 = alloca i64 1"   --->   Operation 18 'alloca' 'block_A_loader_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%block_A_loader_23 = alloca i64 1"   --->   Operation 19 'alloca' 'block_A_loader_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%block_A_loader_34 = alloca i64 1"   --->   Operation 20 'alloca' 'block_A_loader_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%block_B_loader_05 = alloca i64 1"   --->   Operation 21 'alloca' 'block_B_loader_05' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%block_B_loader_16 = alloca i64 1"   --->   Operation 22 'alloca' 'block_B_loader_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%block_B_loader_27 = alloca i64 1"   --->   Operation 23 'alloca' 'block_B_loader_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%block_B_loader_38 = alloca i64 1"   --->   Operation 24 'alloca' 'block_B_loader_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%block_C_drainer_09 = alloca i64 1"   --->   Operation 25 'alloca' 'block_C_drainer_09' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%block_C_drainer_110 = alloca i64 1"   --->   Operation 26 'alloca' 'block_C_drainer_110' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%block_C_drainer_211 = alloca i64 1"   --->   Operation 27 'alloca' 'block_C_drainer_211' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%block_C_drainer_312 = alloca i64 1"   --->   Operation 28 'alloca' 'block_C_drainer_312' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 29 [2/2] (3.63ns)   --->   "%call_ln68 = call void @init_block_AB_proc, i24 %A_0, i2 %ii_read, i24 %block_A_loader_01, i24 %A_1, i24 %block_A_loader_12, i24 %A_2, i24 %block_A_loader_23, i24 %A_3, i24 %block_A_loader_34, i24 %B_0, i2 %jj_read, i24 %block_B_loader_05, i24 %B_1, i24 %block_B_loader_16, i24 %B_2, i24 %block_B_loader_27, i24 %B_3, i24 %block_B_loader_38, i2 %ii_c, i2 %ii_c1, i2 %ii_c2, i2 %ii_c3, i2 %jj_c, i2 %jj_c4, i2 %jj_c5, i2 %jj_c6" [gemm_systolic_array.cpp:68]   --->   Operation 29 'call' 'call_ln68' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln68 = call void @init_block_AB_proc, i24 %A_0, i2 %ii_read, i24 %block_A_loader_01, i24 %A_1, i24 %block_A_loader_12, i24 %A_2, i24 %block_A_loader_23, i24 %A_3, i24 %block_A_loader_34, i24 %B_0, i2 %jj_read, i24 %block_B_loader_05, i24 %B_1, i24 %block_B_loader_16, i24 %B_2, i24 %block_B_loader_27, i24 %B_3, i24 %block_B_loader_38, i2 %ii_c, i2 %ii_c1, i2 %ii_c2, i2 %ii_c3, i2 %jj_c, i2 %jj_c4, i2 %jj_c5, i2 %jj_c6" [gemm_systolic_array.cpp:68]   --->   Operation 30 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln81 = call void @systolic_array_k_64, i24 %block_A_loader_01, i24 %block_A_loader_12, i24 %block_A_loader_23, i24 %block_A_loader_34, i24 %block_B_loader_05, i24 %block_B_loader_16, i24 %block_B_loader_27, i24 %block_B_loader_38, i24 %block_C_drainer_09, i24 %block_C_drainer_110, i24 %block_C_drainer_211, i24 %block_C_drainer_312" [gemm_systolic_array.cpp:81]   --->   Operation 31 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln81 = call void @systolic_array_k_64, i24 %block_A_loader_01, i24 %block_A_loader_12, i24 %block_A_loader_23, i24 %block_A_loader_34, i24 %block_B_loader_05, i24 %block_B_loader_16, i24 %block_B_loader_27, i24 %block_B_loader_38, i24 %block_C_drainer_09, i24 %block_C_drainer_110, i24 %block_C_drainer_211, i24 %block_C_drainer_312" [gemm_systolic_array.cpp:81]   --->   Operation 32 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln68 = call void @VITIS_LOOP_86_4_proc, i24 %C_0, i24 %block_C_drainer_09, i2 %jj_c6, i2 %ii_c3" [gemm_systolic_array.cpp:68]   --->   Operation 33 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln68 = call void @VITIS_LOOP_86_4_proc27, i24 %C_1, i24 %block_C_drainer_110, i2 %jj_c5, i2 %ii_c2" [gemm_systolic_array.cpp:68]   --->   Operation 34 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln68 = call void @VITIS_LOOP_86_4_proc28, i24 %C_2, i24 %block_C_drainer_211, i2 %jj_c4, i2 %ii_c1" [gemm_systolic_array.cpp:68]   --->   Operation 35 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln68 = call void @VITIS_LOOP_86_4_proc29, i24 %C_3, i24 %block_C_drainer_312, i2 %jj_c, i2 %ii_c" [gemm_systolic_array.cpp:68]   --->   Operation 36 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c6_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %jj_c6, i2 %jj_c6" [gemm_systolic_array.cpp:68]   --->   Operation 37 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i2 %jj_c6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:68]   --->   Operation 38 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_1447 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c5_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %jj_c5, i2 %jj_c5" [gemm_systolic_array.cpp:68]   --->   Operation 39 'specchannel' 'empty_1447' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i2 %jj_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:68]   --->   Operation 40 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_1448 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c4_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %jj_c4, i2 %jj_c4" [gemm_systolic_array.cpp:68]   --->   Operation 41 'specchannel' 'empty_1448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i2 %jj_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:68]   --->   Operation 42 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_1449 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %jj_c, i2 %jj_c" [gemm_systolic_array.cpp:68]   --->   Operation 43 'specchannel' 'empty_1449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i2 %jj_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:68]   --->   Operation 44 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_1450 = specchannel i32 @_ssdm_op_SpecChannel, void @ii_c3_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %ii_c3, i2 %ii_c3" [gemm_systolic_array.cpp:68]   --->   Operation 45 'specchannel' 'empty_1450' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:68]   --->   Operation 46 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_1451 = specchannel i32 @_ssdm_op_SpecChannel, void @ii_c2_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %ii_c2, i2 %ii_c2" [gemm_systolic_array.cpp:68]   --->   Operation 47 'specchannel' 'empty_1451' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:68]   --->   Operation 48 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_1452 = specchannel i32 @_ssdm_op_SpecChannel, void @ii_c1_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %ii_c1, i2 %ii_c1" [gemm_systolic_array.cpp:68]   --->   Operation 49 'specchannel' 'empty_1452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:68]   --->   Operation 50 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_1453 = specchannel i32 @_ssdm_op_SpecChannel, void @ii_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %ii_c, i2 %ii_c" [gemm_systolic_array.cpp:68]   --->   Operation 51 'specchannel' 'empty_1453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:68]   --->   Operation 52 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln68 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_39" [gemm_systolic_array.cpp:68]   --->   Operation 53 'specdataflowpipeline' 'specdataflowpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_1454 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_01, i24 %block_A_loader_01"   --->   Operation 54 'specchannel' 'empty_1454' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_1455 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_01, i24 %block_A_loader_01"   --->   Operation 55 'specchannel' 'empty_1455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_01, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_1456 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_12, i24 %block_A_loader_12"   --->   Operation 57 'specchannel' 'empty_1456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_1457 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_12, i24 %block_A_loader_12"   --->   Operation 58 'specchannel' 'empty_1457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_12, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_1458 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_23, i24 %block_A_loader_23"   --->   Operation 60 'specchannel' 'empty_1458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_1459 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_23, i24 %block_A_loader_23"   --->   Operation 61 'specchannel' 'empty_1459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_23, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_1460 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_34, i24 %block_A_loader_34"   --->   Operation 63 'specchannel' 'empty_1460' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty_1461 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_34, i24 %block_A_loader_34"   --->   Operation 64 'specchannel' 'empty_1461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_34, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty_1462 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_05, i24 %block_B_loader_05"   --->   Operation 66 'specchannel' 'empty_1462' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_1463 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_05, i24 %block_B_loader_05"   --->   Operation 67 'specchannel' 'empty_1463' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_05, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_1464 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_16, i24 %block_B_loader_16"   --->   Operation 69 'specchannel' 'empty_1464' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_1465 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_16, i24 %block_B_loader_16"   --->   Operation 70 'specchannel' 'empty_1465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_16, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_1466 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_27, i24 %block_B_loader_27"   --->   Operation 72 'specchannel' 'empty_1466' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_1467 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_27, i24 %block_B_loader_27"   --->   Operation 73 'specchannel' 'empty_1467' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_27, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_1468 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_38, i24 %block_B_loader_38"   --->   Operation 75 'specchannel' 'empty_1468' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_1469 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_38, i24 %block_B_loader_38"   --->   Operation 76 'specchannel' 'empty_1469' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_38, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_1470 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_09, i24 %block_C_drainer_09"   --->   Operation 78 'specchannel' 'empty_1470' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_1471 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_09, i24 %block_C_drainer_09"   --->   Operation 79 'specchannel' 'empty_1471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_09, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty_1472 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_110, i24 %block_C_drainer_110"   --->   Operation 81 'specchannel' 'empty_1472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_1473 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_110, i24 %block_C_drainer_110"   --->   Operation 82 'specchannel' 'empty_1473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_110, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_1474 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_211, i24 %block_C_drainer_211"   --->   Operation 84 'specchannel' 'empty_1474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_1475 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_211, i24 %block_C_drainer_211"   --->   Operation 85 'specchannel' 'empty_1475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_211, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_1476 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_312, i24 %block_C_drainer_312"   --->   Operation 87 'specchannel' 'empty_1476' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_1477 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_312, i24 %block_C_drainer_312"   --->   Operation 88 'specchannel' 'empty_1477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_312, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln68 = call void @VITIS_LOOP_86_4_proc, i24 %C_0, i24 %block_C_drainer_09, i2 %jj_c6, i2 %ii_c3" [gemm_systolic_array.cpp:68]   --->   Operation 90 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln68 = call void @VITIS_LOOP_86_4_proc27, i24 %C_1, i24 %block_C_drainer_110, i2 %jj_c5, i2 %ii_c2" [gemm_systolic_array.cpp:68]   --->   Operation 91 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln68 = call void @VITIS_LOOP_86_4_proc28, i24 %C_2, i24 %block_C_drainer_211, i2 %jj_c4, i2 %ii_c1" [gemm_systolic_array.cpp:68]   --->   Operation 92 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln68 = call void @VITIS_LOOP_86_4_proc29, i24 %C_3, i24 %block_C_drainer_312, i2 %jj_c, i2 %ii_c" [gemm_systolic_array.cpp:68]   --->   Operation 93 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read                   (read                ) [ 0010000]
ii_read                   (read                ) [ 0010000]
jj_c6                     (alloca              ) [ 0111111]
jj_c5                     (alloca              ) [ 0111111]
jj_c4                     (alloca              ) [ 0111111]
jj_c                      (alloca              ) [ 0111111]
ii_c3                     (alloca              ) [ 0111111]
ii_c2                     (alloca              ) [ 0111111]
ii_c1                     (alloca              ) [ 0111111]
ii_c                      (alloca              ) [ 0111111]
block_A_loader_01         (alloca              ) [ 0111111]
block_A_loader_12         (alloca              ) [ 0111111]
block_A_loader_23         (alloca              ) [ 0111111]
block_A_loader_34         (alloca              ) [ 0111111]
block_B_loader_05         (alloca              ) [ 0111111]
block_B_loader_16         (alloca              ) [ 0111111]
block_B_loader_27         (alloca              ) [ 0111111]
block_B_loader_38         (alloca              ) [ 0111111]
block_C_drainer_09        (alloca              ) [ 0011111]
block_C_drainer_110       (alloca              ) [ 0011111]
block_C_drainer_211       (alloca              ) [ 0011111]
block_C_drainer_312       (alloca              ) [ 0011111]
call_ln68                 (call                ) [ 0000000]
call_ln81                 (call                ) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln68        (specinterface       ) [ 0000000]
empty_1447                (specchannel         ) [ 0000000]
specinterface_ln68        (specinterface       ) [ 0000000]
empty_1448                (specchannel         ) [ 0000000]
specinterface_ln68        (specinterface       ) [ 0000000]
empty_1449                (specchannel         ) [ 0000000]
specinterface_ln68        (specinterface       ) [ 0000000]
empty_1450                (specchannel         ) [ 0000000]
specinterface_ln68        (specinterface       ) [ 0000000]
empty_1451                (specchannel         ) [ 0000000]
specinterface_ln68        (specinterface       ) [ 0000000]
empty_1452                (specchannel         ) [ 0000000]
specinterface_ln68        (specinterface       ) [ 0000000]
empty_1453                (specchannel         ) [ 0000000]
specinterface_ln68        (specinterface       ) [ 0000000]
specdataflowpipeline_ln68 (specdataflowpipeline) [ 0000000]
empty_1454                (specchannel         ) [ 0000000]
empty_1455                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1456                (specchannel         ) [ 0000000]
empty_1457                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1458                (specchannel         ) [ 0000000]
empty_1459                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1460                (specchannel         ) [ 0000000]
empty_1461                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1462                (specchannel         ) [ 0000000]
empty_1463                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1464                (specchannel         ) [ 0000000]
empty_1465                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1466                (specchannel         ) [ 0000000]
empty_1467                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1468                (specchannel         ) [ 0000000]
empty_1469                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1470                (specchannel         ) [ 0000000]
empty_1471                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1472                (specchannel         ) [ 0000000]
empty_1473                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1474                (specchannel         ) [ 0000000]
empty_1475                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1476                (specchannel         ) [ 0000000]
empty_1477                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
call_ln68                 (call                ) [ 0000000]
call_ln68                 (call                ) [ 0000000]
call_ln68                 (call                ) [ 0000000]
call_ln68                 (call                ) [ 0000000]
ret_ln0                   (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="jj">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_block_AB_proc"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_array_k_64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_86_4_proc"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_86_4_proc27"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_86_4_proc28"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_86_4_proc29"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c6_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c5_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c4_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c3_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c2_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c1_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_0_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_2_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_3_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_0_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_2_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_3_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_0_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_1_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_2_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_3_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="jj_c6_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c6/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="jj_c5_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="jj_c4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c4/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="jj_c_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="ii_c3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_c3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ii_c2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_c2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="ii_c1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_c1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="ii_c_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_c/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="block_A_loader_01_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_01/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="block_A_loader_12_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_12/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="block_A_loader_23_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_23/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="block_A_loader_34_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_34/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="block_B_loader_05_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_05/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="block_B_loader_16_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_16/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="block_B_loader_27_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_27/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="block_B_loader_38_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_38/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="block_C_drainer_09_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_09/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="block_C_drainer_110_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_110/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="block_C_drainer_211_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_211/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="block_C_drainer_312_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_312/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="jj_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="ii_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_init_block_AB_proc_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="0"/>
<pin id="205" dir="0" index="2" bw="2" slack="0"/>
<pin id="206" dir="0" index="3" bw="24" slack="0"/>
<pin id="207" dir="0" index="4" bw="24" slack="0"/>
<pin id="208" dir="0" index="5" bw="24" slack="0"/>
<pin id="209" dir="0" index="6" bw="24" slack="0"/>
<pin id="210" dir="0" index="7" bw="24" slack="0"/>
<pin id="211" dir="0" index="8" bw="24" slack="0"/>
<pin id="212" dir="0" index="9" bw="24" slack="0"/>
<pin id="213" dir="0" index="10" bw="24" slack="0"/>
<pin id="214" dir="0" index="11" bw="2" slack="0"/>
<pin id="215" dir="0" index="12" bw="24" slack="0"/>
<pin id="216" dir="0" index="13" bw="24" slack="0"/>
<pin id="217" dir="0" index="14" bw="24" slack="0"/>
<pin id="218" dir="0" index="15" bw="24" slack="0"/>
<pin id="219" dir="0" index="16" bw="24" slack="0"/>
<pin id="220" dir="0" index="17" bw="24" slack="0"/>
<pin id="221" dir="0" index="18" bw="24" slack="0"/>
<pin id="222" dir="0" index="19" bw="2" slack="0"/>
<pin id="223" dir="0" index="20" bw="2" slack="0"/>
<pin id="224" dir="0" index="21" bw="2" slack="0"/>
<pin id="225" dir="0" index="22" bw="2" slack="0"/>
<pin id="226" dir="0" index="23" bw="2" slack="0"/>
<pin id="227" dir="0" index="24" bw="2" slack="0"/>
<pin id="228" dir="0" index="25" bw="2" slack="0"/>
<pin id="229" dir="0" index="26" bw="2" slack="0"/>
<pin id="230" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_systolic_array_k_64_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="2"/>
<pin id="245" dir="0" index="2" bw="24" slack="2"/>
<pin id="246" dir="0" index="3" bw="24" slack="2"/>
<pin id="247" dir="0" index="4" bw="24" slack="2"/>
<pin id="248" dir="0" index="5" bw="24" slack="2"/>
<pin id="249" dir="0" index="6" bw="24" slack="2"/>
<pin id="250" dir="0" index="7" bw="24" slack="2"/>
<pin id="251" dir="0" index="8" bw="24" slack="2"/>
<pin id="252" dir="0" index="9" bw="24" slack="2"/>
<pin id="253" dir="0" index="10" bw="24" slack="2"/>
<pin id="254" dir="0" index="11" bw="24" slack="2"/>
<pin id="255" dir="0" index="12" bw="24" slack="2"/>
<pin id="256" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_VITIS_LOOP_86_4_proc_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="0" index="2" bw="24" slack="4"/>
<pin id="262" dir="0" index="3" bw="2" slack="4"/>
<pin id="263" dir="0" index="4" bw="2" slack="4"/>
<pin id="264" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_VITIS_LOOP_86_4_proc27_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="24" slack="0"/>
<pin id="270" dir="0" index="2" bw="24" slack="4"/>
<pin id="271" dir="0" index="3" bw="2" slack="4"/>
<pin id="272" dir="0" index="4" bw="2" slack="4"/>
<pin id="273" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_VITIS_LOOP_86_4_proc28_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="24" slack="0"/>
<pin id="279" dir="0" index="2" bw="24" slack="4"/>
<pin id="280" dir="0" index="3" bw="2" slack="4"/>
<pin id="281" dir="0" index="4" bw="2" slack="4"/>
<pin id="282" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_VITIS_LOOP_86_4_proc29_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="24" slack="0"/>
<pin id="288" dir="0" index="2" bw="24" slack="4"/>
<pin id="289" dir="0" index="3" bw="2" slack="4"/>
<pin id="290" dir="0" index="4" bw="2" slack="4"/>
<pin id="291" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="jj_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="1"/>
<pin id="296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="jj_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="ii_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="1"/>
<pin id="301" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="jj_c6_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="jj_c6 "/>
</bind>
</comp>

<comp id="310" class="1005" name="jj_c5_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="jj_c5 "/>
</bind>
</comp>

<comp id="316" class="1005" name="jj_c4_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="jj_c4 "/>
</bind>
</comp>

<comp id="322" class="1005" name="jj_c_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="jj_c "/>
</bind>
</comp>

<comp id="328" class="1005" name="ii_c3_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_c3 "/>
</bind>
</comp>

<comp id="334" class="1005" name="ii_c2_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_c2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="ii_c1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_c1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="ii_c_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_c "/>
</bind>
</comp>

<comp id="352" class="1005" name="block_A_loader_01_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="24" slack="0"/>
<pin id="354" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_01 "/>
</bind>
</comp>

<comp id="358" class="1005" name="block_A_loader_12_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="24" slack="0"/>
<pin id="360" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_12 "/>
</bind>
</comp>

<comp id="364" class="1005" name="block_A_loader_23_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="24" slack="0"/>
<pin id="366" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_23 "/>
</bind>
</comp>

<comp id="370" class="1005" name="block_A_loader_34_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="24" slack="0"/>
<pin id="372" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_34 "/>
</bind>
</comp>

<comp id="376" class="1005" name="block_B_loader_05_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="24" slack="0"/>
<pin id="378" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_05 "/>
</bind>
</comp>

<comp id="382" class="1005" name="block_B_loader_16_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_16 "/>
</bind>
</comp>

<comp id="388" class="1005" name="block_B_loader_27_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="24" slack="0"/>
<pin id="390" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_27 "/>
</bind>
</comp>

<comp id="394" class="1005" name="block_B_loader_38_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="24" slack="0"/>
<pin id="396" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_38 "/>
</bind>
</comp>

<comp id="400" class="1005" name="block_C_drainer_09_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="24" slack="2"/>
<pin id="402" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_09 "/>
</bind>
</comp>

<comp id="406" class="1005" name="block_C_drainer_110_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="24" slack="2"/>
<pin id="408" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_110 "/>
</bind>
</comp>

<comp id="412" class="1005" name="block_C_drainer_211_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="24" slack="2"/>
<pin id="414" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_211 "/>
</bind>
</comp>

<comp id="418" class="1005" name="block_C_drainer_312_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="2"/>
<pin id="420" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_312 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="233"><net_src comp="196" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="202" pin=8"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="202" pin=10"/></net>

<net id="238"><net_src comp="190" pin="2"/><net_sink comp="202" pin=11"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="202" pin=13"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="202" pin=15"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="202" pin=17"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="20" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="190" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="202" pin=11"/></net>

<net id="302"><net_src comp="196" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="307"><net_src comp="110" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="202" pin=26"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="258" pin=3"/></net>

<net id="313"><net_src comp="114" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="202" pin=25"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="267" pin=3"/></net>

<net id="319"><net_src comp="118" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="202" pin=24"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="276" pin=3"/></net>

<net id="325"><net_src comp="122" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="202" pin=23"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="285" pin=3"/></net>

<net id="331"><net_src comp="126" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="202" pin=22"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="258" pin=4"/></net>

<net id="337"><net_src comp="130" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="202" pin=21"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="343"><net_src comp="134" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="202" pin=20"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="349"><net_src comp="138" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="202" pin=19"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="285" pin=4"/></net>

<net id="355"><net_src comp="142" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="202" pin=3"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="361"><net_src comp="146" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="202" pin=5"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="367"><net_src comp="150" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="202" pin=7"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="373"><net_src comp="154" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="202" pin=9"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="379"><net_src comp="158" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="202" pin=12"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="242" pin=5"/></net>

<net id="385"><net_src comp="162" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="202" pin=14"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="242" pin=6"/></net>

<net id="391"><net_src comp="166" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="202" pin=16"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="242" pin=7"/></net>

<net id="397"><net_src comp="170" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="202" pin=18"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="242" pin=8"/></net>

<net id="403"><net_src comp="174" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="242" pin=9"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="409"><net_src comp="178" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="242" pin=10"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="415"><net_src comp="182" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="242" pin=11"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="421"><net_src comp="186" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="242" pin=12"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="285" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: A_1 | {}
	Port: A_2 | {}
	Port: A_3 | {}
	Port: B_0 | {}
	Port: B_1 | {}
	Port: B_2 | {}
	Port: B_3 | {}
	Port: C_3 | {5 6 }
	Port: C_2 | {5 6 }
	Port: C_1 | {5 6 }
	Port: C_0 | {5 6 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : A_0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : ii | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : A_1 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : A_2 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : A_3 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : B_0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : jj | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : B_1 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : B_2 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : B_3 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_3 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_2 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_1 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_0 | {5 6 }
  - Chain level:
	State 1
		call_ln68 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |   grp_init_block_AB_proc_fu_202   |    0    |  15.88  |    91   |   144   |
|          |   grp_systolic_array_k_64_fu_242  |    16   |    0    |   3929  |   1891  |
|   call   |  grp_VITIS_LOOP_86_4_proc_fu_258  |    0    |  4.764  |    61   |   118   |
|          | grp_VITIS_LOOP_86_4_proc27_fu_267 |    0    |  4.764  |    61   |   118   |
|          | grp_VITIS_LOOP_86_4_proc28_fu_276 |    0    |  4.764  |    61   |   118   |
|          | grp_VITIS_LOOP_86_4_proc29_fu_285 |    0    |  4.764  |    61   |   118   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   read   |        jj_read_read_fu_190        |    0    |    0    |    0    |    0    |
|          |        ii_read_read_fu_196        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    16   |  34.936 |   4264  |   2507  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| block_A_loader_01_reg_352 |   24   |
| block_A_loader_12_reg_358 |   24   |
| block_A_loader_23_reg_364 |   24   |
| block_A_loader_34_reg_370 |   24   |
| block_B_loader_05_reg_376 |   24   |
| block_B_loader_16_reg_382 |   24   |
| block_B_loader_27_reg_388 |   24   |
| block_B_loader_38_reg_394 |   24   |
| block_C_drainer_09_reg_400|   24   |
|block_C_drainer_110_reg_406|   24   |
|block_C_drainer_211_reg_412|   24   |
|block_C_drainer_312_reg_418|   24   |
|       ii_c1_reg_340       |    2   |
|       ii_c2_reg_334       |    2   |
|       ii_c3_reg_328       |    2   |
|        ii_c_reg_346       |    2   |
|      ii_read_reg_299      |    2   |
|       jj_c4_reg_316       |    2   |
|       jj_c5_reg_310       |    2   |
|       jj_c6_reg_304       |    2   |
|        jj_c_reg_322       |    2   |
|      jj_read_reg_294      |    2   |
+---------------------------+--------+
|           Total           |   308  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
| grp_init_block_AB_proc_fu_202 |  p2  |   2  |   2  |    4   ||    9    |
| grp_init_block_AB_proc_fu_202 |  p11 |   2  |   2  |    4   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |    8   ||  3.176  ||    18   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   34   |  4264  |  2507  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   308  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   38   |  4572  |  2525  |
+-----------+--------+--------+--------+--------+
