{
    "Misc": {
        "default_output_dir": "csrc",
        "daidir": "simv.daidir",
        "cwd": "/home/tjx/DIY_CPU",
        "csrc_abs": "/home/tjx/DIY_CPU/csrc",
        "csrc": "csrc",
        "daidir_abs": "/home/tjx/DIY_CPU/simv.daidir",
        "archive_dir": "archive.4"
    },
    "MlibObjs": {},
    "PrevCompiledModules": {
        "openmips_min_sopc_tb": {
            "gvrSa_d": {
                "bytes": 85483,
                "mod": "openmips_min_sopc_tb",
                "out": "gvrSa_d.o",
                "archive": "archive.4/_prev_archive_1.a",
                "checksum": 0,
                "mode": 4
            }
        },
        "ctrl": {
            "FzTxA_d": {
                "bytes": 8143,
                "mod": "ctrl",
                "out": "FzTxA_d.o",
                "archive": "archive.4/_prev_archive_1.a",
                "checksum": 0,
                "mode": 4
            }
        },
        "mem": {
            "FSbWZ_d": {
                "bytes": 9890,
                "mod": "mem",
                "out": "FSbWZ_d.o",
                "archive": "archive.4/_prev_archive_1.a",
                "checksum": 0,
                "mode": 4
            }
        },
        "inst_rom": {
            "vnxvv_d": {
                "bytes": 9375,
                "mod": "inst_rom",
                "out": "vnxvv_d.o",
                "archive": "archive.4/_prev_archive_1.a",
                "checksum": 0,
                "mode": 4
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 33397,
                "mod": "std",
                "archive": "archive.4/_prev_archive_1.a",
                "checksum": 0,
                "mode": 4,
                "out": "reYIK_d.o"
            }
        },
        "mem_wb": {
            "usA8F_d": {
                "bytes": 11717,
                "mod": "mem_wb",
                "out": "usA8F_d.o",
                "archive": "archive.4/_prev_archive_1.a",
                "checksum": 0,
                "mode": 4
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7403,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "checksum": 0,
                "mode": 4
            }
        },
        "hilo_reg": {
            "yUwqV_d": {
                "bytes": 8718,
                "mod": "hilo_reg",
                "out": "yUwqV_d.o",
                "archive": "archive.4/_prev_archive_1.a",
                "checksum": 0,
                "mode": 4
            }
        },
        "ex_mem": {
            "K7u6h_d": {
                "bytes": 13992,
                "mod": "ex_mem",
                "out": "K7u6h_d.o",
                "archive": "archive.4/_9880_archive_1.a",
                "checksum": 0,
                "mode": 4
            }
        }
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "mem",
        "openmips_min_sopc_tb",
        "ex_mem",
        "ex_mem",
        "inst_rom",
        "mem_wb",
        "hilo_reg",
        "ctrl"
    ],
    "CurCompileUdps": {},
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "inst_rom": [
            "inst_rom",
            "vnxvv",
            "module"
        ],
        "mem": [
            "mem",
            "FSbWZ",
            "module"
        ],
        "openmips_min_sopc_tb": [
            "openmips_min_sopc_tb",
            "gvrSa",
            "module"
        ],
        "ctrl": [
            "ctrl",
            "FzTxA",
            "module"
        ],
        "ex_mem": [
            "ex_mem",
            "K7u6h",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "mem_wb": [
            "mem_wb",
            "usA8F",
            "module"
        ],
        "hilo_reg": [
            "hilo_reg",
            "yUwqV",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "stat": {
        "ru_self_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.131825,
            "ru_nivcsw": 426,
            "ru_nvcsw": 18,
            "ru_stime_sec": 0.045315000000000001,
            "ru_maxrss_kb": 87020,
            "ru_minflt": 5517
        },
        "mopSpeed": 328842.06577466562,
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0
        },
        "totalObjSize": 115881,
        "mop/quad": 2.058915639068311,
        "nMops": 10519,
        "nQuads": 5109,
        "ru_self_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.16381299999999999,
            "ru_nivcsw": 444,
            "ru_nvcsw": 19,
            "ru_stime_sec": 0.077811000000000005,
            "ru_maxrss_kb": 95056,
            "ru_minflt": 7669
        },
        "CodeGen(%)": 19.527143755379605,
        "outputSizePerQuad": 22.0,
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 2,
            "ru_nvcsw": 1,
            "ru_stime_sec": 0.002464,
            "ru_maxrss_kb": 18692,
            "ru_minflt": 198
        },
        "quadSpeed": 159716.14355383275,
        "Frontend(%)": 80.472856244620388
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 102129
    },
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.9880.json"
    ],
    "CompileStatus": "Successful"
}