#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00EBA088 .scope module, "instruction_decoder" "instruction_decoder" 2 8;
 .timescale 0 0;
v00EC0940_0 .net *"_s2", 29 0, L_00F00060; 1 drivers
v00EC0520_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00EC0C00_0 .var "a", 4 0;
v00EC0158_0 .net "clk", 0 0, C4<z>; 0 drivers
v00EC0578_0 .var "imm_field_wo_sgn_ext", 15 0;
v00EC0838_0 .net "imm_sgn_ext_lft_shft", 31 0, L_00F00320; 1 drivers
v00EC02B8_0 .net "inst_imm_field", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v00EC0310_0 .net "inst_read_reg_addr1", 4 0, C4<zzzzz>; 0 drivers
v00EC05D0_0 .net "inst_read_reg_addr2", 4 0, C4<zzzzz>; 0 drivers
v00EC0730_0 .net "rd", 4 0, C4<zzzzz>; 0 drivers
v00EC0628_0 .var "rd_out_id", 4 0;
v00EC08E8_0 .net "reg_dst", 0 0, C4<z>; 0 drivers
v00EC0CB0_0 .net "reg_file_rd_data1", 31 0, v00EC0998_0; 1 drivers
v00EC0C58_0 .net "reg_file_rd_data2", 31 0, v00EC0418_0; 1 drivers
v00EC0F70_0 .net "reg_wr_addr", 4 0, L_00EC0D08; 1 drivers
v00EC0FC8_0 .net "reg_wr_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v00EC1078_0 .net "reg_write", 0 0, C4<z>; 0 drivers
v00EC1020 .array "registers_flag", 31 0, 0 0;
v00EC0E10_0 .net "reset", 0 0, C4<z>; 0 drivers
v00EC0F18_0 .net "sgn_ext_imm", 31 0, L_00F00168; 1 drivers
E_00EB43B8 .event edge, v00EB6408_0;
E_00EB4198 .event posedge, v00EC03C0_0;
L_00F00060 .part L_00F00168, 0, 30;
L_00F00320 .concat [ 2 30 0 0], C4<00>, L_00F00060;
S_00EB9560 .scope module, "reg_wr_mux" "Mux2_1_5" 2 79, 3 1, S_00EBA088;
 .timescale 0 0;
L_00EB3EB8 .functor XNOR 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_00EB3DD8 .functor XNOR 1, C4<z>, C4<1>, C4<0>, C4<0>;
v00EC0A48_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v00EC06D8_0 .net *"_s10", 4 0, L_00EC10D0; 1 drivers
v00EC0B50_0 .net *"_s2", 0 0, L_00EB3EB8; 1 drivers
v00EC0208_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v00EC0260_0 .net *"_s6", 0 0, L_00EB3DD8; 1 drivers
v00EC0470_0 .net *"_s8", 4 0, C4<xxxxx>; 1 drivers
v00EC0AF8_0 .alias "cs", 0 0, v00EC08E8_0;
v00EC04C8_0 .alias "inp1", 4 0, v00EC05D0_0;
v00EC0BA8_0 .alias "inp2", 4 0, v00EC0730_0;
v00EC07E0_0 .alias "out", 4 0, v00EC0F70_0;
L_00EC10D0 .functor MUXZ 5, C4<xxxxx>, C4<zzzzz>, L_00EB3DD8, C4<>;
L_00EC0D08 .functor MUXZ 5, L_00EC10D0, C4<zzzzz>, L_00EB3EB8, C4<>;
S_00EB9120 .scope module, "registerFile" "RegisterFile" 2 83, 4 1, S_00EBA088;
 .timescale 0 0;
v00EB64B8_0 .alias "clk", 0 0, v00EC0158_0;
v00EC0AA0_0 .alias "inst_read_reg_addr1", 4 0, v00EC0310_0;
v00EC0788_0 .alias "inst_read_reg_addr2", 4 0, v00EC05D0_0;
v00EC0998_0 .var "reg_file_rd_data1", 31 0;
v00EC0418_0 .var "reg_file_rd_data2", 31 0;
v00EC0680_0 .alias "reg_wr", 0 0, v00EC1078_0;
v00EC0368_0 .alias "reg_wr_addr", 4 0, v00EC0F70_0;
v00EC09F0_0 .alias "reg_wr_data", 31 0, v00EC0FC8_0;
v00EC01B0 .array "registers", 31 0, 31 0;
v00EC0890 .array "registers_flag", 31 0, 0 0;
v00EC03C0_0 .alias "reset", 0 0, v00EC0E10_0;
E_00EB41B8 .event negedge, v00EB64B8_0;
E_00EB43D8 .event edge, v00EC09F0_0;
E_00C84200/0 .event edge, v00EC0788_0, v00EC0AA0_0;
E_00C84200/1 .event posedge, v00EB64B8_0;
E_00C84200 .event/or E_00C84200/0, E_00C84200/1;
E_00C83FC0 .event edge, v00EC03C0_0;
S_00EB93C8 .scope module, "signExtend" "SignExtend" 2 86, 5 1, S_00EBA088;
 .timescale 0 0;
v00EB5F90_0 .net *"_s1", 0 0, L_00EC0D60; 1 drivers
v00EB5FE8_0 .net *"_s10", 15 0, C4<1111111111111111>; 1 drivers
v00EB6250_0 .net *"_s12", 31 0, L_00EC0EC0; 1 drivers
v00EB6568_0 .net *"_s15", 0 0, L_00F00AB0; 1 drivers
v00EB5EE0_0 .net *"_s16", 1 0, L_00F003D0; 1 drivers
v00EB6148_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v00EB6040_0 .net *"_s2", 2 0, L_00EC0DB8; 1 drivers
v00EB5E88_0 .net *"_s20", 1 0, C4<00>; 1 drivers
v00EB61A0_0 .net *"_s22", 0 0, L_00F001C0; 1 drivers
v00EB5F38_0 .net *"_s24", 15 0, C4<0000000000000000>; 1 drivers
v00EB6358_0 .net *"_s26", 31 0, L_00F00690; 1 drivers
v00EB63B0_0 .net *"_s28", 31 0, C4<0000000000000000xxxxxxxxxxxxxxxx>; 1 drivers
v00EB6098_0 .net *"_s30", 31 0, L_00F00588; 1 drivers
v00EB60F0_0 .net *"_s5", 1 0, C4<00>; 1 drivers
v00EB61F8_0 .net *"_s6", 2 0, C4<001>; 1 drivers
v00EB62A8_0 .net *"_s8", 0 0, L_00EC0E68; 1 drivers
v00EB6408_0 .alias "inp", 15 0, v00EC02B8_0;
v00EB6460_0 .alias "out", 31 0, v00EC0F18_0;
L_00EC0D60 .part C4<zzzzzzzzzzzzzzzz>, 15, 1;
L_00EC0DB8 .concat [ 1 2 0 0], L_00EC0D60, C4<00>;
L_00EC0E68 .cmp/eq 3, L_00EC0DB8, C4<001>;
L_00EC0EC0 .concat [ 16 16 0 0], C4<zzzzzzzzzzzzzzzz>, C4<1111111111111111>;
L_00F00AB0 .part C4<zzzzzzzzzzzzzzzz>, 15, 1;
L_00F003D0 .concat [ 1 1 0 0], L_00F00AB0, C4<0>;
L_00F001C0 .cmp/eq 2, L_00F003D0, C4<00>;
L_00F00690 .concat [ 16 16 0 0], C4<zzzzzzzzzzzzzzzz>, C4<0000000000000000>;
L_00F00588 .functor MUXZ 32, C4<0000000000000000xxxxxxxxxxxxxxxx>, L_00F00690, L_00F001C0, C4<>;
L_00F00168 .functor MUXZ 32, L_00F00588, L_00EC0EC0, L_00EC0E68, C4<>;
    .scope S_00EB9120;
T_0 ;
    %wait E_00C83FC0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_0 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_1 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_2 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_3 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_4 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_5 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_6 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_7 ;
    %movi 8, 4, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 8;
t_8 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_9 ;
    %movi 8, 5, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 8;
t_10 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_11 ;
    %movi 8, 6, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 8;
t_12 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_13 ;
    %movi 8, 7, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 8;
t_14 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_15 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_16 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_17 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_18 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_19 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_20 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_21 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_22 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_23 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_24 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_25 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_26 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_27 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_28 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_29 ;
    %movi 8, 15, 32;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 8;
t_30 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_31 ;
    %movi 8, 16, 32;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 8;
t_32 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_33 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_34 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_35 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_36 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_37 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_38 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_39 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_40 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_41 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_42 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_43 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_44 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_45 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_46 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_47 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_48 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_49 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_50 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_51 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_52 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_53 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_54 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_55 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_56 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_57 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_58 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_59 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_60 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_61 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC01B0, 0, 0;
t_62 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC0890, 0, 0;
t_63 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00EB9120;
T_1 ;
    %wait E_00C84200;
    %ix/getv 3, v00EC0AA0_0;
    %load/av 8, v00EC01B0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00EC0998_0, 0, 8;
    %ix/getv 3, v00EC0788_0;
    %load/av 8, v00EC01B0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00EC0418_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_00EB9120;
T_2 ;
    %wait E_00EB43D8;
    %vpi_call 4 54 "$display", "reg_wr_data =%d", v00EC09F0_0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00EB9120;
T_3 ;
    %wait E_00EB41B8;
    %delay 8, 0;
    %load/v 8, v00EC0680_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_3.0, 4;
    %load/v 8, v00EC09F0_0, 32;
    %ix/getv 3, v00EC0368_0;
   %jmp/1 t_64, 4;
   %ix/load 1, 0, 0;
   %set/av v00EC01B0, 8, 32;
t_64 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00EBA088;
T_4 ;
    %wait E_00EB4198;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 1;
t_65 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_66 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_67 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_68 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_69 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_70 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_71 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_72 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_73 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_74 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_75 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_76 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_77 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_78 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_79 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_80 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_81 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_82 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_83 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_84 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_85 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_86 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_87 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_88 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_89 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_90 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_91 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_92 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_93 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_94 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_95 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 0;
t_96 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00EBA088;
T_5 ;
    %wait E_00EB43B8;
    %load/v 8, v00EC02B8_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v00EC0578_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00EBA088;
T_6 ;
    %load/v 8, v00EC0F70_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v00EC0C00_0, 0, 8;
    %ix/getv 3, v00EC0C00_0;
    %jmp/1 t_97, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00EC1020, 0, 1;
t_97 ;
    %delay 1, 0;
    %vpi_call 2 121 "$display", "dsva", &A<v00EC1020, v00EC0C00_0 >;
    %vpi_call 2 122 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "instruction_decoder.v";
    "./Mux2_1_5.v";
    "./RegisterFile.v";
    "./SignExtend.v";
