// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/20/2022 16:16:32"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pipelineProc (
	MemWriteOut,
	GClock,
	GReset,
	ZeroOut,
	stall,
	RegWriteOut,
	BranchOut,
	A,
	B,
	InstructionOut,
	InstrSelect,
	MuxOut,
	ValueSelect,
	ReadDataOut);
output 	MemWriteOut;
input 	GClock;
input 	GReset;
output 	ZeroOut;
output 	stall;
output 	RegWriteOut;
output 	BranchOut;
output 	[7:0] A;
output 	[7:0] B;
output 	[31:0] InstructionOut;
input 	[2:0] InstrSelect;
output 	[7:0] MuxOut;
input 	[2:0] ValueSelect;
output 	[7:0] ReadDataOut;

// Design Ports Information
// MemWriteOut	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ZeroOut	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stall	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWriteOut	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchOut	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[31]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[30]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[29]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[28]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[27]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[26]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[25]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[24]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[23]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[22]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[21]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[20]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[19]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[18]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[17]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[16]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[15]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[14]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[13]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[12]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[11]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[10]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[9]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[8]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[6]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[6]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadDataOut[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadDataOut[6]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadDataOut[5]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadDataOut[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadDataOut[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadDataOut[2]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadDataOut[1]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadDataOut[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrSelect[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrSelect[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrSelect[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[1]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[0]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GReset	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GClock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst21|comparator|LessThan0~1_cout ;
wire \inst21|comparator|LessThan0~3_cout ;
wire \inst21|comparator|LessThan0~5_cout ;
wire \inst21|comparator|LessThan0~7_cout ;
wire \inst21|comparator|LessThan0~9_cout ;
wire \inst21|comparator|LessThan0~11_cout ;
wire \inst21|comparator|LessThan0~13_cout ;
wire \inst21|comparator|LessThan0~14_combout ;
wire \BranchChkComp|LessThan0~1_cout ;
wire \BranchChkComp|LessThan0~3_cout ;
wire \BranchChkComp|LessThan0~5_cout ;
wire \BranchChkComp|LessThan0~7_cout ;
wire \BranchChkComp|LessThan0~9_cout ;
wire \BranchChkComp|LessThan0~11_cout ;
wire \BranchChkComp|LessThan0~13_cout ;
wire \BranchChkComp|LessThan0~14_combout ;
wire \BranchChkComp|LessThan1~1_cout ;
wire \BranchChkComp|LessThan1~3_cout ;
wire \BranchChkComp|LessThan1~5_cout ;
wire \BranchChkComp|LessThan1~7_cout ;
wire \BranchChkComp|LessThan1~9_cout ;
wire \BranchChkComp|LessThan1~11_cout ;
wire \BranchChkComp|LessThan1~13_cout ;
wire \BranchChkComp|LessThan1~14_combout ;
wire \inst25|m3|y~2_combout ;
wire \inst25|m2|y~2_combout ;
wire \inst25|m1|y~2_combout ;
wire \inst21|mux|m3|muxtop|y~1_combout ;
wire \inst21|mux|m1|muxtop|y~3_combout ;
wire \inst25|m4|y~2_combout ;
wire \inst21|mux|m4|muxtop|y~1_combout ;
wire \inst21|mux|m6|muxtop|y~0_combout ;
wire \inst9|RD1Reg|bit7|int_q~q ;
wire \inst25|m7|y~0_combout ;
wire \inst21|mux|m7|muxtop|y~0_combout ;
wire \inst10|stall~0_combout ;
wire \InstOutMUX|muxTop|mux22|y~0_combout ;
wire \InstOutMUX|muxTop|mux21|y~0_combout ;
wire \InstOutMUX|muxTop|mux17|y~0_combout ;
wire \InstOutMUX|muxTop|mux16|y~0_combout ;
wire \InstOutMUX|muxTop|mux14|y~0_combout ;
wire \InstOutMUX|muxTop|mux13|y~0_combout ;
wire \InstOutMUX|muxTop|mux10|y~0_combout ;
wire \InstOutMUX|muxTop|mux8|y~0_combout ;
wire \InstOutMUX|muxTop|mux6|y~0_combout ;
wire \InstOutMUX|muxTop|mux4|y~0_combout ;
wire \InstOutMUX|muxTop|mux2|y~0_combout ;
wire \OutMux|m4|muxtop|y~0_combout ;
wire \OutMux|m2|muxtop|y~1_combout ;
wire \OutMux|m1|muxtop|y~0_combout ;
wire \OutMux|m0|muxtop|y~1_combout ;
wire \RegFile|reg3|bit3|int_q~q ;
wire \RegFile|reg2|bit3|int_q~q ;
wire \RegFile|Mux1|MUX07|m3|muxtop|y~0_combout ;
wire \RegFile|reg1|bit3|int_q~q ;
wire \RegFile|reg0|bit3|int_q~q ;
wire \RegFile|Mux1|MUX07|m3|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX07|m3|muxtop|y~2_combout ;
wire \RegFile|reg31|bit3|int_q~q ;
wire \RegFile|reg30|bit3|int_q~q ;
wire \RegFile|Mux1|MUX3124|m3|muxtop|y~0_combout ;
wire \RegFile|reg29|bit3|int_q~q ;
wire \RegFile|reg28|bit3|int_q~q ;
wire \RegFile|Mux1|MUX3124|m3|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX3124|m3|muxtop|y~2_combout ;
wire \RegFile|reg27|bit3|int_q~q ;
wire \RegFile|reg26|bit3|int_q~q ;
wire \RegFile|Mux1|MUX3124|m3|muxtop|y~3_combout ;
wire \RegFile|reg25|bit3|int_q~q ;
wire \RegFile|reg24|bit3|int_q~q ;
wire \RegFile|Mux1|MUX3124|m3|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX3124|m3|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUX815|m3|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX815|m3|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX815|m3|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m3|y~2_combout ;
wire \RegFile|Mux2|MUX815|m3|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX815|m3|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX815|m3|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX07|m3|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX07|m3|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX07|m3|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX07|m3|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX07|m3|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX07|m3|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m3|y~0_combout ;
wire \RegFile|Mux2|MUX3124|m3|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX3124|m3|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX3124|m3|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX3124|m3|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX3124|m3|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX3124|m3|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUX07|m2|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX1623|m2|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX1623|m2|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX1623|m2|muxtop|y~2_combout ;
wire \RegFile|reg23|bit2|int_q~q ;
wire \RegFile|reg22|bit2|int_q~q ;
wire \RegFile|Mux1|MUX1623|m2|muxtop|y~3_combout ;
wire \RegFile|reg25|bit2|int_q~q ;
wire \RegFile|reg24|bit2|int_q~q ;
wire \RegFile|Mux1|MUX3124|m2|muxtop|y~4_combout ;
wire \RegFile|reg3|bit1|int_q~q ;
wire \RegFile|reg2|bit1|int_q~q ;
wire \RegFile|Mux1|MUX07|m1|muxtop|y~0_combout ;
wire \RegFile|reg1|bit1|int_q~q ;
wire \RegFile|reg0|bit1|int_q~q ;
wire \RegFile|Mux1|MUX07|m1|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX07|m1|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUX07|m1|muxtop|y~4_combout ;
wire \RegFile|reg31|bit1|int_q~q ;
wire \RegFile|reg29|bit1|int_q~q ;
wire \RegFile|reg23|bit1|int_q~q ;
wire \RegFile|Mux1|MUX1623|m1|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX3124|m1|muxtop|y~3_combout ;
wire \RegFile|reg13|bit1|int_q~q ;
wire \RegFile|reg11|bit0|int_q~q ;
wire \RegFile|reg10|bit0|int_q~q ;
wire \RegFile|Mux1|MUX815|m0|muxtop|y~0_combout ;
wire \RegFile|reg9|bit0|int_q~q ;
wire \RegFile|reg8|bit0|int_q~q ;
wire \RegFile|Mux1|MUX815|m0|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX815|m0|muxtop|y~2_combout ;
wire \RegFile|reg1|bit0|int_q~q ;
wire \RegFile|reg0|bit0|int_q~q ;
wire \RegFile|Mux1|MUX07|m0|muxtop|y~1_combout ;
wire \RegFile|reg28|bit0|int_q~q ;
wire \RegFile|Mux1|MUX1623|m0|muxtop|y~0_combout ;
wire \RegFile|reg22|bit0|int_q~q ;
wire \RegFile|Mux2|MUX815|m0|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX815|m0|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX815|m0|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX07|m0|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX07|m0|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX07|m0|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX07|m0|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX07|m0|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX07|m0|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m0|y~0_combout ;
wire \RegFile|Mux2|MUX3124|m0|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX3124|m0|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX3124|m0|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX3124|m0|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX07|m1|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX07|m1|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX07|m1|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX1623|m1|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX3124|m2|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX1623|m2|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX1623|m2|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX1623|m2|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUX3124|m2|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX3124|m2|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX3124|m2|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUX815|m2|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX815|m2|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX815|m2|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m2|y~2_combout ;
wire \inst21|comparator|Equal0~0_combout ;
wire \inst21|comparator|Equal0~1_combout ;
wire \inst21|comparator|Equal0~2_combout ;
wire \inst21|fa|fa0|Sum~0_combout ;
wire \inst21|comparator|Equal0~3_combout ;
wire \inst21|comparator|comb~0_combout ;
wire \RegFile|reg31|bit4|int_q~q ;
wire \RegFile|reg30|bit4|int_q~q ;
wire \RegFile|Mux1|MUX3124|m4|muxtop|y~0_combout ;
wire \RegFile|reg19|bit4|int_q~q ;
wire \RegFile|reg21|bit4|int_q~q ;
wire \RegFile|reg20|bit4|int_q~q ;
wire \RegFile|Mux1|MUX1623|m4|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX07|m4|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX07|m4|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX07|m4|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX3124|m4|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX1623|m4|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX1623|m4|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX1623|m4|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX1623|m4|muxtop|y~4_combout ;
wire \RegFile|reg31|bit5|int_q~q ;
wire \RegFile|reg30|bit5|int_q~q ;
wire \RegFile|Mux1|MUX3124|m5|muxtop|y~0_combout ;
wire \RegFile|reg19|bit5|int_q~q ;
wire \RegFile|reg18|bit5|int_q~q ;
wire \RegFile|Mux1|MUX1623|m5|muxtop|y~0_combout ;
wire \RegFile|reg23|bit5|int_q~q ;
wire \RegFile|Mux2|MUX07|m5|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX07|m5|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX07|m5|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX3124|m5|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX3124|m5|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX3124|m5|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX1623|m5|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX1623|m5|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX1623|m5|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX1623|m5|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX1623|m5|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX1623|m5|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m5|y~1_combout ;
wire \RegFile|Mux2|MUX3124|m5|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX1623|m6|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX1623|m6|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX1623|m6|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX1623|m6|muxtop|y~5_combout ;
wire \RegFile|reg27|bit6|int_q~q ;
wire \RegFile|reg26|bit6|int_q~q ;
wire \RegFile|Mux1|MUX3124|m6|muxtop|y~3_combout ;
wire \RegFile|reg25|bit6|int_q~q ;
wire \RegFile|reg24|bit6|int_q~q ;
wire \RegFile|Mux1|MUX3124|m6|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX3124|m6|muxtop|y~5_combout ;
wire \RegFile|reg15|bit6|int_q~q ;
wire \RegFile|reg14|bit6|int_q~q ;
wire \RegFile|Mux1|MUX815|m6|muxtop|y~3_combout ;
wire \RegFile|reg13|bit6|int_q~q ;
wire \RegFile|reg12|bit6|int_q~q ;
wire \RegFile|Mux1|MUX815|m6|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX815|m6|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m6|y~2_combout ;
wire \RegFile|Mux2|MUX3124|m6|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX3124|m6|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX3124|m6|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX3124|m6|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUX815|m6|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX815|m6|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX815|m6|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m6|y~2_combout ;
wire \RegFile|reg23|bit7|int_q~q ;
wire \RegFile|Mux1|MUX1623|m7|muxtop|y~3_combout ;
wire \RegFile|reg21|bit7|int_q~q ;
wire \RegFile|Mux1|MUX3124|m7|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX3124|m7|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX3124|m7|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUX815|m7|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX815|m7|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX815|m7|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m7|y~2_combout ;
wire \RegFile|Mux2|MUX07|m7|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX07|m7|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX07|m7|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX3124|m7|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX3124|m7|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX3124|m7|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX1623|m7|muxtop|y~4_combout ;
wire \IFID|PCadd4Reg|bit7|int_q~q ;
wire \IFID|PCadd4Reg|bit6|int_q~q ;
wire \IFID|PCadd4Reg|bit3|int_q~q ;
wire \BranchChkComp|Equal0~1_combout ;
wire \BranchChkComp|comb~0_combout ;
wire \RegFile|decodeTop|dec158|d[3]~0_combout ;
wire \RegFile|decodeTop|dec158|d[2]~2_combout ;
wire \RegFile|decodeTop|dec158|d[1]~4_combout ;
wire \RegFile|decodeTop|dec158|d[0]~6_combout ;
wire \RegFile|decodeTop|dec07|d[3]~0_combout ;
wire \RegFile|decodeTop|dec3124|d[3]~0_combout ;
wire \RegFile|decodeTop|dec3124|d[2]~2_combout ;
wire \RegFile|decodeTop|dec3124|d[1]~4_combout ;
wire \RegFile|decodeTop|dec3124|d[0]~6_combout ;
wire \inst21|mux|m5|muxtop|y~5_combout ;
wire \inst21|fa|comb~7_combout ;
wire \RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ;
wire \RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ;
wire \RegFile|reg26|bit3|int_q~feeder_combout ;
wire \RegFile|reg23|bit2|int_q~feeder_combout ;
wire \RegFile|reg0|bit1|int_q~feeder_combout ;
wire \RegFile|reg1|bit1|int_q~feeder_combout ;
wire \RegFile|reg12|bit6|int_q~feeder_combout ;
wire \IFID|PCadd4Reg|bit7|int_q~feeder_combout ;
wire \IFID|PCadd4Reg|bit6|int_q~feeder_combout ;
wire \IFID|PCadd4Reg|bit3|int_q~feeder_combout ;
wire \MemWriteOut~output_o ;
wire \ZeroOut~output_o ;
wire \stall~output_o ;
wire \RegWriteOut~output_o ;
wire \BranchOut~output_o ;
wire \A[7]~output_o ;
wire \A[6]~output_o ;
wire \A[5]~output_o ;
wire \A[4]~output_o ;
wire \A[3]~output_o ;
wire \A[2]~output_o ;
wire \A[1]~output_o ;
wire \A[0]~output_o ;
wire \B[7]~output_o ;
wire \B[6]~output_o ;
wire \B[5]~output_o ;
wire \B[4]~output_o ;
wire \B[3]~output_o ;
wire \B[2]~output_o ;
wire \B[1]~output_o ;
wire \B[0]~output_o ;
wire \InstructionOut[31]~output_o ;
wire \InstructionOut[30]~output_o ;
wire \InstructionOut[29]~output_o ;
wire \InstructionOut[28]~output_o ;
wire \InstructionOut[27]~output_o ;
wire \InstructionOut[26]~output_o ;
wire \InstructionOut[25]~output_o ;
wire \InstructionOut[24]~output_o ;
wire \InstructionOut[23]~output_o ;
wire \InstructionOut[22]~output_o ;
wire \InstructionOut[21]~output_o ;
wire \InstructionOut[20]~output_o ;
wire \InstructionOut[19]~output_o ;
wire \InstructionOut[18]~output_o ;
wire \InstructionOut[17]~output_o ;
wire \InstructionOut[16]~output_o ;
wire \InstructionOut[15]~output_o ;
wire \InstructionOut[14]~output_o ;
wire \InstructionOut[13]~output_o ;
wire \InstructionOut[12]~output_o ;
wire \InstructionOut[11]~output_o ;
wire \InstructionOut[10]~output_o ;
wire \InstructionOut[9]~output_o ;
wire \InstructionOut[8]~output_o ;
wire \InstructionOut[7]~output_o ;
wire \InstructionOut[6]~output_o ;
wire \InstructionOut[5]~output_o ;
wire \InstructionOut[4]~output_o ;
wire \InstructionOut[3]~output_o ;
wire \InstructionOut[2]~output_o ;
wire \InstructionOut[1]~output_o ;
wire \InstructionOut[0]~output_o ;
wire \MuxOut[7]~output_o ;
wire \MuxOut[6]~output_o ;
wire \MuxOut[5]~output_o ;
wire \MuxOut[4]~output_o ;
wire \MuxOut[3]~output_o ;
wire \MuxOut[2]~output_o ;
wire \MuxOut[1]~output_o ;
wire \MuxOut[0]~output_o ;
wire \ReadDataOut[7]~output_o ;
wire \ReadDataOut[6]~output_o ;
wire \ReadDataOut[5]~output_o ;
wire \ReadDataOut[4]~output_o ;
wire \ReadDataOut[3]~output_o ;
wire \ReadDataOut[2]~output_o ;
wire \ReadDataOut[1]~output_o ;
wire \ReadDataOut[0]~output_o ;
wire \inst12|bit0|int_q~0_combout ;
wire \inst12|bit0|int_q~q ;
wire \inst12|bit0|int_q~clkctrl_outclk ;
wire \IFID|PCadd4Reg|bit1|int_q~feeder_combout ;
wire \GReset~input_o ;
wire \PCADD4|fa3|Sum~combout ;
wire \PC|bit3|int_q~0_combout ;
wire \PCADD4|fa4|Sum~combout ;
wire \IFID|PCadd4Reg|bit4|int_q~feeder_combout ;
wire \PCADD4|fa5|Sum~combout ;
wire \IFID|PCadd4Reg|bit5|int_q~feeder_combout ;
wire \IFID|PCadd4Reg|bit5|int_q~q ;
wire \PC|bit5|int_q~0_combout ;
wire \PCADD4|fa5|Cout~0_combout ;
wire \PCADD4|fa6|Sum~combout ;
wire \PC|bit6|int_q~0_combout ;
wire \PCADD4|fa7|Sum~combout ;
wire \PC|bit7|int_q~0_combout ;
wire \IFID|instReg|reg07|bit7|int_q~feeder_combout ;
wire \IFID|instReg|reg07|bit7|int_q~q ;
wire \IFID|instReg|reg2431|bit6|int_q~q ;
wire \IFID|instReg|reg2431|bit2|int_q~q ;
wire \inst17|Jump~0_combout ;
wire \inst17|Jump~combout ;
wire \PC|bit7|int_q~q ;
wire \IFID|instReg|reg07|bit6|int_q~feeder_combout ;
wire \IFID|instReg|reg07|bit6|int_q~q ;
wire \PC|bit6|int_q~q ;
wire \IFID|instReg|reg07|bit5|int_q~feeder_combout ;
wire \IFID|instReg|reg07|bit5|int_q~q ;
wire \PC|bit5|int_q~q ;
wire \IFID|instReg|reg2431|bit1|int_q~q ;
wire \IFID|instReg|reg2431|bit0|int_q~q ;
wire \IFID|instReg|reg1623|bit3|int_q~q ;
wire \inst9|instReg|reg1623|bit3|int_q~q ;
wire \inst10|stall~3_combout ;
wire \IFID|instReg|reg1623|bit0|int_q~feeder_combout ;
wire \IFID|instReg|reg1623|bit0|int_q~q ;
wire \IFID|instReg|reg1623|bit2|int_q~feeder_combout ;
wire \IFID|instReg|reg1623|bit2|int_q~q ;
wire \IFID|instReg|reg1623|bit1|int_q~q ;
wire \inst9|instReg|reg1623|bit2|int_q~q ;
wire \inst10|stall~1_combout ;
wire \inst9|instReg|reg1623|bit0|int_q~q ;
wire \inst10|stall~2_combout ;
wire \IFID|instReg|reg1623|bit7|int_q~feeder_combout ;
wire \IFID|instReg|reg1623|bit7|int_q~q ;
wire \inst9|instReg|reg1623|bit1|int_q~feeder_combout ;
wire \inst9|instReg|reg1623|bit1|int_q~q ;
wire \IFID|instReg|reg1623|bit6|int_q~q ;
wire \inst10|stall~4_combout ;
wire \inst10|stall~5_combout ;
wire \inst10|stall~6_combout ;
wire \IFID|PCadd4Reg|bit4|int_q~q ;
wire \PC|bit4|int_q~0_combout ;
wire \IFID|instReg|reg07|bit4|int_q~feeder_combout ;
wire \IFID|instReg|reg07|bit4|int_q~q ;
wire \PC|bit4|int_q~q ;
wire \IFID|instReg|reg07|bit3|int_q~q ;
wire \PC|bit3|int_q~q ;
wire \IFID|instReg|reg2431|bit3|int_q~q ;
wire \IFID|instReg|reg2431|bit4|int_q~q ;
wire \inst20~combout ;
wire \IFID|PCadd4Reg|bit2|int_q~0_combout ;
wire \IFID|PCadd4Reg|bit2|int_q~q ;
wire \PC|bit2|int_q~0_combout ;
wire \IFID|instReg|reg07|bit2|int_q~feeder_combout ;
wire \IFID|instReg|reg07|bit2|int_q~q ;
wire \PC|bit2|int_q~q ;
wire \IFID|instReg|reg1623|bit4|int_q~q ;
wire \inst9|instReg|reg07|bit5|int_q~feeder_combout ;
wire \inst9|instReg|reg07|bit5|int_q~q ;
wire \IFID|instReg|reg2431|bit7|int_q~q ;
wire \inst8|muxALUSrc|y~0_combout ;
wire \inst8|muxALUSrc|y~1_combout ;
wire \inst9|ALUSrcff|int_q~q ;
wire \inst14|mux5|y~2_combout ;
wire \IFID|instReg|reg1623|bit5|int_q~q ;
wire \RegFile|reg12|bit5|int_q~q ;
wire \RegFile|reg13|bit5|int_q~q ;
wire \RegFile|Mux1|MUX815|m5|muxtop|y~4_combout ;
wire \RegFile|reg15|bit5|int_q~q ;
wire \RegFile|reg14|bit5|int_q~q ;
wire \RegFile|Mux1|MUX815|m5|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX815|m5|muxtop|y~5_combout ;
wire \RegFile|reg26|bit5|int_q~q ;
wire \RegFile|reg27|bit5|int_q~q ;
wire \RegFile|Mux1|MUX3124|m5|muxtop|y~3_combout ;
wire \RegFile|reg24|bit5|int_q~q ;
wire \RegFile|reg25|bit5|int_q~q ;
wire \RegFile|Mux1|MUX3124|m5|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX3124|m5|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m5|y~2_combout ;
wire \RegFile|reg28|bit5|int_q~q ;
wire \RegFile|reg29|bit5|int_q~q ;
wire \RegFile|Mux1|MUX3124|m5|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX3124|m5|muxtop|y~2_combout ;
wire \RegFile|reg22|bit5|int_q~q ;
wire \RegFile|Mux1|MUX1623|m5|muxtop|y~3_combout ;
wire \RegFile|reg21|bit5|int_q~q ;
wire \RegFile|reg20|bit5|int_q~q ;
wire \RegFile|Mux1|MUX1623|m5|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX1623|m5|muxtop|y~5_combout ;
wire \RegFile|reg16|bit5|int_q~feeder_combout ;
wire \RegFile|reg16|bit5|int_q~q ;
wire \RegFile|reg17|bit5|int_q~feeder_combout ;
wire \RegFile|reg17|bit5|int_q~q ;
wire \RegFile|Mux1|MUX1623|m5|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX1623|m5|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m5|y~1_combout ;
wire \RegFile|reg2|bit5|int_q~q ;
wire \RegFile|reg3|bit5|int_q~q ;
wire \RegFile|Mux1|MUX07|m5|muxtop|y~0_combout ;
wire \RegFile|reg1|bit5|int_q~q ;
wire \RegFile|reg0|bit5|int_q~q ;
wire \RegFile|Mux1|MUX07|m5|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX07|m5|muxtop|y~2_combout ;
wire \RegFile|reg5|bit5|int_q~q ;
wire \RegFile|reg4|bit5|int_q~q ;
wire \RegFile|Mux1|MUX07|m5|muxtop|y~4_combout ;
wire \RegFile|reg7|bit5|int_q~q ;
wire \RegFile|reg6|bit5|int_q~q ;
wire \RegFile|Mux1|MUX07|m5|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX07|m5|muxtop|y~5_combout ;
wire \RegFile|reg8|bit5|int_q~q ;
wire \RegFile|reg9|bit5|int_q~q ;
wire \RegFile|Mux1|MUX815|m5|muxtop|y~1_combout ;
wire \RegFile|reg10|bit5|int_q~q ;
wire \RegFile|Mux1|MUX815|m5|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX815|m5|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m5|y~0_combout ;
wire \RegFile|Mux1|MUXTop|m5|y~3_combout ;
wire \inst9|RD1Reg|bit5|int_q~feeder_combout ;
wire \inst9|RD1Reg|bit5|int_q~q ;
wire \inst9|instReg|reg1623|bit5|int_q~q ;
wire \inst8|muxALUOp1|y~0_combout ;
wire \inst9|ALUOp1ff|int_q~q ;
wire \IFID|instReg|reg815|bit4|int_q~feeder_combout ;
wire \IFID|instReg|reg815|bit4|int_q~q ;
wire \inst9|instReg|reg815|bit4|int_q~q ;
wire \inst2|mux1|y~0_combout ;
wire \EXMEM|RegRdReg|bit1|int_q~q ;
wire \MEMWB|RegRdReg|bit1|int_q~feeder_combout ;
wire \MEMWB|RegRdReg|bit1|int_q~q ;
wire \inst9|instReg|reg1623|bit7|int_q~q ;
wire \IFID|instReg|reg815|bit5|int_q~q ;
wire \inst9|instReg|reg815|bit5|int_q~feeder_combout ;
wire \inst9|instReg|reg815|bit5|int_q~q ;
wire \inst2|mux2|y~0_combout ;
wire \EXMEM|RegRdReg|bit2|int_q~q ;
wire \MEMWB|RegRdReg|bit2|int_q~q ;
wire \inst24|t2~5_combout ;
wire \IFID|instReg|reg815|bit6|int_q~q ;
wire \inst9|instReg|reg815|bit6|int_q~q ;
wire \inst2|mux3|y~0_combout ;
wire \EXMEM|RegRdReg|bit3|int_q~q ;
wire \MEMWB|RegRdReg|bit3|int_q~q ;
wire \IFID|instReg|reg815|bit7|int_q~feeder_combout ;
wire \IFID|instReg|reg815|bit7|int_q~q ;
wire \inst9|instReg|reg815|bit7|int_q~q ;
wire \inst2|mux4|y~0_combout ;
wire \EXMEM|RegRdReg|bit4|int_q~q ;
wire \MEMWB|RegRdReg|bit4|int_q~q ;
wire \inst24|t2~3_combout ;
wire \inst9|instReg|reg2431|bit1|int_q~q ;
wire \inst24|t2~2_combout ;
wire \inst17|RegWrite~0_combout ;
wire \inst17|RegWrite~1_combout ;
wire \inst8|muxRegWrite|y~0_combout ;
wire \inst9|RWff|int_q~q ;
wire \EXMEM|RWff|int_q~q ;
wire \MEMWB|RWff|int_q~q ;
wire \inst24|t2~4_combout ;
wire \inst24|t2~combout ;
wire \inst25|m5|y~3_combout ;
wire \inst9|instReg|reg1623|bit6|int_q~q ;
wire \inst24|fwdA[0]~2_combout ;
wire \IFID|instReg|reg815|bit3|int_q~feeder_combout ;
wire \IFID|instReg|reg815|bit3|int_q~q ;
wire \inst9|instReg|reg815|bit3|int_q~q ;
wire \inst2|mux0|y~0_combout ;
wire \EXMEM|RegRdReg|bit0|int_q~q ;
wire \inst24|fwdA[0]~0_combout ;
wire \inst24|t0~0_combout ;
wire \inst24|fwdA[0]~1_combout ;
wire \inst25|m5|y~combout ;
wire \inst9|instReg|reg07|bit0|int_q~q ;
wire \inst9|instReg|reg07|bit2|int_q~q ;
wire \inst21|mux|m1|muxtop|y~2_combout ;
wire \inst21|mux|m5|muxtop|y~3_combout ;
wire \inst9|RD2Reg|bit5|int_q~q ;
wire \MEMWB|RegRdReg|bit0|int_q~feeder_combout ;
wire \MEMWB|RegRdReg|bit0|int_q~q ;
wire \inst9|instReg|reg1623|bit4|int_q~q ;
wire \inst24|t3~2_combout ;
wire \inst24|t3~3_combout ;
wire \inst24|t3~4_combout ;
wire \inst24|t3~combout ;
wire \inst24|fwdB[0]~2_combout ;
wire \inst24|fwdB[0]~0_combout ;
wire \inst24|fwdB[0]~1_combout ;
wire \inst14|mux5|y~0_combout ;
wire \inst14|mux5|y~1_combout ;
wire \IFID|instReg|reg07|bit1|int_q~feeder_combout ;
wire \IFID|instReg|reg07|bit1|int_q~q ;
wire \inst9|instReg|reg07|bit1|int_q~q ;
wire \inst8|muxALUOp0|y~3_combout ;
wire \inst8|muxALUOp0|y~4_combout ;
wire \inst9|ALUOp0ff|int_q~q ;
wire \inst21|fa|comb~6_combout ;
wire \RegFile|reg29|bit2|int_q~q ;
wire \RegFile|reg28|bit2|int_q~q ;
wire \RegFile|Mux1|MUX3124|m2|muxtop|y~1_combout ;
wire \RegFile|reg31|bit2|int_q~q ;
wire \RegFile|reg30|bit2|int_q~q ;
wire \RegFile|Mux1|MUX3124|m2|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX3124|m2|muxtop|y~2_combout ;
wire \RegFile|reg20|bit2|int_q~q ;
wire \RegFile|reg21|bit2|int_q~feeder_combout ;
wire \RegFile|reg21|bit2|int_q~q ;
wire \RegFile|Mux1|MUX1623|m2|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX1623|m2|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m2|y~1_combout ;
wire \RegFile|reg6|bit2|int_q~q ;
wire \RegFile|reg7|bit2|int_q~q ;
wire \RegFile|Mux1|MUX07|m2|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX07|m2|muxtop|y~5_combout ;
wire \RegFile|reg0|bit2|int_q~q ;
wire \RegFile|reg1|bit2|int_q~q ;
wire \RegFile|Mux1|MUX07|m2|muxtop|y~1_combout ;
wire \RegFile|reg2|bit2|int_q~q ;
wire \RegFile|reg3|bit2|int_q~q ;
wire \RegFile|Mux1|MUX07|m2|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX07|m2|muxtop|y~2_combout ;
wire \RegFile|reg9|bit2|int_q~q ;
wire \RegFile|reg8|bit2|int_q~q ;
wire \RegFile|Mux1|MUX815|m2|muxtop|y~1_combout ;
wire \RegFile|reg10|bit2|int_q~q ;
wire \RegFile|reg11|bit2|int_q~q ;
wire \RegFile|Mux1|MUX815|m2|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX815|m2|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m2|y~0_combout ;
wire \RegFile|reg26|bit2|int_q~q ;
wire \RegFile|reg27|bit2|int_q~q ;
wire \RegFile|Mux1|MUX3124|m2|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX3124|m2|muxtop|y~5_combout ;
wire \RegFile|reg13|bit2|int_q~feeder_combout ;
wire \RegFile|reg13|bit2|int_q~q ;
wire \RegFile|reg12|bit2|int_q~feeder_combout ;
wire \RegFile|reg12|bit2|int_q~q ;
wire \RegFile|Mux1|MUX815|m2|muxtop|y~4_combout ;
wire \RegFile|reg15|bit2|int_q~feeder_combout ;
wire \RegFile|reg15|bit2|int_q~q ;
wire \RegFile|reg14|bit2|int_q~q ;
wire \RegFile|Mux1|MUX815|m2|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX815|m2|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m2|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m2|y~3_combout ;
wire \inst9|RD1Reg|bit2|int_q~q ;
wire \inst25|m2|y~combout ;
wire \inst9|instReg|reg07|bit3|int_q~q ;
wire \inst21|mux|m1|muxtop|y~1_combout ;
wire \inst25|m1|y~3_combout ;
wire \RegFile|reg22|bit1|int_q~q ;
wire \RegFile|Mux1|MUX1623|m1|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX1623|m1|muxtop|y~5_combout ;
wire \RegFile|reg30|bit1|int_q~q ;
wire \RegFile|Mux1|MUX3124|m1|muxtop|y~0_combout ;
wire \RegFile|reg28|bit1|int_q~q ;
wire \RegFile|Mux1|MUX3124|m1|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX3124|m1|muxtop|y~2_combout ;
wire \RegFile|reg18|bit1|int_q~q ;
wire \RegFile|Mux1|MUX1623|m1|muxtop|y~0_combout ;
wire \RegFile|reg16|bit1|int_q~feeder_combout ;
wire \RegFile|reg16|bit1|int_q~q ;
wire \RegFile|reg17|bit1|int_q~feeder_combout ;
wire \RegFile|reg17|bit1|int_q~q ;
wire \RegFile|Mux1|MUX1623|m1|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX1623|m1|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m1|y~1_combout ;
wire \RegFile|reg24|bit1|int_q~q ;
wire \RegFile|reg25|bit1|int_q~q ;
wire \RegFile|Mux1|MUX3124|m1|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX3124|m1|muxtop|y~5_combout ;
wire \RegFile|reg12|bit1|int_q~feeder_combout ;
wire \RegFile|reg12|bit1|int_q~q ;
wire \RegFile|Mux1|MUX815|m1|muxtop|y~4_combout ;
wire \RegFile|reg15|bit1|int_q~feeder_combout ;
wire \RegFile|reg15|bit1|int_q~q ;
wire \RegFile|reg14|bit1|int_q~q ;
wire \RegFile|Mux1|MUX815|m1|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX815|m1|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m1|y~2_combout ;
wire \RegFile|reg6|bit1|int_q~q ;
wire \RegFile|reg7|bit1|int_q~q ;
wire \RegFile|Mux1|MUX07|m1|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX07|m1|muxtop|y~5_combout ;
wire \RegFile|reg9|bit1|int_q~q ;
wire \RegFile|reg8|bit1|int_q~q ;
wire \RegFile|Mux1|MUX815|m1|muxtop|y~1_combout ;
wire \RegFile|reg11|bit1|int_q~q ;
wire \RegFile|Mux1|MUX815|m1|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX815|m1|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m1|y~0_combout ;
wire \RegFile|Mux1|MUXTop|m1|y~3_combout ;
wire \inst9|RD1Reg|bit1|int_q~feeder_combout ;
wire \inst9|RD1Reg|bit1|int_q~q ;
wire \inst25|m1|y~combout ;
wire \inst21|mux|m1|muxtop|y~4_combout ;
wire \inst21|mux|m1|muxtop|y~5_combout ;
wire \EXMEM|ALUResultReg|bit1|int_q~q ;
wire \MEMWB|ALUResultReg|bit1|int_q~feeder_combout ;
wire \MEMWB|ALUResultReg|bit1|int_q~q ;
wire \GClock~input_o ;
wire \GClock~inputclkctrl_outclk ;
wire \inst21|mux|m0|muxtop|y~0_combout ;
wire \inst24|t3~5_combout ;
wire \inst14|mux0|y~2_combout ;
wire \inst14|mux0|y~3_combout ;
wire \inst21|mux|m1|muxtop|y~0_combout ;
wire \inst8|muxMemRead|y~0_combout ;
wire \inst9|MRff|int_q~q ;
wire \EXMEM|MtRff|int_q~q ;
wire \MEMWB|MtRff|int_q~feeder_combout ;
wire \MEMWB|MtRff|int_q~q ;
wire \MEMWB|ALUResultReg|bit7|int_q~q ;
wire \MEMWB|ALUResultReg|bit3|int_q~feeder_combout ;
wire \MEMWB|ALUResultReg|bit3|int_q~q ;
wire \EXMEM|ReadData2Reg|bit1|int_q~q ;
wire \RegFile|reg18|bit2|int_q~q ;
wire \RegFile|reg19|bit2|int_q~q ;
wire \RegFile|Mux2|MUX1623|m2|muxtop|y~0_combout ;
wire \RegFile|reg16|bit2|int_q~q ;
wire \RegFile|reg17|bit2|int_q~feeder_combout ;
wire \RegFile|reg17|bit2|int_q~q ;
wire \RegFile|Mux2|MUX1623|m2|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX1623|m2|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX3124|m2|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX3124|m2|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m2|y~1_combout ;
wire \RegFile|Mux2|MUX07|m2|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX07|m2|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX07|m2|muxtop|y~2_combout ;
wire \RegFile|reg4|bit2|int_q~feeder_combout ;
wire \RegFile|reg4|bit2|int_q~q ;
wire \RegFile|reg5|bit2|int_q~q ;
wire \RegFile|Mux2|MUX07|m2|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX07|m2|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX07|m2|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUX815|m2|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX815|m2|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX815|m2|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m2|y~0_combout ;
wire \RegFile|Mux2|MUXTop|m2|y~3_combout ;
wire \inst9|RD2Reg|bit2|int_q~q ;
wire \EXMEM|ReadData2Reg|bit2|int_q~q ;
wire \RegFile|reg23|bit3|int_q~q ;
wire \RegFile|reg22|bit3|int_q~q ;
wire \RegFile|Mux2|MUX1623|m3|muxtop|y~3_combout ;
wire \RegFile|reg21|bit3|int_q~q ;
wire \RegFile|Mux2|MUX1623|m3|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX1623|m3|muxtop|y~5_combout ;
wire \RegFile|reg18|bit3|int_q~feeder_combout ;
wire \RegFile|reg18|bit3|int_q~q ;
wire \RegFile|Mux2|MUX1623|m3|muxtop|y~0_combout ;
wire \RegFile|reg16|bit3|int_q~feeder_combout ;
wire \RegFile|reg16|bit3|int_q~q ;
wire \RegFile|reg17|bit3|int_q~feeder_combout ;
wire \RegFile|reg17|bit3|int_q~q ;
wire \RegFile|Mux2|MUX1623|m3|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX1623|m3|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m3|y~1_combout ;
wire \RegFile|reg13|bit3|int_q~feeder_combout ;
wire \RegFile|reg13|bit3|int_q~q ;
wire \RegFile|reg12|bit3|int_q~feeder_combout ;
wire \RegFile|reg12|bit3|int_q~q ;
wire \RegFile|Mux2|MUX815|m3|muxtop|y~4_combout ;
wire \RegFile|reg15|bit3|int_q~feeder_combout ;
wire \RegFile|reg15|bit3|int_q~q ;
wire \RegFile|reg14|bit3|int_q~q ;
wire \RegFile|Mux2|MUX815|m3|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX815|m3|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m3|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m3|y~3_combout ;
wire \inst9|RD2Reg|bit3|int_q~q ;
wire \EXMEM|ReadData2Reg|bit3|int_q~q ;
wire \RegFile|reg22|bit4|int_q~q ;
wire \RegFile|reg23|bit4|int_q~q ;
wire \RegFile|Mux2|MUX1623|m4|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX1623|m4|muxtop|y~5_combout ;
wire \RegFile|reg29|bit4|int_q~q ;
wire \RegFile|reg28|bit4|int_q~q ;
wire \RegFile|Mux2|MUX3124|m4|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX3124|m4|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m4|y~1_combout ;
wire \RegFile|reg4|bit4|int_q~q ;
wire \RegFile|reg5|bit4|int_q~q ;
wire \RegFile|Mux2|MUX07|m4|muxtop|y~4_combout ;
wire \RegFile|reg6|bit4|int_q~q ;
wire \RegFile|reg7|bit4|int_q~q ;
wire \RegFile|Mux2|MUX07|m4|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX07|m4|muxtop|y~5_combout ;
wire \RegFile|reg8|bit4|int_q~q ;
wire \RegFile|reg9|bit4|int_q~q ;
wire \RegFile|Mux2|MUX815|m4|muxtop|y~1_combout ;
wire \RegFile|reg11|bit4|int_q~q ;
wire \RegFile|reg10|bit4|int_q~q ;
wire \RegFile|Mux2|MUX815|m4|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX815|m4|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m4|y~0_combout ;
wire \RegFile|reg24|bit4|int_q~q ;
wire \RegFile|Mux2|MUX3124|m4|muxtop|y~3_combout ;
wire \RegFile|reg27|bit4|int_q~q ;
wire \RegFile|Mux2|MUX3124|m4|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX3124|m4|muxtop|y~5_combout ;
wire \RegFile|reg13|bit4|int_q~q ;
wire \RegFile|reg12|bit4|int_q~q ;
wire \RegFile|Mux2|MUX815|m4|muxtop|y~4_combout ;
wire \RegFile|reg15|bit4|int_q~q ;
wire \RegFile|reg14|bit4|int_q~q ;
wire \RegFile|Mux2|MUX815|m4|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX815|m4|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m4|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m4|y~3_combout ;
wire \inst9|RD2Reg|bit4|int_q~feeder_combout ;
wire \inst9|RD2Reg|bit4|int_q~q ;
wire \EXMEM|ReadData2Reg|bit4|int_q~q ;
wire \EXMEM|ReadData2Reg|bit5|int_q~q ;
wire \EXMEM|ReadData2Reg|bit6|int_q~q ;
wire \RegFile|reg4|bit7|int_q~q ;
wire \RegFile|reg5|bit7|int_q~q ;
wire \RegFile|Mux2|MUX07|m7|muxtop|y~4_combout ;
wire \RegFile|reg7|bit7|int_q~q ;
wire \RegFile|Mux2|MUX07|m7|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX07|m7|muxtop|y~5_combout ;
wire \RegFile|reg8|bit7|int_q~q ;
wire \RegFile|reg9|bit7|int_q~q ;
wire \RegFile|Mux2|MUX815|m7|muxtop|y~1_combout ;
wire \RegFile|reg10|bit7|int_q~feeder_combout ;
wire \RegFile|reg10|bit7|int_q~q ;
wire \RegFile|reg11|bit7|int_q~feeder_combout ;
wire \RegFile|reg11|bit7|int_q~q ;
wire \RegFile|Mux2|MUX815|m7|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX815|m7|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m7|y~0_combout ;
wire \RegFile|reg22|bit7|int_q~q ;
wire \RegFile|Mux2|MUX1623|m7|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX1623|m7|muxtop|y~5_combout ;
wire \RegFile|reg19|bit7|int_q~q ;
wire \RegFile|Mux2|MUX1623|m7|muxtop|y~0_combout ;
wire \RegFile|reg16|bit7|int_q~feeder_combout ;
wire \RegFile|reg16|bit7|int_q~q ;
wire \RegFile|reg17|bit7|int_q~q ;
wire \RegFile|Mux2|MUX1623|m7|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX1623|m7|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m7|y~1_combout ;
wire \RegFile|reg25|bit7|int_q~q ;
wire \RegFile|reg24|bit7|int_q~q ;
wire \RegFile|Mux2|MUX3124|m7|muxtop|y~4_combout ;
wire \RegFile|reg26|bit7|int_q~q ;
wire \RegFile|reg27|bit7|int_q~q ;
wire \RegFile|Mux2|MUX3124|m7|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX3124|m7|muxtop|y~5_combout ;
wire \RegFile|reg13|bit7|int_q~feeder_combout ;
wire \RegFile|reg13|bit7|int_q~q ;
wire \RegFile|reg12|bit7|int_q~feeder_combout ;
wire \RegFile|reg12|bit7|int_q~q ;
wire \RegFile|Mux2|MUX815|m7|muxtop|y~4_combout ;
wire \RegFile|reg15|bit7|int_q~q ;
wire \RegFile|reg14|bit7|int_q~q ;
wire \RegFile|Mux2|MUX815|m7|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX815|m7|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m7|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m7|y~3_combout ;
wire \inst9|RD2Reg|bit7|int_q~q ;
wire \EXMEM|ReadData2Reg|bit7|int_q~q ;
wire \MEMWB|ReadDataReg|bit6|int_q ;
wire \inst27|mux6|y~0_combout ;
wire \RegFile|reg29|bit6|int_q~q ;
wire \RegFile|reg28|bit6|int_q~q ;
wire \RegFile|Mux2|MUX3124|m6|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX3124|m6|muxtop|y~2_combout ;
wire \RegFile|reg23|bit6|int_q~q ;
wire \RegFile|reg22|bit6|int_q~q ;
wire \RegFile|Mux2|MUX1623|m6|muxtop|y~3_combout ;
wire \RegFile|reg20|bit6|int_q~q ;
wire \RegFile|reg21|bit6|int_q~q ;
wire \RegFile|Mux2|MUX1623|m6|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX1623|m6|muxtop|y~5_combout ;
wire \RegFile|reg19|bit6|int_q~q ;
wire \RegFile|reg18|bit6|int_q~q ;
wire \RegFile|Mux2|MUX1623|m6|muxtop|y~0_combout ;
wire \RegFile|reg16|bit6|int_q~q ;
wire \RegFile|reg17|bit6|int_q~feeder_combout ;
wire \RegFile|reg17|bit6|int_q~q ;
wire \RegFile|Mux2|MUX1623|m6|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX1623|m6|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m6|y~1_combout ;
wire \RegFile|reg3|bit6|int_q~q ;
wire \RegFile|reg2|bit6|int_q~q ;
wire \RegFile|Mux2|MUX07|m6|muxtop|y~0_combout ;
wire \RegFile|reg0|bit6|int_q~q ;
wire \RegFile|reg1|bit6|int_q~feeder_combout ;
wire \RegFile|reg1|bit6|int_q~q ;
wire \RegFile|Mux2|MUX07|m6|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX07|m6|muxtop|y~2_combout ;
wire \RegFile|reg4|bit6|int_q~feeder_combout ;
wire \RegFile|reg4|bit6|int_q~q ;
wire \RegFile|reg5|bit6|int_q~feeder_combout ;
wire \RegFile|reg5|bit6|int_q~q ;
wire \RegFile|Mux2|MUX07|m6|muxtop|y~4_combout ;
wire \RegFile|reg7|bit6|int_q~q ;
wire \RegFile|reg6|bit6|int_q~q ;
wire \RegFile|Mux2|MUX07|m6|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX07|m6|muxtop|y~5_combout ;
wire \RegFile|reg10|bit6|int_q~q ;
wire \RegFile|reg11|bit6|int_q~q ;
wire \RegFile|Mux2|MUX815|m6|muxtop|y~0_combout ;
wire \RegFile|reg9|bit6|int_q~q ;
wire \RegFile|reg8|bit6|int_q~q ;
wire \RegFile|Mux2|MUX815|m6|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX815|m6|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m6|y~0_combout ;
wire \RegFile|Mux2|MUXTop|m6|y~3_combout ;
wire \inst9|RD2Reg|bit6|int_q~feeder_combout ;
wire \inst9|RD2Reg|bit6|int_q~q ;
wire \inst14|mux6|y~1_combout ;
wire \inst9|instReg|reg07|bit6|int_q~q ;
wire \MEMWB|ALUResultReg|bit6|int_q~feeder_combout ;
wire \MEMWB|ALUResultReg|bit6|int_q~q ;
wire \inst14|mux6|y~0_combout ;
wire \inst14|mux6|y~2_combout ;
wire \inst21|mux|m6|muxtop|y~1_combout ;
wire \inst21|mux|m6|muxtop|y~2_combout ;
wire \EXMEM|ALUResultReg|bit6|int_q~q ;
wire \MEMWB|ReadDataReg|bit3|int_q ;
wire \inst27|mux3|y~0_combout ;
wire \RegFile|reg20|bit3|int_q~q ;
wire \RegFile|Mux1|MUX1623|m3|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX1623|m3|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX1623|m3|muxtop|y~5_combout ;
wire \RegFile|reg19|bit3|int_q~q ;
wire \RegFile|Mux1|MUX1623|m3|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX1623|m3|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX1623|m3|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m3|y~1_combout ;
wire \RegFile|reg4|bit3|int_q~q ;
wire \RegFile|reg5|bit3|int_q~q ;
wire \RegFile|Mux1|MUX07|m3|muxtop|y~4_combout ;
wire \RegFile|reg6|bit3|int_q~q ;
wire \RegFile|reg7|bit3|int_q~q ;
wire \RegFile|Mux1|MUX07|m3|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX07|m3|muxtop|y~5_combout ;
wire \RegFile|reg9|bit3|int_q~q ;
wire \RegFile|reg8|bit3|int_q~q ;
wire \RegFile|Mux1|MUX815|m3|muxtop|y~1_combout ;
wire \RegFile|reg10|bit3|int_q~feeder_combout ;
wire \RegFile|reg10|bit3|int_q~q ;
wire \RegFile|reg11|bit3|int_q~feeder_combout ;
wire \RegFile|reg11|bit3|int_q~q ;
wire \RegFile|Mux1|MUX815|m3|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX815|m3|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m3|y~0_combout ;
wire \RegFile|Mux1|MUXTop|m3|y~3_combout ;
wire \inst9|RD1Reg|bit3|int_q~q ;
wire \inst25|m3|y~combout ;
wire \inst14|mux3|y~0_combout ;
wire \inst14|mux3|y~1_combout ;
wire \inst21|fa|comb~2_combout ;
wire \inst21|mux|m3|muxtop|y~0_combout ;
wire \inst21|mux|m3|muxtop|y~2_combout ;
wire \EXMEM|ALUResultReg|bit3|int_q~q ;
wire \MEMWB|ReadDataReg|bit7|int_q ;
wire \inst27|mux7|y~0_combout ;
wire \inst25|m7|y~1_combout ;
wire \RegFile|Mux1|MUX3124|m6|muxtop|y~1_combout ;
wire \RegFile|reg31|bit6|int_q~q ;
wire \RegFile|reg30|bit6|int_q~q ;
wire \RegFile|Mux1|MUX3124|m6|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX3124|m6|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUX1623|m6|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX1623|m6|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m6|y~1_combout ;
wire \RegFile|Mux1|MUX07|m6|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX07|m6|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX07|m6|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUX815|m6|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX815|m6|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX815|m6|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUX07|m6|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX07|m6|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX07|m6|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m6|y~0_combout ;
wire \RegFile|Mux1|MUXTop|m6|y~3_combout ;
wire \inst9|RD1Reg|bit6|int_q~q ;
wire \inst25|m6|y~2_combout ;
wire \inst25|m6|y~3_combout ;
wire \inst25|m5|y~2_combout ;
wire \inst21|fa|fa5|Cout~0_combout ;
wire \inst21|fa|fa6|Cout~0_combout ;
wire \inst21|fa|fa7|Sum~combout ;
wire \inst21|mux|m7|muxtop|y~1_combout ;
wire \EXMEM|ALUResultReg|bit7|int_q~q ;
wire \inst14|mux7|y~0_combout ;
wire \inst14|mux7|y~1_combout ;
wire \inst14|mux7|y~2_combout ;
wire \inst25|m6|y~combout ;
wire \RegFile|reg26|bit4|int_q~q ;
wire \RegFile|Mux1|MUX3124|m4|muxtop|y~3_combout ;
wire \RegFile|reg25|bit4|int_q~q ;
wire \RegFile|Mux1|MUX3124|m4|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX3124|m4|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUX815|m4|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX815|m4|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX815|m4|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m4|y~2_combout ;
wire \RegFile|Mux1|MUX3124|m4|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX3124|m4|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUX1623|m4|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX1623|m4|muxtop|y~5_combout ;
wire \RegFile|reg16|bit4|int_q~feeder_combout ;
wire \RegFile|reg16|bit4|int_q~q ;
wire \RegFile|reg17|bit4|int_q~feeder_combout ;
wire \RegFile|reg17|bit4|int_q~q ;
wire \RegFile|Mux1|MUX1623|m4|muxtop|y~1_combout ;
wire \RegFile|reg18|bit4|int_q~q ;
wire \RegFile|Mux1|MUX1623|m4|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX1623|m4|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m4|y~1_combout ;
wire \RegFile|Mux1|MUX815|m4|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX815|m4|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX815|m4|muxtop|y~2_combout ;
wire \RegFile|reg3|bit4|int_q~q ;
wire \RegFile|reg2|bit4|int_q~feeder_combout ;
wire \RegFile|reg2|bit4|int_q~q ;
wire \RegFile|Mux1|MUX07|m4|muxtop|y~0_combout ;
wire \RegFile|reg0|bit4|int_q~q ;
wire \RegFile|reg1|bit4|int_q~q ;
wire \RegFile|Mux1|MUX07|m4|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX07|m4|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUX07|m4|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX07|m4|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX07|m4|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m4|y~0_combout ;
wire \RegFile|Mux1|MUXTop|m4|y~3_combout ;
wire \inst9|RD1Reg|bit4|int_q~q ;
wire \inst25|m4|y~combout ;
wire \inst14|mux3|y~2_combout ;
wire \inst14|mux1|y~2_combout ;
wire \inst14|mux1|y~3_combout ;
wire \inst14|mux1|y~4_combout ;
wire \inst14|mux0|y~4_combout ;
wire \inst14|mux0|y~5_combout ;
wire \inst21|comparator|LessThan1~1_cout ;
wire \inst21|comparator|LessThan1~3_cout ;
wire \inst21|comparator|LessThan1~5_cout ;
wire \inst21|comparator|LessThan1~7_cout ;
wire \inst21|comparator|LessThan1~9_cout ;
wire \inst21|comparator|LessThan1~11_cout ;
wire \inst21|comparator|LessThan1~13_cout ;
wire \inst21|comparator|LessThan1~14_combout ;
wire \inst21|mux|m0|muxtop|y~1_combout ;
wire \inst21|mux|m0|muxtop|y~2_combout ;
wire \inst21|mux|m0|muxtop|y~3_combout ;
wire \inst21|mux|m0|muxtop|y~4_combout ;
wire \inst21|mux|m0|muxtop|y~5_combout ;
wire \EXMEM|ALUResultReg|bit0|int_q~q ;
wire \MEMWB|ReadDataReg|bit0|int_q ;
wire \MEMWB|ALUResultReg|bit0|int_q~q ;
wire \inst27|mux0|y~0_combout ;
wire \RegFile|reg21|bit0|int_q~q ;
wire \RegFile|reg20|bit0|int_q~q ;
wire \RegFile|Mux2|MUX1623|m0|muxtop|y~4_combout ;
wire \RegFile|reg23|bit0|int_q~q ;
wire \RegFile|Mux2|MUX1623|m0|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX1623|m0|muxtop|y~5_combout ;
wire \RegFile|reg19|bit0|int_q~q ;
wire \RegFile|reg18|bit0|int_q~q ;
wire \RegFile|Mux2|MUX1623|m0|muxtop|y~0_combout ;
wire \RegFile|reg16|bit0|int_q~feeder_combout ;
wire \RegFile|reg16|bit0|int_q~q ;
wire \RegFile|reg17|bit0|int_q~feeder_combout ;
wire \RegFile|reg17|bit0|int_q~q ;
wire \RegFile|Mux2|MUX1623|m0|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX1623|m0|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m0|y~1_combout ;
wire \RegFile|reg26|bit0|int_q~q ;
wire \RegFile|reg27|bit0|int_q~q ;
wire \RegFile|Mux2|MUX3124|m0|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX3124|m0|muxtop|y~5_combout ;
wire \RegFile|reg13|bit0|int_q~feeder_combout ;
wire \RegFile|reg13|bit0|int_q~q ;
wire \RegFile|reg12|bit0|int_q~q ;
wire \RegFile|Mux2|MUX815|m0|muxtop|y~4_combout ;
wire \RegFile|reg15|bit0|int_q~feeder_combout ;
wire \RegFile|reg15|bit0|int_q~q ;
wire \RegFile|reg14|bit0|int_q~q ;
wire \RegFile|Mux2|MUX815|m0|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX815|m0|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m0|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m0|y~3_combout ;
wire \inst9|RD2Reg|bit0|int_q~feeder_combout ;
wire \inst9|RD2Reg|bit0|int_q~q ;
wire \EXMEM|ReadData2Reg|bit0|int_q~feeder_combout ;
wire \EXMEM|ReadData2Reg|bit0|int_q~q ;
wire \MEMWB|ReadDataReg|bit1|int_q ;
wire \inst27|mux1|y~0_combout ;
wire \RegFile|reg27|bit1|int_q~q ;
wire \RegFile|reg26|bit1|int_q~feeder_combout ;
wire \RegFile|reg26|bit1|int_q~q ;
wire \RegFile|Mux2|MUX3124|m1|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX3124|m1|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX3124|m1|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUX815|m1|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX815|m1|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX815|m1|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m1|y~2_combout ;
wire \RegFile|Mux2|MUX3124|m1|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX3124|m1|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX3124|m1|muxtop|y~2_combout ;
wire \RegFile|reg20|bit1|int_q~q ;
wire \RegFile|reg21|bit1|int_q~q ;
wire \RegFile|Mux2|MUX1623|m1|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX1623|m1|muxtop|y~5_combout ;
wire \RegFile|reg19|bit1|int_q~q ;
wire \RegFile|Mux2|MUX1623|m1|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX1623|m1|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX1623|m1|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m1|y~1_combout ;
wire \RegFile|Mux2|MUX07|m1|muxtop|y~3_combout ;
wire \RegFile|reg4|bit1|int_q~q ;
wire \RegFile|reg5|bit1|int_q~q ;
wire \RegFile|Mux2|MUX07|m1|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX07|m1|muxtop|y~5_combout ;
wire \RegFile|reg10|bit1|int_q~q ;
wire \RegFile|Mux2|MUX815|m1|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX815|m1|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX815|m1|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m1|y~0_combout ;
wire \RegFile|Mux2|MUXTop|m1|y~3_combout ;
wire \inst9|RD2Reg|bit1|int_q~q ;
wire \inst14|mux1|y~1_combout ;
wire \inst14|mux1|y~0_combout ;
wire \inst21|fa|comb~3_combout ;
wire \RegFile|Mux1|MUX3124|m0|muxtop|y~3_combout ;
wire \RegFile|reg25|bit0|int_q~q ;
wire \RegFile|reg24|bit0|int_q~q ;
wire \RegFile|Mux1|MUX3124|m0|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX3124|m0|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUX815|m0|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX815|m0|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX815|m0|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m0|y~2_combout ;
wire \RegFile|reg2|bit0|int_q~q ;
wire \RegFile|reg3|bit0|int_q~q ;
wire \RegFile|Mux1|MUX07|m0|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX07|m0|muxtop|y~2_combout ;
wire \RegFile|reg7|bit0|int_q~q ;
wire \RegFile|reg6|bit0|int_q~q ;
wire \RegFile|Mux1|MUX07|m0|muxtop|y~3_combout ;
wire \RegFile|reg5|bit0|int_q~q ;
wire \RegFile|reg4|bit0|int_q~q ;
wire \RegFile|Mux1|MUX07|m0|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX07|m0|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m0|y~0_combout ;
wire \RegFile|Mux1|MUX1623|m0|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX1623|m0|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX1623|m0|muxtop|y~5_combout ;
wire \RegFile|reg29|bit0|int_q~q ;
wire \RegFile|Mux1|MUX3124|m0|muxtop|y~1_combout ;
wire \RegFile|reg30|bit0|int_q~q ;
wire \RegFile|reg31|bit0|int_q~q ;
wire \RegFile|Mux1|MUX3124|m0|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX3124|m0|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUX1623|m0|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX1623|m0|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m0|y~1_combout ;
wire \RegFile|Mux1|MUXTop|m0|y~3_combout ;
wire \inst9|RD1Reg|bit0|int_q~q ;
wire \inst24|t2~6_combout ;
wire \inst25|m0|y~0_combout ;
wire \inst25|m0|y~1_combout ;
wire \inst21|fa|fa0|Cout~0_combout ;
wire \inst21|fa|fa1|Cout~0_combout ;
wire \inst14|mux2|y~1_combout ;
wire \inst21|fa|comb~4_combout ;
wire \inst21|mux|m2|muxtop|y~0_combout ;
wire \inst21|mux|m2|muxtop|y~1_combout ;
wire \inst21|mux|m2|muxtop|y~2_combout ;
wire \EXMEM|ALUResultReg|bit2|int_q~q ;
wire \MEMWB|ALUResultReg|bit2|int_q~feeder_combout ;
wire \MEMWB|ALUResultReg|bit2|int_q~q ;
wire \MEMWB|ReadDataReg|bit2|int_q ;
wire \inst27|mux2|y~0_combout ;
wire \inst25|m2|y~3_combout ;
wire \inst21|fa|fa2|Cout~0_combout ;
wire \inst25|m3|y~3_combout ;
wire \inst21|fa|fa3|Cout~0_combout ;
wire \inst14|mux4|y~0_combout ;
wire \inst14|mux4|y~1_combout ;
wire \inst9|instReg|reg07|bit4|int_q~feeder_combout ;
wire \inst9|instReg|reg07|bit4|int_q~q ;
wire \inst21|fa|comb~5_combout ;
wire \inst21|mux|m4|muxtop|y~0_combout ;
wire \inst21|mux|m4|muxtop|y~2_combout ;
wire \EXMEM|ALUResultReg|bit4|int_q~q ;
wire \MEMWB|ALUResultReg|bit4|int_q~feeder_combout ;
wire \MEMWB|ALUResultReg|bit4|int_q~q ;
wire \inst27|mux4|y~0_combout ;
wire \inst25|m4|y~3_combout ;
wire \inst21|fa|fa4|Cout~0_combout ;
wire \inst21|mux|m5|muxtop|y~2_combout ;
wire \inst21|mux|m5|muxtop|y~4_combout ;
wire \EXMEM|ALUResultReg|bit5|int_q~q ;
wire \MEMWB|ALUResultReg|bit5|int_q~q ;
wire \MEMWB|ReadDataReg|bit5|int_q ;
wire \inst27|mux5|y~0_combout ;
wire \RegFile|reg11|bit5|int_q~q ;
wire \RegFile|Mux2|MUX815|m5|muxtop|y~0_combout ;
wire \RegFile|Mux2|MUX815|m5|muxtop|y~1_combout ;
wire \RegFile|Mux2|MUX815|m5|muxtop|y~2_combout ;
wire \RegFile|Mux2|MUX07|m5|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX07|m5|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX07|m5|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m5|y~0_combout ;
wire \RegFile|Mux2|MUX3124|m5|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX3124|m5|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUX815|m5|muxtop|y~4_combout ;
wire \RegFile|Mux2|MUX815|m5|muxtop|y~3_combout ;
wire \RegFile|Mux2|MUX815|m5|muxtop|y~5_combout ;
wire \RegFile|Mux2|MUXTop|m5|y~2_combout ;
wire \RegFile|Mux2|MUXTop|m5|y~3_combout ;
wire \BranchChkComp|Equal0~2_combout ;
wire \RegFile|reg18|bit7|int_q~q ;
wire \RegFile|Mux1|MUX1623|m7|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX1623|m7|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX1623|m7|muxtop|y~2_combout ;
wire \RegFile|reg29|bit7|int_q~q ;
wire \RegFile|reg28|bit7|int_q~q ;
wire \RegFile|Mux1|MUX3124|m7|muxtop|y~1_combout ;
wire \RegFile|reg30|bit7|int_q~q ;
wire \RegFile|reg31|bit7|int_q~q ;
wire \RegFile|Mux1|MUX3124|m7|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX3124|m7|muxtop|y~2_combout ;
wire \RegFile|reg20|bit7|int_q~q ;
wire \RegFile|Mux1|MUX1623|m7|muxtop|y~4_combout ;
wire \RegFile|Mux1|MUX1623|m7|muxtop|y~5_combout ;
wire \RegFile|Mux1|MUXTop|m7|y~1_combout ;
wire \RegFile|Mux1|MUX07|m7|muxtop|y~4_combout ;
wire \RegFile|reg6|bit7|int_q~q ;
wire \RegFile|Mux1|MUX07|m7|muxtop|y~3_combout ;
wire \RegFile|Mux1|MUX07|m7|muxtop|y~5_combout ;
wire \RegFile|reg1|bit7|int_q~q ;
wire \RegFile|reg0|bit7|int_q~q ;
wire \RegFile|Mux1|MUX07|m7|muxtop|y~1_combout ;
wire \RegFile|reg3|bit7|int_q~feeder_combout ;
wire \RegFile|reg3|bit7|int_q~q ;
wire \RegFile|reg2|bit7|int_q~feeder_combout ;
wire \RegFile|reg2|bit7|int_q~q ;
wire \RegFile|Mux1|MUX07|m7|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX07|m7|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUX815|m7|muxtop|y~1_combout ;
wire \RegFile|Mux1|MUX815|m7|muxtop|y~0_combout ;
wire \RegFile|Mux1|MUX815|m7|muxtop|y~2_combout ;
wire \RegFile|Mux1|MUXTop|m7|y~0_combout ;
wire \RegFile|Mux1|MUXTop|m7|y~3_combout ;
wire \BranchChkComp|Equal0~3_combout ;
wire \BranchChkComp|Equal0~0_combout ;
wire \BranchChkComp|Equal0~4_combout ;
wire \inst8|muxALUOp0|y~2_combout ;
wire \inst11~combout ;
wire \IFID|PCadd4Reg|bit1|int_q~q ;
wire \inst19|mux1|y~0_combout ;
wire \PC|bit1|int_q~0_combout ;
wire \PC|bit1|int_q~q ;
wire \IFID|instReg|reg07|bit0|int_q~feeder_combout ;
wire \IFID|instReg|reg07|bit0|int_q~q ;
wire \IFID|PCadd4Reg|bit0|int_q~feeder_combout ;
wire \IFID|PCadd4Reg|bit0|int_q~q ;
wire \inst19|mux0|y~0_combout ;
wire \PC|bit0|int_q~q ;
wire \IFID|instReg|reg2431|bit5|int_q~q ;
wire \inst17|MemWrite~0_combout ;
wire \inst21|Zero~1_combout ;
wire \inst21|Zero~0_combout ;
wire \inst21|Zero~combout ;
wire \inst17|Branch~2_combout ;
wire \inst14|mux4|y~2_combout ;
wire \inst14|mux2|y~0_combout ;
wire \inst14|mux2|y~2_combout ;
wire \InstrSelect[1]~input_o ;
wire \InstrSelect[2]~input_o ;
wire \InstOutMUX|muxTop|mux31|y~0_combout ;
wire \inst9|instReg|reg2431|bit7|int_q~feeder_combout ;
wire \inst9|instReg|reg2431|bit7|int_q~q ;
wire \EXMEM|instReg|reg2431|bit7|int_q~feeder_combout ;
wire \EXMEM|instReg|reg2431|bit7|int_q~q ;
wire \MEMWB|instReg|reg2431|bit7|int_q~q ;
wire \InstrSelect[0]~input_o ;
wire \InstOutMUX|muxTop|mux31|y~1_combout ;
wire \InstOutMUX|muxTop|mux31|y~2_combout ;
wire \InstOutMUX|muxTop|mux31|y~3_combout ;
wire \inst9|instReg|reg2431|bit6|int_q~feeder_combout ;
wire \inst9|instReg|reg2431|bit6|int_q~q ;
wire \EXMEM|instReg|reg2431|bit6|int_q~feeder_combout ;
wire \EXMEM|instReg|reg2431|bit6|int_q~q ;
wire \InstOutMUX|muxTop|mux30|y~0_combout ;
wire \InstOutMUX|muxTop|mux30|y~1_combout ;
wire \MEMWB|instReg|reg2431|bit6|int_q~q ;
wire \InstOutMUX|muxTop|mux30|y~2_combout ;
wire \inst9|instReg|reg2431|bit5|int_q~feeder_combout ;
wire \inst9|instReg|reg2431|bit5|int_q~q ;
wire \EXMEM|instReg|reg2431|bit5|int_q~feeder_combout ;
wire \EXMEM|instReg|reg2431|bit5|int_q~q ;
wire \InstOutMUX|muxTop|mux29|y~0_combout ;
wire \InstOutMUX|muxTop|mux29|y~1_combout ;
wire \MEMWB|instReg|reg2431|bit5|int_q~q ;
wire \InstOutMUX|muxTop|mux29|y~2_combout ;
wire \inst9|instReg|reg2431|bit4|int_q~feeder_combout ;
wire \inst9|instReg|reg2431|bit4|int_q~q ;
wire \EXMEM|instReg|reg2431|bit4|int_q~q ;
wire \InstOutMUX|muxTop|mux28|y~0_combout ;
wire \InstOutMUX|muxTop|mux28|y~1_combout ;
wire \MEMWB|instReg|reg2431|bit4|int_q~q ;
wire \InstOutMUX|muxTop|mux28|y~2_combout ;
wire \inst9|instReg|reg2431|bit3|int_q~q ;
wire \EXMEM|instReg|reg2431|bit3|int_q~q ;
wire \MEMWB|instReg|reg2431|bit3|int_q~q ;
wire \InstOutMUX|muxTop|mux27|y~0_combout ;
wire \InstOutMUX|muxTop|mux27|y~1_combout ;
wire \InstOutMUX|muxTop|mux27|y~2_combout ;
wire \inst9|instReg|reg2431|bit2|int_q~q ;
wire \EXMEM|instReg|reg2431|bit2|int_q~q ;
wire \MEMWB|instReg|reg2431|bit2|int_q~q ;
wire \InstOutMUX|muxTop|mux26|y~0_combout ;
wire \InstOutMUX|muxTop|mux26|y~1_combout ;
wire \InstOutMUX|muxTop|mux26|y~2_combout ;
wire \EXMEM|instReg|reg2431|bit1|int_q~feeder_combout ;
wire \EXMEM|instReg|reg2431|bit1|int_q~q ;
wire \MEMWB|instReg|reg2431|bit1|int_q~q ;
wire \InstOutMUX|muxTop|mux25|y~0_combout ;
wire \InstOutMUX|muxTop|mux25|y~1_combout ;
wire \InstOutMUX|muxTop|mux25|y~2_combout ;
wire \inst9|instReg|reg2431|bit0|int_q~feeder_combout ;
wire \inst9|instReg|reg2431|bit0|int_q~q ;
wire \EXMEM|instReg|reg2431|bit0|int_q~feeder_combout ;
wire \EXMEM|instReg|reg2431|bit0|int_q~q ;
wire \MEMWB|instReg|reg2431|bit0|int_q~q ;
wire \InstOutMUX|muxTop|mux24|y~0_combout ;
wire \InstOutMUX|muxTop|mux24|y~1_combout ;
wire \InstOutMUX|muxTop|mux24|y~2_combout ;
wire \EXMEM|instReg|reg1623|bit7|int_q~q ;
wire \MEMWB|instReg|reg1623|bit7|int_q~q ;
wire \InstOutMUX|muxTop|mux23|y~0_combout ;
wire \InstOutMUX|muxTop|mux23|y~1_combout ;
wire \InstOutMUX|muxTop|mux23|y~2_combout ;
wire \EXMEM|instReg|reg1623|bit6|int_q~feeder_combout ;
wire \EXMEM|instReg|reg1623|bit6|int_q~q ;
wire \InstOutMUX|muxTop|mux22|y~1_combout ;
wire \MEMWB|instReg|reg1623|bit6|int_q~q ;
wire \InstOutMUX|muxTop|mux22|y~2_combout ;
wire \EXMEM|instReg|reg1623|bit5|int_q~q ;
wire \InstOutMUX|muxTop|mux21|y~1_combout ;
wire \MEMWB|instReg|reg1623|bit5|int_q~q ;
wire \InstOutMUX|muxTop|mux21|y~2_combout ;
wire \InstOutMUX|muxTop|mux20|y~0_combout ;
wire \EXMEM|instReg|reg1623|bit4|int_q~q ;
wire \InstOutMUX|muxTop|mux20|y~1_combout ;
wire \MEMWB|instReg|reg1623|bit4|int_q~q ;
wire \InstOutMUX|muxTop|mux20|y~2_combout ;
wire \EXMEM|instReg|reg1623|bit3|int_q~q ;
wire \MEMWB|instReg|reg1623|bit3|int_q~q ;
wire \InstOutMUX|muxTop|mux19|y~0_combout ;
wire \InstOutMUX|muxTop|mux19|y~1_combout ;
wire \InstOutMUX|muxTop|mux19|y~2_combout ;
wire \EXMEM|instReg|reg1623|bit2|int_q~q ;
wire \InstOutMUX|muxTop|mux18|y~0_combout ;
wire \InstOutMUX|muxTop|mux18|y~1_combout ;
wire \MEMWB|instReg|reg1623|bit2|int_q~q ;
wire \InstOutMUX|muxTop|mux18|y~2_combout ;
wire \EXMEM|instReg|reg1623|bit1|int_q~feeder_combout ;
wire \EXMEM|instReg|reg1623|bit1|int_q~q ;
wire \InstOutMUX|muxTop|mux17|y~1_combout ;
wire \MEMWB|instReg|reg1623|bit1|int_q~q ;
wire \InstOutMUX|muxTop|mux17|y~2_combout ;
wire \EXMEM|instReg|reg1623|bit0|int_q~q ;
wire \InstOutMUX|muxTop|mux16|y~1_combout ;
wire \MEMWB|instReg|reg1623|bit0|int_q~q ;
wire \InstOutMUX|muxTop|mux16|y~2_combout ;
wire \EXMEM|instReg|reg815|bit7|int_q~feeder_combout ;
wire \EXMEM|instReg|reg815|bit7|int_q~q ;
wire \MEMWB|instReg|reg815|bit7|int_q~q ;
wire \InstOutMUX|muxTop|mux15|y~0_combout ;
wire \InstOutMUX|muxTop|mux15|y~1_combout ;
wire \InstOutMUX|muxTop|mux15|y~2_combout ;
wire \EXMEM|instReg|reg815|bit6|int_q~q ;
wire \InstOutMUX|muxTop|mux14|y~1_combout ;
wire \MEMWB|instReg|reg815|bit6|int_q~q ;
wire \InstOutMUX|muxTop|mux14|y~2_combout ;
wire \EXMEM|instReg|reg815|bit5|int_q~q ;
wire \InstOutMUX|muxTop|mux13|y~1_combout ;
wire \MEMWB|instReg|reg815|bit5|int_q~q ;
wire \InstOutMUX|muxTop|mux13|y~2_combout ;
wire \InstOutMUX|muxTop|mux12|y~0_combout ;
wire \EXMEM|instReg|reg815|bit4|int_q~feeder_combout ;
wire \EXMEM|instReg|reg815|bit4|int_q~q ;
wire \InstOutMUX|muxTop|mux12|y~1_combout ;
wire \MEMWB|instReg|reg815|bit4|int_q~q ;
wire \InstOutMUX|muxTop|mux12|y~2_combout ;
wire \EXMEM|instReg|reg815|bit3|int_q~q ;
wire \InstOutMUX|muxTop|mux11|y~0_combout ;
wire \InstOutMUX|muxTop|mux11|y~1_combout ;
wire \MEMWB|instReg|reg815|bit3|int_q~q ;
wire \InstOutMUX|muxTop|mux11|y~2_combout ;
wire \IFID|instReg|reg815|bit2|int_q~feeder_combout ;
wire \IFID|instReg|reg815|bit2|int_q~q ;
wire \inst9|instReg|reg815|bit2|int_q~feeder_combout ;
wire \inst9|instReg|reg815|bit2|int_q~q ;
wire \EXMEM|instReg|reg815|bit2|int_q~feeder_combout ;
wire \EXMEM|instReg|reg815|bit2|int_q~q ;
wire \MEMWB|instReg|reg815|bit2|int_q~q ;
wire \InstOutMUX|muxTop|mux10|y~1_combout ;
wire \InstOutMUX|muxTop|mux10|y~2_combout ;
wire \IFID|instReg|reg815|bit1|int_q~q ;
wire \inst9|instReg|reg815|bit1|int_q~q ;
wire \EXMEM|instReg|reg815|bit1|int_q~feeder_combout ;
wire \EXMEM|instReg|reg815|bit1|int_q~q ;
wire \MEMWB|instReg|reg815|bit1|int_q~q ;
wire \InstOutMUX|muxTop|mux9|y~0_combout ;
wire \InstOutMUX|muxTop|mux9|y~1_combout ;
wire \InstOutMUX|muxTop|mux9|y~2_combout ;
wire \IFID|instReg|reg815|bit0|int_q~feeder_combout ;
wire \IFID|instReg|reg815|bit0|int_q~q ;
wire \inst9|instReg|reg815|bit0|int_q~q ;
wire \EXMEM|instReg|reg815|bit0|int_q~q ;
wire \MEMWB|instReg|reg815|bit0|int_q~q ;
wire \InstOutMUX|muxTop|mux8|y~1_combout ;
wire \InstOutMUX|muxTop|mux8|y~2_combout ;
wire \InstOutMUX|muxTop|mux7|y~0_combout ;
wire \inst9|instReg|reg07|bit7|int_q~q ;
wire \EXMEM|instReg|reg07|bit7|int_q~q ;
wire \InstOutMUX|muxTop|mux7|y~1_combout ;
wire \MEMWB|instReg|reg07|bit7|int_q~q ;
wire \InstOutMUX|muxTop|mux7|y~2_combout ;
wire \EXMEM|instReg|reg07|bit6|int_q~q ;
wire \InstOutMUX|muxTop|mux6|y~1_combout ;
wire \MEMWB|instReg|reg07|bit6|int_q~q ;
wire \InstOutMUX|muxTop|mux6|y~2_combout ;
wire \EXMEM|instReg|reg07|bit5|int_q~feeder_combout ;
wire \EXMEM|instReg|reg07|bit5|int_q~q ;
wire \InstOutMUX|muxTop|mux5|y~0_combout ;
wire \InstOutMUX|muxTop|mux5|y~1_combout ;
wire \MEMWB|instReg|reg07|bit5|int_q~q ;
wire \InstOutMUX|muxTop|mux5|y~2_combout ;
wire \EXMEM|instReg|reg07|bit4|int_q~q ;
wire \MEMWB|instReg|reg07|bit4|int_q~q ;
wire \InstOutMUX|muxTop|mux4|y~1_combout ;
wire \InstOutMUX|muxTop|mux4|y~2_combout ;
wire \EXMEM|instReg|reg07|bit3|int_q~q ;
wire \MEMWB|instReg|reg07|bit3|int_q~q ;
wire \InstOutMUX|muxTop|mux3|y~0_combout ;
wire \InstOutMUX|muxTop|mux3|y~1_combout ;
wire \InstOutMUX|muxTop|mux3|y~2_combout ;
wire \EXMEM|instReg|reg07|bit2|int_q~q ;
wire \MEMWB|instReg|reg07|bit2|int_q~q ;
wire \InstOutMUX|muxTop|mux2|y~1_combout ;
wire \InstOutMUX|muxTop|mux2|y~2_combout ;
wire \EXMEM|instReg|reg07|bit1|int_q~q ;
wire \MEMWB|instReg|reg07|bit1|int_q~q ;
wire \InstOutMUX|muxTop|mux1|y~0_combout ;
wire \InstOutMUX|muxTop|mux1|y~1_combout ;
wire \InstOutMUX|muxTop|mux1|y~2_combout ;
wire \EXMEM|instReg|reg07|bit0|int_q~q ;
wire \MEMWB|instReg|reg07|bit0|int_q~q ;
wire \InstOutMUX|muxTop|mux0|y~0_combout ;
wire \InstOutMUX|muxTop|mux0|y~1_combout ;
wire \InstOutMUX|muxTop|mux0|y~2_combout ;
wire \ValueSelect[0]~input_o ;
wire \ValueSelect[1]~input_o ;
wire \OutMux|m2|mux47|y~0_combout ;
wire \ValueSelect[2]~input_o ;
wire \OutMux|m7|muxtop|y~1_combout ;
wire \OutMux|m7|muxtop|y~3_combout ;
wire \OutMux|m7|muxtop|y~0_combout ;
wire \OutMux|m7|muxtop|y~4_combout ;
wire \OutMux|m7|muxtop|y~5_combout ;
wire \OutMux|m7|muxtop|y~2_combout ;
wire \OutMux|m6|muxtop|y~1_combout ;
wire \OutMux|m6|muxtop|y~2_combout ;
wire \OutMux|m6|muxtop|y~0_combout ;
wire \OutMux|m6|muxtop|y~3_combout ;
wire \OutMux|m3|mux03|y~0_combout ;
wire \OutMux|m5|muxtop|y~2_combout ;
wire \OutMux|m5|muxtop|y~5_combout ;
wire \OutMux|m5|muxtop|y~3_combout ;
wire \OutMux|m5|muxtop|y~4_combout ;
wire \OutMux|m4|muxtop|y~1_combout ;
wire \OutMux|m4|muxtop|y~2_combout ;
wire \OutMux|m4|muxtop|y~3_combout ;
wire \OutMux|m3|muxtop|y~0_combout ;
wire \OutMux|m3|muxtop|y~1_combout ;
wire \OutMux|m3|muxtop|y~2_combout ;
wire \OutMux|m3|muxtop|y~3_combout ;
wire \OutMux|m2|muxtop|y~0_combout ;
wire \OutMux|m2|muxtop|y~2_combout ;
wire \OutMux|m2|muxtop|y~3_combout ;
wire \OutMux|m1|muxtop|y~1_combout ;
wire \OutMux|m1|muxtop|y~2_combout ;
wire \OutMux|m1|muxtop|y~3_combout ;
wire \OutMux|m0|muxtop|y~0_combout ;
wire \OutMux|m0|muxtop|y~2_combout ;
wire \OutMux|m0|muxtop|y~3_combout ;
wire \OutMux|m0|muxtop|y~4_combout ;
wire \inst8|muxMemWrite|y~0_combout ;
wire \inst9|MWRff|int_q~q ;
wire \EXMEM|MWRff|int_q~q ;
wire \MEMWB|ReadDataReg|bit4|int_q ;
wire [7:0] \RegFile|decodeTop|dec07|d ;
wire [2:0] \inst21|comparator|outs ;
wire [1:0] \inst24|fwdB ;
wire [1:0] \inst24|fwdA ;
wire [2:0] \inst22|Operation ;
wire [2:0] \BranchChkComp|outs ;
wire [31:0] \InstructionMemory|srom|rom_block|auto_generated|q_a ;
wire [7:0] \RegFile|decodeTop|dec158|d ;
wire [7:0] \RegFile|decodeTop|dec2316|d ;
wire [7:0] \RegFile|decodeTop|dec3124|d ;

wire [35:0] \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \InstructionMemory|srom|rom_block|auto_generated|q_a [0] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [1] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [2] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [3] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [4] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [5] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [6] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [7] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [8] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [9] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [10] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [11] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [12] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [13] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [14] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [15] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [16] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [17] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [18] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [19] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [20] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [21] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [22] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [23] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [24] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [25] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [26] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [27] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [28] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [29] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [30] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \InstructionMemory|srom|rom_block|auto_generated|q_a [31] = \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \MEMWB|ReadDataReg|bit0|int_q  = \DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \MEMWB|ReadDataReg|bit1|int_q  = \DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \MEMWB|ReadDataReg|bit2|int_q  = \DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \MEMWB|ReadDataReg|bit3|int_q  = \DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \MEMWB|ReadDataReg|bit4|int_q  = \DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \MEMWB|ReadDataReg|bit5|int_q  = \DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \MEMWB|ReadDataReg|bit6|int_q  = \DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \MEMWB|ReadDataReg|bit7|int_q  = \DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: LCCOMB_X66_Y54_N16
cycloneive_lcell_comb \inst21|comparator|LessThan0~1 (
// Equation(s):
// \inst21|comparator|LessThan0~1_cout  = CARRY((\inst25|m0|y~1_combout  & !\inst14|mux0|y~5_combout ))

	.dataa(\inst25|m0|y~1_combout ),
	.datab(\inst14|mux0|y~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst21|comparator|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst21|comparator|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N18
cycloneive_lcell_comb \inst21|comparator|LessThan0~3 (
// Equation(s):
// \inst21|comparator|LessThan0~3_cout  = CARRY((\inst25|m1|y~combout  & (\inst14|mux1|y~4_combout  & !\inst21|comparator|LessThan0~1_cout )) # (!\inst25|m1|y~combout  & ((\inst14|mux1|y~4_combout ) # (!\inst21|comparator|LessThan0~1_cout ))))

	.dataa(\inst25|m1|y~combout ),
	.datab(\inst14|mux1|y~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan0~1_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan0~3 .lut_mask = 16'h004D;
defparam \inst21|comparator|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N20
cycloneive_lcell_comb \inst21|comparator|LessThan0~5 (
// Equation(s):
// \inst21|comparator|LessThan0~5_cout  = CARRY((\inst14|mux2|y~2_combout  & (\inst25|m2|y~combout  & !\inst21|comparator|LessThan0~3_cout )) # (!\inst14|mux2|y~2_combout  & ((\inst25|m2|y~combout ) # (!\inst21|comparator|LessThan0~3_cout ))))

	.dataa(\inst14|mux2|y~2_combout ),
	.datab(\inst25|m2|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan0~3_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan0~5 .lut_mask = 16'h004D;
defparam \inst21|comparator|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N22
cycloneive_lcell_comb \inst21|comparator|LessThan0~7 (
// Equation(s):
// \inst21|comparator|LessThan0~7_cout  = CARRY((\inst25|m3|y~combout  & (\inst14|mux3|y~2_combout  & !\inst21|comparator|LessThan0~5_cout )) # (!\inst25|m3|y~combout  & ((\inst14|mux3|y~2_combout ) # (!\inst21|comparator|LessThan0~5_cout ))))

	.dataa(\inst25|m3|y~combout ),
	.datab(\inst14|mux3|y~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan0~5_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst21|comparator|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N24
cycloneive_lcell_comb \inst21|comparator|LessThan0~9 (
// Equation(s):
// \inst21|comparator|LessThan0~9_cout  = CARRY((\inst14|mux4|y~2_combout  & (\inst25|m4|y~combout  & !\inst21|comparator|LessThan0~7_cout )) # (!\inst14|mux4|y~2_combout  & ((\inst25|m4|y~combout ) # (!\inst21|comparator|LessThan0~7_cout ))))

	.dataa(\inst14|mux4|y~2_combout ),
	.datab(\inst25|m4|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan0~7_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan0~9 .lut_mask = 16'h004D;
defparam \inst21|comparator|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N26
cycloneive_lcell_comb \inst21|comparator|LessThan0~11 (
// Equation(s):
// \inst21|comparator|LessThan0~11_cout  = CARRY((\inst14|mux5|y~2_combout  & ((!\inst21|comparator|LessThan0~9_cout ) # (!\inst25|m5|y~combout ))) # (!\inst14|mux5|y~2_combout  & (!\inst25|m5|y~combout  & !\inst21|comparator|LessThan0~9_cout )))

	.dataa(\inst14|mux5|y~2_combout ),
	.datab(\inst25|m5|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan0~9_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan0~11 .lut_mask = 16'h002B;
defparam \inst21|comparator|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N28
cycloneive_lcell_comb \inst21|comparator|LessThan0~13 (
// Equation(s):
// \inst21|comparator|LessThan0~13_cout  = CARRY((\inst14|mux6|y~2_combout  & (\inst25|m6|y~combout  & !\inst21|comparator|LessThan0~11_cout )) # (!\inst14|mux6|y~2_combout  & ((\inst25|m6|y~combout ) # (!\inst21|comparator|LessThan0~11_cout ))))

	.dataa(\inst14|mux6|y~2_combout ),
	.datab(\inst25|m6|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan0~11_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan0~13 .lut_mask = 16'h004D;
defparam \inst21|comparator|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N30
cycloneive_lcell_comb \inst21|comparator|LessThan0~14 (
// Equation(s):
// \inst21|comparator|LessThan0~14_combout  = (\inst25|m7|y~1_combout  & ((\inst21|comparator|LessThan0~13_cout ) # (!\inst14|mux7|y~2_combout ))) # (!\inst25|m7|y~1_combout  & (!\inst14|mux7|y~2_combout  & \inst21|comparator|LessThan0~13_cout ))

	.dataa(\inst25|m7|y~1_combout ),
	.datab(\inst14|mux7|y~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst21|comparator|LessThan0~13_cout ),
	.combout(\inst21|comparator|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|comparator|LessThan0~14 .lut_mask = 16'hB2B2;
defparam \inst21|comparator|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N10
cycloneive_lcell_comb \BranchChkComp|LessThan0~1 (
// Equation(s):
// \BranchChkComp|LessThan0~1_cout  = CARRY((\RegFile|Mux1|MUXTop|m0|y~3_combout  & !\RegFile|Mux2|MUXTop|m0|y~3_combout ))

	.dataa(\RegFile|Mux1|MUXTop|m0|y~3_combout ),
	.datab(\RegFile|Mux2|MUXTop|m0|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\BranchChkComp|LessThan0~1_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan0~1 .lut_mask = 16'h0022;
defparam \BranchChkComp|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N12
cycloneive_lcell_comb \BranchChkComp|LessThan0~3 (
// Equation(s):
// \BranchChkComp|LessThan0~3_cout  = CARRY((\RegFile|Mux2|MUXTop|m1|y~3_combout  & ((!\BranchChkComp|LessThan0~1_cout ) # (!\RegFile|Mux1|MUXTop|m1|y~3_combout ))) # (!\RegFile|Mux2|MUXTop|m1|y~3_combout  & (!\RegFile|Mux1|MUXTop|m1|y~3_combout  & 
// !\BranchChkComp|LessThan0~1_cout )))

	.dataa(\RegFile|Mux2|MUXTop|m1|y~3_combout ),
	.datab(\RegFile|Mux1|MUXTop|m1|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan0~1_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan0~3_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan0~3 .lut_mask = 16'h002B;
defparam \BranchChkComp|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N14
cycloneive_lcell_comb \BranchChkComp|LessThan0~5 (
// Equation(s):
// \BranchChkComp|LessThan0~5_cout  = CARRY((\RegFile|Mux1|MUXTop|m2|y~3_combout  & ((!\BranchChkComp|LessThan0~3_cout ) # (!\RegFile|Mux2|MUXTop|m2|y~3_combout ))) # (!\RegFile|Mux1|MUXTop|m2|y~3_combout  & (!\RegFile|Mux2|MUXTop|m2|y~3_combout  & 
// !\BranchChkComp|LessThan0~3_cout )))

	.dataa(\RegFile|Mux1|MUXTop|m2|y~3_combout ),
	.datab(\RegFile|Mux2|MUXTop|m2|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan0~3_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan0~5_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan0~5 .lut_mask = 16'h002B;
defparam \BranchChkComp|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N16
cycloneive_lcell_comb \BranchChkComp|LessThan0~7 (
// Equation(s):
// \BranchChkComp|LessThan0~7_cout  = CARRY((\RegFile|Mux1|MUXTop|m3|y~3_combout  & (\RegFile|Mux2|MUXTop|m3|y~3_combout  & !\BranchChkComp|LessThan0~5_cout )) # (!\RegFile|Mux1|MUXTop|m3|y~3_combout  & ((\RegFile|Mux2|MUXTop|m3|y~3_combout ) # 
// (!\BranchChkComp|LessThan0~5_cout ))))

	.dataa(\RegFile|Mux1|MUXTop|m3|y~3_combout ),
	.datab(\RegFile|Mux2|MUXTop|m3|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan0~5_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan0~7_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan0~7 .lut_mask = 16'h004D;
defparam \BranchChkComp|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N18
cycloneive_lcell_comb \BranchChkComp|LessThan0~9 (
// Equation(s):
// \BranchChkComp|LessThan0~9_cout  = CARRY((\RegFile|Mux1|MUXTop|m4|y~3_combout  & ((!\BranchChkComp|LessThan0~7_cout ) # (!\RegFile|Mux2|MUXTop|m4|y~3_combout ))) # (!\RegFile|Mux1|MUXTop|m4|y~3_combout  & (!\RegFile|Mux2|MUXTop|m4|y~3_combout  & 
// !\BranchChkComp|LessThan0~7_cout )))

	.dataa(\RegFile|Mux1|MUXTop|m4|y~3_combout ),
	.datab(\RegFile|Mux2|MUXTop|m4|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan0~7_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan0~9_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan0~9 .lut_mask = 16'h002B;
defparam \BranchChkComp|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N20
cycloneive_lcell_comb \BranchChkComp|LessThan0~11 (
// Equation(s):
// \BranchChkComp|LessThan0~11_cout  = CARRY((\RegFile|Mux2|MUXTop|m5|y~3_combout  & ((!\BranchChkComp|LessThan0~9_cout ) # (!\RegFile|Mux1|MUXTop|m5|y~3_combout ))) # (!\RegFile|Mux2|MUXTop|m5|y~3_combout  & (!\RegFile|Mux1|MUXTop|m5|y~3_combout  & 
// !\BranchChkComp|LessThan0~9_cout )))

	.dataa(\RegFile|Mux2|MUXTop|m5|y~3_combout ),
	.datab(\RegFile|Mux1|MUXTop|m5|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan0~9_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan0~11_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan0~11 .lut_mask = 16'h002B;
defparam \BranchChkComp|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N22
cycloneive_lcell_comb \BranchChkComp|LessThan0~13 (
// Equation(s):
// \BranchChkComp|LessThan0~13_cout  = CARRY((\RegFile|Mux2|MUXTop|m6|y~3_combout  & (\RegFile|Mux1|MUXTop|m6|y~3_combout  & !\BranchChkComp|LessThan0~11_cout )) # (!\RegFile|Mux2|MUXTop|m6|y~3_combout  & ((\RegFile|Mux1|MUXTop|m6|y~3_combout ) # 
// (!\BranchChkComp|LessThan0~11_cout ))))

	.dataa(\RegFile|Mux2|MUXTop|m6|y~3_combout ),
	.datab(\RegFile|Mux1|MUXTop|m6|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan0~11_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan0~13_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan0~13 .lut_mask = 16'h004D;
defparam \BranchChkComp|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N24
cycloneive_lcell_comb \BranchChkComp|LessThan0~14 (
// Equation(s):
// \BranchChkComp|LessThan0~14_combout  = (\RegFile|Mux1|MUXTop|m7|y~3_combout  & ((\BranchChkComp|LessThan0~13_cout ) # (!\RegFile|Mux2|MUXTop|m7|y~3_combout ))) # (!\RegFile|Mux1|MUXTop|m7|y~3_combout  & (\BranchChkComp|LessThan0~13_cout  & 
// !\RegFile|Mux2|MUXTop|m7|y~3_combout ))

	.dataa(\RegFile|Mux1|MUXTop|m7|y~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUXTop|m7|y~3_combout ),
	.cin(\BranchChkComp|LessThan0~13_cout ),
	.combout(\BranchChkComp|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \BranchChkComp|LessThan0~14 .lut_mask = 16'hA0FA;
defparam \BranchChkComp|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N4
cycloneive_lcell_comb \BranchChkComp|LessThan1~1 (
// Equation(s):
// \BranchChkComp|LessThan1~1_cout  = CARRY((!\RegFile|Mux1|MUXTop|m0|y~3_combout  & \RegFile|Mux2|MUXTop|m0|y~3_combout ))

	.dataa(\RegFile|Mux1|MUXTop|m0|y~3_combout ),
	.datab(\RegFile|Mux2|MUXTop|m0|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\BranchChkComp|LessThan1~1_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan1~1 .lut_mask = 16'h0044;
defparam \BranchChkComp|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N6
cycloneive_lcell_comb \BranchChkComp|LessThan1~3 (
// Equation(s):
// \BranchChkComp|LessThan1~3_cout  = CARRY((\RegFile|Mux1|MUXTop|m1|y~3_combout  & ((!\BranchChkComp|LessThan1~1_cout ) # (!\RegFile|Mux2|MUXTop|m1|y~3_combout ))) # (!\RegFile|Mux1|MUXTop|m1|y~3_combout  & (!\RegFile|Mux2|MUXTop|m1|y~3_combout  & 
// !\BranchChkComp|LessThan1~1_cout )))

	.dataa(\RegFile|Mux1|MUXTop|m1|y~3_combout ),
	.datab(\RegFile|Mux2|MUXTop|m1|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan1~1_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan1~3_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan1~3 .lut_mask = 16'h002B;
defparam \BranchChkComp|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N8
cycloneive_lcell_comb \BranchChkComp|LessThan1~5 (
// Equation(s):
// \BranchChkComp|LessThan1~5_cout  = CARRY((\RegFile|Mux1|MUXTop|m2|y~3_combout  & (\RegFile|Mux2|MUXTop|m2|y~3_combout  & !\BranchChkComp|LessThan1~3_cout )) # (!\RegFile|Mux1|MUXTop|m2|y~3_combout  & ((\RegFile|Mux2|MUXTop|m2|y~3_combout ) # 
// (!\BranchChkComp|LessThan1~3_cout ))))

	.dataa(\RegFile|Mux1|MUXTop|m2|y~3_combout ),
	.datab(\RegFile|Mux2|MUXTop|m2|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan1~3_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan1~5_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan1~5 .lut_mask = 16'h004D;
defparam \BranchChkComp|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N10
cycloneive_lcell_comb \BranchChkComp|LessThan1~7 (
// Equation(s):
// \BranchChkComp|LessThan1~7_cout  = CARRY((\RegFile|Mux2|MUXTop|m3|y~3_combout  & (\RegFile|Mux1|MUXTop|m3|y~3_combout  & !\BranchChkComp|LessThan1~5_cout )) # (!\RegFile|Mux2|MUXTop|m3|y~3_combout  & ((\RegFile|Mux1|MUXTop|m3|y~3_combout ) # 
// (!\BranchChkComp|LessThan1~5_cout ))))

	.dataa(\RegFile|Mux2|MUXTop|m3|y~3_combout ),
	.datab(\RegFile|Mux1|MUXTop|m3|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan1~5_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan1~7_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan1~7 .lut_mask = 16'h004D;
defparam \BranchChkComp|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N12
cycloneive_lcell_comb \BranchChkComp|LessThan1~9 (
// Equation(s):
// \BranchChkComp|LessThan1~9_cout  = CARRY((\RegFile|Mux2|MUXTop|m4|y~3_combout  & ((!\BranchChkComp|LessThan1~7_cout ) # (!\RegFile|Mux1|MUXTop|m4|y~3_combout ))) # (!\RegFile|Mux2|MUXTop|m4|y~3_combout  & (!\RegFile|Mux1|MUXTop|m4|y~3_combout  & 
// !\BranchChkComp|LessThan1~7_cout )))

	.dataa(\RegFile|Mux2|MUXTop|m4|y~3_combout ),
	.datab(\RegFile|Mux1|MUXTop|m4|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan1~7_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan1~9_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan1~9 .lut_mask = 16'h002B;
defparam \BranchChkComp|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N14
cycloneive_lcell_comb \BranchChkComp|LessThan1~11 (
// Equation(s):
// \BranchChkComp|LessThan1~11_cout  = CARRY((\RegFile|Mux1|MUXTop|m5|y~3_combout  & ((!\BranchChkComp|LessThan1~9_cout ) # (!\RegFile|Mux2|MUXTop|m5|y~3_combout ))) # (!\RegFile|Mux1|MUXTop|m5|y~3_combout  & (!\RegFile|Mux2|MUXTop|m5|y~3_combout  & 
// !\BranchChkComp|LessThan1~9_cout )))

	.dataa(\RegFile|Mux1|MUXTop|m5|y~3_combout ),
	.datab(\RegFile|Mux2|MUXTop|m5|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan1~9_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan1~11_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan1~11 .lut_mask = 16'h002B;
defparam \BranchChkComp|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N16
cycloneive_lcell_comb \BranchChkComp|LessThan1~13 (
// Equation(s):
// \BranchChkComp|LessThan1~13_cout  = CARRY((\RegFile|Mux2|MUXTop|m6|y~3_combout  & ((!\BranchChkComp|LessThan1~11_cout ) # (!\RegFile|Mux1|MUXTop|m6|y~3_combout ))) # (!\RegFile|Mux2|MUXTop|m6|y~3_combout  & (!\RegFile|Mux1|MUXTop|m6|y~3_combout  & 
// !\BranchChkComp|LessThan1~11_cout )))

	.dataa(\RegFile|Mux2|MUXTop|m6|y~3_combout ),
	.datab(\RegFile|Mux1|MUXTop|m6|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchChkComp|LessThan1~11_cout ),
	.combout(),
	.cout(\BranchChkComp|LessThan1~13_cout ));
// synopsys translate_off
defparam \BranchChkComp|LessThan1~13 .lut_mask = 16'h002B;
defparam \BranchChkComp|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N18
cycloneive_lcell_comb \BranchChkComp|LessThan1~14 (
// Equation(s):
// \BranchChkComp|LessThan1~14_combout  = (\RegFile|Mux2|MUXTop|m7|y~3_combout  & ((\BranchChkComp|LessThan1~13_cout ) # (!\RegFile|Mux1|MUXTop|m7|y~3_combout ))) # (!\RegFile|Mux2|MUXTop|m7|y~3_combout  & (\BranchChkComp|LessThan1~13_cout  & 
// !\RegFile|Mux1|MUXTop|m7|y~3_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux2|MUXTop|m7|y~3_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUXTop|m7|y~3_combout ),
	.cin(\BranchChkComp|LessThan1~13_cout ),
	.combout(\BranchChkComp|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \BranchChkComp|LessThan1~14 .lut_mask = 16'hC0FC;
defparam \BranchChkComp|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N22
cycloneive_lcell_comb \inst25|m3|y~2 (
// Equation(s):
// \inst25|m3|y~2_combout  = (!\inst24|t2~combout  & (!\inst24|fwdA [0] & \inst9|RD1Reg|bit3|int_q~q ))

	.dataa(\inst24|t2~combout ),
	.datab(gnd),
	.datac(\inst24|fwdA [0]),
	.datad(\inst9|RD1Reg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst25|m3|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m3|y~2 .lut_mask = 16'h0500;
defparam \inst25|m3|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N16
cycloneive_lcell_comb \inst25|m2|y~2 (
// Equation(s):
// \inst25|m2|y~2_combout  = (\inst9|RD1Reg|bit2|int_q~q  & (!\inst24|t2~combout  & !\inst24|fwdA [0]))

	.dataa(\inst9|RD1Reg|bit2|int_q~q ),
	.datab(\inst24|t2~combout ),
	.datac(gnd),
	.datad(\inst24|fwdA [0]),
	.cin(gnd),
	.combout(\inst25|m2|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m2|y~2 .lut_mask = 16'h0022;
defparam \inst25|m2|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N0
cycloneive_lcell_comb \inst25|m1|y~2 (
// Equation(s):
// \inst25|m1|y~2_combout  = (!\inst24|t2~combout  & (\inst9|RD1Reg|bit1|int_q~q  & !\inst24|fwdA [0]))

	.dataa(gnd),
	.datab(\inst24|t2~combout ),
	.datac(\inst9|RD1Reg|bit1|int_q~q ),
	.datad(\inst24|fwdA [0]),
	.cin(gnd),
	.combout(\inst25|m1|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m1|y~2 .lut_mask = 16'h0030;
defparam \inst25|m1|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N14
cycloneive_lcell_comb \inst21|mux|m3|muxtop|y~1 (
// Equation(s):
// \inst21|mux|m3|muxtop|y~1_combout  = (\inst21|mux|m1|muxtop|y~1_combout  & (((\inst14|mux3|y~2_combout ) # (\inst25|m3|y~combout )))) # (!\inst21|mux|m1|muxtop|y~1_combout  & (\inst21|mux|m1|muxtop|y~2_combout  & (\inst14|mux3|y~2_combout  & 
// \inst25|m3|y~combout )))

	.dataa(\inst21|mux|m1|muxtop|y~1_combout ),
	.datab(\inst21|mux|m1|muxtop|y~2_combout ),
	.datac(\inst14|mux3|y~2_combout ),
	.datad(\inst25|m3|y~combout ),
	.cin(gnd),
	.combout(\inst21|mux|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m3|muxtop|y~1 .lut_mask = 16'hEAA0;
defparam \inst21|mux|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N28
cycloneive_lcell_comb \inst21|mux|m1|muxtop|y~3 (
// Equation(s):
// \inst21|mux|m1|muxtop|y~3_combout  = (\inst21|mux|m1|muxtop|y~0_combout  & (\inst21|fa|fa0|Cout~0_combout  $ (\inst21|fa|comb~3_combout  $ (\inst25|m1|y~combout ))))

	.dataa(\inst21|fa|fa0|Cout~0_combout ),
	.datab(\inst21|fa|comb~3_combout ),
	.datac(\inst21|mux|m1|muxtop|y~0_combout ),
	.datad(\inst25|m1|y~combout ),
	.cin(gnd),
	.combout(\inst21|mux|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m1|muxtop|y~3 .lut_mask = 16'h9060;
defparam \inst21|mux|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N6
cycloneive_lcell_comb \inst25|m4|y~2 (
// Equation(s):
// \inst25|m4|y~2_combout  = (!\inst24|t2~combout  & (!\inst24|fwdA [0] & \inst9|RD1Reg|bit4|int_q~q ))

	.dataa(\inst24|t2~combout ),
	.datab(\inst24|fwdA [0]),
	.datac(gnd),
	.datad(\inst9|RD1Reg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst25|m4|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m4|y~2 .lut_mask = 16'h1100;
defparam \inst25|m4|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N20
cycloneive_lcell_comb \inst21|mux|m4|muxtop|y~1 (
// Equation(s):
// \inst21|mux|m4|muxtop|y~1_combout  = (\inst14|mux4|y~2_combout  & ((\inst21|mux|m1|muxtop|y~1_combout ) # ((\inst21|mux|m1|muxtop|y~2_combout  & \inst25|m4|y~combout )))) # (!\inst14|mux4|y~2_combout  & (((\inst21|mux|m1|muxtop|y~1_combout  & 
// \inst25|m4|y~combout ))))

	.dataa(\inst14|mux4|y~2_combout ),
	.datab(\inst21|mux|m1|muxtop|y~2_combout ),
	.datac(\inst21|mux|m1|muxtop|y~1_combout ),
	.datad(\inst25|m4|y~combout ),
	.cin(gnd),
	.combout(\inst21|mux|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m4|muxtop|y~1 .lut_mask = 16'hF8A0;
defparam \inst21|mux|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N30
cycloneive_lcell_comb \inst21|mux|m6|muxtop|y~0 (
// Equation(s):
// \inst21|mux|m6|muxtop|y~0_combout  = (\inst21|mux|m1|muxtop|y~0_combout  & (\inst21|fa|comb~7_combout  $ (\inst25|m6|y~combout  $ (\inst21|fa|fa5|Cout~0_combout ))))

	.dataa(\inst21|fa|comb~7_combout ),
	.datab(\inst25|m6|y~combout ),
	.datac(\inst21|mux|m1|muxtop|y~0_combout ),
	.datad(\inst21|fa|fa5|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m6|muxtop|y~0 .lut_mask = 16'h9060;
defparam \inst21|mux|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N21
dffeas \inst9|RD1Reg|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\RegFile|Mux1|MUXTop|m7|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD1Reg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD1Reg|bit7|int_q .is_wysiwyg = "true";
defparam \inst9|RD1Reg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N2
cycloneive_lcell_comb \inst25|m7|y~0 (
// Equation(s):
// \inst25|m7|y~0_combout  = (!\inst24|fwdA [0] & ((\inst24|t2~combout  & (\EXMEM|ALUResultReg|bit7|int_q~q )) # (!\inst24|t2~combout  & ((\inst9|RD1Reg|bit7|int_q~q )))))

	.dataa(\EXMEM|ALUResultReg|bit7|int_q~q ),
	.datab(\inst24|t2~combout ),
	.datac(\inst9|RD1Reg|bit7|int_q~q ),
	.datad(\inst24|fwdA [0]),
	.cin(gnd),
	.combout(\inst25|m7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m7|y~0 .lut_mask = 16'h00B8;
defparam \inst25|m7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N26
cycloneive_lcell_comb \inst21|mux|m7|muxtop|y~0 (
// Equation(s):
// \inst21|mux|m7|muxtop|y~0_combout  = (\inst21|mux|m1|muxtop|y~1_combout  & (((\inst14|mux7|y~2_combout ) # (\inst25|m7|y~1_combout )))) # (!\inst21|mux|m1|muxtop|y~1_combout  & (\inst21|mux|m1|muxtop|y~2_combout  & (\inst14|mux7|y~2_combout  & 
// \inst25|m7|y~1_combout )))

	.dataa(\inst21|mux|m1|muxtop|y~2_combout ),
	.datab(\inst21|mux|m1|muxtop|y~1_combout ),
	.datac(\inst14|mux7|y~2_combout ),
	.datad(\inst25|m7|y~1_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m7|muxtop|y~0 .lut_mask = 16'hECC0;
defparam \inst21|mux|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N10
cycloneive_lcell_comb \inst10|stall~0 (
// Equation(s):
// \inst10|stall~0_combout  = (\inst9|instReg|reg1623|bit4|int_q~q  & (\IFID|instReg|reg1623|bit4|int_q~q  & (\IFID|instReg|reg1623|bit3|int_q~q  $ (!\inst9|instReg|reg1623|bit3|int_q~q )))) # (!\inst9|instReg|reg1623|bit4|int_q~q  & 
// (!\IFID|instReg|reg1623|bit4|int_q~q  & (\IFID|instReg|reg1623|bit3|int_q~q  $ (!\inst9|instReg|reg1623|bit3|int_q~q ))))

	.dataa(\inst9|instReg|reg1623|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datad(\inst9|instReg|reg1623|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst10|stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|stall~0 .lut_mask = 16'h8421;
defparam \inst10|stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N26
cycloneive_lcell_comb \InstOutMUX|muxTop|mux22|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux22|y~0_combout  = (\InstrSelect[0]~input_o  & (((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o  & (\inst9|instReg|reg1623|bit6|int_q~q )) # (!\InstrSelect[1]~input_o  & 
// ((\InstructionMemory|srom|rom_block|auto_generated|q_a [22])))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\inst9|instReg|reg1623|bit6|int_q~q ),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [22]),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux22|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux22|y~0 .lut_mask = 16'hEE50;
defparam \InstOutMUX|muxTop|mux22|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N6
cycloneive_lcell_comb \InstOutMUX|muxTop|mux21|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux21|y~0_combout  = (\InstrSelect[0]~input_o  & (((\IFID|instReg|reg1623|bit5|int_q~q ) # (\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (\InstructionMemory|srom|rom_block|auto_generated|q_a [21] & 
// ((!\InstrSelect[1]~input_o ))))

	.dataa(\InstructionMemory|srom|rom_block|auto_generated|q_a [21]),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux21|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux21|y~0 .lut_mask = 16'hCCE2;
defparam \InstOutMUX|muxTop|mux21|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N18
cycloneive_lcell_comb \InstOutMUX|muxTop|mux17|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux17|y~0_combout  = (\InstrSelect[0]~input_o  & (((\IFID|instReg|reg1623|bit1|int_q~q ) # (\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (\InstructionMemory|srom|rom_block|auto_generated|q_a [17] & 
// ((!\InstrSelect[1]~input_o ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstructionMemory|srom|rom_block|auto_generated|q_a [17]),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux17|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux17|y~0 .lut_mask = 16'hAAE4;
defparam \InstOutMUX|muxTop|mux17|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N12
cycloneive_lcell_comb \InstOutMUX|muxTop|mux16|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux16|y~0_combout  = (\InstrSelect[0]~input_o  & (((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o  & ((\inst9|instReg|reg1623|bit0|int_q~q ))) # (!\InstrSelect[1]~input_o  & 
// (\InstructionMemory|srom|rom_block|auto_generated|q_a [16]))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstructionMemory|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst9|instReg|reg1623|bit0|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux16|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux16|y~0 .lut_mask = 16'hFA44;
defparam \InstOutMUX|muxTop|mux16|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N22
cycloneive_lcell_comb \InstOutMUX|muxTop|mux14|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux14|y~0_combout  = (\InstrSelect[1]~input_o  & (((\inst9|instReg|reg815|bit6|int_q~q ) # (\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (\InstructionMemory|srom|rom_block|auto_generated|q_a [14] & 
// ((!\InstrSelect[0]~input_o ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstructionMemory|srom|rom_block|auto_generated|q_a [14]),
	.datac(\inst9|instReg|reg815|bit6|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux14|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux14|y~0 .lut_mask = 16'hAAE4;
defparam \InstOutMUX|muxTop|mux14|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N0
cycloneive_lcell_comb \InstOutMUX|muxTop|mux13|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux13|y~0_combout  = (\InstrSelect[0]~input_o  & (((\IFID|instReg|reg815|bit5|int_q~q ) # (\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (\InstructionMemory|srom|rom_block|auto_generated|q_a [13] & 
// ((!\InstrSelect[1]~input_o ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstructionMemory|srom|rom_block|auto_generated|q_a [13]),
	.datac(\IFID|instReg|reg815|bit5|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux13|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux13|y~0 .lut_mask = 16'hAAE4;
defparam \InstOutMUX|muxTop|mux13|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N22
cycloneive_lcell_comb \InstOutMUX|muxTop|mux10|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux10|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o ) # (\inst9|instReg|reg815|bit2|int_q~q )))) # (!\InstrSelect[1]~input_o  & (\InstructionMemory|srom|rom_block|auto_generated|q_a [10] & 
// (!\InstrSelect[0]~input_o )))

	.dataa(\InstructionMemory|srom|rom_block|auto_generated|q_a [10]),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\inst9|instReg|reg815|bit2|int_q~q ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux10|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux10|y~0 .lut_mask = 16'hCEC2;
defparam \InstOutMUX|muxTop|mux10|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N30
cycloneive_lcell_comb \InstOutMUX|muxTop|mux8|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux8|y~0_combout  = (\InstrSelect[0]~input_o  & (((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o  & ((\inst9|instReg|reg815|bit0|int_q~q ))) # (!\InstrSelect[1]~input_o  & 
// (\InstructionMemory|srom|rom_block|auto_generated|q_a [8]))))

	.dataa(\InstructionMemory|srom|rom_block|auto_generated|q_a [8]),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst9|instReg|reg815|bit0|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux8|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux8|y~0 .lut_mask = 16'hFC22;
defparam \InstOutMUX|muxTop|mux8|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N10
cycloneive_lcell_comb \InstOutMUX|muxTop|mux6|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux6|y~0_combout  = (\InstrSelect[1]~input_o  & (((\inst9|instReg|reg07|bit6|int_q~q ) # (\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (\InstructionMemory|srom|rom_block|auto_generated|q_a [6] & ((!\InstrSelect[0]~input_o 
// ))))

	.dataa(\InstructionMemory|srom|rom_block|auto_generated|q_a [6]),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst9|instReg|reg07|bit6|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux6|y~0 .lut_mask = 16'hCCE2;
defparam \InstOutMUX|muxTop|mux6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N28
cycloneive_lcell_comb \InstOutMUX|muxTop|mux4|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux4|y~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o ) # ((\inst9|instReg|reg07|bit4|int_q~q )))) # (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & ((\InstructionMemory|srom|rom_block|auto_generated|q_a 
// [4]))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst9|instReg|reg07|bit4|int_q~q ),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux4|y~0 .lut_mask = 16'hB9A8;
defparam \InstOutMUX|muxTop|mux4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N2
cycloneive_lcell_comb \InstOutMUX|muxTop|mux2|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux2|y~0_combout  = (\InstrSelect[1]~input_o  & ((\inst9|instReg|reg07|bit2|int_q~q ) # ((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (((\InstructionMemory|srom|rom_block|auto_generated|q_a [2] & !\InstrSelect[0]~input_o 
// ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst9|instReg|reg07|bit2|int_q~q ),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [2]),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux2|y~0 .lut_mask = 16'hAAD8;
defparam \InstOutMUX|muxTop|mux2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N30
cycloneive_lcell_comb \OutMux|m4|muxtop|y~0 (
// Equation(s):
// \OutMux|m4|muxtop|y~0_combout  = (!\ValueSelect[0]~input_o  & (\PC|bit4|int_q~q  & !\ValueSelect[1]~input_o ))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(gnd),
	.datac(\PC|bit4|int_q~q ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m4|muxtop|y~0 .lut_mask = 16'h0050;
defparam \OutMux|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N10
cycloneive_lcell_comb \OutMux|m2|muxtop|y~1 (
// Equation(s):
// \OutMux|m2|muxtop|y~1_combout  = (\ValueSelect[1]~input_o  & ((\ValueSelect[0]~input_o  & ((\inst9|RD2Reg|bit2|int_q~q ))) # (!\ValueSelect[0]~input_o  & (\inst9|RD1Reg|bit2|int_q~q ))))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(\inst9|RD1Reg|bit2|int_q~q ),
	.datac(\inst9|RD2Reg|bit2|int_q~q ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m2|muxtop|y~1 .lut_mask = 16'hE400;
defparam \OutMux|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N26
cycloneive_lcell_comb \OutMux|m1|muxtop|y~0 (
// Equation(s):
// \OutMux|m1|muxtop|y~0_combout  = (\PC|bit1|int_q~q  & (!\ValueSelect[0]~input_o  & !\ValueSelect[1]~input_o ))

	.dataa(\PC|bit1|int_q~q ),
	.datab(\ValueSelect[0]~input_o ),
	.datac(gnd),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m1|muxtop|y~0 .lut_mask = 16'h0022;
defparam \OutMux|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N22
cycloneive_lcell_comb \OutMux|m0|muxtop|y~1 (
// Equation(s):
// \OutMux|m0|muxtop|y~1_combout  = (\PC|bit0|int_q~q  & (!\ValueSelect[0]~input_o  & !\ValueSelect[1]~input_o ))

	.dataa(\PC|bit0|int_q~q ),
	.datab(\ValueSelect[0]~input_o ),
	.datac(gnd),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m0|muxtop|y~1 .lut_mask = 16'h0022;
defparam \OutMux|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y58_N1
dffeas \RegFile|reg3|bit3|int_q (
	.clk(\RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg3|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg3|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg3|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y58_N23
dffeas \RegFile|reg2|bit3|int_q (
	.clk(\RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg2|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg2|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg2|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m3|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX07|m3|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg3|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg2|bit3|int_q~q ))))

	.dataa(\RegFile|reg2|bit3|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg3|bit3|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~0 .lut_mask = 16'hC088;
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y57_N17
dffeas \RegFile|reg1|bit3|int_q (
	.clk(\RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg1|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg1|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg1|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y57_N11
dffeas \RegFile|reg0|bit3|int_q (
	.clk(\RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg0|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg0|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg0|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m3|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX07|m3|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg1|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg0|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg0|bit3|int_q~q ),
	.datad(\RegFile|reg1|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m3|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX07|m3|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m3|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX07|m3|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX07|m3|muxtop|y~1_combout ),
	.datad(\RegFile|Mux1|MUX07|m3|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N21
dffeas \RegFile|reg31|bit3|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg31|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg31|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg31|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y53_N19
dffeas \RegFile|reg30|bit3|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg30|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg30|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg30|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N28
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m3|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m3|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg31|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg30|bit3|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg31|bit3|int_q~q ),
	.datad(\RegFile|reg30|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~0 .lut_mask = 16'hA280;
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N9
dffeas \RegFile|reg29|bit3|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg29|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg29|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg29|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N11
dffeas \RegFile|reg28|bit3|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg28|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg28|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg28|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N8
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m3|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m3|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg29|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg28|bit3|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg29|bit3|int_q~q ),
	.datad(\RegFile|reg28|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~1 .lut_mask = 16'h5140;
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m3|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m3|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m3|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX3124|m3|muxtop|y~0_combout )))

	.dataa(\RegFile|Mux1|MUX3124|m3|muxtop|y~1_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX3124|m3|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N3
dffeas \RegFile|reg27|bit3|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [3]),
	.d(\inst27|mux3|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg27|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg27|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg27|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y52_N27
dffeas \RegFile|reg26|bit3|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [2]),
	.d(\RegFile|reg26|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg26|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg26|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg26|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N8
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m3|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m3|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg27|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg26|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg26|bit3|int_q~q ),
	.datad(\RegFile|reg27|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N5
dffeas \RegFile|reg25|bit3|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg25|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg25|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg25|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N11
dffeas \RegFile|reg24|bit3|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg24|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg24|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg24|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m3|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m3|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg25|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg24|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg24|bit3|int_q~q ),
	.datad(\RegFile|reg25|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m3|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m3|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m3|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX3124|m3|muxtop|y~4_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\RegFile|Mux1|MUX3124|m3|muxtop|y~3_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX3124|m3|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~5 .lut_mask = 16'h5544;
defparam \RegFile|Mux1|MUX3124|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m3|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX815|m3|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg15|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg14|bit3|int_q~q )))))

	.dataa(\RegFile|reg15|bit3|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\RegFile|reg14|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~3 .lut_mask = 16'h8C80;
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m3|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX815|m3|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg13|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg12|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg12|bit3|int_q~q ),
	.datad(\RegFile|reg13|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~4 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N28
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m3|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX815|m3|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m3|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX815|m3|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX815|m3|muxtop|y~4_combout ),
	.datad(\RegFile|Mux1|MUX815|m3|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N26
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m3|y~2 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m3|y~2_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUX3124|m3|muxtop|y~5_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUX815|m3|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m3|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX815|m3|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m3|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m3|y~2 .lut_mask = 16'hC480;
defparam \RegFile|Mux1|MUXTop|m3|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m3|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX815|m3|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg11|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg10|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg10|bit3|int_q~q ),
	.datad(\RegFile|reg11|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~0 .lut_mask = 16'hA820;
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m3|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX815|m3|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg9|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg8|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg8|bit3|int_q~q ),
	.datad(\RegFile|reg9|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m3|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX815|m3|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m3|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX815|m3|muxtop|y~1_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX815|m3|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX815|m3|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m3|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX07|m3|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg3|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg2|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg2|bit3|int_q~q ),
	.datad(\RegFile|reg3|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~0 .lut_mask = 16'hA820;
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m3|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX07|m3|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg1|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg0|bit3|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg1|bit3|int_q~q ),
	.datad(\RegFile|reg0|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~1 .lut_mask = 16'h5140;
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m3|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX07|m3|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m3|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX07|m3|muxtop|y~1_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX07|m3|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX07|m3|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m3|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX07|m3|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg7|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg6|bit3|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg7|bit3|int_q~q ),
	.datad(\RegFile|reg6|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~3 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m3|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX07|m3|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg5|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg4|bit3|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg5|bit3|int_q~q ),
	.datad(\RegFile|reg4|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~4 .lut_mask = 16'h3120;
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m3|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX07|m3|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m3|muxtop|y~3_combout ) # (\RegFile|Mux2|MUX07|m3|muxtop|y~4_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\RegFile|Mux2|MUX07|m3|muxtop|y~3_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX07|m3|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~5 .lut_mask = 16'hAA88;
defparam \RegFile|Mux2|MUX07|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N30
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m3|y~0 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m3|y~0_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (\RegFile|Mux2|MUX815|m3|muxtop|y~2_combout )) # (!\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX07|m3|muxtop|y~2_combout ) # 
// (\RegFile|Mux2|MUX07|m3|muxtop|y~5_combout ))))

	.dataa(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\RegFile|Mux2|MUX815|m3|muxtop|y~2_combout ),
	.datac(\RegFile|Mux2|MUX07|m3|muxtop|y~2_combout ),
	.datad(\RegFile|Mux2|MUX07|m3|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m3|y~0 .lut_mask = 16'hDDD8;
defparam \RegFile|Mux2|MUXTop|m3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N20
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m3|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m3|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg31|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg30|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg30|bit3|int_q~q ),
	.datac(\RegFile|reg31|bit3|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~0 .lut_mask = 16'hE400;
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N10
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m3|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m3|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg29|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg28|bit3|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg29|bit3|int_q~q ),
	.datac(\RegFile|reg28|bit3|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~1 .lut_mask = 16'h00D8;
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m3|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m3|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m3|muxtop|y~1_combout ) # (\RegFile|Mux2|MUX3124|m3|muxtop|y~0_combout )))

	.dataa(\RegFile|Mux2|MUX3124|m3|muxtop|y~1_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX3124|m3|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m3|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m3|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg27|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg26|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg26|bit3|int_q~q ),
	.datad(\RegFile|reg27|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m3|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m3|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg25|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg24|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg24|bit3|int_q~q ),
	.datad(\RegFile|reg25|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~4 .lut_mask = 16'h5410;
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m3|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m3|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m3|muxtop|y~3_combout ) # (\RegFile|Mux2|MUX3124|m3|muxtop|y~4_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\RegFile|Mux2|MUX3124|m3|muxtop|y~3_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX3124|m3|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~5 .lut_mask = 16'h5544;
defparam \RegFile|Mux2|MUX3124|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m2|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX07|m2|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg5|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg4|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg5|bit2|int_q~q ),
	.datad(\RegFile|reg4|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~4 .lut_mask = 16'h3120;
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m2|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m2|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg19|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg18|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg18|bit2|int_q~q ),
	.datac(\RegFile|reg19|bit2|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~0 .lut_mask = 16'hA088;
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m2|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m2|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg17|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg16|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg16|bit2|int_q~q ),
	.datad(\RegFile|reg17|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m2|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m2|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m2|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX1623|m2|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX1623|m2|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX1623|m2|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N5
dffeas \RegFile|reg23|bit2|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [7]),
	.d(\RegFile|reg23|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg23|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg23|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg23|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N31
dffeas \RegFile|reg22|bit2|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg22|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg22|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg22|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m2|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m2|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg23|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg22|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg23|bit2|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\RegFile|reg22|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~3 .lut_mask = 16'h8A80;
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N23
dffeas \RegFile|reg25|bit2|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg25|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg25|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg25|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N19
dffeas \RegFile|reg24|bit2|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg24|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg24|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg24|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N22
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m2|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m2|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg25|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg24|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg25|bit2|int_q~q ),
	.datad(\RegFile|reg24|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~4 .lut_mask = 16'h5140;
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y58_N5
dffeas \RegFile|reg3|bit1|int_q (
	.clk(\RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg3|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg3|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg3|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y58_N27
dffeas \RegFile|reg2|bit1|int_q (
	.clk(\RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg2|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg2|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg2|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m1|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX07|m1|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg3|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg2|bit1|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg3|bit1|int_q~q ),
	.datad(\RegFile|reg2|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~0 .lut_mask = 16'hC480;
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y56_N25
dffeas \RegFile|reg1|bit1|int_q (
	.clk(\RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(\RegFile|reg1|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg1|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg1|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg1|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y56_N23
dffeas \RegFile|reg0|bit1|int_q (
	.clk(\RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(\RegFile|reg0|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg0|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg0|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg0|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m1|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX07|m1|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg1|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg0|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg0|bit1|int_q~q ),
	.datad(\RegFile|reg1|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m1|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX07|m1|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m1|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX07|m1|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX07|m1|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX07|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m1|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX07|m1|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg5|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg4|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg4|bit1|int_q~q ),
	.datad(\RegFile|reg5|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N23
dffeas \RegFile|reg31|bit1|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg31|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg31|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg31|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N27
dffeas \RegFile|reg29|bit1|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg29|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg29|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg29|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N23
dffeas \RegFile|reg23|bit1|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [7]),
	.d(\inst27|mux1|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg23|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg23|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg23|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N30
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m1|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m1|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg21|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg20|bit1|int_q~q ))))

	.dataa(\RegFile|reg20|bit1|int_q~q ),
	.datab(\RegFile|reg21|bit1|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~4 .lut_mask = 16'h00CA;
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m1|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m1|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg27|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg26|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg26|bit1|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\RegFile|reg27|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~3 .lut_mask = 16'hA808;
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y57_N1
dffeas \RegFile|reg13|bit1|int_q (
	.clk(\RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg13|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg13|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg13|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y54_N3
dffeas \RegFile|reg11|bit0|int_q (
	.clk(\RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg11|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg11|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg11|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y54_N25
dffeas \RegFile|reg10|bit0|int_q (
	.clk(\RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg10|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg10|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg10|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m0|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX815|m0|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg11|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg10|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\RegFile|reg10|bit0|int_q~q ),
	.datac(\RegFile|reg11|bit0|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~0 .lut_mask = 16'hE400;
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N9
dffeas \RegFile|reg9|bit0|int_q (
	.clk(\RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg9|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg9|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg9|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y58_N27
dffeas \RegFile|reg8|bit0|int_q (
	.clk(\RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg8|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg8|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg8|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m0|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX815|m0|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg9|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg8|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg8|bit0|int_q~q ),
	.datad(\RegFile|reg9|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m0|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX815|m0|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m0|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX815|m0|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX815|m0|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX815|m0|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y57_N1
dffeas \RegFile|reg1|bit0|int_q (
	.clk(\RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg1|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg1|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg1|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y57_N7
dffeas \RegFile|reg0|bit0|int_q (
	.clk(\RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg0|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg0|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg0|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N6
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m0|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX07|m0|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg1|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg0|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg0|bit0|int_q~q ),
	.datad(\RegFile|reg1|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N23
dffeas \RegFile|reg28|bit0|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg28|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg28|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg28|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N18
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m0|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m0|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg19|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg18|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg18|bit0|int_q~q ),
	.datac(\RegFile|reg19|bit0|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~0 .lut_mask = 16'hA088;
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N3
dffeas \RegFile|reg22|bit0|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg22|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg22|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg22|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m0|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX815|m0|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg11|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg10|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg10|bit0|int_q~q ),
	.datad(\RegFile|reg11|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~0 .lut_mask = 16'hC840;
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m0|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX815|m0|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg9|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg8|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg9|bit0|int_q~q ),
	.datad(\RegFile|reg8|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~1 .lut_mask = 16'h3120;
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N10
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m0|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX815|m0|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m0|muxtop|y~1_combout ) # (\RegFile|Mux2|MUX815|m0|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m0|muxtop|y~1_combout ),
	.datad(\RegFile|Mux2|MUX815|m0|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m0|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX07|m0|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg3|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg2|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg3|bit0|int_q~q ),
	.datad(\RegFile|reg2|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~0 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N0
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m0|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX07|m0|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg1|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg0|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg1|bit0|int_q~q ),
	.datad(\RegFile|reg0|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~1 .lut_mask = 16'h5140;
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m0|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX07|m0|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m0|muxtop|y~1_combout ) # (\RegFile|Mux2|MUX07|m0|muxtop|y~0_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX07|m0|muxtop|y~1_combout ),
	.datad(\RegFile|Mux2|MUX07|m0|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N4
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m0|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX07|m0|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg7|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg6|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg7|bit0|int_q~q ),
	.datad(\RegFile|reg6|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~3 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m0|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX07|m0|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg5|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg4|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg5|bit0|int_q~q ),
	.datad(\RegFile|reg4|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~4 .lut_mask = 16'h3120;
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N20
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m0|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX07|m0|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m0|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX07|m0|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m0|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX07|m0|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX07|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N30
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m0|y~0 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m0|y~0_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (\RegFile|Mux2|MUX815|m0|muxtop|y~2_combout )) # (!\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX07|m0|muxtop|y~2_combout ) # 
// (\RegFile|Mux2|MUX07|m0|muxtop|y~5_combout ))))

	.dataa(\RegFile|Mux2|MUX815|m0|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m0|muxtop|y~2_combout ),
	.datad(\RegFile|Mux2|MUX07|m0|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m0|y~0 .lut_mask = 16'hBBB8;
defparam \RegFile|Mux2|MUXTop|m0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m0|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m0|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg31|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg30|bit0|int_q~q )))))

	.dataa(\RegFile|reg31|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg30|bit0|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~0 .lut_mask = 16'h88C0;
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m0|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m0|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg29|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg28|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg28|bit0|int_q~q ),
	.datad(\RegFile|reg29|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N0
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m0|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m0|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m0|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX3124|m0|muxtop|y~1_combout )))

	.dataa(\RegFile|Mux2|MUX3124|m0|muxtop|y~0_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX3124|m0|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m0|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m0|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg25|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg24|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg25|bit0|int_q~q ),
	.datad(\RegFile|reg24|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~4 .lut_mask = 16'h5140;
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N26
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m1|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX07|m1|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg3|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg2|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg2|bit1|int_q~q ),
	.datad(\RegFile|reg3|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~0 .lut_mask = 16'hA820;
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N10
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m1|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX07|m1|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg1|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg0|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg0|bit1|int_q~q ),
	.datad(\RegFile|reg1|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m1|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX07|m1|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m1|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX07|m1|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m1|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX07|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m1|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m1|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg23|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg22|bit1|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg23|bit1|int_q~q ),
	.datac(\RegFile|reg22|bit1|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~3 .lut_mask = 16'hD800;
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m2|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m2|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg29|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg28|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg29|bit2|int_q~q ),
	.datac(\RegFile|reg28|bit2|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~1 .lut_mask = 16'h00D8;
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m2|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m2|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg23|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg22|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg23|bit2|int_q~q ),
	.datac(\RegFile|reg22|bit2|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~3 .lut_mask = 16'hD800;
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N2
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m2|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m2|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg21|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg20|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg21|bit2|int_q~q ),
	.datac(\RegFile|reg20|bit2|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~4 .lut_mask = 16'h00D8;
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m2|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m2|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m2|muxtop|y~3_combout ) # (\RegFile|Mux2|MUX1623|m2|muxtop|y~4_combout )))

	.dataa(\RegFile|Mux2|MUX1623|m2|muxtop|y~3_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX1623|m2|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m2|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m2|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg27|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg26|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg27|bit2|int_q~q ),
	.datad(\RegFile|reg26|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~3 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N0
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m2|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m2|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg25|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg24|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\RegFile|reg25|bit2|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\RegFile|reg24|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~4 .lut_mask = 16'h4540;
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m2|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m2|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m2|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX3124|m2|muxtop|y~3_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\RegFile|Mux2|MUX3124|m2|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX3124|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~5 .lut_mask = 16'h5544;
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N20
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m2|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX815|m2|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg15|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg14|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg14|bit2|int_q~q ),
	.datad(\RegFile|reg15|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~3 .lut_mask = 16'hC840;
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N4
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m2|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX815|m2|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg13|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg12|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\RegFile|reg12|bit2|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\RegFile|reg13|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~4 .lut_mask = 16'h5404;
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m2|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX815|m2|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m2|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX815|m2|muxtop|y~3_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX815|m2|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX815|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N26
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m2|y~2 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m2|y~2_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUX3124|m2|muxtop|y~5_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUX815|m2|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\RegFile|Mux2|MUX3124|m2|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m2|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m2|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m2|y~2 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUXTop|m2|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N2
cycloneive_lcell_comb \inst21|comparator|Equal0~0 (
// Equation(s):
// \inst21|comparator|Equal0~0_combout  = (\inst25|m4|y~combout  & (\inst14|mux4|y~2_combout  & (\inst25|m3|y~combout  $ (!\inst14|mux3|y~2_combout )))) # (!\inst25|m4|y~combout  & (!\inst14|mux4|y~2_combout  & (\inst25|m3|y~combout  $ 
// (!\inst14|mux3|y~2_combout ))))

	.dataa(\inst25|m4|y~combout ),
	.datab(\inst25|m3|y~combout ),
	.datac(\inst14|mux3|y~2_combout ),
	.datad(\inst14|mux4|y~2_combout ),
	.cin(gnd),
	.combout(\inst21|comparator|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|comparator|Equal0~0 .lut_mask = 16'h8241;
defparam \inst21|comparator|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N24
cycloneive_lcell_comb \inst21|comparator|Equal0~1 (
// Equation(s):
// \inst21|comparator|Equal0~1_combout  = (\inst25|m5|y~combout  & (\inst14|mux5|y~2_combout  & (\inst14|mux6|y~2_combout  $ (!\inst25|m6|y~combout )))) # (!\inst25|m5|y~combout  & (!\inst14|mux5|y~2_combout  & (\inst14|mux6|y~2_combout  $ 
// (!\inst25|m6|y~combout ))))

	.dataa(\inst25|m5|y~combout ),
	.datab(\inst14|mux5|y~2_combout ),
	.datac(\inst14|mux6|y~2_combout ),
	.datad(\inst25|m6|y~combout ),
	.cin(gnd),
	.combout(\inst21|comparator|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|comparator|Equal0~1 .lut_mask = 16'h9009;
defparam \inst21|comparator|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N12
cycloneive_lcell_comb \inst21|comparator|Equal0~2 (
// Equation(s):
// \inst21|comparator|Equal0~2_combout  = (\inst25|m2|y~combout  & (\inst14|mux2|y~2_combout  & (\inst14|mux1|y~4_combout  $ (!\inst25|m1|y~combout )))) # (!\inst25|m2|y~combout  & (!\inst14|mux2|y~2_combout  & (\inst14|mux1|y~4_combout  $ 
// (!\inst25|m1|y~combout ))))

	.dataa(\inst25|m2|y~combout ),
	.datab(\inst14|mux1|y~4_combout ),
	.datac(\inst14|mux2|y~2_combout ),
	.datad(\inst25|m1|y~combout ),
	.cin(gnd),
	.combout(\inst21|comparator|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|comparator|Equal0~2 .lut_mask = 16'h8421;
defparam \inst21|comparator|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N14
cycloneive_lcell_comb \inst21|fa|fa0|Sum~0 (
// Equation(s):
// \inst21|fa|fa0|Sum~0_combout  = \inst25|m0|y~1_combout  $ (((\inst14|mux0|y~4_combout ) # (\inst14|mux0|y~3_combout )))

	.dataa(\inst14|mux0|y~4_combout ),
	.datab(\inst25|m0|y~1_combout ),
	.datac(gnd),
	.datad(\inst14|mux0|y~3_combout ),
	.cin(gnd),
	.combout(\inst21|fa|fa0|Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|fa0|Sum~0 .lut_mask = 16'h3366;
defparam \inst21|fa|fa0|Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N12
cycloneive_lcell_comb \inst21|comparator|Equal0~3 (
// Equation(s):
// \inst21|comparator|Equal0~3_combout  = (\inst21|comparator|Equal0~2_combout  & (!\inst21|fa|fa0|Sum~0_combout  & (\inst25|m7|y~1_combout  $ (!\inst14|mux7|y~2_combout ))))

	.dataa(\inst25|m7|y~1_combout ),
	.datab(\inst21|comparator|Equal0~2_combout ),
	.datac(\inst21|fa|fa0|Sum~0_combout ),
	.datad(\inst14|mux7|y~2_combout ),
	.cin(gnd),
	.combout(\inst21|comparator|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|comparator|Equal0~3 .lut_mask = 16'h0804;
defparam \inst21|comparator|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N26
cycloneive_lcell_comb \inst21|comparator|comb~0 (
// Equation(s):
// \inst21|comparator|comb~0_combout  = (\inst21|comparator|LessThan0~14_combout ) # ((\inst21|comparator|Equal0~1_combout  & (\inst21|comparator|Equal0~0_combout  & \inst21|comparator|Equal0~3_combout )))

	.dataa(\inst21|comparator|LessThan0~14_combout ),
	.datab(\inst21|comparator|Equal0~1_combout ),
	.datac(\inst21|comparator|Equal0~0_combout ),
	.datad(\inst21|comparator|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst21|comparator|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|comparator|comb~0 .lut_mask = 16'hEAAA;
defparam \inst21|comparator|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N9
dffeas \RegFile|reg31|bit4|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg31|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg31|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg31|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y53_N31
dffeas \RegFile|reg30|bit4|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg30|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg30|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg30|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N30
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m4|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m4|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg31|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg30|bit4|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\RegFile|reg31|bit4|int_q~q ),
	.datac(\RegFile|reg30|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~0 .lut_mask = 16'hD800;
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N13
dffeas \RegFile|reg19|bit4|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [3]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg19|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg19|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg19|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N27
dffeas \RegFile|reg21|bit4|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg21|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg21|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg21|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y53_N17
dffeas \RegFile|reg20|bit4|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg20|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg20|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg20|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m4|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m4|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg21|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg20|bit4|int_q~q ))))

	.dataa(\RegFile|reg20|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datad(\RegFile|reg21|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~4 .lut_mask = 16'h0E02;
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m4|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX07|m4|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg3|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg2|bit4|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg3|bit4|int_q~q ),
	.datad(\RegFile|reg2|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~0 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N20
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m4|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX07|m4|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg1|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg0|bit4|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg1|bit4|int_q~q ),
	.datad(\RegFile|reg0|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~1 .lut_mask = 16'h5140;
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m4|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX07|m4|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m4|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX07|m4|muxtop|y~1_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX07|m4|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX07|m4|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m4|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m4|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg31|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg30|bit4|int_q~q ))))

	.dataa(\RegFile|reg30|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg31|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~0 .lut_mask = 16'hE200;
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m4|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m4|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg19|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg18|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg18|bit4|int_q~q ),
	.datac(\RegFile|reg19|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~0 .lut_mask = 16'hE400;
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m4|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m4|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg17|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg16|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg16|bit4|int_q~q ),
	.datad(\RegFile|reg17|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m4|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m4|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m4|muxtop|y~1_combout ) # (\RegFile|Mux2|MUX1623|m4|muxtop|y~0_combout )))

	.dataa(\RegFile|Mux2|MUX1623|m4|muxtop|y~1_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX1623|m4|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~2 .lut_mask = 16'h3322;
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N26
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m4|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m4|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg21|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg20|bit4|int_q~q ))))

	.dataa(\RegFile|reg20|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg21|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~4 .lut_mask = 16'h3022;
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N7
dffeas \RegFile|reg31|bit5|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg31|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg31|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg31|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y53_N5
dffeas \RegFile|reg30|bit5|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg30|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg30|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg30|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m5|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m5|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg31|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg30|bit5|int_q~q )))))

	.dataa(\RegFile|reg31|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg30|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~0 .lut_mask = 16'hB800;
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N15
dffeas \RegFile|reg19|bit5|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [3]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg19|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg19|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg19|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N25
dffeas \RegFile|reg18|bit5|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [2]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg18|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg18|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg18|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N24
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m5|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m5|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg19|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg18|bit5|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg19|bit5|int_q~q ),
	.datac(\RegFile|reg18|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~0 .lut_mask = 16'h88A0;
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N23
dffeas \RegFile|reg23|bit5|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [7]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg23|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg23|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg23|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m5|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX07|m5|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg3|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg2|bit5|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg3|bit5|int_q~q ),
	.datad(\RegFile|reg2|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~0 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m5|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX07|m5|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg1|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg0|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg0|bit5|int_q~q ),
	.datad(\RegFile|reg1|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m5|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX07|m5|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m5|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX07|m5|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m5|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX07|m5|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m5|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m5|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg31|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg30|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg30|bit5|int_q~q ),
	.datac(\RegFile|reg31|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~0 .lut_mask = 16'hE400;
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m5|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m5|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg29|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg28|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg28|bit5|int_q~q ),
	.datac(\RegFile|reg29|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~1 .lut_mask = 16'h00E4;
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m5|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m5|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m5|muxtop|y~1_combout ) # (\RegFile|Mux2|MUX3124|m5|muxtop|y~0_combout )))

	.dataa(\RegFile|Mux2|MUX3124|m5|muxtop|y~1_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX3124|m5|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m5|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m5|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg19|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg18|bit5|int_q~q )))))

	.dataa(\RegFile|reg19|bit5|int_q~q ),
	.datab(\RegFile|reg18|bit5|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~0 .lut_mask = 16'hAC00;
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m5|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m5|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg17|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg16|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg16|bit5|int_q~q ),
	.datad(\RegFile|reg17|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m5|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m5|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m5|muxtop|y~1_combout ) # (\RegFile|Mux2|MUX1623|m5|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX1623|m5|muxtop|y~1_combout ),
	.datad(\RegFile|Mux2|MUX1623|m5|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m5|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m5|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg23|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg22|bit5|int_q~q )))))

	.dataa(\RegFile|reg23|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg22|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~3 .lut_mask = 16'hB800;
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m5|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m5|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg21|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg20|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg20|bit5|int_q~q ),
	.datad(\RegFile|reg21|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N0
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m5|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m5|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m5|muxtop|y~3_combout ) # (\RegFile|Mux2|MUX1623|m5|muxtop|y~4_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\RegFile|Mux2|MUX1623|m5|muxtop|y~3_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX1623|m5|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~5 .lut_mask = 16'hAA88;
defparam \RegFile|Mux2|MUX1623|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N10
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m5|y~1 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m5|y~1_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX3124|m5|muxtop|y~2_combout )))) # (!\IFID|instReg|reg1623|bit3|int_q~q  & ((\RegFile|Mux2|MUX1623|m5|muxtop|y~5_combout ) # 
// ((\RegFile|Mux2|MUX1623|m5|muxtop|y~2_combout ))))

	.dataa(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\RegFile|Mux2|MUX1623|m5|muxtop|y~5_combout ),
	.datac(\RegFile|Mux2|MUX3124|m5|muxtop|y~2_combout ),
	.datad(\RegFile|Mux2|MUX1623|m5|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m5|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m5|y~1 .lut_mask = 16'hF5E4;
defparam \RegFile|Mux2|MUXTop|m5|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m5|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m5|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg27|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg26|bit5|int_q~q )))))

	.dataa(\RegFile|reg27|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg26|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~3 .lut_mask = 16'h88C0;
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m6|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m6|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg19|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg18|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg18|bit6|int_q~q ),
	.datac(\RegFile|reg19|bit6|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~0 .lut_mask = 16'hA088;
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m6|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m6|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg23|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg22|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg23|bit6|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\RegFile|reg22|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~3 .lut_mask = 16'h8A80;
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N8
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m6|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m6|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg21|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg20|bit6|int_q~q ))))

	.dataa(\RegFile|reg20|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg21|bit6|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~4 .lut_mask = 16'h3022;
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m6|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m6|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m6|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX1623|m6|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX1623|m6|muxtop|y~4_combout ),
	.datad(\RegFile|Mux1|MUX1623|m6|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N27
dffeas \RegFile|reg27|bit6|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg27|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg27|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg27|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y52_N29
dffeas \RegFile|reg26|bit6|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg26|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg26|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg26|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m6|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m6|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg27|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg26|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg26|bit6|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\RegFile|reg27|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~3 .lut_mask = 16'hA808;
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N31
dffeas \RegFile|reg25|bit6|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg25|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg25|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg25|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N27
dffeas \RegFile|reg24|bit6|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg24|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg24|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg24|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m6|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m6|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg25|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg24|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg25|bit6|int_q~q ),
	.datad(\RegFile|reg24|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~4 .lut_mask = 16'h3120;
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m6|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m6|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m6|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX3124|m6|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m6|muxtop|y~4_combout ),
	.datad(\RegFile|Mux1|MUX3124|m6|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~5 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N1
dffeas \RegFile|reg15|bit6|int_q (
	.clk(\RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg15|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg15|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg15|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y55_N29
dffeas \RegFile|reg14|bit6|int_q (
	.clk(\RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg14|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg14|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg14|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N28
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m6|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX815|m6|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg15|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg14|bit6|int_q~q )))))

	.dataa(\RegFile|reg15|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg14|bit6|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~3 .lut_mask = 16'hB800;
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y55_N21
dffeas \RegFile|reg13|bit6|int_q (
	.clk(\RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg13|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg13|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg13|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y55_N29
dffeas \RegFile|reg12|bit6|int_q (
	.clk(\RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(\RegFile|reg12|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg12|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg12|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg12|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N6
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m6|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX815|m6|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg13|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg12|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg13|bit6|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\RegFile|reg12|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~4 .lut_mask = 16'h4540;
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m6|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX815|m6|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m6|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX815|m6|muxtop|y~4_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX815|m6|muxtop|y~3_combout ),
	.datad(\RegFile|Mux1|MUX815|m6|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N30
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m6|y~2 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m6|y~2_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUX3124|m6|muxtop|y~5_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUX815|m6|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m6|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX815|m6|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m6|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m6|y~2 .lut_mask = 16'hC480;
defparam \RegFile|Mux1|MUXTop|m6|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m6|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m6|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg31|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg30|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg31|bit6|int_q~q ),
	.datad(\RegFile|reg30|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~0 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m6|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m6|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg27|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg26|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg26|bit6|int_q~q ),
	.datad(\RegFile|reg27|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m6|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m6|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg25|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg24|bit6|int_q~q ))))

	.dataa(\RegFile|reg24|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg25|bit6|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~4 .lut_mask = 16'h00E2;
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m6|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m6|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m6|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX3124|m6|muxtop|y~3_combout )))

	.dataa(\RegFile|Mux2|MUX3124|m6|muxtop|y~4_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX3124|m6|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~5 .lut_mask = 16'h3322;
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N0
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m6|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX815|m6|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg15|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg14|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg15|bit6|int_q~q ),
	.datad(\RegFile|reg14|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~3 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N26
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m6|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX815|m6|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg13|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg12|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\RegFile|reg13|bit6|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\RegFile|reg12|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~4 .lut_mask = 16'h4540;
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m6|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX815|m6|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m6|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX815|m6|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m6|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX815|m6|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N22
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m6|y~2 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m6|y~2_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUX3124|m6|muxtop|y~5_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUX815|m6|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX3124|m6|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m6|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m6|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m6|y~2 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUXTop|m6|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N17
dffeas \RegFile|reg23|bit7|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [7]),
	.d(\inst27|mux7|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg23|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg23|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg23|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m7|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m7|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg23|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg22|bit7|int_q~q )))))

	.dataa(\RegFile|reg23|bit7|int_q~q ),
	.datab(\RegFile|reg22|bit7|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~3 .lut_mask = 16'hAC00;
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N7
dffeas \RegFile|reg21|bit7|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg21|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg21|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg21|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m7|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m7|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg27|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg26|bit7|int_q~q ))))

	.dataa(\RegFile|reg26|bit7|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg27|bit7|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~3 .lut_mask = 16'hE200;
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N28
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m7|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m7|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg25|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg24|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg25|bit7|int_q~q ),
	.datad(\RegFile|reg24|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~4 .lut_mask = 16'h5140;
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N8
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m7|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m7|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m7|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX3124|m7|muxtop|y~4_combout )))

	.dataa(\RegFile|Mux1|MUX3124|m7|muxtop|y~3_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX3124|m7|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~5 .lut_mask = 16'h3322;
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m7|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX815|m7|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg15|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg14|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg15|bit7|int_q~q ),
	.datad(\RegFile|reg14|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~3 .lut_mask = 16'hA280;
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N30
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m7|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX815|m7|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg13|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg12|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg13|bit7|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\RegFile|reg12|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~4 .lut_mask = 16'h4540;
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N24
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m7|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX815|m7|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m7|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX815|m7|muxtop|y~3_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\RegFile|Mux1|MUX815|m7|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX815|m7|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~5 .lut_mask = 16'hAA88;
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N6
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m7|y~2 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m7|y~2_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUX3124|m7|muxtop|y~5_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUX815|m7|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m7|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX815|m7|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m7|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m7|y~2 .lut_mask = 16'hA280;
defparam \RegFile|Mux1|MUXTop|m7|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N2
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m7|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX07|m7|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg3|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg2|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg3|bit7|int_q~q ),
	.datad(\RegFile|reg2|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~0 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m7|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX07|m7|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg1|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg0|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg1|bit7|int_q~q ),
	.datad(\RegFile|reg0|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~1 .lut_mask = 16'h5140;
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m7|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX07|m7|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m7|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX07|m7|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m7|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX07|m7|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N10
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m7|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m7|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg31|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg30|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg31|bit7|int_q~q ),
	.datad(\RegFile|reg30|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~0 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N20
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m7|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m7|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg29|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg28|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg29|bit7|int_q~q ),
	.datad(\RegFile|reg28|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~1 .lut_mask = 16'h5140;
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m7|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m7|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m7|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX3124|m7|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX3124|m7|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX3124|m7|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~2 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N10
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m7|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m7|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg21|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg20|bit7|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg20|bit7|int_q~q ),
	.datad(\RegFile|reg21|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N29
dffeas \IFID|PCadd4Reg|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|PCadd4Reg|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|PCadd4Reg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit7|int_q .is_wysiwyg = "true";
defparam \IFID|PCadd4Reg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y58_N15
dffeas \IFID|PCadd4Reg|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|PCadd4Reg|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|PCadd4Reg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit6|int_q .is_wysiwyg = "true";
defparam \IFID|PCadd4Reg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y58_N5
dffeas \IFID|PCadd4Reg|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|PCadd4Reg|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|PCadd4Reg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit3|int_q .is_wysiwyg = "true";
defparam \IFID|PCadd4Reg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N30
cycloneive_lcell_comb \BranchChkComp|Equal0~1 (
// Equation(s):
// \BranchChkComp|Equal0~1_combout  = (\RegFile|Mux2|MUXTop|m3|y~3_combout  & (\RegFile|Mux1|MUXTop|m3|y~3_combout  & (\RegFile|Mux2|MUXTop|m2|y~3_combout  $ (!\RegFile|Mux1|MUXTop|m2|y~3_combout )))) # (!\RegFile|Mux2|MUXTop|m3|y~3_combout  & 
// (!\RegFile|Mux1|MUXTop|m3|y~3_combout  & (\RegFile|Mux2|MUXTop|m2|y~3_combout  $ (!\RegFile|Mux1|MUXTop|m2|y~3_combout ))))

	.dataa(\RegFile|Mux2|MUXTop|m3|y~3_combout ),
	.datab(\RegFile|Mux2|MUXTop|m2|y~3_combout ),
	.datac(\RegFile|Mux1|MUXTop|m3|y~3_combout ),
	.datad(\RegFile|Mux1|MUXTop|m2|y~3_combout ),
	.cin(gnd),
	.combout(\BranchChkComp|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BranchChkComp|Equal0~1 .lut_mask = 16'h8421;
defparam \BranchChkComp|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N4
cycloneive_lcell_comb \BranchChkComp|comb~0 (
// Equation(s):
// \BranchChkComp|comb~0_combout  = (\BranchChkComp|LessThan0~14_combout ) # ((\BranchChkComp|LessThan1~14_combout  & !\BranchChkComp|Equal0~4_combout ))

	.dataa(\BranchChkComp|LessThan1~14_combout ),
	.datab(\BranchChkComp|LessThan0~14_combout ),
	.datac(gnd),
	.datad(\BranchChkComp|Equal0~4_combout ),
	.cin(gnd),
	.combout(\BranchChkComp|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchChkComp|comb~0 .lut_mask = 16'hCCEE;
defparam \BranchChkComp|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N20
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[3]~0 (
// Equation(s):
// \RegFile|decodeTop|dec158|d[3]~0_combout  = (\MEMWB|RegRdReg|bit1|int_q~q  & (!\MEMWB|RegRdReg|bit4|int_q~q  & (\MEMWB|RegRdReg|bit0|int_q~q  & \MEMWB|RWff|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit4|int_q~q ),
	.datac(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datad(\MEMWB|RWff|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[3]~0 .lut_mask = 16'h2000;
defparam \RegFile|decodeTop|dec158|d[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N26
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[3] (
// Equation(s):
// \RegFile|decodeTop|dec158|d [3] = LCELL((\MEMWB|RegRdReg|bit3|int_q~q  & (\RegFile|decodeTop|dec158|d[3]~0_combout  & !\MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(gnd),
	.datab(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(\RegFile|decodeTop|dec158|d[3]~0_combout ),
	.datad(\MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d [3]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[3] .lut_mask = 16'h00C0;
defparam \RegFile|decodeTop|dec158|d[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N0
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[2]~2 (
// Equation(s):
// \RegFile|decodeTop|dec158|d[2]~2_combout  = (\MEMWB|RWff|int_q~q  & (!\MEMWB|RegRdReg|bit4|int_q~q  & (\MEMWB|RegRdReg|bit1|int_q~q  & !\MEMWB|RegRdReg|bit0|int_q~q )))

	.dataa(\MEMWB|RWff|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit4|int_q~q ),
	.datac(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[2]~2 .lut_mask = 16'h0020;
defparam \RegFile|decodeTop|dec158|d[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N10
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[2] (
// Equation(s):
// \RegFile|decodeTop|dec158|d [2] = LCELL((!\MEMWB|RegRdReg|bit2|int_q~q  & (\MEMWB|RegRdReg|bit3|int_q~q  & \RegFile|decodeTop|dec158|d[2]~2_combout )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(gnd),
	.datac(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(\RegFile|decodeTop|dec158|d[2]~2_combout ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d [2]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[2] .lut_mask = 16'h5000;
defparam \RegFile|decodeTop|dec158|d[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N28
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[1]~4 (
// Equation(s):
// \RegFile|decodeTop|dec158|d[1]~4_combout  = (!\MEMWB|RegRdReg|bit1|int_q~q  & (\MEMWB|RegRdReg|bit0|int_q~q  & (\MEMWB|RWff|int_q~q  & !\MEMWB|RegRdReg|bit4|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\MEMWB|RWff|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[1]~4 .lut_mask = 16'h0040;
defparam \RegFile|decodeTop|dec158|d[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N2
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[1] (
// Equation(s):
// \RegFile|decodeTop|dec158|d [1] = LCELL((!\MEMWB|RegRdReg|bit2|int_q~q  & (\RegFile|decodeTop|dec158|d[1]~4_combout  & \MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\RegFile|decodeTop|dec158|d[1]~4_combout ),
	.datac(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d [1]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[1] .lut_mask = 16'h4040;
defparam \RegFile|decodeTop|dec158|d[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N20
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[0]~6 (
// Equation(s):
// \RegFile|decodeTop|dec158|d[0]~6_combout  = (\MEMWB|RWff|int_q~q  & (!\MEMWB|RegRdReg|bit4|int_q~q  & (!\MEMWB|RegRdReg|bit1|int_q~q  & !\MEMWB|RegRdReg|bit0|int_q~q )))

	.dataa(\MEMWB|RWff|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit4|int_q~q ),
	.datac(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[0]~6 .lut_mask = 16'h0002;
defparam \RegFile|decodeTop|dec158|d[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N28
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[0] (
// Equation(s):
// \RegFile|decodeTop|dec158|d [0] = LCELL((!\MEMWB|RegRdReg|bit2|int_q~q  & (\MEMWB|RegRdReg|bit3|int_q~q  & \RegFile|decodeTop|dec158|d[0]~6_combout )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(gnd),
	.datac(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(\RegFile|decodeTop|dec158|d[0]~6_combout ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d [0]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[0] .lut_mask = 16'h5000;
defparam \RegFile|decodeTop|dec158|d[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N6
cycloneive_lcell_comb \RegFile|decodeTop|dec07|d[3]~0 (
// Equation(s):
// \RegFile|decodeTop|dec07|d[3]~0_combout  = (!\MEMWB|RegRdReg|bit3|int_q~q  & (!\MEMWB|RegRdReg|bit2|int_q~q  & !\MEMWB|RegRdReg|bit4|int_q~q ))

	.dataa(gnd),
	.datab(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec07|d[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[3]~0 .lut_mask = 16'h0003;
defparam \RegFile|decodeTop|dec07|d[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N10
cycloneive_lcell_comb \RegFile|decodeTop|dec07|d[3] (
// Equation(s):
// \RegFile|decodeTop|dec07|d [3] = LCELL((\MEMWB|RegRdReg|bit1|int_q~q  & (\MEMWB|RegRdReg|bit0|int_q~q  & (\MEMWB|RWff|int_q~q  & \RegFile|decodeTop|dec07|d[3]~0_combout ))))

	.dataa(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\MEMWB|RWff|int_q~q ),
	.datad(\RegFile|decodeTop|dec07|d[3]~0_combout ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec07|d [3]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[3] .lut_mask = 16'h8000;
defparam \RegFile|decodeTop|dec07|d[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N8
cycloneive_lcell_comb \RegFile|decodeTop|dec07|d[2] (
// Equation(s):
// \RegFile|decodeTop|dec07|d [2] = LCELL((\RegFile|decodeTop|dec07|d[3]~0_combout  & (!\MEMWB|RegRdReg|bit0|int_q~q  & (\MEMWB|RegRdReg|bit1|int_q~q  & \MEMWB|RWff|int_q~q ))))

	.dataa(\RegFile|decodeTop|dec07|d[3]~0_combout ),
	.datab(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datad(\MEMWB|RWff|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec07|d [2]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[2] .lut_mask = 16'h2000;
defparam \RegFile|decodeTop|dec07|d[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N6
cycloneive_lcell_comb \RegFile|decodeTop|dec07|d[1] (
// Equation(s):
// \RegFile|decodeTop|dec07|d [1] = LCELL((!\MEMWB|RegRdReg|bit1|int_q~q  & (\RegFile|decodeTop|dec07|d[3]~0_combout  & (\MEMWB|RegRdReg|bit0|int_q~q  & \MEMWB|RWff|int_q~q ))))

	.dataa(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\RegFile|decodeTop|dec07|d[3]~0_combout ),
	.datac(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datad(\MEMWB|RWff|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec07|d [1]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[1] .lut_mask = 16'h4000;
defparam \RegFile|decodeTop|dec07|d[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N14
cycloneive_lcell_comb \RegFile|decodeTop|dec07|d[0] (
// Equation(s):
// \RegFile|decodeTop|dec07|d [0] = LCELL((!\MEMWB|RegRdReg|bit1|int_q~q  & (\RegFile|decodeTop|dec07|d[3]~0_combout  & (!\MEMWB|RegRdReg|bit0|int_q~q  & \MEMWB|RWff|int_q~q ))))

	.dataa(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\RegFile|decodeTop|dec07|d[3]~0_combout ),
	.datac(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datad(\MEMWB|RWff|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec07|d [0]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[0] .lut_mask = 16'h0400;
defparam \RegFile|decodeTop|dec07|d[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N4
cycloneive_lcell_comb \RegFile|decodeTop|dec07|d[7] (
// Equation(s):
// \RegFile|decodeTop|dec07|d [7] = LCELL((!\MEMWB|RegRdReg|bit3|int_q~q  & (\RegFile|decodeTop|dec158|d[3]~0_combout  & \MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(gnd),
	.datab(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(\RegFile|decodeTop|dec158|d[3]~0_combout ),
	.datad(\MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec07|d [7]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[7] .lut_mask = 16'h3000;
defparam \RegFile|decodeTop|dec07|d[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N22
cycloneive_lcell_comb \RegFile|decodeTop|dec07|d[6] (
// Equation(s):
// \RegFile|decodeTop|dec07|d [6] = LCELL((\RegFile|decodeTop|dec158|d[2]~2_combout  & (!\MEMWB|RegRdReg|bit3|int_q~q  & \MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(gnd),
	.datab(\RegFile|decodeTop|dec158|d[2]~2_combout ),
	.datac(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec07|d [6]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[6] .lut_mask = 16'h0C00;
defparam \RegFile|decodeTop|dec07|d[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N12
cycloneive_lcell_comb \RegFile|decodeTop|dec07|d[5] (
// Equation(s):
// \RegFile|decodeTop|dec07|d [5] = LCELL((\RegFile|decodeTop|dec158|d[1]~4_combout  & (\MEMWB|RegRdReg|bit2|int_q~q  & !\MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(gnd),
	.datab(\RegFile|decodeTop|dec158|d[1]~4_combout ),
	.datac(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec07|d [5]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[5] .lut_mask = 16'h00C0;
defparam \RegFile|decodeTop|dec07|d[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N30
cycloneive_lcell_comb \RegFile|decodeTop|dec07|d[4] (
// Equation(s):
// \RegFile|decodeTop|dec07|d [4] = LCELL((\RegFile|decodeTop|dec158|d[0]~6_combout  & (!\MEMWB|RegRdReg|bit3|int_q~q  & \MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(gnd),
	.datab(\RegFile|decodeTop|dec158|d[0]~6_combout ),
	.datac(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec07|d [4]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[4] .lut_mask = 16'h0C00;
defparam \RegFile|decodeTop|dec07|d[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N22
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[3]~0 (
// Equation(s):
// \RegFile|decodeTop|dec3124|d[3]~0_combout  = (\MEMWB|RegRdReg|bit1|int_q~q  & (\MEMWB|RWff|int_q~q  & (\MEMWB|RegRdReg|bit0|int_q~q  & \MEMWB|RegRdReg|bit4|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\MEMWB|RWff|int_q~q ),
	.datac(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[3]~0 .lut_mask = 16'h8000;
defparam \RegFile|decodeTop|dec3124|d[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N16
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[7] (
// Equation(s):
// \RegFile|decodeTop|dec3124|d [7] = LCELL((\RegFile|decodeTop|dec3124|d[3]~0_combout  & (\MEMWB|RegRdReg|bit3|int_q~q  & \MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(\RegFile|decodeTop|dec3124|d[3]~0_combout ),
	.datab(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(gnd),
	.datad(\MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d [7]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[7] .lut_mask = 16'h8800;
defparam \RegFile|decodeTop|dec3124|d[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N26
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[2]~2 (
// Equation(s):
// \RegFile|decodeTop|dec3124|d[2]~2_combout  = (\MEMWB|RegRdReg|bit4|int_q~q  & (!\MEMWB|RegRdReg|bit0|int_q~q  & (\MEMWB|RWff|int_q~q  & \MEMWB|RegRdReg|bit1|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit4|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\MEMWB|RWff|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[2]~2 .lut_mask = 16'h2000;
defparam \RegFile|decodeTop|dec3124|d[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N28
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[6] (
// Equation(s):
// \RegFile|decodeTop|dec3124|d [6] = LCELL((\MEMWB|RegRdReg|bit3|int_q~q  & (\RegFile|decodeTop|dec3124|d[2]~2_combout  & \MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\RegFile|decodeTop|dec3124|d[2]~2_combout ),
	.datac(gnd),
	.datad(\MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d [6]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[6] .lut_mask = 16'h8800;
defparam \RegFile|decodeTop|dec3124|d[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N18
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[1]~4 (
// Equation(s):
// \RegFile|decodeTop|dec3124|d[1]~4_combout  = (!\MEMWB|RegRdReg|bit1|int_q~q  & (\MEMWB|RegRdReg|bit0|int_q~q  & (\MEMWB|RWff|int_q~q  & \MEMWB|RegRdReg|bit4|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\MEMWB|RWff|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[1]~4 .lut_mask = 16'h4000;
defparam \RegFile|decodeTop|dec3124|d[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N26
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[5] (
// Equation(s):
// \RegFile|decodeTop|dec3124|d [5] = LCELL((\MEMWB|RegRdReg|bit3|int_q~q  & (\MEMWB|RegRdReg|bit2|int_q~q  & \RegFile|decodeTop|dec3124|d[1]~4_combout )))

	.dataa(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|decodeTop|dec3124|d[1]~4_combout ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d [5]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[5] .lut_mask = 16'h8800;
defparam \RegFile|decodeTop|dec3124|d[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N24
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[0]~6 (
// Equation(s):
// \RegFile|decodeTop|dec3124|d[0]~6_combout  = (!\MEMWB|RegRdReg|bit1|int_q~q  & (!\MEMWB|RegRdReg|bit0|int_q~q  & (\MEMWB|RWff|int_q~q  & \MEMWB|RegRdReg|bit4|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\MEMWB|RWff|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[0]~6 .lut_mask = 16'h1000;
defparam \RegFile|decodeTop|dec3124|d[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N20
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[4] (
// Equation(s):
// \RegFile|decodeTop|dec3124|d [4] = LCELL((\MEMWB|RegRdReg|bit3|int_q~q  & (\MEMWB|RegRdReg|bit2|int_q~q  & \RegFile|decodeTop|dec3124|d[0]~6_combout )))

	.dataa(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|decodeTop|dec3124|d[0]~6_combout ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d [4]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[4] .lut_mask = 16'h8800;
defparam \RegFile|decodeTop|dec3124|d[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N14
cycloneive_lcell_comb \RegFile|decodeTop|dec2316|d[3] (
// Equation(s):
// \RegFile|decodeTop|dec2316|d [3] = LCELL((\RegFile|decodeTop|dec3124|d[3]~0_combout  & (!\MEMWB|RegRdReg|bit2|int_q~q  & !\MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\RegFile|decodeTop|dec3124|d[3]~0_combout ),
	.datab(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec2316|d [3]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec2316|d[3] .lut_mask = 16'h0022;
defparam \RegFile|decodeTop|dec2316|d[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N30
cycloneive_lcell_comb \RegFile|decodeTop|dec2316|d[2] (
// Equation(s):
// \RegFile|decodeTop|dec2316|d [2] = LCELL((\RegFile|decodeTop|dec3124|d[2]~2_combout  & (!\MEMWB|RegRdReg|bit3|int_q~q  & !\MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(\RegFile|decodeTop|dec3124|d[2]~2_combout ),
	.datab(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(gnd),
	.datad(\MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec2316|d [2]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec2316|d[2] .lut_mask = 16'h0022;
defparam \RegFile|decodeTop|dec2316|d[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N16
cycloneive_lcell_comb \RegFile|decodeTop|dec2316|d[1] (
// Equation(s):
// \RegFile|decodeTop|dec2316|d [1] = LCELL((!\MEMWB|RegRdReg|bit2|int_q~q  & (!\MEMWB|RegRdReg|bit3|int_q~q  & \RegFile|decodeTop|dec3124|d[1]~4_combout )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(gnd),
	.datac(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(\RegFile|decodeTop|dec3124|d[1]~4_combout ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec2316|d [1]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec2316|d[1] .lut_mask = 16'h0500;
defparam \RegFile|decodeTop|dec2316|d[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N14
cycloneive_lcell_comb \RegFile|decodeTop|dec2316|d[0] (
// Equation(s):
// \RegFile|decodeTop|dec2316|d [0] = LCELL((!\MEMWB|RegRdReg|bit2|int_q~q  & (!\MEMWB|RegRdReg|bit3|int_q~q  & \RegFile|decodeTop|dec3124|d[0]~6_combout )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(gnd),
	.datac(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(\RegFile|decodeTop|dec3124|d[0]~6_combout ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec2316|d [0]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec2316|d[0] .lut_mask = 16'h0500;
defparam \RegFile|decodeTop|dec2316|d[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N20
cycloneive_lcell_comb \RegFile|decodeTop|dec2316|d[7] (
// Equation(s):
// \RegFile|decodeTop|dec2316|d [7] = LCELL((\MEMWB|RegRdReg|bit2|int_q~q  & (\RegFile|decodeTop|dec3124|d[3]~0_combout  & !\MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\RegFile|decodeTop|dec3124|d[3]~0_combout ),
	.datac(gnd),
	.datad(\MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec2316|d [7]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec2316|d[7] .lut_mask = 16'h0088;
defparam \RegFile|decodeTop|dec2316|d[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N2
cycloneive_lcell_comb \RegFile|decodeTop|dec2316|d[6] (
// Equation(s):
// \RegFile|decodeTop|dec2316|d [6] = LCELL((\RegFile|decodeTop|dec3124|d[2]~2_combout  & (!\MEMWB|RegRdReg|bit3|int_q~q  & \MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(\RegFile|decodeTop|dec3124|d[2]~2_combout ),
	.datab(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(gnd),
	.datad(\MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec2316|d [6]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec2316|d[6] .lut_mask = 16'h2200;
defparam \RegFile|decodeTop|dec2316|d[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N12
cycloneive_lcell_comb \RegFile|decodeTop|dec2316|d[5] (
// Equation(s):
// \RegFile|decodeTop|dec2316|d [5] = LCELL((\MEMWB|RegRdReg|bit2|int_q~q  & (\RegFile|decodeTop|dec3124|d[1]~4_combout  & !\MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\RegFile|decodeTop|dec3124|d[1]~4_combout ),
	.datac(gnd),
	.datad(\MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec2316|d [5]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec2316|d[5] .lut_mask = 16'h0088;
defparam \RegFile|decodeTop|dec2316|d[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N24
cycloneive_lcell_comb \RegFile|decodeTop|dec2316|d[4] (
// Equation(s):
// \RegFile|decodeTop|dec2316|d [4] = LCELL((\MEMWB|RegRdReg|bit2|int_q~q  & (!\MEMWB|RegRdReg|bit3|int_q~q  & \RegFile|decodeTop|dec3124|d[0]~6_combout )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|decodeTop|dec3124|d[0]~6_combout ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec2316|d [4]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec2316|d[4] .lut_mask = 16'h2200;
defparam \RegFile|decodeTop|dec2316|d[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N26
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[3] (
// Equation(s):
// \RegFile|decodeTop|dec3124|d [3] = LCELL((!\MEMWB|RegRdReg|bit2|int_q~q  & (\RegFile|decodeTop|dec3124|d[3]~0_combout  & \MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\RegFile|decodeTop|dec3124|d[3]~0_combout ),
	.datac(gnd),
	.datad(\MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d [3]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[3] .lut_mask = 16'h4400;
defparam \RegFile|decodeTop|dec3124|d[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N18
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[2] (
// Equation(s):
// \RegFile|decodeTop|dec3124|d [2] = LCELL((\MEMWB|RegRdReg|bit3|int_q~q  & (\RegFile|decodeTop|dec3124|d[2]~2_combout  & !\MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\RegFile|decodeTop|dec3124|d[2]~2_combout ),
	.datac(gnd),
	.datad(\MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d [2]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[2] .lut_mask = 16'h0088;
defparam \RegFile|decodeTop|dec3124|d[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N4
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[1] (
// Equation(s):
// \RegFile|decodeTop|dec3124|d [1] = LCELL((\RegFile|decodeTop|dec3124|d[1]~4_combout  & (!\MEMWB|RegRdReg|bit2|int_q~q  & \MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\RegFile|decodeTop|dec3124|d[1]~4_combout ),
	.datab(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d [1]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[1] .lut_mask = 16'h2200;
defparam \RegFile|decodeTop|dec3124|d[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N10
cycloneive_lcell_comb \RegFile|decodeTop|dec3124|d[0] (
// Equation(s):
// \RegFile|decodeTop|dec3124|d [0] = LCELL((\MEMWB|RegRdReg|bit3|int_q~q  & (!\MEMWB|RegRdReg|bit2|int_q~q  & \RegFile|decodeTop|dec3124|d[0]~6_combout )))

	.dataa(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|decodeTop|dec3124|d[0]~6_combout ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec3124|d [0]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec3124|d[0] .lut_mask = 16'h2200;
defparam \RegFile|decodeTop|dec3124|d[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N0
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[7] (
// Equation(s):
// \RegFile|decodeTop|dec158|d [7] = LCELL((\MEMWB|RegRdReg|bit3|int_q~q  & (\RegFile|decodeTop|dec158|d[3]~0_combout  & \MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\RegFile|decodeTop|dec158|d[3]~0_combout ),
	.datac(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d [7]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[7] .lut_mask = 16'h8080;
defparam \RegFile|decodeTop|dec158|d[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N18
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[6] (
// Equation(s):
// \RegFile|decodeTop|dec158|d [6] = LCELL((\RegFile|decodeTop|dec158|d[2]~2_combout  & (\MEMWB|RegRdReg|bit3|int_q~q  & \MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(gnd),
	.datab(\RegFile|decodeTop|dec158|d[2]~2_combout ),
	.datac(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d [6]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[6] .lut_mask = 16'hC000;
defparam \RegFile|decodeTop|dec158|d[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N12
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[5] (
// Equation(s):
// \RegFile|decodeTop|dec158|d [5] = LCELL((\MEMWB|RegRdReg|bit2|int_q~q  & (\MEMWB|RegRdReg|bit3|int_q~q  & \RegFile|decodeTop|dec158|d[1]~4_combout )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(gnd),
	.datac(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(\RegFile|decodeTop|dec158|d[1]~4_combout ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d [5]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[5] .lut_mask = 16'hA000;
defparam \RegFile|decodeTop|dec158|d[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N24
cycloneive_lcell_comb \RegFile|decodeTop|dec158|d[4] (
// Equation(s):
// \RegFile|decodeTop|dec158|d [4] = LCELL((\MEMWB|RegRdReg|bit2|int_q~q  & (\MEMWB|RegRdReg|bit3|int_q~q  & \RegFile|decodeTop|dec158|d[0]~6_combout )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(gnd),
	.datac(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(\RegFile|decodeTop|dec158|d[0]~6_combout ),
	.cin(gnd),
	.combout(\RegFile|decodeTop|dec158|d [4]),
	.cout());
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[4] .lut_mask = 16'hA000;
defparam \RegFile|decodeTop|dec158|d[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N18
cycloneive_lcell_comb \inst21|mux|m5|muxtop|y~5 (
// Equation(s):
// \inst21|mux|m5|muxtop|y~5_combout  = (\inst21|mux|m5|muxtop|y~3_combout  & (!\inst9|ALUOp0ff|int_q~q  & ((!\inst9|instReg|reg07|bit1|int_q~q ) # (!\inst9|ALUOp1ff|int_q~q ))))

	.dataa(\inst21|mux|m5|muxtop|y~3_combout ),
	.datab(\inst9|ALUOp1ff|int_q~q ),
	.datac(\inst9|instReg|reg07|bit1|int_q~q ),
	.datad(\inst9|ALUOp0ff|int_q~q ),
	.cin(gnd),
	.combout(\inst21|mux|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m5|muxtop|y~5 .lut_mask = 16'h002A;
defparam \inst21|mux|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N6
cycloneive_lcell_comb \inst21|fa|comb~7 (
// Equation(s):
// \inst21|fa|comb~7_combout  = \inst14|mux6|y~2_combout  $ (((\inst9|ALUOp0ff|int_q~q ) # ((\inst9|ALUOp1ff|int_q~q  & \inst9|instReg|reg07|bit1|int_q~q ))))

	.dataa(\inst9|ALUOp1ff|int_q~q ),
	.datab(\inst9|instReg|reg07|bit1|int_q~q ),
	.datac(\inst14|mux6|y~2_combout ),
	.datad(\inst9|ALUOp0ff|int_q~q ),
	.cin(gnd),
	.combout(\inst21|fa|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|comb~7 .lut_mask = 16'h0F78;
defparam \inst21|fa|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \RegFile|decodeTop|dec07|d[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec07|d [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[0]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec07|d[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \RegFile|decodeTop|dec07|d[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec07|d [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[2]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec07|d[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \RegFile|decodeTop|dec07|d[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec07|d [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[1]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec07|d[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \RegFile|decodeTop|dec07|d[7]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec07|d [7]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[7]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec07|d[7]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \RegFile|decodeTop|dec07|d[4]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec07|d [4]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[4]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec07|d[4]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \RegFile|decodeTop|dec07|d[6]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec07|d [6]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[6]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec07|d[6]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \RegFile|decodeTop|dec07|d[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec07|d [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[3]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec07|d[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \RegFile|decodeTop|dec07|d[5]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec07|d [5]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec07|d[5]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec07|d[5]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \RegFile|decodeTop|dec158|d[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec158|d [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[0]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec158|d[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \RegFile|decodeTop|dec158|d[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec158|d [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[3]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec158|d[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \RegFile|decodeTop|dec158|d[4]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec158|d [4]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[4]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec158|d[4]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \RegFile|decodeTop|dec158|d[5]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec158|d [5]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[5]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec158|d[5]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \RegFile|decodeTop|dec158|d[7]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec158|d [7]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[7]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec158|d[7]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \RegFile|decodeTop|dec158|d[6]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec158|d [6]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[6]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec158|d[6]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \RegFile|decodeTop|dec2316|d[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec2316|d [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec2316|d[0]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec2316|d[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \RegFile|decodeTop|dec2316|d[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec2316|d [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec2316|d[1]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec2316|d[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \RegFile|decodeTop|dec158|d[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec158|d [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[1]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec158|d[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \RegFile|decodeTop|dec158|d[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegFile|decodeTop|dec158|d [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \RegFile|decodeTop|dec158|d[2]~clkctrl .clock_type = "global clock";
defparam \RegFile|decodeTop|dec158|d[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N26
cycloneive_lcell_comb \RegFile|reg26|bit3|int_q~feeder (
// Equation(s):
// \RegFile|reg26|bit3|int_q~feeder_combout  = \inst27|mux3|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg26|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg26|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg26|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N4
cycloneive_lcell_comb \RegFile|reg23|bit2|int_q~feeder (
// Equation(s):
// \RegFile|reg23|bit2|int_q~feeder_combout  = \inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(\inst27|mux2|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg23|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg23|bit2|int_q~feeder .lut_mask = 16'hCCCC;
defparam \RegFile|reg23|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N22
cycloneive_lcell_comb \RegFile|reg0|bit1|int_q~feeder (
// Equation(s):
// \RegFile|reg0|bit1|int_q~feeder_combout  = \inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux1|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg0|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg0|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg0|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N24
cycloneive_lcell_comb \RegFile|reg1|bit1|int_q~feeder (
// Equation(s):
// \RegFile|reg1|bit1|int_q~feeder_combout  = \inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux1|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg1|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg1|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg1|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N28
cycloneive_lcell_comb \RegFile|reg12|bit6|int_q~feeder (
// Equation(s):
// \RegFile|reg12|bit6|int_q~feeder_combout  = \inst27|mux6|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst27|mux6|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg12|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg12|bit6|int_q~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|reg12|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N28
cycloneive_lcell_comb \IFID|PCadd4Reg|bit7|int_q~feeder (
// Equation(s):
// \IFID|PCadd4Reg|bit7|int_q~feeder_combout  = \PCADD4|fa7|Sum~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCADD4|fa7|Sum~combout ),
	.cin(gnd),
	.combout(\IFID|PCadd4Reg|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|PCadd4Reg|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N14
cycloneive_lcell_comb \IFID|PCadd4Reg|bit6|int_q~feeder (
// Equation(s):
// \IFID|PCadd4Reg|bit6|int_q~feeder_combout  = \PCADD4|fa6|Sum~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCADD4|fa6|Sum~combout ),
	.cin(gnd),
	.combout(\IFID|PCadd4Reg|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|PCadd4Reg|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N4
cycloneive_lcell_comb \IFID|PCadd4Reg|bit3|int_q~feeder (
// Equation(s):
// \IFID|PCadd4Reg|bit3|int_q~feeder_combout  = \PCADD4|fa3|Sum~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCADD4|fa3|Sum~combout ),
	.cin(gnd),
	.combout(\IFID|PCadd4Reg|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|PCadd4Reg|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \MemWriteOut~output (
	.i(\inst17|MemWrite~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWriteOut~output .bus_hold = "false";
defparam \MemWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \ZeroOut~output (
	.i(!\inst21|Zero~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ZeroOut~output_o ),
	.obar());
// synopsys translate_off
defparam \ZeroOut~output .bus_hold = "false";
defparam \ZeroOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \stall~output (
	.i(!\inst10|stall~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stall~output_o ),
	.obar());
// synopsys translate_off
defparam \stall~output .bus_hold = "false";
defparam \stall~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \RegWriteOut~output (
	.i(\inst17|RegWrite~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWriteOut~output .bus_hold = "false";
defparam \RegWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \BranchOut~output (
	.i(\inst17|Branch~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchOut~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchOut~output .bus_hold = "false";
defparam \BranchOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \A[7]~output (
	.i(\inst14|mux7|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[7]~output .bus_hold = "false";
defparam \A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \A[6]~output (
	.i(\inst14|mux6|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[6]~output .bus_hold = "false";
defparam \A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \A[5]~output (
	.i(\inst14|mux5|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[5]~output .bus_hold = "false";
defparam \A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \A[4]~output (
	.i(\inst14|mux4|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[4]~output .bus_hold = "false";
defparam \A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \A[3]~output (
	.i(\inst14|mux3|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[3]~output .bus_hold = "false";
defparam \A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \A[2]~output (
	.i(\inst14|mux2|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[2]~output .bus_hold = "false";
defparam \A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \A[1]~output (
	.i(\inst14|mux1|y~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[1]~output .bus_hold = "false";
defparam \A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \A[0]~output (
	.i(\inst14|mux0|y~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[0]~output .bus_hold = "false";
defparam \A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \B[7]~output (
	.i(\inst25|m7|y~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \B[6]~output (
	.i(\inst25|m6|y~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \B[5]~output (
	.i(\inst25|m5|y~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \B[4]~output (
	.i(\inst25|m4|y~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \B[3]~output (
	.i(\inst25|m3|y~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \B[2]~output (
	.i(\inst25|m2|y~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \B[1]~output (
	.i(\inst25|m1|y~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \B[0]~output (
	.i(\inst25|m0|y~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \InstructionOut[31]~output (
	.i(\InstOutMUX|muxTop|mux31|y~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[31]~output .bus_hold = "false";
defparam \InstructionOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \InstructionOut[30]~output (
	.i(\InstOutMUX|muxTop|mux30|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[30]~output .bus_hold = "false";
defparam \InstructionOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \InstructionOut[29]~output (
	.i(\InstOutMUX|muxTop|mux29|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[29]~output .bus_hold = "false";
defparam \InstructionOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \InstructionOut[28]~output (
	.i(\InstOutMUX|muxTop|mux28|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[28]~output .bus_hold = "false";
defparam \InstructionOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \InstructionOut[27]~output (
	.i(\InstOutMUX|muxTop|mux27|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[27]~output .bus_hold = "false";
defparam \InstructionOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \InstructionOut[26]~output (
	.i(\InstOutMUX|muxTop|mux26|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[26]~output .bus_hold = "false";
defparam \InstructionOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \InstructionOut[25]~output (
	.i(\InstOutMUX|muxTop|mux25|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[25]~output .bus_hold = "false";
defparam \InstructionOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \InstructionOut[24]~output (
	.i(\InstOutMUX|muxTop|mux24|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[24]~output .bus_hold = "false";
defparam \InstructionOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \InstructionOut[23]~output (
	.i(\InstOutMUX|muxTop|mux23|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[23]~output .bus_hold = "false";
defparam \InstructionOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \InstructionOut[22]~output (
	.i(\InstOutMUX|muxTop|mux22|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[22]~output .bus_hold = "false";
defparam \InstructionOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \InstructionOut[21]~output (
	.i(\InstOutMUX|muxTop|mux21|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[21]~output .bus_hold = "false";
defparam \InstructionOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \InstructionOut[20]~output (
	.i(\InstOutMUX|muxTop|mux20|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[20]~output .bus_hold = "false";
defparam \InstructionOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \InstructionOut[19]~output (
	.i(\InstOutMUX|muxTop|mux19|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[19]~output .bus_hold = "false";
defparam \InstructionOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \InstructionOut[18]~output (
	.i(\InstOutMUX|muxTop|mux18|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[18]~output .bus_hold = "false";
defparam \InstructionOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \InstructionOut[17]~output (
	.i(\InstOutMUX|muxTop|mux17|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[17]~output .bus_hold = "false";
defparam \InstructionOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \InstructionOut[16]~output (
	.i(\InstOutMUX|muxTop|mux16|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[16]~output .bus_hold = "false";
defparam \InstructionOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \InstructionOut[15]~output (
	.i(\InstOutMUX|muxTop|mux15|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[15]~output .bus_hold = "false";
defparam \InstructionOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \InstructionOut[14]~output (
	.i(\InstOutMUX|muxTop|mux14|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[14]~output .bus_hold = "false";
defparam \InstructionOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \InstructionOut[13]~output (
	.i(\InstOutMUX|muxTop|mux13|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[13]~output .bus_hold = "false";
defparam \InstructionOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \InstructionOut[12]~output (
	.i(\InstOutMUX|muxTop|mux12|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[12]~output .bus_hold = "false";
defparam \InstructionOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \InstructionOut[11]~output (
	.i(\InstOutMUX|muxTop|mux11|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[11]~output .bus_hold = "false";
defparam \InstructionOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \InstructionOut[10]~output (
	.i(\InstOutMUX|muxTop|mux10|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[10]~output .bus_hold = "false";
defparam \InstructionOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \InstructionOut[9]~output (
	.i(\InstOutMUX|muxTop|mux9|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[9]~output .bus_hold = "false";
defparam \InstructionOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \InstructionOut[8]~output (
	.i(\InstOutMUX|muxTop|mux8|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[8]~output .bus_hold = "false";
defparam \InstructionOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \InstructionOut[7]~output (
	.i(\InstOutMUX|muxTop|mux7|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[7]~output .bus_hold = "false";
defparam \InstructionOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \InstructionOut[6]~output (
	.i(\InstOutMUX|muxTop|mux6|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[6]~output .bus_hold = "false";
defparam \InstructionOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \InstructionOut[5]~output (
	.i(\InstOutMUX|muxTop|mux5|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[5]~output .bus_hold = "false";
defparam \InstructionOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \InstructionOut[4]~output (
	.i(\InstOutMUX|muxTop|mux4|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[4]~output .bus_hold = "false";
defparam \InstructionOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \InstructionOut[3]~output (
	.i(\InstOutMUX|muxTop|mux3|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[3]~output .bus_hold = "false";
defparam \InstructionOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \InstructionOut[2]~output (
	.i(\InstOutMUX|muxTop|mux2|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[2]~output .bus_hold = "false";
defparam \InstructionOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \InstructionOut[1]~output (
	.i(\InstOutMUX|muxTop|mux1|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[1]~output .bus_hold = "false";
defparam \InstructionOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \InstructionOut[0]~output (
	.i(\InstOutMUX|muxTop|mux0|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[0]~output .bus_hold = "false";
defparam \InstructionOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \MuxOut[7]~output (
	.i(\OutMux|m7|muxtop|y~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[7]~output .bus_hold = "false";
defparam \MuxOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \MuxOut[6]~output (
	.i(\OutMux|m6|muxtop|y~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[6]~output .bus_hold = "false";
defparam \MuxOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \MuxOut[5]~output (
	.i(\OutMux|m5|muxtop|y~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[5]~output .bus_hold = "false";
defparam \MuxOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \MuxOut[4]~output (
	.i(\OutMux|m4|muxtop|y~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[4]~output .bus_hold = "false";
defparam \MuxOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \MuxOut[3]~output (
	.i(\OutMux|m3|muxtop|y~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[3]~output .bus_hold = "false";
defparam \MuxOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \MuxOut[2]~output (
	.i(\OutMux|m2|muxtop|y~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[2]~output .bus_hold = "false";
defparam \MuxOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \MuxOut[1]~output (
	.i(\OutMux|m1|muxtop|y~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[1]~output .bus_hold = "false";
defparam \MuxOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \MuxOut[0]~output (
	.i(\OutMux|m0|muxtop|y~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[0]~output .bus_hold = "false";
defparam \MuxOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \ReadDataOut[7]~output (
	.i(\MEMWB|ReadDataReg|bit7|int_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadDataOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadDataOut[7]~output .bus_hold = "false";
defparam \ReadDataOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \ReadDataOut[6]~output (
	.i(\MEMWB|ReadDataReg|bit6|int_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadDataOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadDataOut[6]~output .bus_hold = "false";
defparam \ReadDataOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \ReadDataOut[5]~output (
	.i(\MEMWB|ReadDataReg|bit5|int_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadDataOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadDataOut[5]~output .bus_hold = "false";
defparam \ReadDataOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \ReadDataOut[4]~output (
	.i(\MEMWB|ReadDataReg|bit4|int_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadDataOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadDataOut[4]~output .bus_hold = "false";
defparam \ReadDataOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \ReadDataOut[3]~output (
	.i(\MEMWB|ReadDataReg|bit3|int_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadDataOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadDataOut[3]~output .bus_hold = "false";
defparam \ReadDataOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \ReadDataOut[2]~output (
	.i(\MEMWB|ReadDataReg|bit2|int_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadDataOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadDataOut[2]~output .bus_hold = "false";
defparam \ReadDataOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \ReadDataOut[1]~output (
	.i(\MEMWB|ReadDataReg|bit1|int_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadDataOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadDataOut[1]~output .bus_hold = "false";
defparam \ReadDataOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \ReadDataOut[0]~output (
	.i(\MEMWB|ReadDataReg|bit0|int_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadDataOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadDataOut[0]~output .bus_hold = "false";
defparam \ReadDataOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N16
cycloneive_lcell_comb \inst12|bit0|int_q~0 (
// Equation(s):
// \inst12|bit0|int_q~0_combout  = !\inst12|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst12|bit0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|bit0|int_q~0 .lut_mask = 16'h00FF;
defparam \inst12|bit0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N23
dffeas \inst12|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|bit0|int_q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit0|int_q .is_wysiwyg = "true";
defparam \inst12|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \inst12|bit0|int_q~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst12|bit0|int_q~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst12|bit0|int_q~clkctrl_outclk ));
// synopsys translate_off
defparam \inst12|bit0|int_q~clkctrl .clock_type = "global clock";
defparam \inst12|bit0|int_q~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N2
cycloneive_lcell_comb \IFID|PCadd4Reg|bit1|int_q~feeder (
// Equation(s):
// \IFID|PCadd4Reg|bit1|int_q~feeder_combout  = \PC|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|bit1|int_q~q ),
	.cin(gnd),
	.combout(\IFID|PCadd4Reg|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|PCadd4Reg|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \GReset~input (
	.i(GReset),
	.ibar(gnd),
	.o(\GReset~input_o ));
// synopsys translate_off
defparam \GReset~input .bus_hold = "false";
defparam \GReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N20
cycloneive_lcell_comb \PCADD4|fa3|Sum (
// Equation(s):
// \PCADD4|fa3|Sum~combout  = \PC|bit2|int_q~q  $ (\PC|bit3|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|bit2|int_q~q ),
	.datad(\PC|bit3|int_q~q ),
	.cin(gnd),
	.combout(\PCADD4|fa3|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \PCADD4|fa3|Sum .lut_mask = 16'h0FF0;
defparam \PCADD4|fa3|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N28
cycloneive_lcell_comb \PC|bit3|int_q~0 (
// Equation(s):
// \PC|bit3|int_q~0_combout  = (\inst20~combout  & (\IFID|PCadd4Reg|bit3|int_q~q )) # (!\inst20~combout  & ((\PCADD4|fa3|Sum~combout )))

	.dataa(\IFID|PCadd4Reg|bit3|int_q~q ),
	.datab(\inst20~combout ),
	.datac(gnd),
	.datad(\PCADD4|fa3|Sum~combout ),
	.cin(gnd),
	.combout(\PC|bit3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|bit3|int_q~0 .lut_mask = 16'hBB88;
defparam \PC|bit3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N18
cycloneive_lcell_comb \PCADD4|fa4|Sum (
// Equation(s):
// \PCADD4|fa4|Sum~combout  = \PC|bit4|int_q~q  $ (((\PC|bit3|int_q~q  & \PC|bit2|int_q~q )))

	.dataa(\PC|bit4|int_q~q ),
	.datab(\PC|bit3|int_q~q ),
	.datac(\PC|bit2|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCADD4|fa4|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \PCADD4|fa4|Sum .lut_mask = 16'h6A6A;
defparam \PCADD4|fa4|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N4
cycloneive_lcell_comb \IFID|PCadd4Reg|bit4|int_q~feeder (
// Equation(s):
// \IFID|PCadd4Reg|bit4|int_q~feeder_combout  = \PCADD4|fa4|Sum~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCADD4|fa4|Sum~combout ),
	.cin(gnd),
	.combout(\IFID|PCadd4Reg|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|PCadd4Reg|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N24
cycloneive_lcell_comb \PCADD4|fa5|Sum (
// Equation(s):
// \PCADD4|fa5|Sum~combout  = \PC|bit5|int_q~q  $ (((\PC|bit4|int_q~q  & (\PC|bit2|int_q~q  & \PC|bit3|int_q~q ))))

	.dataa(\PC|bit4|int_q~q ),
	.datab(\PC|bit5|int_q~q ),
	.datac(\PC|bit2|int_q~q ),
	.datad(\PC|bit3|int_q~q ),
	.cin(gnd),
	.combout(\PCADD4|fa5|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \PCADD4|fa5|Sum .lut_mask = 16'h6CCC;
defparam \PCADD4|fa5|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N6
cycloneive_lcell_comb \IFID|PCadd4Reg|bit5|int_q~feeder (
// Equation(s):
// \IFID|PCadd4Reg|bit5|int_q~feeder_combout  = \PCADD4|fa5|Sum~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCADD4|fa5|Sum~combout ),
	.cin(gnd),
	.combout(\IFID|PCadd4Reg|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|PCadd4Reg|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N7
dffeas \IFID|PCadd4Reg|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|PCadd4Reg|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|PCadd4Reg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit5|int_q .is_wysiwyg = "true";
defparam \IFID|PCadd4Reg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N16
cycloneive_lcell_comb \PC|bit5|int_q~0 (
// Equation(s):
// \PC|bit5|int_q~0_combout  = (\inst20~combout  & ((\IFID|PCadd4Reg|bit5|int_q~q ))) # (!\inst20~combout  & (\PCADD4|fa5|Sum~combout ))

	.dataa(\PCADD4|fa5|Sum~combout ),
	.datab(\inst20~combout ),
	.datac(gnd),
	.datad(\IFID|PCadd4Reg|bit5|int_q~q ),
	.cin(gnd),
	.combout(\PC|bit5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|bit5|int_q~0 .lut_mask = 16'hEE22;
defparam \PC|bit5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N0
cycloneive_lcell_comb \PCADD4|fa5|Cout~0 (
// Equation(s):
// \PCADD4|fa5|Cout~0_combout  = (\PC|bit4|int_q~q  & (\PC|bit5|int_q~q  & (\PC|bit2|int_q~q  & \PC|bit3|int_q~q )))

	.dataa(\PC|bit4|int_q~q ),
	.datab(\PC|bit5|int_q~q ),
	.datac(\PC|bit2|int_q~q ),
	.datad(\PC|bit3|int_q~q ),
	.cin(gnd),
	.combout(\PCADD4|fa5|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCADD4|fa5|Cout~0 .lut_mask = 16'h8000;
defparam \PCADD4|fa5|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N14
cycloneive_lcell_comb \PCADD4|fa6|Sum (
// Equation(s):
// \PCADD4|fa6|Sum~combout  = \PCADD4|fa5|Cout~0_combout  $ (\PC|bit6|int_q~q )

	.dataa(gnd),
	.datab(\PCADD4|fa5|Cout~0_combout ),
	.datac(gnd),
	.datad(\PC|bit6|int_q~q ),
	.cin(gnd),
	.combout(\PCADD4|fa6|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \PCADD4|fa6|Sum .lut_mask = 16'h33CC;
defparam \PCADD4|fa6|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N2
cycloneive_lcell_comb \PC|bit6|int_q~0 (
// Equation(s):
// \PC|bit6|int_q~0_combout  = (\inst20~combout  & (\IFID|PCadd4Reg|bit6|int_q~q )) # (!\inst20~combout  & ((\PCADD4|fa6|Sum~combout )))

	.dataa(\IFID|PCadd4Reg|bit6|int_q~q ),
	.datab(\inst20~combout ),
	.datac(gnd),
	.datad(\PCADD4|fa6|Sum~combout ),
	.cin(gnd),
	.combout(\PC|bit6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|bit6|int_q~0 .lut_mask = 16'hBB88;
defparam \PC|bit6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N6
cycloneive_lcell_comb \PCADD4|fa7|Sum (
// Equation(s):
// \PCADD4|fa7|Sum~combout  = \PC|bit7|int_q~q  $ (((\PCADD4|fa5|Cout~0_combout  & \PC|bit6|int_q~q )))

	.dataa(gnd),
	.datab(\PCADD4|fa5|Cout~0_combout ),
	.datac(\PC|bit7|int_q~q ),
	.datad(\PC|bit6|int_q~q ),
	.cin(gnd),
	.combout(\PCADD4|fa7|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \PCADD4|fa7|Sum .lut_mask = 16'h3CF0;
defparam \PCADD4|fa7|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N4
cycloneive_lcell_comb \PC|bit7|int_q~0 (
// Equation(s):
// \PC|bit7|int_q~0_combout  = (\inst20~combout  & (\IFID|PCadd4Reg|bit7|int_q~q )) # (!\inst20~combout  & ((\PCADD4|fa7|Sum~combout )))

	.dataa(\IFID|PCadd4Reg|bit7|int_q~q ),
	.datab(\inst20~combout ),
	.datac(gnd),
	.datad(\PCADD4|fa7|Sum~combout ),
	.cin(gnd),
	.combout(\PC|bit7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|bit7|int_q~0 .lut_mask = 16'hBB88;
defparam \PC|bit7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst12|bit0|int_q~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\PC|bit7|int_q~q ,\PC|bit6|int_q~q ,\PC|bit5|int_q~q ,\PC|bit4|int_q~q ,\PC|bit3|int_q~q ,\PC|bit2|int_q~q ,\PC|bit1|int_q~q ,\PC|bit0|int_q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .init_file = "InstMem.mif";
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:InstructionMemory|altrom:srom|altsyncram:rom_block|altsyncram_qd01:auto_generated|ALTSYNCRAM";
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001021FFFA00000000000000000000000000001022FFFF0000000000000000000000000000AC01000300000000000000000000000000000043082000000000000000000000000000008C03000100000000000000000000000000008C020000;
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N24
cycloneive_lcell_comb \IFID|instReg|reg07|bit7|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg07|bit7|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\IFID|instReg|reg07|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg07|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|instReg|reg07|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y58_N25
dffeas \IFID|instReg|reg07|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg07|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg07|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg07|bit7|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg07|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y58_N7
dffeas \IFID|instReg|reg2431|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [30]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg2431|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg2431|bit6|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg2431|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y58_N3
dffeas \IFID|instReg|reg2431|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [26]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg2431|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg2431|bit2|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg2431|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N6
cycloneive_lcell_comb \inst17|Jump~0 (
// Equation(s):
// \inst17|Jump~0_combout  = (!\IFID|instReg|reg2431|bit7|int_q~q  & (!\IFID|instReg|reg2431|bit5|int_q~q  & (!\IFID|instReg|reg2431|bit6|int_q~q  & !\IFID|instReg|reg2431|bit2|int_q~q )))

	.dataa(\IFID|instReg|reg2431|bit7|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit5|int_q~q ),
	.datac(\IFID|instReg|reg2431|bit6|int_q~q ),
	.datad(\IFID|instReg|reg2431|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst17|Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Jump~0 .lut_mask = 16'h0001;
defparam \inst17|Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N12
cycloneive_lcell_comb \inst17|Jump (
// Equation(s):
// \inst17|Jump~combout  = (!\IFID|instReg|reg2431|bit4|int_q~q  & (\inst17|Jump~0_combout  & \IFID|instReg|reg2431|bit3|int_q~q ))

	.dataa(\IFID|instReg|reg2431|bit4|int_q~q ),
	.datab(gnd),
	.datac(\inst17|Jump~0_combout ),
	.datad(\IFID|instReg|reg2431|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst17|Jump~combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Jump .lut_mask = 16'h5000;
defparam \inst17|Jump .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N5
dffeas \PC|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\PC|bit7|int_q~0_combout ),
	.asdata(\IFID|instReg|reg07|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst17|Jump~combout ),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|bit7|int_q .is_wysiwyg = "true";
defparam \PC|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N22
cycloneive_lcell_comb \IFID|instReg|reg07|bit6|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg07|bit6|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\IFID|instReg|reg07|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg07|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|instReg|reg07|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N23
dffeas \IFID|instReg|reg07|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg07|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg07|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg07|bit6|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg07|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N3
dffeas \PC|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\PC|bit6|int_q~0_combout ),
	.asdata(\IFID|instReg|reg07|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst17|Jump~combout ),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|bit6|int_q .is_wysiwyg = "true";
defparam \PC|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N26
cycloneive_lcell_comb \IFID|instReg|reg07|bit5|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg07|bit5|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IFID|instReg|reg07|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg07|bit5|int_q~feeder .lut_mask = 16'hF0F0;
defparam \IFID|instReg|reg07|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N27
dffeas \IFID|instReg|reg07|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg07|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg07|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg07|bit5|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg07|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N17
dffeas \PC|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\PC|bit5|int_q~0_combout ),
	.asdata(\IFID|instReg|reg07|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst17|Jump~combout ),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|bit5|int_q .is_wysiwyg = "true";
defparam \PC|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y58_N17
dffeas \IFID|instReg|reg2431|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [25]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg2431|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg2431|bit1|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg2431|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y58_N25
dffeas \IFID|instReg|reg2431|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [24]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg2431|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg2431|bit0|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg2431|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y58_N23
dffeas \IFID|instReg|reg1623|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [19]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg1623|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg1623|bit3|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg1623|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N25
dffeas \inst9|instReg|reg1623|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg1623|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg1623|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg1623|bit3|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg1623|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N24
cycloneive_lcell_comb \inst10|stall~3 (
// Equation(s):
// \inst10|stall~3_combout  = (\inst9|instReg|reg1623|bit4|int_q~q  & (\IFID|instReg|reg2431|bit1|int_q~q  & (\IFID|instReg|reg2431|bit0|int_q~q  $ (!\inst9|instReg|reg1623|bit3|int_q~q )))) # (!\inst9|instReg|reg1623|bit4|int_q~q  & 
// (!\IFID|instReg|reg2431|bit1|int_q~q  & (\IFID|instReg|reg2431|bit0|int_q~q  $ (!\inst9|instReg|reg1623|bit3|int_q~q ))))

	.dataa(\inst9|instReg|reg1623|bit4|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datad(\inst9|instReg|reg1623|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst10|stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|stall~3 .lut_mask = 16'h9009;
defparam \inst10|stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N20
cycloneive_lcell_comb \IFID|instReg|reg1623|bit0|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg1623|bit0|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\IFID|instReg|reg1623|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg1623|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|instReg|reg1623|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N21
dffeas \IFID|instReg|reg1623|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg1623|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg1623|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg1623|bit0|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg1623|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N26
cycloneive_lcell_comb \IFID|instReg|reg1623|bit2|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg1623|bit2|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\IFID|instReg|reg1623|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg1623|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|instReg|reg1623|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N27
dffeas \IFID|instReg|reg1623|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg1623|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg1623|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg1623|bit2|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg1623|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y58_N5
dffeas \IFID|instReg|reg1623|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [17]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg1623|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg1623|bit1|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg1623|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y59_N31
dffeas \inst9|instReg|reg1623|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg1623|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg1623|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg1623|bit2|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg1623|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N4
cycloneive_lcell_comb \inst10|stall~1 (
// Equation(s):
// \inst10|stall~1_combout  = (\inst9|instReg|reg1623|bit1|int_q~q  & (\IFID|instReg|reg1623|bit1|int_q~q  & (\IFID|instReg|reg1623|bit2|int_q~q  $ (!\inst9|instReg|reg1623|bit2|int_q~q )))) # (!\inst9|instReg|reg1623|bit1|int_q~q  & 
// (!\IFID|instReg|reg1623|bit1|int_q~q  & (\IFID|instReg|reg1623|bit2|int_q~q  $ (!\inst9|instReg|reg1623|bit2|int_q~q ))))

	.dataa(\inst9|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst9|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst10|stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|stall~1 .lut_mask = 16'h8421;
defparam \inst10|stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y57_N5
dffeas \inst9|instReg|reg1623|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg1623|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg1623|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg1623|bit0|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg1623|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N30
cycloneive_lcell_comb \inst10|stall~2 (
// Equation(s):
// \inst10|stall~2_combout  = (\inst10|stall~0_combout  & (\inst10|stall~1_combout  & (\IFID|instReg|reg1623|bit0|int_q~q  $ (!\inst9|instReg|reg1623|bit0|int_q~q ))))

	.dataa(\inst10|stall~0_combout ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst10|stall~1_combout ),
	.datad(\inst9|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst10|stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|stall~2 .lut_mask = 16'h8020;
defparam \inst10|stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N14
cycloneive_lcell_comb \IFID|instReg|reg1623|bit7|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg1623|bit7|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\IFID|instReg|reg1623|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg1623|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|instReg|reg1623|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N15
dffeas \IFID|instReg|reg1623|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg1623|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg1623|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg1623|bit7|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg1623|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N6
cycloneive_lcell_comb \inst9|instReg|reg1623|bit1|int_q~feeder (
// Equation(s):
// \inst9|instReg|reg1623|bit1|int_q~feeder_combout  = \IFID|instReg|reg1623|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|instReg|reg1623|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instReg|reg1623|bit1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst9|instReg|reg1623|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N7
dffeas \inst9|instReg|reg1623|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|instReg|reg1623|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg1623|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg1623|bit1|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg1623|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y58_N27
dffeas \IFID|instReg|reg1623|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [22]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg1623|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg1623|bit6|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg1623|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N14
cycloneive_lcell_comb \inst10|stall~4 (
// Equation(s):
// \inst10|stall~4_combout  = (\inst9|instReg|reg1623|bit2|int_q~q  & (\IFID|instReg|reg1623|bit7|int_q~q  & (\inst9|instReg|reg1623|bit1|int_q~q  $ (!\IFID|instReg|reg1623|bit6|int_q~q )))) # (!\inst9|instReg|reg1623|bit2|int_q~q  & 
// (!\IFID|instReg|reg1623|bit7|int_q~q  & (\inst9|instReg|reg1623|bit1|int_q~q  $ (!\IFID|instReg|reg1623|bit6|int_q~q ))))

	.dataa(\inst9|instReg|reg1623|bit2|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst9|instReg|reg1623|bit1|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst10|stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|stall~4 .lut_mask = 16'h9009;
defparam \inst10|stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N28
cycloneive_lcell_comb \inst10|stall~5 (
// Equation(s):
// \inst10|stall~5_combout  = (\inst10|stall~4_combout  & (\IFID|instReg|reg1623|bit5|int_q~q  $ (!\inst9|instReg|reg1623|bit0|int_q~q )))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst10|stall~4_combout ),
	.datac(gnd),
	.datad(\inst9|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst10|stall~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|stall~5 .lut_mask = 16'h8844;
defparam \inst10|stall~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N16
cycloneive_lcell_comb \inst10|stall~6 (
// Equation(s):
// \inst10|stall~6_combout  = ((!\inst10|stall~2_combout  & ((!\inst10|stall~5_combout ) # (!\inst10|stall~3_combout )))) # (!\inst9|MRff|int_q~q )

	.dataa(\inst9|MRff|int_q~q ),
	.datab(\inst10|stall~3_combout ),
	.datac(\inst10|stall~2_combout ),
	.datad(\inst10|stall~5_combout ),
	.cin(gnd),
	.combout(\inst10|stall~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|stall~6 .lut_mask = 16'h575F;
defparam \inst10|stall~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N5
dffeas \IFID|PCadd4Reg|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|PCadd4Reg|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|PCadd4Reg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit4|int_q .is_wysiwyg = "true";
defparam \IFID|PCadd4Reg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N22
cycloneive_lcell_comb \PC|bit4|int_q~0 (
// Equation(s):
// \PC|bit4|int_q~0_combout  = (\inst20~combout  & ((\IFID|PCadd4Reg|bit4|int_q~q ))) # (!\inst20~combout  & (\PCADD4|fa4|Sum~combout ))

	.dataa(\PCADD4|fa4|Sum~combout ),
	.datab(\inst20~combout ),
	.datac(gnd),
	.datad(\IFID|PCadd4Reg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\PC|bit4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|bit4|int_q~0 .lut_mask = 16'hEE22;
defparam \PC|bit4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N2
cycloneive_lcell_comb \IFID|instReg|reg07|bit4|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg07|bit4|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IFID|instReg|reg07|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg07|bit4|int_q~feeder .lut_mask = 16'hF0F0;
defparam \IFID|instReg|reg07|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N3
dffeas \IFID|instReg|reg07|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg07|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg07|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg07|bit4|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg07|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N23
dffeas \PC|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\PC|bit4|int_q~0_combout ),
	.asdata(\IFID|instReg|reg07|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst17|Jump~combout ),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|bit4|int_q .is_wysiwyg = "true";
defparam \PC|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y58_N21
dffeas \IFID|instReg|reg07|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [3]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg07|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg07|bit3|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg07|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N29
dffeas \PC|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\PC|bit3|int_q~0_combout ),
	.asdata(\IFID|instReg|reg07|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst17|Jump~combout ),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|bit3|int_q .is_wysiwyg = "true";
defparam \PC|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y58_N1
dffeas \IFID|instReg|reg2431|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [27]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg2431|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg2431|bit3|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg2431|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y58_N25
dffeas \IFID|instReg|reg2431|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [28]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg2431|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg2431|bit4|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg2431|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N24
cycloneive_lcell_comb inst20(
// Equation(s):
// \inst20~combout  = (\inst17|Jump~0_combout  & (!\IFID|instReg|reg2431|bit3|int_q~q  & (\IFID|instReg|reg2431|bit4|int_q~q  & \BranchChkComp|outs [1])))

	.dataa(\inst17|Jump~0_combout ),
	.datab(\IFID|instReg|reg2431|bit3|int_q~q ),
	.datac(\IFID|instReg|reg2431|bit4|int_q~q ),
	.datad(\BranchChkComp|outs [1]),
	.cin(gnd),
	.combout(\inst20~combout ),
	.cout());
// synopsys translate_off
defparam inst20.lut_mask = 16'h2000;
defparam inst20.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N18
cycloneive_lcell_comb \IFID|PCadd4Reg|bit2|int_q~0 (
// Equation(s):
// \IFID|PCadd4Reg|bit2|int_q~0_combout  = !\PC|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|bit2|int_q~q ),
	.cin(gnd),
	.combout(\IFID|PCadd4Reg|bit2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit2|int_q~0 .lut_mask = 16'h00FF;
defparam \IFID|PCadd4Reg|bit2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N19
dffeas \IFID|PCadd4Reg|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|PCadd4Reg|bit2|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|PCadd4Reg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit2|int_q .is_wysiwyg = "true";
defparam \IFID|PCadd4Reg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N16
cycloneive_lcell_comb \PC|bit2|int_q~0 (
// Equation(s):
// \PC|bit2|int_q~0_combout  = (\inst20~combout  & ((\IFID|PCadd4Reg|bit2|int_q~q ))) # (!\inst20~combout  & (!\PC|bit2|int_q~q ))

	.dataa(gnd),
	.datab(\inst20~combout ),
	.datac(\PC|bit2|int_q~q ),
	.datad(\IFID|PCadd4Reg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\PC|bit2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|bit2|int_q~0 .lut_mask = 16'hCF03;
defparam \PC|bit2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N8
cycloneive_lcell_comb \IFID|instReg|reg07|bit2|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg07|bit2|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IFID|instReg|reg07|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg07|bit2|int_q~feeder .lut_mask = 16'hF0F0;
defparam \IFID|instReg|reg07|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N9
dffeas \IFID|instReg|reg07|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg07|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg07|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg07|bit2|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg07|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y58_N17
dffeas \PC|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\PC|bit2|int_q~0_combout ),
	.asdata(\IFID|instReg|reg07|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst17|Jump~combout ),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|bit2|int_q .is_wysiwyg = "true";
defparam \PC|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y58_N13
dffeas \IFID|instReg|reg1623|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [20]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg1623|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg1623|bit4|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg1623|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N24
cycloneive_lcell_comb \inst9|instReg|reg07|bit5|int_q~feeder (
// Equation(s):
// \inst9|instReg|reg07|bit5|int_q~feeder_combout  = \IFID|instReg|reg07|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFID|instReg|reg07|bit5|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|instReg|reg07|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instReg|reg07|bit5|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst9|instReg|reg07|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N25
dffeas \inst9|instReg|reg07|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|instReg|reg07|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg07|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg07|bit5|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg07|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y58_N11
dffeas \IFID|instReg|reg2431|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [31]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg2431|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg2431|bit7|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg2431|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N10
cycloneive_lcell_comb \inst8|muxALUSrc|y~0 (
// Equation(s):
// \inst8|muxALUSrc|y~0_combout  = (\IFID|instReg|reg2431|bit3|int_q~q  & (\IFID|instReg|reg2431|bit7|int_q~q  & \IFID|instReg|reg2431|bit2|int_q~q ))

	.dataa(\IFID|instReg|reg2431|bit3|int_q~q ),
	.datab(gnd),
	.datac(\IFID|instReg|reg2431|bit7|int_q~q ),
	.datad(\IFID|instReg|reg2431|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst8|muxALUSrc|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|muxALUSrc|y~0 .lut_mask = 16'hA000;
defparam \inst8|muxALUSrc|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N10
cycloneive_lcell_comb \inst8|muxALUSrc|y~1 (
// Equation(s):
// \inst8|muxALUSrc|y~1_combout  = (!\IFID|instReg|reg2431|bit4|int_q~q  & (\inst8|muxALUSrc|y~0_combout  & (!\IFID|instReg|reg2431|bit6|int_q~q  & \inst10|stall~6_combout )))

	.dataa(\IFID|instReg|reg2431|bit4|int_q~q ),
	.datab(\inst8|muxALUSrc|y~0_combout ),
	.datac(\IFID|instReg|reg2431|bit6|int_q~q ),
	.datad(\inst10|stall~6_combout ),
	.cin(gnd),
	.combout(\inst8|muxALUSrc|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|muxALUSrc|y~1 .lut_mask = 16'h0400;
defparam \inst8|muxALUSrc|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N19
dffeas \inst9|ALUSrcff|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|muxALUSrc|y~1_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|ALUSrcff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|ALUSrcff|int_q .is_wysiwyg = "true";
defparam \inst9|ALUSrcff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N16
cycloneive_lcell_comb \inst14|mux5|y~2 (
// Equation(s):
// \inst14|mux5|y~2_combout  = (\inst14|mux5|y~1_combout ) # ((\inst9|instReg|reg07|bit5|int_q~q  & \inst9|ALUSrcff|int_q~q ))

	.dataa(\inst14|mux5|y~1_combout ),
	.datab(\inst9|instReg|reg07|bit5|int_q~q ),
	.datac(gnd),
	.datad(\inst9|ALUSrcff|int_q~q ),
	.cin(gnd),
	.combout(\inst14|mux5|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux5|y~2 .lut_mask = 16'hEEAA;
defparam \inst14|mux5|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N7
dffeas \IFID|instReg|reg1623|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [21]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg1623|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg1623|bit5|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg1623|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y57_N5
dffeas \RegFile|reg12|bit5|int_q (
	.clk(\RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg12|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg12|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg12|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y57_N13
dffeas \RegFile|reg13|bit5|int_q (
	.clk(\RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg13|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg13|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg13|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N18
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m5|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX815|m5|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg13|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg12|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg12|bit5|int_q~q ),
	.datad(\RegFile|reg13|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~4 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N3
dffeas \RegFile|reg15|bit5|int_q (
	.clk(\RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg15|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg15|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg15|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y55_N25
dffeas \RegFile|reg14|bit5|int_q (
	.clk(\RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg14|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg14|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg14|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N24
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m5|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX815|m5|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg15|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg14|bit5|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg15|bit5|int_q~q ),
	.datac(\RegFile|reg14|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~3 .lut_mask = 16'h88A0;
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m5|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX815|m5|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m5|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX815|m5|muxtop|y~3_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX815|m5|muxtop|y~4_combout ),
	.datad(\RegFile|Mux1|MUX815|m5|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N25
dffeas \RegFile|reg26|bit5|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg26|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg26|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg26|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y55_N15
dffeas \RegFile|reg27|bit5|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg27|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg27|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg27|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N14
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m5|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m5|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg27|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg26|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\RegFile|reg26|bit5|int_q~q ),
	.datac(\RegFile|reg27|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~3 .lut_mask = 16'hE400;
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N17
dffeas \RegFile|reg24|bit5|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg24|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg24|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg24|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N15
dffeas \RegFile|reg25|bit5|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg25|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg25|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg25|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m5|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m5|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg25|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg24|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg24|bit5|int_q~q ),
	.datad(\RegFile|reg25|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~4 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m5|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m5|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m5|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX3124|m5|muxtop|y~4_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX3124|m5|muxtop|y~3_combout ),
	.datad(\RegFile|Mux1|MUX3124|m5|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~5 .lut_mask = 16'h5550;
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N8
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m5|y~2 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m5|y~2_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & ((\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUX3124|m5|muxtop|y~5_combout ))) # (!\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUX815|m5|muxtop|y~5_combout 
// ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\RegFile|Mux1|MUX815|m5|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX3124|m5|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m5|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m5|y~2 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUXTop|m5|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N29
dffeas \RegFile|reg28|bit5|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg28|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg28|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg28|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N13
dffeas \RegFile|reg29|bit5|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg29|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg29|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg29|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N28
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m5|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m5|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg29|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg28|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg28|bit5|int_q~q ),
	.datad(\RegFile|reg29|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m5|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m5|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m5|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX3124|m5|muxtop|y~1_combout )))

	.dataa(\RegFile|Mux1|MUX3124|m5|muxtop|y~0_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX3124|m5|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \RegFile|Mux1|MUX3124|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N15
dffeas \RegFile|reg22|bit5|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg22|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg22|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg22|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N14
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m5|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m5|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg23|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg22|bit5|int_q~q )))))

	.dataa(\RegFile|reg23|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg22|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~3 .lut_mask = 16'hB800;
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N25
dffeas \RegFile|reg21|bit5|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg21|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg21|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg21|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y53_N29
dffeas \RegFile|reg20|bit5|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg20|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg20|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg20|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N24
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m5|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m5|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg21|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg20|bit5|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg21|bit5|int_q~q ),
	.datad(\RegFile|reg20|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~4 .lut_mask = 16'h5140;
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m5|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m5|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m5|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX1623|m5|muxtop|y~4_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\RegFile|Mux1|MUX1623|m5|muxtop|y~3_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX1623|m5|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~5 .lut_mask = 16'hAA88;
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N14
cycloneive_lcell_comb \RegFile|reg16|bit5|int_q~feeder (
// Equation(s):
// \RegFile|reg16|bit5|int_q~feeder_combout  = \inst27|mux5|y~0_combout 

	.dataa(\inst27|mux5|y~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg16|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg16|bit5|int_q~feeder .lut_mask = 16'hAAAA;
defparam \RegFile|reg16|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y57_N15
dffeas \RegFile|reg16|bit5|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(\RegFile|reg16|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg16|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg16|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg16|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N28
cycloneive_lcell_comb \RegFile|reg17|bit5|int_q~feeder (
// Equation(s):
// \RegFile|reg17|bit5|int_q~feeder_combout  = \inst27|mux5|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst27|mux5|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg17|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg17|bit5|int_q~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|reg17|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y57_N29
dffeas \RegFile|reg17|bit5|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\RegFile|reg17|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg17|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg17|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg17|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m5|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m5|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg17|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg16|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg16|bit5|int_q~q ),
	.datad(\RegFile|reg17|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m5|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m5|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m5|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX1623|m5|muxtop|y~1_combout )))

	.dataa(\RegFile|Mux1|MUX1623|m5|muxtop|y~0_combout ),
	.datab(gnd),
	.datac(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datad(\RegFile|Mux1|MUX1623|m5|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~2 .lut_mask = 16'h0F0A;
defparam \RegFile|Mux1|MUX1623|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N4
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m5|y~1 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m5|y~1_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (\RegFile|Mux1|MUX3124|m5|muxtop|y~2_combout )) # (!\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX1623|m5|muxtop|y~5_combout ) # 
// (\RegFile|Mux1|MUX1623|m5|muxtop|y~2_combout ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\RegFile|Mux1|MUX3124|m5|muxtop|y~2_combout ),
	.datac(\RegFile|Mux1|MUX1623|m5|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX1623|m5|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m5|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m5|y~1 .lut_mask = 16'hDDD8;
defparam \RegFile|Mux1|MUXTop|m5|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y58_N11
dffeas \RegFile|reg2|bit5|int_q (
	.clk(\RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg2|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg2|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg2|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y58_N13
dffeas \RegFile|reg3|bit5|int_q (
	.clk(\RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg3|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg3|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg3|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m5|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX07|m5|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg3|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg2|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg2|bit5|int_q~q ),
	.datad(\RegFile|reg3|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~0 .lut_mask = 16'hC840;
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y57_N25
dffeas \RegFile|reg1|bit5|int_q (
	.clk(\RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg1|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg1|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg1|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y57_N19
dffeas \RegFile|reg0|bit5|int_q (
	.clk(\RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg0|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg0|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg0|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N24
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m5|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX07|m5|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg1|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg0|bit5|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg1|bit5|int_q~q ),
	.datad(\RegFile|reg0|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~1 .lut_mask = 16'h5140;
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m5|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX07|m5|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m5|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX07|m5|muxtop|y~1_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX07|m5|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX07|m5|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N9
dffeas \RegFile|reg5|bit5|int_q (
	.clk(\RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg5|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg5|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg5|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y56_N7
dffeas \RegFile|reg4|bit5|int_q (
	.clk(\RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg4|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg4|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg4|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N8
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m5|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX07|m5|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg5|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg4|bit5|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg5|bit5|int_q~q ),
	.datad(\RegFile|reg4|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~4 .lut_mask = 16'h3120;
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N17
dffeas \RegFile|reg7|bit5|int_q (
	.clk(\RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg7|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg7|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg7|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y56_N19
dffeas \RegFile|reg6|bit5|int_q (
	.clk(\RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg6|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg6|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg6|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m5|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX07|m5|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg7|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg6|bit5|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg7|bit5|int_q~q ),
	.datad(\RegFile|reg6|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~3 .lut_mask = 16'hA280;
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N14
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m5|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX07|m5|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m5|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX07|m5|muxtop|y~3_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX07|m5|muxtop|y~4_combout ),
	.datad(\RegFile|Mux1|MUX07|m5|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \RegFile|Mux1|MUX07|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N23
dffeas \RegFile|reg8|bit5|int_q (
	.clk(\RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg8|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg8|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg8|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y58_N25
dffeas \RegFile|reg9|bit5|int_q (
	.clk(\RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg9|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg9|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg9|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N22
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m5|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX815|m5|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg9|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg8|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg8|bit5|int_q~q ),
	.datad(\RegFile|reg9|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N11
dffeas \RegFile|reg10|bit5|int_q (
	.clk(\RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg10|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg10|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg10|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m5|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX815|m5|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg11|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg10|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg10|bit5|int_q~q ),
	.datad(\RegFile|reg11|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~0 .lut_mask = 16'hC840;
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m5|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX815|m5|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m5|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX815|m5|muxtop|y~0_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX815|m5|muxtop|y~1_combout ),
	.datad(\RegFile|Mux1|MUX815|m5|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux1|MUX815|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N12
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m5|y~0 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m5|y~0_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX815|m5|muxtop|y~2_combout )))) # (!\IFID|instReg|reg2431|bit0|int_q~q  & ((\RegFile|Mux1|MUX07|m5|muxtop|y~2_combout ) # 
// ((\RegFile|Mux1|MUX07|m5|muxtop|y~5_combout ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\RegFile|Mux1|MUX07|m5|muxtop|y~2_combout ),
	.datac(\RegFile|Mux1|MUX07|m5|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX815|m5|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m5|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m5|y~0 .lut_mask = 16'hFE54;
defparam \RegFile|Mux1|MUXTop|m5|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N18
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m5|y~3 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m5|y~3_combout  = (\RegFile|Mux1|MUXTop|m5|y~2_combout ) # ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUXTop|m5|y~1_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUXTop|m5|y~0_combout ))))

	.dataa(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\RegFile|Mux1|MUXTop|m5|y~2_combout ),
	.datac(\RegFile|Mux1|MUXTop|m5|y~1_combout ),
	.datad(\RegFile|Mux1|MUXTop|m5|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m5|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m5|y~3 .lut_mask = 16'hFDEC;
defparam \RegFile|Mux1|MUXTop|m5|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N24
cycloneive_lcell_comb \inst9|RD1Reg|bit5|int_q~feeder (
// Equation(s):
// \inst9|RD1Reg|bit5|int_q~feeder_combout  = \RegFile|Mux1|MUXTop|m5|y~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUXTop|m5|y~3_combout ),
	.cin(gnd),
	.combout(\inst9|RD1Reg|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|RD1Reg|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst9|RD1Reg|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y59_N25
dffeas \inst9|RD1Reg|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|RD1Reg|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD1Reg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD1Reg|bit5|int_q .is_wysiwyg = "true";
defparam \inst9|RD1Reg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y57_N17
dffeas \inst9|instReg|reg1623|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg1623|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg1623|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg1623|bit5|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg1623|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N26
cycloneive_lcell_comb \inst8|muxALUOp1|y~0 (
// Equation(s):
// \inst8|muxALUOp1|y~0_combout  = (!\IFID|instReg|reg2431|bit4|int_q~q  & (!\IFID|instReg|reg2431|bit3|int_q~q  & (\inst17|Jump~0_combout  & \inst10|stall~6_combout )))

	.dataa(\IFID|instReg|reg2431|bit4|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit3|int_q~q ),
	.datac(\inst17|Jump~0_combout ),
	.datad(\inst10|stall~6_combout ),
	.cin(gnd),
	.combout(\inst8|muxALUOp1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|muxALUOp1|y~0 .lut_mask = 16'h1000;
defparam \inst8|muxALUOp1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N27
dffeas \inst9|ALUOp1ff|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst8|muxALUOp1|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|ALUOp1ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|ALUOp1ff|int_q .is_wysiwyg = "true";
defparam \inst9|ALUOp1ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N0
cycloneive_lcell_comb \IFID|instReg|reg815|bit4|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg815|bit4|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\IFID|instReg|reg815|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg815|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|instReg|reg815|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N1
dffeas \IFID|instReg|reg815|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg815|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg815|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg815|bit4|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg815|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y57_N31
dffeas \inst9|instReg|reg815|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg815|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg815|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg815|bit4|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg815|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N2
cycloneive_lcell_comb \inst2|mux1|y~0 (
// Equation(s):
// \inst2|mux1|y~0_combout  = (\inst9|ALUOp1ff|int_q~q  & ((\inst9|instReg|reg815|bit4|int_q~q ))) # (!\inst9|ALUOp1ff|int_q~q  & (\inst9|instReg|reg1623|bit1|int_q~q ))

	.dataa(gnd),
	.datab(\inst9|ALUOp1ff|int_q~q ),
	.datac(\inst9|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst9|instReg|reg815|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst2|mux1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mux1|y~0 .lut_mask = 16'hFC30;
defparam \inst2|mux1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N3
dffeas \EXMEM|RegRdReg|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst2|mux1|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|RegRdReg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|RegRdReg|bit1|int_q .is_wysiwyg = "true";
defparam \EXMEM|RegRdReg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N30
cycloneive_lcell_comb \MEMWB|RegRdReg|bit1|int_q~feeder (
// Equation(s):
// \MEMWB|RegRdReg|bit1|int_q~feeder_combout  = \EXMEM|RegRdReg|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EXMEM|RegRdReg|bit1|int_q~q ),
	.cin(gnd),
	.combout(\MEMWB|RegRdReg|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWB|RegRdReg|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \MEMWB|RegRdReg|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N31
dffeas \MEMWB|RegRdReg|bit1|int_q (
	.clk(\inst12|bit0|int_q~q ),
	.d(\MEMWB|RegRdReg|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|RegRdReg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|RegRdReg|bit1|int_q .is_wysiwyg = "true";
defparam \MEMWB|RegRdReg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y57_N27
dffeas \inst9|instReg|reg1623|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg1623|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg1623|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg1623|bit7|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg1623|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y58_N1
dffeas \IFID|instReg|reg815|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [13]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg815|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg815|bit5|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg815|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N14
cycloneive_lcell_comb \inst9|instReg|reg815|bit5|int_q~feeder (
// Equation(s):
// \inst9|instReg|reg815|bit5|int_q~feeder_combout  = \IFID|instReg|reg815|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IFID|instReg|reg815|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst9|instReg|reg815|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instReg|reg815|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst9|instReg|reg815|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N15
dffeas \inst9|instReg|reg815|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|instReg|reg815|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg815|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg815|bit5|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg815|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N28
cycloneive_lcell_comb \inst2|mux2|y~0 (
// Equation(s):
// \inst2|mux2|y~0_combout  = (\inst9|ALUOp1ff|int_q~q  & (\inst9|instReg|reg815|bit5|int_q~q )) # (!\inst9|ALUOp1ff|int_q~q  & ((\inst9|instReg|reg1623|bit2|int_q~q )))

	.dataa(gnd),
	.datab(\inst9|ALUOp1ff|int_q~q ),
	.datac(\inst9|instReg|reg815|bit5|int_q~q ),
	.datad(\inst9|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst2|mux2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mux2|y~0 .lut_mask = 16'hF3C0;
defparam \inst2|mux2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N29
dffeas \EXMEM|RegRdReg|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst2|mux2|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|RegRdReg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|RegRdReg|bit2|int_q .is_wysiwyg = "true";
defparam \EXMEM|RegRdReg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N7
dffeas \MEMWB|RegRdReg|bit2|int_q (
	.clk(\inst12|bit0|int_q~q ),
	.d(gnd),
	.asdata(\EXMEM|RegRdReg|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|RegRdReg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|RegRdReg|bit2|int_q .is_wysiwyg = "true";
defparam \MEMWB|RegRdReg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N26
cycloneive_lcell_comb \inst24|t2~5 (
// Equation(s):
// \inst24|t2~5_combout  = (\inst9|instReg|reg1623|bit6|int_q~q  & (\MEMWB|RegRdReg|bit1|int_q~q  & (\inst9|instReg|reg1623|bit7|int_q~q  $ (!\MEMWB|RegRdReg|bit2|int_q~q )))) # (!\inst9|instReg|reg1623|bit6|int_q~q  & (!\MEMWB|RegRdReg|bit1|int_q~q  & 
// (\inst9|instReg|reg1623|bit7|int_q~q  $ (!\MEMWB|RegRdReg|bit2|int_q~q ))))

	.dataa(\inst9|instReg|reg1623|bit6|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datac(\inst9|instReg|reg1623|bit7|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst24|t2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t2~5 .lut_mask = 16'h9009;
defparam \inst24|t2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N19
dffeas \IFID|instReg|reg815|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [14]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg815|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg815|bit6|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg815|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N23
dffeas \inst9|instReg|reg815|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg815|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg815|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg815|bit6|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg815|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N10
cycloneive_lcell_comb \inst2|mux3|y~0 (
// Equation(s):
// \inst2|mux3|y~0_combout  = (\inst9|ALUOp1ff|int_q~q  & ((\inst9|instReg|reg815|bit6|int_q~q ))) # (!\inst9|ALUOp1ff|int_q~q  & (\inst9|instReg|reg1623|bit3|int_q~q ))

	.dataa(gnd),
	.datab(\inst9|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst9|instReg|reg815|bit6|int_q~q ),
	.datad(\inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst2|mux3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mux3|y~0 .lut_mask = 16'hF0CC;
defparam \inst2|mux3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N11
dffeas \EXMEM|RegRdReg|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst2|mux3|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|RegRdReg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|RegRdReg|bit3|int_q .is_wysiwyg = "true";
defparam \EXMEM|RegRdReg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N9
dffeas \MEMWB|RegRdReg|bit3|int_q (
	.clk(\inst12|bit0|int_q~q ),
	.d(gnd),
	.asdata(\EXMEM|RegRdReg|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|RegRdReg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|RegRdReg|bit3|int_q .is_wysiwyg = "true";
defparam \MEMWB|RegRdReg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N12
cycloneive_lcell_comb \IFID|instReg|reg815|bit7|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg815|bit7|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IFID|instReg|reg815|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg815|bit7|int_q~feeder .lut_mask = 16'hF0F0;
defparam \IFID|instReg|reg815|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N13
dffeas \IFID|instReg|reg815|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg815|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg815|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg815|bit7|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg815|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y58_N7
dffeas \inst9|instReg|reg815|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg815|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg815|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg815|bit7|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg815|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N2
cycloneive_lcell_comb \inst2|mux4|y~0 (
// Equation(s):
// \inst2|mux4|y~0_combout  = (\inst9|ALUOp1ff|int_q~q  & ((\inst9|instReg|reg815|bit7|int_q~q ))) # (!\inst9|ALUOp1ff|int_q~q  & (\inst9|instReg|reg1623|bit4|int_q~q ))

	.dataa(\inst9|instReg|reg1623|bit4|int_q~q ),
	.datab(gnd),
	.datac(\inst9|instReg|reg815|bit7|int_q~q ),
	.datad(\inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst2|mux4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mux4|y~0 .lut_mask = 16'hF0AA;
defparam \inst2|mux4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N3
dffeas \EXMEM|RegRdReg|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst2|mux4|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|RegRdReg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|RegRdReg|bit4|int_q .is_wysiwyg = "true";
defparam \EXMEM|RegRdReg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N17
dffeas \MEMWB|RegRdReg|bit4|int_q (
	.clk(\inst12|bit0|int_q~q ),
	.d(gnd),
	.asdata(\EXMEM|RegRdReg|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|RegRdReg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|RegRdReg|bit4|int_q .is_wysiwyg = "true";
defparam \MEMWB|RegRdReg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N8
cycloneive_lcell_comb \inst24|t2~3 (
// Equation(s):
// \inst24|t2~3_combout  = (\MEMWB|RegRdReg|bit2|int_q~q ) # ((\MEMWB|RegRdReg|bit1|int_q~q ) # ((\MEMWB|RegRdReg|bit3|int_q~q ) # (\MEMWB|RegRdReg|bit4|int_q~q )))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datac(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst24|t2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t2~3 .lut_mask = 16'hFFFE;
defparam \inst24|t2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N23
dffeas \inst9|instReg|reg2431|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg2431|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg2431|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit1|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg2431|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N22
cycloneive_lcell_comb \inst24|t2~2 (
// Equation(s):
// \inst24|t2~2_combout  = (\inst9|instReg|reg2431|bit0|int_q~q  & (\MEMWB|RegRdReg|bit3|int_q~q  & (\MEMWB|RegRdReg|bit4|int_q~q  $ (!\inst9|instReg|reg2431|bit1|int_q~q )))) # (!\inst9|instReg|reg2431|bit0|int_q~q  & (!\MEMWB|RegRdReg|bit3|int_q~q  & 
// (\MEMWB|RegRdReg|bit4|int_q~q  $ (!\inst9|instReg|reg2431|bit1|int_q~q ))))

	.dataa(\inst9|instReg|reg2431|bit0|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit4|int_q~q ),
	.datac(\inst9|instReg|reg2431|bit1|int_q~q ),
	.datad(\MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst24|t2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t2~2 .lut_mask = 16'h8241;
defparam \inst24|t2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N2
cycloneive_lcell_comb \inst17|RegWrite~0 (
// Equation(s):
// \inst17|RegWrite~0_combout  = (\IFID|instReg|reg2431|bit3|int_q~q  & (\IFID|instReg|reg2431|bit2|int_q~q  & \IFID|instReg|reg2431|bit7|int_q~q )) # (!\IFID|instReg|reg2431|bit3|int_q~q  & (!\IFID|instReg|reg2431|bit2|int_q~q  & 
// !\IFID|instReg|reg2431|bit7|int_q~q ))

	.dataa(\IFID|instReg|reg2431|bit3|int_q~q ),
	.datab(gnd),
	.datac(\IFID|instReg|reg2431|bit2|int_q~q ),
	.datad(\IFID|instReg|reg2431|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst17|RegWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|RegWrite~0 .lut_mask = 16'hA005;
defparam \inst17|RegWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N28
cycloneive_lcell_comb \inst17|RegWrite~1 (
// Equation(s):
// \inst17|RegWrite~1_combout  = (!\IFID|instReg|reg2431|bit6|int_q~q  & (!\IFID|instReg|reg2431|bit4|int_q~q  & (!\IFID|instReg|reg2431|bit5|int_q~q  & \inst17|RegWrite~0_combout )))

	.dataa(\IFID|instReg|reg2431|bit6|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit4|int_q~q ),
	.datac(\IFID|instReg|reg2431|bit5|int_q~q ),
	.datad(\inst17|RegWrite~0_combout ),
	.cin(gnd),
	.combout(\inst17|RegWrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|RegWrite~1 .lut_mask = 16'h0100;
defparam \inst17|RegWrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N14
cycloneive_lcell_comb \inst8|muxRegWrite|y~0 (
// Equation(s):
// \inst8|muxRegWrite|y~0_combout  = (\inst10|stall~6_combout  & \inst17|RegWrite~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|stall~6_combout ),
	.datad(\inst17|RegWrite~1_combout ),
	.cin(gnd),
	.combout(\inst8|muxRegWrite|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|muxRegWrite|y~0 .lut_mask = 16'hF000;
defparam \inst8|muxRegWrite|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N15
dffeas \inst9|RWff|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst8|muxRegWrite|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RWff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RWff|int_q .is_wysiwyg = "true";
defparam \inst9|RWff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N21
dffeas \EXMEM|RWff|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|RWff|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|RWff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|RWff|int_q .is_wysiwyg = "true";
defparam \EXMEM|RWff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y57_N31
dffeas \MEMWB|RWff|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|RWff|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|RWff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|RWff|int_q .is_wysiwyg = "true";
defparam \MEMWB|RWff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N28
cycloneive_lcell_comb \inst24|t2~4 (
// Equation(s):
// \inst24|t2~4_combout  = (\inst24|t2~2_combout  & (\MEMWB|RWff|int_q~q  & ((\MEMWB|RegRdReg|bit0|int_q~q ) # (\inst24|t2~3_combout ))))

	.dataa(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datab(\inst24|t2~3_combout ),
	.datac(\inst24|t2~2_combout ),
	.datad(\MEMWB|RWff|int_q~q ),
	.cin(gnd),
	.combout(\inst24|t2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t2~4 .lut_mask = 16'hE000;
defparam \inst24|t2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N18
cycloneive_lcell_comb \inst24|t2 (
// Equation(s):
// \inst24|t2~combout  = (\inst24|t2~5_combout  & (\inst24|t2~4_combout  & (\MEMWB|RegRdReg|bit0|int_q~q  $ (!\inst9|instReg|reg1623|bit5|int_q~q ))))

	.dataa(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datab(\inst9|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst24|t2~5_combout ),
	.datad(\inst24|t2~4_combout ),
	.cin(gnd),
	.combout(\inst24|t2~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t2 .lut_mask = 16'h9000;
defparam \inst24|t2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N22
cycloneive_lcell_comb \inst25|m5|y~3 (
// Equation(s):
// \inst25|m5|y~3_combout  = (\inst24|fwdA [0] & (((\inst27|mux5|y~0_combout )))) # (!\inst24|fwdA [0] & (\EXMEM|ALUResultReg|bit5|int_q~q  & ((\inst24|t2~combout ))))

	.dataa(\inst24|fwdA [0]),
	.datab(\EXMEM|ALUResultReg|bit5|int_q~q ),
	.datac(\inst27|mux5|y~0_combout ),
	.datad(\inst24|t2~combout ),
	.cin(gnd),
	.combout(\inst25|m5|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m5|y~3 .lut_mask = 16'hE4A0;
defparam \inst25|m5|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N21
dffeas \inst9|instReg|reg1623|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg1623|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg1623|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg1623|bit6|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg1623|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N20
cycloneive_lcell_comb \inst24|fwdA[0]~2 (
// Equation(s):
// \inst24|fwdA[0]~2_combout  = (\EXMEM|RegRdReg|bit1|int_q~q  & (\inst9|instReg|reg1623|bit6|int_q~q  & (\inst9|instReg|reg1623|bit7|int_q~q  $ (!\EXMEM|RegRdReg|bit2|int_q~q )))) # (!\EXMEM|RegRdReg|bit1|int_q~q  & (!\inst9|instReg|reg1623|bit6|int_q~q  & 
// (\inst9|instReg|reg1623|bit7|int_q~q  $ (!\EXMEM|RegRdReg|bit2|int_q~q ))))

	.dataa(\EXMEM|RegRdReg|bit1|int_q~q ),
	.datab(\inst9|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst9|instReg|reg1623|bit6|int_q~q ),
	.datad(\EXMEM|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst24|fwdA[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|fwdA[0]~2 .lut_mask = 16'h8421;
defparam \inst24|fwdA[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N24
cycloneive_lcell_comb \IFID|instReg|reg815|bit3|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg815|bit3|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\IFID|instReg|reg815|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg815|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|instReg|reg815|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N25
dffeas \IFID|instReg|reg815|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg815|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg815|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg815|bit3|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg815|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y58_N5
dffeas \inst9|instReg|reg815|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg815|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg815|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg815|bit3|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg815|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N12
cycloneive_lcell_comb \inst2|mux0|y~0 (
// Equation(s):
// \inst2|mux0|y~0_combout  = (\inst9|ALUOp1ff|int_q~q  & (\inst9|instReg|reg815|bit3|int_q~q )) # (!\inst9|ALUOp1ff|int_q~q  & ((\inst9|instReg|reg1623|bit0|int_q~q )))

	.dataa(gnd),
	.datab(\inst9|instReg|reg815|bit3|int_q~q ),
	.datac(\inst9|instReg|reg1623|bit0|int_q~q ),
	.datad(\inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst2|mux0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mux0|y~0 .lut_mask = 16'hCCF0;
defparam \inst2|mux0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N13
dffeas \EXMEM|RegRdReg|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst2|mux0|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|RegRdReg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|RegRdReg|bit0|int_q .is_wysiwyg = "true";
defparam \EXMEM|RegRdReg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N8
cycloneive_lcell_comb \inst24|fwdA[0]~0 (
// Equation(s):
// \inst24|fwdA[0]~0_combout  = (\inst9|instReg|reg2431|bit0|int_q~q  & (\EXMEM|RegRdReg|bit3|int_q~q  & (\inst9|instReg|reg2431|bit1|int_q~q  $ (!\EXMEM|RegRdReg|bit4|int_q~q )))) # (!\inst9|instReg|reg2431|bit0|int_q~q  & (!\EXMEM|RegRdReg|bit3|int_q~q  & 
// (\inst9|instReg|reg2431|bit1|int_q~q  $ (!\EXMEM|RegRdReg|bit4|int_q~q ))))

	.dataa(\inst9|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst9|instReg|reg2431|bit1|int_q~q ),
	.datac(\EXMEM|RegRdReg|bit3|int_q~q ),
	.datad(\EXMEM|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst24|fwdA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|fwdA[0]~0 .lut_mask = 16'h8421;
defparam \inst24|fwdA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N24
cycloneive_lcell_comb \inst24|t0~0 (
// Equation(s):
// \inst24|t0~0_combout  = (\EXMEM|RegRdReg|bit4|int_q~q ) # ((\EXMEM|RegRdReg|bit1|int_q~q ) # ((\EXMEM|RegRdReg|bit3|int_q~q ) # (\EXMEM|RegRdReg|bit2|int_q~q )))

	.dataa(\EXMEM|RegRdReg|bit4|int_q~q ),
	.datab(\EXMEM|RegRdReg|bit1|int_q~q ),
	.datac(\EXMEM|RegRdReg|bit3|int_q~q ),
	.datad(\EXMEM|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst24|t0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t0~0 .lut_mask = 16'hFFFE;
defparam \inst24|t0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N10
cycloneive_lcell_comb \inst24|fwdA[0]~1 (
// Equation(s):
// \inst24|fwdA[0]~1_combout  = (\EXMEM|RWff|int_q~q  & (\inst24|fwdA[0]~0_combout  & ((\EXMEM|RegRdReg|bit0|int_q~q ) # (\inst24|t0~0_combout ))))

	.dataa(\EXMEM|RWff|int_q~q ),
	.datab(\EXMEM|RegRdReg|bit0|int_q~q ),
	.datac(\inst24|fwdA[0]~0_combout ),
	.datad(\inst24|t0~0_combout ),
	.cin(gnd),
	.combout(\inst24|fwdA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|fwdA[0]~1 .lut_mask = 16'hA080;
defparam \inst24|fwdA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N6
cycloneive_lcell_comb \inst24|fwdA[0] (
// Equation(s):
// \inst24|fwdA [0] = (\inst24|fwdA[0]~2_combout  & (\inst24|fwdA[0]~1_combout  & (\EXMEM|RegRdReg|bit0|int_q~q  $ (!\inst9|instReg|reg1623|bit5|int_q~q ))))

	.dataa(\EXMEM|RegRdReg|bit0|int_q~q ),
	.datab(\inst24|fwdA[0]~2_combout ),
	.datac(\inst9|instReg|reg1623|bit5|int_q~q ),
	.datad(\inst24|fwdA[0]~1_combout ),
	.cin(gnd),
	.combout(\inst24|fwdA [0]),
	.cout());
// synopsys translate_off
defparam \inst24|fwdA[0] .lut_mask = 16'h8400;
defparam \inst24|fwdA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N6
cycloneive_lcell_comb \inst25|m5|y (
// Equation(s):
// \inst25|m5|y~combout  = (\inst25|m5|y~3_combout ) # ((!\inst24|t2~combout  & (\inst9|RD1Reg|bit5|int_q~q  & !\inst24|fwdA [0])))

	.dataa(\inst24|t2~combout ),
	.datab(\inst9|RD1Reg|bit5|int_q~q ),
	.datac(\inst25|m5|y~3_combout ),
	.datad(\inst24|fwdA [0]),
	.cin(gnd),
	.combout(\inst25|m5|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m5|y .lut_mask = 16'hF0F4;
defparam \inst25|m5|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y54_N1
dffeas \inst9|instReg|reg07|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg07|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg07|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg07|bit0|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg07|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y54_N21
dffeas \inst9|instReg|reg07|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg07|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg07|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg07|bit2|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg07|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N20
cycloneive_lcell_comb \inst21|mux|m1|muxtop|y~2 (
// Equation(s):
// \inst21|mux|m1|muxtop|y~2_combout  = (!\inst9|instReg|reg07|bit3|int_q~q  & (!\inst9|instReg|reg07|bit0|int_q~q  & (\inst9|instReg|reg07|bit2|int_q~q  & \inst9|ALUOp1ff|int_q~q )))

	.dataa(\inst9|instReg|reg07|bit3|int_q~q ),
	.datab(\inst9|instReg|reg07|bit0|int_q~q ),
	.datac(\inst9|instReg|reg07|bit2|int_q~q ),
	.datad(\inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst21|mux|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m1|muxtop|y~2 .lut_mask = 16'h1000;
defparam \inst21|mux|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N0
cycloneive_lcell_comb \inst21|mux|m5|muxtop|y~3 (
// Equation(s):
// \inst21|mux|m5|muxtop|y~3_combout  = (\inst21|mux|m1|muxtop|y~1_combout  & ((\inst14|mux5|y~2_combout ) # ((\inst25|m5|y~combout )))) # (!\inst21|mux|m1|muxtop|y~1_combout  & (\inst14|mux5|y~2_combout  & (\inst25|m5|y~combout  & 
// \inst21|mux|m1|muxtop|y~2_combout )))

	.dataa(\inst21|mux|m1|muxtop|y~1_combout ),
	.datab(\inst14|mux5|y~2_combout ),
	.datac(\inst25|m5|y~combout ),
	.datad(\inst21|mux|m1|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m5|muxtop|y~3 .lut_mask = 16'hE8A8;
defparam \inst21|mux|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y57_N21
dffeas \inst9|RD2Reg|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\RegFile|Mux2|MUXTop|m5|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD2Reg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD2Reg|bit5|int_q .is_wysiwyg = "true";
defparam \inst9|RD2Reg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N4
cycloneive_lcell_comb \MEMWB|RegRdReg|bit0|int_q~feeder (
// Equation(s):
// \MEMWB|RegRdReg|bit0|int_q~feeder_combout  = \EXMEM|RegRdReg|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EXMEM|RegRdReg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\MEMWB|RegRdReg|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWB|RegRdReg|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \MEMWB|RegRdReg|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N5
dffeas \MEMWB|RegRdReg|bit0|int_q (
	.clk(\inst12|bit0|int_q~q ),
	.d(\MEMWB|RegRdReg|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|RegRdReg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|RegRdReg|bit0|int_q .is_wysiwyg = "true";
defparam \MEMWB|RegRdReg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y57_N19
dffeas \inst9|instReg|reg1623|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg1623|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg1623|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg1623|bit4|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg1623|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N18
cycloneive_lcell_comb \inst24|t3~2 (
// Equation(s):
// \inst24|t3~2_combout  = (\MEMWB|RegRdReg|bit4|int_q~q  & (\inst9|instReg|reg1623|bit4|int_q~q  & (\MEMWB|RegRdReg|bit3|int_q~q  $ (!\inst9|instReg|reg1623|bit3|int_q~q )))) # (!\MEMWB|RegRdReg|bit4|int_q~q  & (!\inst9|instReg|reg1623|bit4|int_q~q  & 
// (\MEMWB|RegRdReg|bit3|int_q~q  $ (!\inst9|instReg|reg1623|bit3|int_q~q ))))

	.dataa(\MEMWB|RegRdReg|bit4|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(\inst9|instReg|reg1623|bit4|int_q~q ),
	.datad(\inst9|instReg|reg1623|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst24|t3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t3~2 .lut_mask = 16'h8421;
defparam \inst24|t3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N30
cycloneive_lcell_comb \inst24|t3~3 (
// Equation(s):
// \inst24|t3~3_combout  = (\MEMWB|RWff|int_q~q  & (\inst24|t3~2_combout  & ((\inst24|t2~3_combout ) # (\MEMWB|RegRdReg|bit0|int_q~q ))))

	.dataa(\inst24|t2~3_combout ),
	.datab(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\MEMWB|RWff|int_q~q ),
	.datad(\inst24|t3~2_combout ),
	.cin(gnd),
	.combout(\inst24|t3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t3~3 .lut_mask = 16'hE000;
defparam \inst24|t3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N8
cycloneive_lcell_comb \inst24|t3~4 (
// Equation(s):
// \inst24|t3~4_combout  = (\MEMWB|RegRdReg|bit2|int_q~q  & (\inst9|instReg|reg1623|bit2|int_q~q  & (\MEMWB|RegRdReg|bit1|int_q~q  $ (!\inst9|instReg|reg1623|bit1|int_q~q )))) # (!\MEMWB|RegRdReg|bit2|int_q~q  & (!\inst9|instReg|reg1623|bit2|int_q~q  & 
// (\MEMWB|RegRdReg|bit1|int_q~q  $ (!\inst9|instReg|reg1623|bit1|int_q~q ))))

	.dataa(\MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit1|int_q~q ),
	.datac(\inst9|instReg|reg1623|bit2|int_q~q ),
	.datad(\inst9|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst24|t3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t3~4 .lut_mask = 16'h8421;
defparam \inst24|t3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N0
cycloneive_lcell_comb \inst24|t3 (
// Equation(s):
// \inst24|t3~combout  = (\inst24|t3~3_combout  & (\inst24|t3~4_combout  & (\inst9|instReg|reg1623|bit0|int_q~q  $ (!\MEMWB|RegRdReg|bit0|int_q~q ))))

	.dataa(\inst9|instReg|reg1623|bit0|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\inst24|t3~3_combout ),
	.datad(\inst24|t3~4_combout ),
	.cin(gnd),
	.combout(\inst24|t3~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t3 .lut_mask = 16'h9000;
defparam \inst24|t3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N16
cycloneive_lcell_comb \inst24|fwdB[0]~2 (
// Equation(s):
// \inst24|fwdB[0]~2_combout  = (\inst9|instReg|reg1623|bit1|int_q~q  & (\EXMEM|RegRdReg|bit1|int_q~q  & (\EXMEM|RegRdReg|bit2|int_q~q  $ (!\inst9|instReg|reg1623|bit2|int_q~q )))) # (!\inst9|instReg|reg1623|bit1|int_q~q  & (!\EXMEM|RegRdReg|bit1|int_q~q  & 
// (\EXMEM|RegRdReg|bit2|int_q~q  $ (!\inst9|instReg|reg1623|bit2|int_q~q ))))

	.dataa(\inst9|instReg|reg1623|bit1|int_q~q ),
	.datab(\EXMEM|RegRdReg|bit2|int_q~q ),
	.datac(\inst9|instReg|reg1623|bit2|int_q~q ),
	.datad(\EXMEM|RegRdReg|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst24|fwdB[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|fwdB[0]~2 .lut_mask = 16'h8241;
defparam \inst24|fwdB[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N24
cycloneive_lcell_comb \inst24|fwdB[0]~0 (
// Equation(s):
// \inst24|fwdB[0]~0_combout  = (\EXMEM|RegRdReg|bit3|int_q~q  & (\inst9|instReg|reg1623|bit3|int_q~q  & (\EXMEM|RegRdReg|bit4|int_q~q  $ (!\inst9|instReg|reg1623|bit4|int_q~q )))) # (!\EXMEM|RegRdReg|bit3|int_q~q  & (!\inst9|instReg|reg1623|bit3|int_q~q  & 
// (\EXMEM|RegRdReg|bit4|int_q~q  $ (!\inst9|instReg|reg1623|bit4|int_q~q ))))

	.dataa(\EXMEM|RegRdReg|bit3|int_q~q ),
	.datab(\EXMEM|RegRdReg|bit4|int_q~q ),
	.datac(\inst9|instReg|reg1623|bit3|int_q~q ),
	.datad(\inst9|instReg|reg1623|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst24|fwdB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|fwdB[0]~0 .lut_mask = 16'h8421;
defparam \inst24|fwdB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N20
cycloneive_lcell_comb \inst24|fwdB[0]~1 (
// Equation(s):
// \inst24|fwdB[0]~1_combout  = (\inst24|fwdB[0]~0_combout  & (\EXMEM|RWff|int_q~q  & ((\EXMEM|RegRdReg|bit0|int_q~q ) # (\inst24|t0~0_combout ))))

	.dataa(\EXMEM|RegRdReg|bit0|int_q~q ),
	.datab(\inst24|fwdB[0]~0_combout ),
	.datac(\EXMEM|RWff|int_q~q ),
	.datad(\inst24|t0~0_combout ),
	.cin(gnd),
	.combout(\inst24|fwdB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|fwdB[0]~1 .lut_mask = 16'hC080;
defparam \inst24|fwdB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N30
cycloneive_lcell_comb \inst24|fwdB[0] (
// Equation(s):
// \inst24|fwdB [0] = (\inst24|fwdB[0]~2_combout  & (\inst24|fwdB[0]~1_combout  & (\EXMEM|RegRdReg|bit0|int_q~q  $ (!\inst9|instReg|reg1623|bit0|int_q~q ))))

	.dataa(\EXMEM|RegRdReg|bit0|int_q~q ),
	.datab(\inst9|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst24|fwdB[0]~2_combout ),
	.datad(\inst24|fwdB[0]~1_combout ),
	.cin(gnd),
	.combout(\inst24|fwdB [0]),
	.cout());
// synopsys translate_off
defparam \inst24|fwdB[0] .lut_mask = 16'h9000;
defparam \inst24|fwdB[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N24
cycloneive_lcell_comb \inst14|mux5|y~0 (
// Equation(s):
// \inst14|mux5|y~0_combout  = (!\inst24|fwdB [0] & ((\inst24|t3~combout  & (\EXMEM|ALUResultReg|bit5|int_q~q )) # (!\inst24|t3~combout  & ((\inst9|RD2Reg|bit5|int_q~q )))))

	.dataa(\EXMEM|ALUResultReg|bit5|int_q~q ),
	.datab(\inst9|RD2Reg|bit5|int_q~q ),
	.datac(\inst24|t3~combout ),
	.datad(\inst24|fwdB [0]),
	.cin(gnd),
	.combout(\inst14|mux5|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux5|y~0 .lut_mask = 16'h00AC;
defparam \inst14|mux5|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N16
cycloneive_lcell_comb \inst14|mux5|y~1 (
// Equation(s):
// \inst14|mux5|y~1_combout  = (!\inst9|ALUSrcff|int_q~q  & ((\inst14|mux5|y~0_combout ) # ((\inst24|fwdB [0] & \inst27|mux5|y~0_combout ))))

	.dataa(\inst24|fwdB [0]),
	.datab(\inst14|mux5|y~0_combout ),
	.datac(\inst27|mux5|y~0_combout ),
	.datad(\inst9|ALUSrcff|int_q~q ),
	.cin(gnd),
	.combout(\inst14|mux5|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux5|y~1 .lut_mask = 16'h00EC;
defparam \inst14|mux5|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N10
cycloneive_lcell_comb \IFID|instReg|reg07|bit1|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg07|bit1|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IFID|instReg|reg07|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg07|bit1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \IFID|instReg|reg07|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N11
dffeas \IFID|instReg|reg07|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg07|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg07|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg07|bit1|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg07|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y54_N19
dffeas \inst9|instReg|reg07|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg07|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg07|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg07|bit1|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg07|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N0
cycloneive_lcell_comb \inst8|muxALUOp0|y~3 (
// Equation(s):
// \inst8|muxALUOp0|y~3_combout  = (!\IFID|instReg|reg2431|bit6|int_q~q  & (!\IFID|instReg|reg2431|bit5|int_q~q  & !\IFID|instReg|reg2431|bit7|int_q~q ))

	.dataa(\IFID|instReg|reg2431|bit6|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit5|int_q~q ),
	.datac(gnd),
	.datad(\IFID|instReg|reg2431|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst8|muxALUOp0|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|muxALUOp0|y~3 .lut_mask = 16'h0011;
defparam \inst8|muxALUOp0|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N30
cycloneive_lcell_comb \inst8|muxALUOp0|y~4 (
// Equation(s):
// \inst8|muxALUOp0|y~4_combout  = (\IFID|instReg|reg2431|bit4|int_q~q  & (!\IFID|instReg|reg2431|bit3|int_q~q  & (\inst8|muxALUOp0|y~3_combout  & \inst10|stall~6_combout )))

	.dataa(\IFID|instReg|reg2431|bit4|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit3|int_q~q ),
	.datac(\inst8|muxALUOp0|y~3_combout ),
	.datad(\inst10|stall~6_combout ),
	.cin(gnd),
	.combout(\inst8|muxALUOp0|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|muxALUOp0|y~4 .lut_mask = 16'h2000;
defparam \inst8|muxALUOp0|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N29
dffeas \inst9|ALUOp0ff|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|muxALUOp0|y~4_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|ALUOp0ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|ALUOp0ff|int_q .is_wysiwyg = "true";
defparam \inst9|ALUOp0ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N24
cycloneive_lcell_comb \inst22|Operation[2] (
// Equation(s):
// \inst22|Operation [2] = (\inst9|ALUOp0ff|int_q~q ) # ((\inst9|ALUOp1ff|int_q~q  & \inst9|instReg|reg07|bit1|int_q~q ))

	.dataa(\inst9|ALUOp1ff|int_q~q ),
	.datab(\inst9|instReg|reg07|bit1|int_q~q ),
	.datac(gnd),
	.datad(\inst9|ALUOp0ff|int_q~q ),
	.cin(gnd),
	.combout(\inst22|Operation [2]),
	.cout());
// synopsys translate_off
defparam \inst22|Operation[2] .lut_mask = 16'hFF88;
defparam \inst22|Operation[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N26
cycloneive_lcell_comb \inst21|fa|comb~6 (
// Equation(s):
// \inst21|fa|comb~6_combout  = \inst22|Operation [2] $ (((\inst14|mux5|y~1_combout ) # ((\inst9|instReg|reg07|bit5|int_q~q  & \inst9|ALUSrcff|int_q~q ))))

	.dataa(\inst9|instReg|reg07|bit5|int_q~q ),
	.datab(\inst14|mux5|y~1_combout ),
	.datac(\inst22|Operation [2]),
	.datad(\inst9|ALUSrcff|int_q~q ),
	.cin(gnd),
	.combout(\inst21|fa|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|comb~6 .lut_mask = 16'h1E3C;
defparam \inst21|fa|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N15
dffeas \RegFile|reg29|bit2|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg29|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg29|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg29|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N25
dffeas \RegFile|reg28|bit2|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg28|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg28|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg28|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N14
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m2|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m2|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg29|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg28|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg29|bit2|int_q~q ),
	.datad(\RegFile|reg28|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~1 .lut_mask = 16'h5140;
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N17
dffeas \RegFile|reg31|bit2|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg31|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg31|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg31|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y53_N3
dffeas \RegFile|reg30|bit2|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg30|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg30|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg30|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m2|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m2|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg31|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg30|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\RegFile|reg31|bit2|int_q~q ),
	.datac(\RegFile|reg30|bit2|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~0 .lut_mask = 16'hD800;
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m2|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m2|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m2|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX3124|m2|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m2|muxtop|y~1_combout ),
	.datad(\RegFile|Mux1|MUX3124|m2|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~2 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N11
dffeas \RegFile|reg20|bit2|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg20|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg20|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg20|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N28
cycloneive_lcell_comb \RegFile|reg21|bit2|int_q~feeder (
// Equation(s):
// \RegFile|reg21|bit2|int_q~feeder_combout  = \inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(\inst27|mux2|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg21|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg21|bit2|int_q~feeder .lut_mask = 16'hCCCC;
defparam \RegFile|reg21|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N29
dffeas \RegFile|reg21|bit2|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [5]),
	.d(\RegFile|reg21|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg21|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg21|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg21|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m2|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m2|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg21|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg20|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg20|bit2|int_q~q ),
	.datad(\RegFile|reg21|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~4 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m2|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m2|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m2|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX1623|m2|muxtop|y~4_combout )))

	.dataa(\RegFile|Mux1|MUX1623|m2|muxtop|y~3_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX1623|m2|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \RegFile|Mux1|MUX1623|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N30
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m2|y~1 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m2|y~1_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX3124|m2|muxtop|y~2_combout )))) # (!\IFID|instReg|reg2431|bit0|int_q~q  & ((\RegFile|Mux1|MUX1623|m2|muxtop|y~2_combout ) # 
// ((\RegFile|Mux1|MUX1623|m2|muxtop|y~5_combout ))))

	.dataa(\RegFile|Mux1|MUX1623|m2|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m2|muxtop|y~2_combout ),
	.datad(\RegFile|Mux1|MUX1623|m2|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m2|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m2|y~1 .lut_mask = 16'hF3E2;
defparam \RegFile|Mux1|MUXTop|m2|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N11
dffeas \RegFile|reg6|bit2|int_q (
	.clk(\RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg6|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg6|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg6|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y56_N13
dffeas \RegFile|reg7|bit2|int_q (
	.clk(\RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg7|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg7|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg7|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m2|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX07|m2|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg7|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg6|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg6|bit2|int_q~q ),
	.datad(\RegFile|reg7|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N8
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m2|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX07|m2|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m2|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX07|m2|muxtop|y~3_combout )))

	.dataa(\RegFile|Mux1|MUX07|m2|muxtop|y~4_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX07|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y57_N27
dffeas \RegFile|reg0|bit2|int_q (
	.clk(\RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg0|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg0|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg0|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y57_N13
dffeas \RegFile|reg1|bit2|int_q (
	.clk(\RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg1|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg1|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg1|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m2|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX07|m2|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg1|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg0|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg0|bit2|int_q~q ),
	.datad(\RegFile|reg1|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y58_N3
dffeas \RegFile|reg2|bit2|int_q (
	.clk(\RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg2|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg2|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg2|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y58_N17
dffeas \RegFile|reg3|bit2|int_q (
	.clk(\RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg3|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg3|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg3|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m2|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX07|m2|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg3|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg2|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg2|bit2|int_q~q ),
	.datad(\RegFile|reg3|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~0 .lut_mask = 16'hC840;
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N30
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m2|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX07|m2|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m2|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX07|m2|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX07|m2|muxtop|y~1_combout ),
	.datad(\RegFile|Mux1|MUX07|m2|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX07|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N17
dffeas \RegFile|reg9|bit2|int_q (
	.clk(\RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg9|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg9|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg9|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y58_N19
dffeas \RegFile|reg8|bit2|int_q (
	.clk(\RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg8|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg8|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg8|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N18
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m2|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX815|m2|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg9|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg8|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\RegFile|reg9|bit2|int_q~q ),
	.datac(\RegFile|reg8|bit2|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~1 .lut_mask = 16'h00D8;
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N21
dffeas \RegFile|reg10|bit2|int_q (
	.clk(\RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg10|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg10|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg10|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y54_N19
dffeas \RegFile|reg11|bit2|int_q (
	.clk(\RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg11|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg11|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg11|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m2|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX815|m2|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg11|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg10|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg10|bit2|int_q~q ),
	.datad(\RegFile|reg11|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~0 .lut_mask = 16'hC840;
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m2|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX815|m2|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m2|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX815|m2|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX815|m2|muxtop|y~1_combout ),
	.datad(\RegFile|Mux1|MUX815|m2|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N4
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m2|y~0 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m2|y~0_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX815|m2|muxtop|y~2_combout )))) # (!\IFID|instReg|reg2431|bit0|int_q~q  & ((\RegFile|Mux1|MUX07|m2|muxtop|y~5_combout ) # 
// ((\RegFile|Mux1|MUX07|m2|muxtop|y~2_combout ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\RegFile|Mux1|MUX07|m2|muxtop|y~5_combout ),
	.datac(\RegFile|Mux1|MUX07|m2|muxtop|y~2_combout ),
	.datad(\RegFile|Mux1|MUX815|m2|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m2|y~0 .lut_mask = 16'hFE54;
defparam \RegFile|Mux1|MUXTop|m2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N19
dffeas \RegFile|reg26|bit2|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg26|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg26|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg26|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N29
dffeas \RegFile|reg27|bit2|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg27|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg27|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg27|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N24
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m2|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m2|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg27|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg26|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg26|bit2|int_q~q ),
	.datac(\RegFile|reg27|bit2|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~3 .lut_mask = 16'hA088;
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m2|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m2|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m2|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX3124|m2|muxtop|y~3_combout )))

	.dataa(\RegFile|Mux1|MUX3124|m2|muxtop|y~4_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX3124|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~5 .lut_mask = 16'h3322;
defparam \RegFile|Mux1|MUX3124|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N8
cycloneive_lcell_comb \RegFile|reg13|bit2|int_q~feeder (
// Equation(s):
// \RegFile|reg13|bit2|int_q~feeder_combout  = \inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg13|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg13|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg13|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y59_N9
dffeas \RegFile|reg13|bit2|int_q (
	.clk(\RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(\RegFile|reg13|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg13|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg13|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg13|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N14
cycloneive_lcell_comb \RegFile|reg12|bit2|int_q~feeder (
// Equation(s):
// \RegFile|reg12|bit2|int_q~feeder_combout  = \inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg12|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg12|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg12|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y57_N15
dffeas \RegFile|reg12|bit2|int_q (
	.clk(\RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(\RegFile|reg12|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg12|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg12|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg12|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N22
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m2|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX815|m2|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg13|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg12|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg13|bit2|int_q~q ),
	.datac(\RegFile|reg12|bit2|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~4 .lut_mask = 16'h4450;
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N24
cycloneive_lcell_comb \RegFile|reg15|bit2|int_q~feeder (
// Equation(s):
// \RegFile|reg15|bit2|int_q~feeder_combout  = \inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg15|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg15|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg15|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y59_N25
dffeas \RegFile|reg15|bit2|int_q (
	.clk(\RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(\RegFile|reg15|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg15|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg15|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg15|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y59_N21
dffeas \RegFile|reg14|bit2|int_q (
	.clk(\RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg14|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg14|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg14|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m2|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX815|m2|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg15|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg14|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg15|bit2|int_q~q ),
	.datac(\RegFile|reg14|bit2|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~3 .lut_mask = 16'h88A0;
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m2|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX815|m2|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m2|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX815|m2|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX815|m2|muxtop|y~4_combout ),
	.datad(\RegFile|Mux1|MUX815|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux1|MUX815|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N18
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m2|y~2 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m2|y~2_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUX3124|m2|muxtop|y~5_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUX815|m2|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m2|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX815|m2|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m2|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m2|y~2 .lut_mask = 16'hC480;
defparam \RegFile|Mux1|MUXTop|m2|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N0
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m2|y~3 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m2|y~3_combout  = (\RegFile|Mux1|MUXTop|m2|y~2_combout ) # ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUXTop|m2|y~1_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUXTop|m2|y~0_combout ))))

	.dataa(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\RegFile|Mux1|MUXTop|m2|y~1_combout ),
	.datac(\RegFile|Mux1|MUXTop|m2|y~0_combout ),
	.datad(\RegFile|Mux1|MUXTop|m2|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m2|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m2|y~3 .lut_mask = 16'hFFD8;
defparam \RegFile|Mux1|MUXTop|m2|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N1
dffeas \inst9|RD1Reg|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\RegFile|Mux1|MUXTop|m2|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD1Reg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD1Reg|bit2|int_q .is_wysiwyg = "true";
defparam \inst9|RD1Reg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N14
cycloneive_lcell_comb \inst25|m2|y (
// Equation(s):
// \inst25|m2|y~combout  = (\inst25|m2|y~3_combout ) # ((!\inst24|fwdA [0] & (\inst9|RD1Reg|bit2|int_q~q  & !\inst24|t2~combout )))

	.dataa(\inst24|fwdA [0]),
	.datab(\inst9|RD1Reg|bit2|int_q~q ),
	.datac(\inst24|t2~combout ),
	.datad(\inst25|m2|y~3_combout ),
	.cin(gnd),
	.combout(\inst25|m2|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m2|y .lut_mask = 16'hFF04;
defparam \inst25|m2|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N15
dffeas \inst9|instReg|reg07|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg07|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg07|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg07|bit3|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg07|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N20
cycloneive_lcell_comb \inst21|mux|m1|muxtop|y~1 (
// Equation(s):
// \inst21|mux|m1|muxtop|y~1_combout  = (\inst9|instReg|reg07|bit2|int_q~q  & (\inst9|ALUOp1ff|int_q~q  & ((\inst9|instReg|reg07|bit0|int_q~q ) # (\inst9|instReg|reg07|bit3|int_q~q ))))

	.dataa(\inst9|instReg|reg07|bit2|int_q~q ),
	.datab(\inst9|instReg|reg07|bit0|int_q~q ),
	.datac(\inst9|instReg|reg07|bit3|int_q~q ),
	.datad(\inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst21|mux|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m1|muxtop|y~1 .lut_mask = 16'hA800;
defparam \inst21|mux|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N0
cycloneive_lcell_comb \inst25|m1|y~3 (
// Equation(s):
// \inst25|m1|y~3_combout  = (\inst24|fwdA [0] & (\inst27|mux1|y~0_combout )) # (!\inst24|fwdA [0] & (((\EXMEM|ALUResultReg|bit1|int_q~q  & \inst24|t2~combout ))))

	.dataa(\inst27|mux1|y~0_combout ),
	.datab(\EXMEM|ALUResultReg|bit1|int_q~q ),
	.datac(\inst24|fwdA [0]),
	.datad(\inst24|t2~combout ),
	.cin(gnd),
	.combout(\inst25|m1|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m1|y~3 .lut_mask = 16'hACA0;
defparam \inst25|m1|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N23
dffeas \RegFile|reg22|bit1|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg22|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg22|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg22|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m1|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m1|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg23|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg22|bit1|int_q~q )))))

	.dataa(\RegFile|reg23|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\RegFile|reg22|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~3 .lut_mask = 16'h8C80;
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m1|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m1|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m1|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX1623|m1|muxtop|y~3_combout )))

	.dataa(\RegFile|Mux1|MUX1623|m1|muxtop|y~4_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX1623|m1|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N29
dffeas \RegFile|reg30|bit1|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg30|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg30|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg30|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m1|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m1|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg31|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg30|bit1|int_q~q )))))

	.dataa(\RegFile|reg31|bit1|int_q~q ),
	.datab(\RegFile|reg30|bit1|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~0 .lut_mask = 16'hA0C0;
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N31
dffeas \RegFile|reg28|bit1|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg28|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg28|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg28|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m1|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m1|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg29|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg28|bit1|int_q~q )))))

	.dataa(\RegFile|reg29|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datad(\RegFile|reg28|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~1 .lut_mask = 16'h0B08;
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m1|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m1|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m1|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX3124|m1|muxtop|y~1_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX3124|m1|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX3124|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~2 .lut_mask = 16'hAAA0;
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N5
dffeas \RegFile|reg18|bit1|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [2]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg18|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg18|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg18|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m1|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m1|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg19|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg18|bit1|int_q~q )))))

	.dataa(\RegFile|reg19|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg18|bit1|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~0 .lut_mask = 16'h88C0;
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N26
cycloneive_lcell_comb \RegFile|reg16|bit1|int_q~feeder (
// Equation(s):
// \RegFile|reg16|bit1|int_q~feeder_combout  = \inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux1|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg16|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg16|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg16|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y57_N27
dffeas \RegFile|reg16|bit1|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(\RegFile|reg16|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg16|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg16|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg16|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N16
cycloneive_lcell_comb \RegFile|reg17|bit1|int_q~feeder (
// Equation(s):
// \RegFile|reg17|bit1|int_q~feeder_combout  = \inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(\inst27|mux1|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg17|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg17|bit1|int_q~feeder .lut_mask = 16'hCCCC;
defparam \RegFile|reg17|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y57_N17
dffeas \RegFile|reg17|bit1|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\RegFile|reg17|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg17|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg17|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg17|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m1|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m1|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg17|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg16|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg16|bit1|int_q~q ),
	.datad(\RegFile|reg17|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N6
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m1|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m1|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m1|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX1623|m1|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX1623|m1|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX1623|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX1623|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N8
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m1|y~1 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m1|y~1_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX3124|m1|muxtop|y~2_combout )))) # (!\IFID|instReg|reg2431|bit0|int_q~q  & ((\RegFile|Mux1|MUX1623|m1|muxtop|y~5_combout ) # 
// ((\RegFile|Mux1|MUX1623|m1|muxtop|y~2_combout ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\RegFile|Mux1|MUX1623|m1|muxtop|y~5_combout ),
	.datac(\RegFile|Mux1|MUX3124|m1|muxtop|y~2_combout ),
	.datad(\RegFile|Mux1|MUX1623|m1|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m1|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m1|y~1 .lut_mask = 16'hF5E4;
defparam \RegFile|Mux1|MUXTop|m1|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N1
dffeas \RegFile|reg24|bit1|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg24|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg24|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg24|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N7
dffeas \RegFile|reg25|bit1|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg25|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg25|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg25|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m1|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m1|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg25|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg24|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg24|bit1|int_q~q ),
	.datad(\RegFile|reg25|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N24
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m1|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m1|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m1|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX3124|m1|muxtop|y~4_combout )))

	.dataa(\RegFile|Mux1|MUX3124|m1|muxtop|y~3_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX3124|m1|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~5 .lut_mask = 16'h3322;
defparam \RegFile|Mux1|MUX3124|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N14
cycloneive_lcell_comb \RegFile|reg12|bit1|int_q~feeder (
// Equation(s):
// \RegFile|reg12|bit1|int_q~feeder_combout  = \inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(\inst27|mux1|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg12|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg12|bit1|int_q~feeder .lut_mask = 16'hCCCC;
defparam \RegFile|reg12|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y57_N15
dffeas \RegFile|reg12|bit1|int_q (
	.clk(\RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(\RegFile|reg12|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg12|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg12|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg12|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m1|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX815|m1|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg13|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg12|bit1|int_q~q )))))

	.dataa(\RegFile|reg13|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg12|bit1|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~4 .lut_mask = 16'h00B8;
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N14
cycloneive_lcell_comb \RegFile|reg15|bit1|int_q~feeder (
// Equation(s):
// \RegFile|reg15|bit1|int_q~feeder_combout  = \inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux1|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg15|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg15|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg15|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y56_N15
dffeas \RegFile|reg15|bit1|int_q (
	.clk(\RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(\RegFile|reg15|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg15|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg15|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg15|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y57_N19
dffeas \RegFile|reg14|bit1|int_q (
	.clk(\RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg14|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg14|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg14|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m1|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX815|m1|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg15|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg14|bit1|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg15|bit1|int_q~q ),
	.datad(\RegFile|reg14|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~3 .lut_mask = 16'hA280;
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N18
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m1|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX815|m1|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m1|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX815|m1|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX815|m1|muxtop|y~4_combout ),
	.datad(\RegFile|Mux1|MUX815|m1|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N4
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m1|y~2 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m1|y~2_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUX3124|m1|muxtop|y~5_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUX815|m1|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m1|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX815|m1|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m1|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m1|y~2 .lut_mask = 16'hA280;
defparam \RegFile|Mux1|MUXTop|m1|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N31
dffeas \RegFile|reg6|bit1|int_q (
	.clk(\RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg6|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg6|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg6|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y56_N1
dffeas \RegFile|reg7|bit1|int_q (
	.clk(\RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg7|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg7|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg7|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N30
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m1|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX07|m1|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg7|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg6|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg6|bit1|int_q~q ),
	.datad(\RegFile|reg7|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m1|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX07|m1|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m1|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX07|m1|muxtop|y~3_combout )))

	.dataa(\RegFile|Mux1|MUX07|m1|muxtop|y~4_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX07|m1|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \RegFile|Mux1|MUX07|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N29
dffeas \RegFile|reg9|bit1|int_q (
	.clk(\RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg9|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg9|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg9|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y58_N3
dffeas \RegFile|reg8|bit1|int_q (
	.clk(\RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg8|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg8|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg8|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N28
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m1|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX815|m1|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg9|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg8|bit1|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg9|bit1|int_q~q ),
	.datad(\RegFile|reg8|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~1 .lut_mask = 16'h3120;
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N31
dffeas \RegFile|reg11|bit1|int_q (
	.clk(\RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg11|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg11|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg11|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N30
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m1|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX815|m1|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg11|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg10|bit1|int_q~q ))))

	.dataa(\RegFile|reg10|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg11|bit1|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~0 .lut_mask = 16'hC088;
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m1|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX815|m1|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m1|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX815|m1|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX815|m1|muxtop|y~1_combout ),
	.datad(\RegFile|Mux1|MUX815|m1|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX815|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N24
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m1|y~0 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m1|y~0_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX815|m1|muxtop|y~2_combout )))) # (!\IFID|instReg|reg2431|bit0|int_q~q  & ((\RegFile|Mux1|MUX07|m1|muxtop|y~2_combout ) # 
// ((\RegFile|Mux1|MUX07|m1|muxtop|y~5_combout ))))

	.dataa(\RegFile|Mux1|MUX07|m1|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\RegFile|Mux1|MUX07|m1|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX815|m1|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m1|y~0 .lut_mask = 16'hFE32;
defparam \RegFile|Mux1|MUXTop|m1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N10
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m1|y~3 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m1|y~3_combout  = (\RegFile|Mux1|MUXTop|m1|y~2_combout ) # ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUXTop|m1|y~1_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUXTop|m1|y~0_combout ))))

	.dataa(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\RegFile|Mux1|MUXTop|m1|y~1_combout ),
	.datac(\RegFile|Mux1|MUXTop|m1|y~2_combout ),
	.datad(\RegFile|Mux1|MUXTop|m1|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m1|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m1|y~3 .lut_mask = 16'hFDF8;
defparam \RegFile|Mux1|MUXTop|m1|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N0
cycloneive_lcell_comb \inst9|RD1Reg|bit1|int_q~feeder (
// Equation(s):
// \inst9|RD1Reg|bit1|int_q~feeder_combout  = \RegFile|Mux1|MUXTop|m1|y~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUXTop|m1|y~3_combout ),
	.cin(gnd),
	.combout(\inst9|RD1Reg|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|RD1Reg|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst9|RD1Reg|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y56_N1
dffeas \inst9|RD1Reg|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|RD1Reg|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD1Reg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD1Reg|bit1|int_q .is_wysiwyg = "true";
defparam \inst9|RD1Reg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N24
cycloneive_lcell_comb \inst25|m1|y (
// Equation(s):
// \inst25|m1|y~combout  = (\inst25|m1|y~3_combout ) # ((!\inst24|t2~combout  & (!\inst24|fwdA [0] & \inst9|RD1Reg|bit1|int_q~q )))

	.dataa(\inst24|t2~combout ),
	.datab(\inst25|m1|y~3_combout ),
	.datac(\inst24|fwdA [0]),
	.datad(\inst9|RD1Reg|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst25|m1|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m1|y .lut_mask = 16'hCDCC;
defparam \inst25|m1|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N6
cycloneive_lcell_comb \inst21|mux|m1|muxtop|y~4 (
// Equation(s):
// \inst21|mux|m1|muxtop|y~4_combout  = (\inst14|mux1|y~4_combout  & ((\inst21|mux|m1|muxtop|y~1_combout ) # ((\inst21|mux|m1|muxtop|y~2_combout  & \inst25|m1|y~combout )))) # (!\inst14|mux1|y~4_combout  & (((\inst21|mux|m1|muxtop|y~1_combout  & 
// \inst25|m1|y~combout ))))

	.dataa(\inst14|mux1|y~4_combout ),
	.datab(\inst21|mux|m1|muxtop|y~2_combout ),
	.datac(\inst21|mux|m1|muxtop|y~1_combout ),
	.datad(\inst25|m1|y~combout ),
	.cin(gnd),
	.combout(\inst21|mux|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m1|muxtop|y~4 .lut_mask = 16'hF8A0;
defparam \inst21|mux|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N12
cycloneive_lcell_comb \inst21|mux|m1|muxtop|y~5 (
// Equation(s):
// \inst21|mux|m1|muxtop|y~5_combout  = (\inst21|mux|m1|muxtop|y~3_combout ) # ((\inst21|mux|m1|muxtop|y~4_combout  & !\inst22|Operation [2]))

	.dataa(\inst21|mux|m1|muxtop|y~3_combout ),
	.datab(\inst21|mux|m1|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\inst22|Operation [2]),
	.cin(gnd),
	.combout(\inst21|mux|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m1|muxtop|y~5 .lut_mask = 16'hAAEE;
defparam \inst21|mux|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y54_N31
dffeas \EXMEM|ALUResultReg|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst21|mux|m1|muxtop|y~5_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ALUResultReg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ALUResultReg|bit1|int_q .is_wysiwyg = "true";
defparam \EXMEM|ALUResultReg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N20
cycloneive_lcell_comb \MEMWB|ALUResultReg|bit1|int_q~feeder (
// Equation(s):
// \MEMWB|ALUResultReg|bit1|int_q~feeder_combout  = \EXMEM|ALUResultReg|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\EXMEM|ALUResultReg|bit1|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEMWB|ALUResultReg|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \MEMWB|ALUResultReg|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N21
dffeas \MEMWB|ALUResultReg|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\MEMWB|ALUResultReg|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|ALUResultReg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit1|int_q .is_wysiwyg = "true";
defparam \MEMWB|ALUResultReg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \GClock~input (
	.i(GClock),
	.ibar(gnd),
	.o(\GClock~input_o ));
// synopsys translate_off
defparam \GClock~input .bus_hold = "false";
defparam \GClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \GClock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GClock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GClock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GClock~inputclkctrl .clock_type = "global clock";
defparam \GClock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N30
cycloneive_lcell_comb \inst21|mux|m0|muxtop|y~0 (
// Equation(s):
// \inst21|mux|m0|muxtop|y~0_combout  = (\inst9|ALUOp1ff|int_q~q  & \inst9|instReg|reg07|bit2|int_q~q )

	.dataa(\inst9|ALUOp1ff|int_q~q ),
	.datab(gnd),
	.datac(\inst9|instReg|reg07|bit2|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|mux|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m0|muxtop|y~0 .lut_mask = 16'hA0A0;
defparam \inst21|mux|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N12
cycloneive_lcell_comb \inst24|t3~5 (
// Equation(s):
// \inst24|t3~5_combout  = (\inst24|t3~4_combout  & (\inst9|instReg|reg1623|bit0|int_q~q  $ (!\MEMWB|RegRdReg|bit0|int_q~q )))

	.dataa(\inst9|instReg|reg1623|bit0|int_q~q ),
	.datab(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(gnd),
	.datad(\inst24|t3~4_combout ),
	.cin(gnd),
	.combout(\inst24|t3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t3~5 .lut_mask = 16'h9900;
defparam \inst24|t3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N16
cycloneive_lcell_comb \inst14|mux0|y~2 (
// Equation(s):
// \inst14|mux0|y~2_combout  = (\inst24|t3~3_combout  & ((\inst24|t3~5_combout  & ((\EXMEM|ALUResultReg|bit0|int_q~q ))) # (!\inst24|t3~5_combout  & (\inst9|RD2Reg|bit0|int_q~q )))) # (!\inst24|t3~3_combout  & (\inst9|RD2Reg|bit0|int_q~q ))

	.dataa(\inst24|t3~3_combout ),
	.datab(\inst9|RD2Reg|bit0|int_q~q ),
	.datac(\EXMEM|ALUResultReg|bit0|int_q~q ),
	.datad(\inst24|t3~5_combout ),
	.cin(gnd),
	.combout(\inst14|mux0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux0|y~2 .lut_mask = 16'hE4CC;
defparam \inst14|mux0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N18
cycloneive_lcell_comb \inst14|mux0|y~3 (
// Equation(s):
// \inst14|mux0|y~3_combout  = (!\inst9|ALUSrcff|int_q~q  & (!\inst24|fwdB [0] & \inst14|mux0|y~2_combout ))

	.dataa(\inst9|ALUSrcff|int_q~q ),
	.datab(\inst24|fwdB [0]),
	.datac(gnd),
	.datad(\inst14|mux0|y~2_combout ),
	.cin(gnd),
	.combout(\inst14|mux0|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux0|y~3 .lut_mask = 16'h1100;
defparam \inst14|mux0|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N28
cycloneive_lcell_comb \inst21|mux|m1|muxtop|y~0 (
// Equation(s):
// \inst21|mux|m1|muxtop|y~0_combout  = ((!\inst9|instReg|reg07|bit2|int_q~q  & (!\inst9|instReg|reg07|bit0|int_q~q  & !\inst9|instReg|reg07|bit3|int_q~q ))) # (!\inst9|ALUOp1ff|int_q~q )

	.dataa(\inst9|instReg|reg07|bit2|int_q~q ),
	.datab(\inst9|instReg|reg07|bit0|int_q~q ),
	.datac(\inst9|instReg|reg07|bit3|int_q~q ),
	.datad(\inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst21|mux|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m1|muxtop|y~0 .lut_mask = 16'h01FF;
defparam \inst21|mux|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N12
cycloneive_lcell_comb \inst8|muxMemRead|y~0 (
// Equation(s):
// \inst8|muxMemRead|y~0_combout  = (!\IFID|instReg|reg2431|bit5|int_q~q  & \inst8|muxALUSrc|y~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFID|instReg|reg2431|bit5|int_q~q ),
	.datad(\inst8|muxALUSrc|y~1_combout ),
	.cin(gnd),
	.combout(\inst8|muxMemRead|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|muxMemRead|y~0 .lut_mask = 16'h0F00;
defparam \inst8|muxMemRead|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N13
dffeas \inst9|MRff|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst8|muxMemRead|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|MRff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|MRff|int_q .is_wysiwyg = "true";
defparam \inst9|MRff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N21
dffeas \EXMEM|MtRff|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|MRff|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|MtRff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|MtRff|int_q .is_wysiwyg = "true";
defparam \EXMEM|MtRff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N0
cycloneive_lcell_comb \MEMWB|MtRff|int_q~feeder (
// Equation(s):
// \MEMWB|MtRff|int_q~feeder_combout  = \EXMEM|MtRff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EXMEM|MtRff|int_q~q ),
	.cin(gnd),
	.combout(\MEMWB|MtRff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWB|MtRff|int_q~feeder .lut_mask = 16'hFF00;
defparam \MEMWB|MtRff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N1
dffeas \MEMWB|MtRff|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\MEMWB|MtRff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|MtRff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|MtRff|int_q .is_wysiwyg = "true";
defparam \MEMWB|MtRff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N9
dffeas \MEMWB|ALUResultReg|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|ALUResultReg|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|ALUResultReg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit7|int_q .is_wysiwyg = "true";
defparam \MEMWB|ALUResultReg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N4
cycloneive_lcell_comb \MEMWB|ALUResultReg|bit3|int_q~feeder (
// Equation(s):
// \MEMWB|ALUResultReg|bit3|int_q~feeder_combout  = \EXMEM|ALUResultReg|bit3|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EXMEM|ALUResultReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\MEMWB|ALUResultReg|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \MEMWB|ALUResultReg|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N5
dffeas \MEMWB|ALUResultReg|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\MEMWB|ALUResultReg|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|ALUResultReg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit3|int_q .is_wysiwyg = "true";
defparam \MEMWB|ALUResultReg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N9
dffeas \EXMEM|ReadData2Reg|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|RD2Reg|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ReadData2Reg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ReadData2Reg|bit1|int_q .is_wysiwyg = "true";
defparam \EXMEM|ReadData2Reg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N17
dffeas \RegFile|reg18|bit2|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [2]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg18|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg18|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg18|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N11
dffeas \RegFile|reg19|bit2|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [3]),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg19|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg19|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg19|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m2|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m2|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg19|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg18|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg18|bit2|int_q~q ),
	.datad(\RegFile|reg19|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~0 .lut_mask = 16'hC840;
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y57_N9
dffeas \RegFile|reg16|bit2|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg16|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg16|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg16|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N18
cycloneive_lcell_comb \RegFile|reg17|bit2|int_q~feeder (
// Equation(s):
// \RegFile|reg17|bit2|int_q~feeder_combout  = \inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg17|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg17|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg17|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y57_N19
dffeas \RegFile|reg17|bit2|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\RegFile|reg17|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg17|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg17|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg17|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m2|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m2|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg17|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg16|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg16|bit2|int_q~q ),
	.datad(\RegFile|reg17|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N10
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m2|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m2|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m2|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX1623|m2|muxtop|y~1_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX1623|m2|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX1623|m2|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux2|MUX1623|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m2|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m2|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg31|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg30|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg30|bit2|int_q~q ),
	.datad(\RegFile|reg31|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~0 .lut_mask = 16'hA820;
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m2|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m2|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m2|muxtop|y~1_combout ) # (\RegFile|Mux2|MUX3124|m2|muxtop|y~0_combout )))

	.dataa(\RegFile|Mux2|MUX3124|m2|muxtop|y~1_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX3124|m2|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \RegFile|Mux2|MUX3124|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N6
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m2|y~1 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m2|y~1_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX3124|m2|muxtop|y~2_combout )))) # (!\IFID|instReg|reg1623|bit3|int_q~q  & ((\RegFile|Mux2|MUX1623|m2|muxtop|y~5_combout ) # 
// ((\RegFile|Mux2|MUX1623|m2|muxtop|y~2_combout ))))

	.dataa(\RegFile|Mux2|MUX1623|m2|muxtop|y~5_combout ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX1623|m2|muxtop|y~2_combout ),
	.datad(\RegFile|Mux2|MUX3124|m2|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m2|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m2|y~1 .lut_mask = 16'hFE32;
defparam \RegFile|Mux2|MUXTop|m2|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m2|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX07|m2|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg1|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg0|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg1|bit2|int_q~q ),
	.datad(\RegFile|reg0|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~1 .lut_mask = 16'h5140;
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m2|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX07|m2|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg3|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg2|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg3|bit2|int_q~q ),
	.datad(\RegFile|reg2|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~0 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m2|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX07|m2|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m2|muxtop|y~1_combout ) # (\RegFile|Mux2|MUX07|m2|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m2|muxtop|y~1_combout ),
	.datad(\RegFile|Mux2|MUX07|m2|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N26
cycloneive_lcell_comb \RegFile|reg4|bit2|int_q~feeder (
// Equation(s):
// \RegFile|reg4|bit2|int_q~feeder_combout  = \inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg4|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg4|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg4|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N27
dffeas \RegFile|reg4|bit2|int_q (
	.clk(\RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(\RegFile|reg4|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg4|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg4|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg4|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y56_N21
dffeas \RegFile|reg5|bit2|int_q (
	.clk(\RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg5|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg5|bit2|int_q .is_wysiwyg = "true";
defparam \RegFile|reg5|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N2
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m2|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX07|m2|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg5|bit2|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg4|bit2|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg4|bit2|int_q~q ),
	.datad(\RegFile|reg5|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m2|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX07|m2|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg7|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg6|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg7|bit2|int_q~q ),
	.datad(\RegFile|reg6|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~3 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m2|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX07|m2|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m2|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX07|m2|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m2|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX07|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX07|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m2|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX815|m2|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg9|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg8|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg9|bit2|int_q~q ),
	.datad(\RegFile|reg8|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~1 .lut_mask = 16'h3120;
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m2|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX815|m2|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg11|bit2|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg10|bit2|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg11|bit2|int_q~q ),
	.datad(\RegFile|reg10|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~0 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N2
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m2|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX815|m2|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m2|muxtop|y~1_combout ) # (\RegFile|Mux2|MUX815|m2|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m2|muxtop|y~1_combout ),
	.datad(\RegFile|Mux2|MUX815|m2|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX815|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N12
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m2|y~0 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m2|y~0_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX815|m2|muxtop|y~2_combout )))) # (!\IFID|instReg|reg1623|bit3|int_q~q  & ((\RegFile|Mux2|MUX07|m2|muxtop|y~2_combout ) # 
// ((\RegFile|Mux2|MUX07|m2|muxtop|y~5_combout ))))

	.dataa(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\RegFile|Mux2|MUX07|m2|muxtop|y~2_combout ),
	.datac(\RegFile|Mux2|MUX07|m2|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m2|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m2|y~0 .lut_mask = 16'hFE54;
defparam \RegFile|Mux2|MUXTop|m2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N6
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m2|y~3 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m2|y~3_combout  = (\RegFile|Mux2|MUXTop|m2|y~2_combout ) # ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUXTop|m2|y~1_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUXTop|m2|y~0_combout ))))

	.dataa(\RegFile|Mux2|MUXTop|m2|y~2_combout ),
	.datab(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\RegFile|Mux2|MUXTop|m2|y~1_combout ),
	.datad(\RegFile|Mux2|MUXTop|m2|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m2|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m2|y~3 .lut_mask = 16'hFBEA;
defparam \RegFile|Mux2|MUXTop|m2|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y57_N7
dffeas \inst9|RD2Reg|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\RegFile|Mux2|MUXTop|m2|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD2Reg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD2Reg|bit2|int_q .is_wysiwyg = "true";
defparam \inst9|RD2Reg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y54_N15
dffeas \EXMEM|ReadData2Reg|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|RD2Reg|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ReadData2Reg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ReadData2Reg|bit2|int_q .is_wysiwyg = "true";
defparam \EXMEM|ReadData2Reg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N13
dffeas \RegFile|reg23|bit3|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [7]),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg23|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg23|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg23|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N21
dffeas \RegFile|reg22|bit3|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg22|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg22|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg22|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m3|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m3|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg23|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg22|bit3|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg23|bit3|int_q~q ),
	.datad(\RegFile|reg22|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~3 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N13
dffeas \RegFile|reg21|bit3|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg21|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg21|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg21|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m3|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m3|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg21|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg20|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg20|bit3|int_q~q ),
	.datad(\RegFile|reg21|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m3|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m3|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m3|muxtop|y~3_combout ) # (\RegFile|Mux2|MUX1623|m3|muxtop|y~4_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\RegFile|Mux2|MUX1623|m3|muxtop|y~3_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX1623|m3|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~5 .lut_mask = 16'hAA88;
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N6
cycloneive_lcell_comb \RegFile|reg18|bit3|int_q~feeder (
// Equation(s):
// \RegFile|reg18|bit3|int_q~feeder_combout  = \inst27|mux3|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg18|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg18|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg18|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N7
dffeas \RegFile|reg18|bit3|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [2]),
	.d(\RegFile|reg18|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg18|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg18|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg18|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m3|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m3|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg19|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg18|bit3|int_q~q )))))

	.dataa(\RegFile|reg19|bit3|int_q~q ),
	.datab(\RegFile|reg18|bit3|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~0 .lut_mask = 16'hA0C0;
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N26
cycloneive_lcell_comb \RegFile|reg16|bit3|int_q~feeder (
// Equation(s):
// \RegFile|reg16|bit3|int_q~feeder_combout  = \inst27|mux3|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg16|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg16|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg16|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y58_N27
dffeas \RegFile|reg16|bit3|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(\RegFile|reg16|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg16|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg16|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg16|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N28
cycloneive_lcell_comb \RegFile|reg17|bit3|int_q~feeder (
// Equation(s):
// \RegFile|reg17|bit3|int_q~feeder_combout  = \inst27|mux3|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst27|mux3|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg17|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg17|bit3|int_q~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|reg17|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y58_N29
dffeas \RegFile|reg17|bit3|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\RegFile|reg17|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg17|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg17|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg17|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m3|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m3|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg17|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg16|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg16|bit3|int_q~q ),
	.datad(\RegFile|reg17|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m3|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m3|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m3|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX1623|m3|muxtop|y~1_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\RegFile|Mux2|MUX1623|m3|muxtop|y~0_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX1623|m3|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~2 .lut_mask = 16'h5544;
defparam \RegFile|Mux2|MUX1623|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N22
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m3|y~1 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m3|y~1_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (\RegFile|Mux2|MUX3124|m3|muxtop|y~2_combout )) # (!\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX1623|m3|muxtop|y~5_combout ) # 
// (\RegFile|Mux2|MUX1623|m3|muxtop|y~2_combout ))))

	.dataa(\RegFile|Mux2|MUX3124|m3|muxtop|y~2_combout ),
	.datab(\RegFile|Mux2|MUX1623|m3|muxtop|y~5_combout ),
	.datac(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datad(\RegFile|Mux2|MUX1623|m3|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m3|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m3|y~1 .lut_mask = 16'hAFAC;
defparam \RegFile|Mux2|MUXTop|m3|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N0
cycloneive_lcell_comb \RegFile|reg13|bit3|int_q~feeder (
// Equation(s):
// \RegFile|reg13|bit3|int_q~feeder_combout  = \inst27|mux3|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg13|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg13|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg13|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N1
dffeas \RegFile|reg13|bit3|int_q (
	.clk(\RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(\RegFile|reg13|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg13|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg13|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg13|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N30
cycloneive_lcell_comb \RegFile|reg12|bit3|int_q~feeder (
// Equation(s):
// \RegFile|reg12|bit3|int_q~feeder_combout  = \inst27|mux3|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg12|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg12|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg12|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y59_N31
dffeas \RegFile|reg12|bit3|int_q (
	.clk(\RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(\RegFile|reg12|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg12|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg12|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg12|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N4
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m3|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX815|m3|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg13|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg12|bit3|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg13|bit3|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\RegFile|reg12|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~4 .lut_mask = 16'h0D08;
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N22
cycloneive_lcell_comb \RegFile|reg15|bit3|int_q~feeder (
// Equation(s):
// \RegFile|reg15|bit3|int_q~feeder_combout  = \inst27|mux3|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg15|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg15|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg15|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N23
dffeas \RegFile|reg15|bit3|int_q (
	.clk(\RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(\RegFile|reg15|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg15|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg15|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg15|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y55_N21
dffeas \RegFile|reg14|bit3|int_q (
	.clk(\RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg14|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg14|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg14|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m3|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX815|m3|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg15|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg14|bit3|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg15|bit3|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\RegFile|reg14|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~3 .lut_mask = 16'hD080;
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m3|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX815|m3|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m3|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX815|m3|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m3|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX815|m3|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX815|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N12
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m3|y~2 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m3|y~2_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUX3124|m3|muxtop|y~5_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUX815|m3|muxtop|y~5_combout 
// )))))

	.dataa(\RegFile|Mux2|MUX3124|m3|muxtop|y~5_combout ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datad(\RegFile|Mux2|MUX815|m3|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m3|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m3|y~2 .lut_mask = 16'h8C80;
defparam \RegFile|Mux2|MUXTop|m3|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N8
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m3|y~3 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m3|y~3_combout  = (\RegFile|Mux2|MUXTop|m3|y~2_combout ) # ((\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUXTop|m3|y~1_combout ))) # (!\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUXTop|m3|y~0_combout )))

	.dataa(\RegFile|Mux2|MUXTop|m3|y~0_combout ),
	.datab(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\RegFile|Mux2|MUXTop|m3|y~1_combout ),
	.datad(\RegFile|Mux2|MUXTop|m3|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m3|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m3|y~3 .lut_mask = 16'hFFE2;
defparam \RegFile|Mux2|MUXTop|m3|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N9
dffeas \inst9|RD2Reg|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\RegFile|Mux2|MUXTop|m3|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD2Reg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD2Reg|bit3|int_q .is_wysiwyg = "true";
defparam \inst9|RD2Reg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y54_N11
dffeas \EXMEM|ReadData2Reg|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|RD2Reg|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ReadData2Reg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ReadData2Reg|bit3|int_q .is_wysiwyg = "true";
defparam \EXMEM|ReadData2Reg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N7
dffeas \RegFile|reg22|bit4|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg22|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg22|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg22|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N21
dffeas \RegFile|reg23|bit4|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [7]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg23|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg23|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg23|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m4|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m4|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg23|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg22|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg22|bit4|int_q~q ),
	.datad(\RegFile|reg23|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~3 .lut_mask = 16'hC840;
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m4|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m4|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m4|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX1623|m4|muxtop|y~3_combout )))

	.dataa(\RegFile|Mux2|MUX1623|m4|muxtop|y~4_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX1623|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \RegFile|Mux2|MUX1623|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N5
dffeas \RegFile|reg29|bit4|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg29|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg29|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg29|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N19
dffeas \RegFile|reg28|bit4|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg28|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg28|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg28|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m4|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m4|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg29|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg28|bit4|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg29|bit4|int_q~q ),
	.datac(\RegFile|reg28|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~1 .lut_mask = 16'h00D8;
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m4|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m4|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m4|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX3124|m4|muxtop|y~1_combout )))

	.dataa(\RegFile|Mux2|MUX3124|m4|muxtop|y~0_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX3124|m4|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N8
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m4|y~1 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m4|y~1_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX3124|m4|muxtop|y~2_combout )))) # (!\IFID|instReg|reg1623|bit3|int_q~q  & ((\RegFile|Mux2|MUX1623|m4|muxtop|y~2_combout ) # 
// ((\RegFile|Mux2|MUX1623|m4|muxtop|y~5_combout ))))

	.dataa(\RegFile|Mux2|MUX1623|m4|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX1623|m4|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX3124|m4|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m4|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m4|y~1 .lut_mask = 16'hFE32;
defparam \RegFile|Mux2|MUXTop|m4|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N31
dffeas \RegFile|reg4|bit4|int_q (
	.clk(\RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg4|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg4|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg4|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y56_N13
dffeas \RegFile|reg5|bit4|int_q (
	.clk(\RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg5|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg5|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg5|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m4|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX07|m4|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg5|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg4|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg4|bit4|int_q~q ),
	.datad(\RegFile|reg5|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N27
dffeas \RegFile|reg6|bit4|int_q (
	.clk(\RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg6|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg6|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg6|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y56_N21
dffeas \RegFile|reg7|bit4|int_q (
	.clk(\RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg7|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg7|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg7|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N26
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m4|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX07|m4|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg7|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg6|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg6|bit4|int_q~q ),
	.datad(\RegFile|reg7|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~3 .lut_mask = 16'hC840;
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N4
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m4|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX07|m4|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m4|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX07|m4|muxtop|y~3_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX07|m4|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX07|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \RegFile|Mux2|MUX07|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N31
dffeas \RegFile|reg8|bit4|int_q (
	.clk(\RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg8|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg8|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg8|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y58_N13
dffeas \RegFile|reg9|bit4|int_q (
	.clk(\RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg9|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg9|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg9|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m4|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX815|m4|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg9|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg8|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg8|bit4|int_q~q ),
	.datad(\RegFile|reg9|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N29
dffeas \RegFile|reg11|bit4|int_q (
	.clk(\RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg11|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg11|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg11|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y55_N31
dffeas \RegFile|reg10|bit4|int_q (
	.clk(\RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg10|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg10|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg10|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m4|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX815|m4|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg11|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg10|bit4|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg11|bit4|int_q~q ),
	.datad(\RegFile|reg10|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~0 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m4|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX815|m4|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m4|muxtop|y~1_combout ) # (\RegFile|Mux2|MUX815|m4|muxtop|y~0_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\RegFile|Mux2|MUX815|m4|muxtop|y~1_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX815|m4|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~2 .lut_mask = 16'h5544;
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N14
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m4|y~0 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m4|y~0_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX815|m4|muxtop|y~2_combout )))) # (!\IFID|instReg|reg1623|bit3|int_q~q  & ((\RegFile|Mux2|MUX07|m4|muxtop|y~2_combout ) # 
// ((\RegFile|Mux2|MUX07|m4|muxtop|y~5_combout ))))

	.dataa(\RegFile|Mux2|MUX07|m4|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m4|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m4|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m4|y~0 .lut_mask = 16'hFE32;
defparam \RegFile|Mux2|MUXTop|m4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N3
dffeas \RegFile|reg24|bit4|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg24|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg24|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg24|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N2
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m4|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m4|muxtop|y~3_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\IFID|instReg|reg1623|bit1|int_q~q ) # ((\IFID|instReg|reg1623|bit0|int_q~q ) # (\RegFile|reg24|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\RegFile|reg24|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~3 .lut_mask = 16'h3332;
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N11
dffeas \RegFile|reg27|bit4|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [3]),
	.d(\inst27|mux4|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg27|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg27|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg27|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m4|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m4|muxtop|y~4_combout  = (\IFID|instReg|reg1623|bit0|int_q~q  & (((\IFID|instReg|reg1623|bit1|int_q~q  & \RegFile|reg27|bit4|int_q~q )))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg26|bit4|int_q~q ) # 
// ((!\IFID|instReg|reg1623|bit1|int_q~q ))))

	.dataa(\RegFile|reg26|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\RegFile|reg27|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~4 .lut_mask = 16'hE323;
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N4
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m4|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m4|muxtop|y~5_combout  = (\RegFile|Mux2|MUX3124|m4|muxtop|y~3_combout  & ((\RegFile|Mux2|MUX3124|m4|muxtop|y~4_combout ) # ((\RegFile|reg25|bit4|int_q~q  & !\IFID|instReg|reg1623|bit1|int_q~q ))))

	.dataa(\RegFile|reg25|bit4|int_q~q ),
	.datab(\RegFile|Mux2|MUX3124|m4|muxtop|y~3_combout ),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\RegFile|Mux2|MUX3124|m4|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~5 .lut_mask = 16'hCC08;
defparam \RegFile|Mux2|MUX3124|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N5
dffeas \RegFile|reg13|bit4|int_q (
	.clk(\RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg13|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg13|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg13|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y55_N7
dffeas \RegFile|reg12|bit4|int_q (
	.clk(\RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg12|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg12|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg12|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m4|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX815|m4|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg13|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg12|bit4|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg13|bit4|int_q~q ),
	.datad(\RegFile|reg12|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~4 .lut_mask = 16'h5140;
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N7
dffeas \RegFile|reg15|bit4|int_q (
	.clk(\RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg15|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg15|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg15|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y55_N13
dffeas \RegFile|reg14|bit4|int_q (
	.clk(\RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg14|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg14|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg14|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m4|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX815|m4|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg15|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg14|bit4|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg15|bit4|int_q~q ),
	.datad(\RegFile|reg14|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~3 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m4|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX815|m4|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m4|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX815|m4|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m4|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX815|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX815|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N6
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m4|y~2 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m4|y~2_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUX3124|m4|muxtop|y~5_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUX815|m4|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX3124|m4|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m4|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m4|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m4|y~2 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUXTop|m4|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N24
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m4|y~3 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m4|y~3_combout  = (\RegFile|Mux2|MUXTop|m4|y~2_combout ) # ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUXTop|m4|y~1_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUXTop|m4|y~0_combout ))))

	.dataa(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\RegFile|Mux2|MUXTop|m4|y~1_combout ),
	.datac(\RegFile|Mux2|MUXTop|m4|y~0_combout ),
	.datad(\RegFile|Mux2|MUXTop|m4|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m4|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m4|y~3 .lut_mask = 16'hFFD8;
defparam \RegFile|Mux2|MUXTop|m4|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N2
cycloneive_lcell_comb \inst9|RD2Reg|bit4|int_q~feeder (
// Equation(s):
// \inst9|RD2Reg|bit4|int_q~feeder_combout  = \RegFile|Mux2|MUXTop|m4|y~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUXTop|m4|y~3_combout ),
	.cin(gnd),
	.combout(\inst9|RD2Reg|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|RD2Reg|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst9|RD2Reg|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y54_N3
dffeas \inst9|RD2Reg|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|RD2Reg|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD2Reg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD2Reg|bit4|int_q .is_wysiwyg = "true";
defparam \inst9|RD2Reg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N27
dffeas \EXMEM|ReadData2Reg|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|RD2Reg|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ReadData2Reg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ReadData2Reg|bit4|int_q .is_wysiwyg = "true";
defparam \EXMEM|ReadData2Reg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N19
dffeas \EXMEM|ReadData2Reg|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|RD2Reg|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ReadData2Reg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ReadData2Reg|bit5|int_q .is_wysiwyg = "true";
defparam \EXMEM|ReadData2Reg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y54_N1
dffeas \EXMEM|ReadData2Reg|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|RD2Reg|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ReadData2Reg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ReadData2Reg|bit6|int_q .is_wysiwyg = "true";
defparam \EXMEM|ReadData2Reg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y56_N19
dffeas \RegFile|reg4|bit7|int_q (
	.clk(\RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg4|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg4|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg4|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y56_N5
dffeas \RegFile|reg5|bit7|int_q (
	.clk(\RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg5|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg5|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg5|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m7|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX07|m7|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg5|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg4|bit7|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg4|bit7|int_q~q ),
	.datad(\RegFile|reg5|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N9
dffeas \RegFile|reg7|bit7|int_q (
	.clk(\RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg7|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg7|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg7|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m7|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX07|m7|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg7|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg6|bit7|int_q~q ))))

	.dataa(\RegFile|reg6|bit7|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg7|bit7|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~3 .lut_mask = 16'hC088;
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m7|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX07|m7|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m7|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX07|m7|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m7|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX07|m7|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX07|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N15
dffeas \RegFile|reg8|bit7|int_q (
	.clk(\RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg8|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg8|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg8|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y58_N5
dffeas \RegFile|reg9|bit7|int_q (
	.clk(\RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg9|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg9|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg9|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m7|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX815|m7|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg9|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg8|bit7|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg8|bit7|int_q~q ),
	.datad(\RegFile|reg9|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N12
cycloneive_lcell_comb \RegFile|reg10|bit7|int_q~feeder (
// Equation(s):
// \RegFile|reg10|bit7|int_q~feeder_combout  = \inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst27|mux7|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg10|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg10|bit7|int_q~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|reg10|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y58_N13
dffeas \RegFile|reg10|bit7|int_q (
	.clk(\RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(\RegFile|reg10|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg10|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg10|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg10|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N30
cycloneive_lcell_comb \RegFile|reg11|bit7|int_q~feeder (
// Equation(s):
// \RegFile|reg11|bit7|int_q~feeder_combout  = \inst27|mux7|y~0_combout 

	.dataa(\inst27|mux7|y~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg11|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg11|bit7|int_q~feeder .lut_mask = 16'hAAAA;
defparam \RegFile|reg11|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y56_N31
dffeas \RegFile|reg11|bit7|int_q (
	.clk(\RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(\RegFile|reg11|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg11|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg11|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg11|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m7|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX815|m7|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg11|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg10|bit7|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg10|bit7|int_q~q ),
	.datad(\RegFile|reg11|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~0 .lut_mask = 16'hA820;
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m7|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX815|m7|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m7|muxtop|y~1_combout ) # (\RegFile|Mux2|MUX815|m7|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m7|muxtop|y~1_combout ),
	.datad(\RegFile|Mux2|MUX815|m7|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N4
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m7|y~0 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m7|y~0_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX815|m7|muxtop|y~2_combout )))) # (!\IFID|instReg|reg1623|bit3|int_q~q  & ((\RegFile|Mux2|MUX07|m7|muxtop|y~2_combout ) # 
// ((\RegFile|Mux2|MUX07|m7|muxtop|y~5_combout ))))

	.dataa(\RegFile|Mux2|MUX07|m7|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m7|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m7|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m7|y~0 .lut_mask = 16'hFE32;
defparam \RegFile|Mux2|MUXTop|m7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N11
dffeas \RegFile|reg22|bit7|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg22|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg22|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg22|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m7|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m7|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg23|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg22|bit7|int_q~q )))))

	.dataa(\RegFile|reg23|bit7|int_q~q ),
	.datab(\RegFile|reg22|bit7|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~3 .lut_mask = 16'hAC00;
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N26
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m7|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m7|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m7|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX1623|m7|muxtop|y~3_combout )))

	.dataa(\RegFile|Mux2|MUX1623|m7|muxtop|y~4_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX1623|m7|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N3
dffeas \RegFile|reg19|bit7|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [3]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg19|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg19|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg19|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N2
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m7|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m7|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg19|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg18|bit7|int_q~q ))))

	.dataa(\RegFile|reg18|bit7|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg19|bit7|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~0 .lut_mask = 16'hE200;
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N14
cycloneive_lcell_comb \RegFile|reg16|bit7|int_q~feeder (
// Equation(s):
// \RegFile|reg16|bit7|int_q~feeder_combout  = \inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst27|mux7|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg16|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg16|bit7|int_q~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|reg16|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N15
dffeas \RegFile|reg16|bit7|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(\RegFile|reg16|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg16|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg16|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg16|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N13
dffeas \RegFile|reg17|bit7|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg17|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg17|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg17|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m7|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m7|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg17|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg16|bit7|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg16|bit7|int_q~q ),
	.datad(\RegFile|reg17|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m7|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m7|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m7|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX1623|m7|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX1623|m7|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX1623|m7|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX1623|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N8
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m7|y~1 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m7|y~1_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (\RegFile|Mux2|MUX3124|m7|muxtop|y~2_combout )) # (!\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX1623|m7|muxtop|y~5_combout ) # 
// (\RegFile|Mux2|MUX1623|m7|muxtop|y~2_combout ))))

	.dataa(\RegFile|Mux2|MUX3124|m7|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX1623|m7|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX1623|m7|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m7|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m7|y~1 .lut_mask = 16'hBBB8;
defparam \RegFile|Mux2|MUXTop|m7|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N29
dffeas \RegFile|reg25|bit7|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg25|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg25|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg25|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N9
dffeas \RegFile|reg24|bit7|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg24|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg24|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg24|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m7|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m7|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg25|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg24|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\RegFile|reg25|bit7|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\RegFile|reg24|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~4 .lut_mask = 16'h4540;
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N11
dffeas \RegFile|reg26|bit7|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg26|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg26|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg26|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y52_N3
dffeas \RegFile|reg27|bit7|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg27|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg27|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg27|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N10
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m7|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m7|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg27|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg26|bit7|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg26|bit7|int_q~q ),
	.datad(\RegFile|reg27|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m7|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m7|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m7|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX3124|m7|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX3124|m7|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX3124|m7|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~5 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX3124|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N0
cycloneive_lcell_comb \RegFile|reg13|bit7|int_q~feeder (
// Equation(s):
// \RegFile|reg13|bit7|int_q~feeder_combout  = \inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg13|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg13|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg13|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y59_N1
dffeas \RegFile|reg13|bit7|int_q (
	.clk(\RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(\RegFile|reg13|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg13|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg13|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg13|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N20
cycloneive_lcell_comb \RegFile|reg12|bit7|int_q~feeder (
// Equation(s):
// \RegFile|reg12|bit7|int_q~feeder_combout  = \inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst27|mux7|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg12|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg12|bit7|int_q~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|reg12|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y59_N21
dffeas \RegFile|reg12|bit7|int_q (
	.clk(\RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(\RegFile|reg12|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg12|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg12|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg12|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m7|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX815|m7|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg13|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg12|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg13|bit7|int_q~q ),
	.datad(\RegFile|reg12|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~4 .lut_mask = 16'h3120;
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N17
dffeas \RegFile|reg15|bit7|int_q (
	.clk(\RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg15|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg15|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg15|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y55_N3
dffeas \RegFile|reg14|bit7|int_q (
	.clk(\RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg14|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg14|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg14|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m7|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX815|m7|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg15|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg14|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg15|bit7|int_q~q ),
	.datad(\RegFile|reg14|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~3 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N10
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m7|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX815|m7|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m7|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX815|m7|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m7|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX815|m7|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX815|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N20
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m7|y~2 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m7|y~2_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUX3124|m7|muxtop|y~5_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUX815|m7|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX3124|m7|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m7|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m7|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m7|y~2 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUXTop|m7|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N28
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m7|y~3 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m7|y~3_combout  = (\RegFile|Mux2|MUXTop|m7|y~2_combout ) # ((\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUXTop|m7|y~1_combout ))) # (!\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUXTop|m7|y~0_combout )))

	.dataa(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\RegFile|Mux2|MUXTop|m7|y~0_combout ),
	.datac(\RegFile|Mux2|MUXTop|m7|y~1_combout ),
	.datad(\RegFile|Mux2|MUXTop|m7|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m7|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m7|y~3 .lut_mask = 16'hFFE4;
defparam \RegFile|Mux2|MUXTop|m7|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y56_N29
dffeas \inst9|RD2Reg|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\RegFile|Mux2|MUXTop|m7|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD2Reg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD2Reg|bit7|int_q .is_wysiwyg = "true";
defparam \inst9|RD2Reg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N23
dffeas \EXMEM|ReadData2Reg|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|RD2Reg|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ReadData2Reg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ReadData2Reg|bit7|int_q .is_wysiwyg = "true";
defparam \EXMEM|ReadData2Reg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \DataMemory|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(\EXMEM|MWRff|int_q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GClock~inputclkctrl_outclk ),
	.clk1(\inst12|bit0|int_q~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\GReset~input_o ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\EXMEM|ReadData2Reg|bit7|int_q~q ,\EXMEM|ReadData2Reg|bit6|int_q~q ,\EXMEM|ReadData2Reg|bit5|int_q~q ,\EXMEM|ReadData2Reg|bit4|int_q~q ,\EXMEM|ReadData2Reg|bit3|int_q~q ,\EXMEM|ReadData2Reg|bit2|int_q~q ,
\EXMEM|ReadData2Reg|bit1|int_q~q ,\EXMEM|ReadData2Reg|bit0|int_q~q }),
	.portaaddr({\EXMEM|ALUResultReg|bit7|int_q~q ,\EXMEM|ALUResultReg|bit6|int_q~q ,\EXMEM|ALUResultReg|bit5|int_q~q ,\EXMEM|ALUResultReg|bit4|int_q~q ,\EXMEM|ALUResultReg|bit3|int_q~q ,\EXMEM|ALUResultReg|bit2|int_q~q ,\EXMEM|ALUResultReg|bit1|int_q~q ,
\EXMEM|ALUResultReg|bit0|int_q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .init_file = "dataMem.mif";
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_ram_dq:DataMemory|altram:sram|altsyncram:ram_block|altsyncram_1u91:auto_generated|ALTSYNCRAM";
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A80055;
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N24
cycloneive_lcell_comb \inst27|mux6|y~0 (
// Equation(s):
// \inst27|mux6|y~0_combout  = (\MEMWB|MtRff|int_q~q  & ((\MEMWB|ReadDataReg|bit6|int_q ))) # (!\MEMWB|MtRff|int_q~q  & (\MEMWB|ALUResultReg|bit6|int_q~q ))

	.dataa(\MEMWB|ALUResultReg|bit6|int_q~q ),
	.datab(\MEMWB|MtRff|int_q~q ),
	.datac(gnd),
	.datad(\MEMWB|ReadDataReg|bit6|int_q ),
	.cin(gnd),
	.combout(\inst27|mux6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst27|mux6|y~0 .lut_mask = 16'hEE22;
defparam \inst27|mux6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N7
dffeas \RegFile|reg29|bit6|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg29|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg29|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg29|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N17
dffeas \RegFile|reg28|bit6|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg28|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg28|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg28|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m6|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m6|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg29|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg28|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg29|bit6|int_q~q ),
	.datad(\RegFile|reg28|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~1 .lut_mask = 16'h3120;
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m6|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m6|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m6|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX3124|m6|muxtop|y~1_combout )))

	.dataa(\RegFile|Mux2|MUX3124|m6|muxtop|y~0_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX3124|m6|muxtop|y~1_combout ),
	.datad(\IFID|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~2 .lut_mask = 16'hFA00;
defparam \RegFile|Mux2|MUX3124|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N25
dffeas \RegFile|reg23|bit6|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [7]),
	.d(\inst27|mux6|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg23|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg23|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg23|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N19
dffeas \RegFile|reg22|bit6|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg22|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg22|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg22|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N26
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m6|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m6|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg23|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg22|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg23|bit6|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\RegFile|reg22|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~3 .lut_mask = 16'hD080;
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N1
dffeas \RegFile|reg20|bit6|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg20|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg20|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg20|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N9
dffeas \RegFile|reg21|bit6|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg21|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg21|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg21|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N0
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m6|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m6|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg21|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg20|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg20|bit6|int_q~q ),
	.datad(\RegFile|reg21|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N4
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m6|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m6|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m6|muxtop|y~3_combout ) # (\RegFile|Mux2|MUX1623|m6|muxtop|y~4_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX1623|m6|muxtop|y~3_combout ),
	.datad(\RegFile|Mux2|MUX1623|m6|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N21
dffeas \RegFile|reg19|bit6|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [3]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg19|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg19|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg19|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N29
dffeas \RegFile|reg18|bit6|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [2]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg18|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg18|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg18|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m6|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m6|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg19|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg18|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg19|bit6|int_q~q ),
	.datac(\RegFile|reg18|bit6|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~0 .lut_mask = 16'hD800;
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y54_N23
dffeas \RegFile|reg16|bit6|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg16|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg16|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg16|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N28
cycloneive_lcell_comb \RegFile|reg17|bit6|int_q~feeder (
// Equation(s):
// \RegFile|reg17|bit6|int_q~feeder_combout  = \inst27|mux6|y~0_combout 

	.dataa(gnd),
	.datab(\inst27|mux6|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg17|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg17|bit6|int_q~feeder .lut_mask = 16'hCCCC;
defparam \RegFile|reg17|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y54_N29
dffeas \RegFile|reg17|bit6|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\RegFile|reg17|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg17|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg17|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg17|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m6|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m6|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg17|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg16|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg16|bit6|int_q~q ),
	.datad(\RegFile|reg17|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m6|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m6|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m6|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX1623|m6|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux2|MUX1623|m6|muxtop|y~0_combout ),
	.datac(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datad(\RegFile|Mux2|MUX1623|m6|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~2 .lut_mask = 16'h0F0C;
defparam \RegFile|Mux2|MUX1623|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N4
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m6|y~1 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m6|y~1_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (\RegFile|Mux2|MUX3124|m6|muxtop|y~2_combout )) # (!\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX1623|m6|muxtop|y~5_combout ) # 
// (\RegFile|Mux2|MUX1623|m6|muxtop|y~2_combout ))))

	.dataa(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\RegFile|Mux2|MUX3124|m6|muxtop|y~2_combout ),
	.datac(\RegFile|Mux2|MUX1623|m6|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX1623|m6|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m6|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m6|y~1 .lut_mask = 16'hDDD8;
defparam \RegFile|Mux2|MUXTop|m6|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y58_N29
dffeas \RegFile|reg3|bit6|int_q (
	.clk(\RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg3|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg3|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg3|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y58_N19
dffeas \RegFile|reg2|bit6|int_q (
	.clk(\RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg2|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg2|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg2|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m6|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX07|m6|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg3|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg2|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg3|bit6|int_q~q ),
	.datad(\RegFile|reg2|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~0 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y57_N23
dffeas \RegFile|reg0|bit6|int_q (
	.clk(\RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg0|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg0|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg0|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N28
cycloneive_lcell_comb \RegFile|reg1|bit6|int_q~feeder (
// Equation(s):
// \RegFile|reg1|bit6|int_q~feeder_combout  = \inst27|mux6|y~0_combout 

	.dataa(gnd),
	.datab(\inst27|mux6|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg1|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg1|bit6|int_q~feeder .lut_mask = 16'hCCCC;
defparam \RegFile|reg1|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y57_N29
dffeas \RegFile|reg1|bit6|int_q (
	.clk(\RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(\RegFile|reg1|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg1|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg1|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg1|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m6|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX07|m6|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg1|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg0|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg0|bit6|int_q~q ),
	.datad(\RegFile|reg1|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m6|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX07|m6|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m6|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX07|m6|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m6|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX07|m6|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N14
cycloneive_lcell_comb \RegFile|reg4|bit6|int_q~feeder (
// Equation(s):
// \RegFile|reg4|bit6|int_q~feeder_combout  = \inst27|mux6|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux6|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg4|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg4|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg4|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y55_N15
dffeas \RegFile|reg4|bit6|int_q (
	.clk(\RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(\RegFile|reg4|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg4|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg4|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg4|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N0
cycloneive_lcell_comb \RegFile|reg5|bit6|int_q~feeder (
// Equation(s):
// \RegFile|reg5|bit6|int_q~feeder_combout  = \inst27|mux6|y~0_combout 

	.dataa(gnd),
	.datab(\inst27|mux6|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg5|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg5|bit6|int_q~feeder .lut_mask = 16'hCCCC;
defparam \RegFile|reg5|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y55_N1
dffeas \RegFile|reg5|bit6|int_q (
	.clk(\RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(\RegFile|reg5|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg5|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg5|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg5|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m6|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX07|m6|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg5|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg4|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg4|bit6|int_q~q ),
	.datad(\RegFile|reg5|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N25
dffeas \RegFile|reg7|bit6|int_q (
	.clk(\RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg7|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg7|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg7|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y56_N3
dffeas \RegFile|reg6|bit6|int_q (
	.clk(\RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg6|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg6|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg6|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m6|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX07|m6|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg7|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg6|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg7|bit6|int_q~q ),
	.datad(\RegFile|reg6|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~3 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m6|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX07|m6|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m6|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX07|m6|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m6|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX07|m6|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX07|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N9
dffeas \RegFile|reg10|bit6|int_q (
	.clk(\RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg10|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg10|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg10|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y54_N1
dffeas \RegFile|reg11|bit6|int_q (
	.clk(\RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg11|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg11|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg11|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m6|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX815|m6|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg11|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg10|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg10|bit6|int_q~q ),
	.datad(\RegFile|reg11|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~0 .lut_mask = 16'hA820;
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N1
dffeas \RegFile|reg9|bit6|int_q (
	.clk(\RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg9|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg9|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg9|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y58_N11
dffeas \RegFile|reg8|bit6|int_q (
	.clk(\RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg8|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg8|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg8|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N0
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m6|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX815|m6|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg9|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg8|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg9|bit6|int_q~q ),
	.datad(\RegFile|reg8|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~1 .lut_mask = 16'h3120;
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N10
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m6|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX815|m6|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m6|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX815|m6|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m6|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX815|m6|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX815|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N28
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m6|y~0 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m6|y~0_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX815|m6|muxtop|y~2_combout )))) # (!\IFID|instReg|reg1623|bit3|int_q~q  & ((\RegFile|Mux2|MUX07|m6|muxtop|y~2_combout ) # 
// ((\RegFile|Mux2|MUX07|m6|muxtop|y~5_combout ))))

	.dataa(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\RegFile|Mux2|MUX07|m6|muxtop|y~2_combout ),
	.datac(\RegFile|Mux2|MUX07|m6|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m6|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m6|y~0 .lut_mask = 16'hFE54;
defparam \RegFile|Mux2|MUXTop|m6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N16
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m6|y~3 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m6|y~3_combout  = (\RegFile|Mux2|MUXTop|m6|y~2_combout ) # ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUXTop|m6|y~1_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUXTop|m6|y~0_combout ))))

	.dataa(\RegFile|Mux2|MUXTop|m6|y~2_combout ),
	.datab(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\RegFile|Mux2|MUXTop|m6|y~1_combout ),
	.datad(\RegFile|Mux2|MUXTop|m6|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m6|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m6|y~3 .lut_mask = 16'hFBEA;
defparam \RegFile|Mux2|MUXTop|m6|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N12
cycloneive_lcell_comb \inst9|RD2Reg|bit6|int_q~feeder (
// Equation(s):
// \inst9|RD2Reg|bit6|int_q~feeder_combout  = \RegFile|Mux2|MUXTop|m6|y~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUXTop|m6|y~3_combout ),
	.cin(gnd),
	.combout(\inst9|RD2Reg|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|RD2Reg|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst9|RD2Reg|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y55_N13
dffeas \inst9|RD2Reg|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|RD2Reg|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD2Reg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD2Reg|bit6|int_q .is_wysiwyg = "true";
defparam \inst9|RD2Reg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N2
cycloneive_lcell_comb \inst14|mux6|y~1 (
// Equation(s):
// \inst14|mux6|y~1_combout  = (!\inst24|fwdB [0] & ((\inst24|t3~combout  & ((\EXMEM|ALUResultReg|bit6|int_q~q ))) # (!\inst24|t3~combout  & (\inst9|RD2Reg|bit6|int_q~q ))))

	.dataa(\inst24|t3~combout ),
	.datab(\inst9|RD2Reg|bit6|int_q~q ),
	.datac(\inst24|fwdB [0]),
	.datad(\EXMEM|ALUResultReg|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst14|mux6|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux6|y~1 .lut_mask = 16'h0E04;
defparam \inst14|mux6|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N5
dffeas \inst9|instReg|reg07|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg07|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg07|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg07|bit6|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg07|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N22
cycloneive_lcell_comb \MEMWB|ALUResultReg|bit6|int_q~feeder (
// Equation(s):
// \MEMWB|ALUResultReg|bit6|int_q~feeder_combout  = \EXMEM|ALUResultReg|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EXMEM|ALUResultReg|bit6|int_q~q ),
	.cin(gnd),
	.combout(\MEMWB|ALUResultReg|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \MEMWB|ALUResultReg|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N23
dffeas \MEMWB|ALUResultReg|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\MEMWB|ALUResultReg|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|ALUResultReg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit6|int_q .is_wysiwyg = "true";
defparam \MEMWB|ALUResultReg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N6
cycloneive_lcell_comb \inst14|mux6|y~0 (
// Equation(s):
// \inst14|mux6|y~0_combout  = (\inst24|fwdB [0] & ((\MEMWB|MtRff|int_q~q  & (\MEMWB|ReadDataReg|bit6|int_q )) # (!\MEMWB|MtRff|int_q~q  & ((\MEMWB|ALUResultReg|bit6|int_q~q )))))

	.dataa(\MEMWB|ReadDataReg|bit6|int_q ),
	.datab(\MEMWB|ALUResultReg|bit6|int_q~q ),
	.datac(\inst24|fwdB [0]),
	.datad(\MEMWB|MtRff|int_q~q ),
	.cin(gnd),
	.combout(\inst14|mux6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux6|y~0 .lut_mask = 16'hA0C0;
defparam \inst14|mux6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N4
cycloneive_lcell_comb \inst14|mux6|y~2 (
// Equation(s):
// \inst14|mux6|y~2_combout  = (\inst9|ALUSrcff|int_q~q  & (((\inst9|instReg|reg07|bit6|int_q~q )))) # (!\inst9|ALUSrcff|int_q~q  & ((\inst14|mux6|y~1_combout ) # ((\inst14|mux6|y~0_combout ))))

	.dataa(\inst9|ALUSrcff|int_q~q ),
	.datab(\inst14|mux6|y~1_combout ),
	.datac(\inst9|instReg|reg07|bit6|int_q~q ),
	.datad(\inst14|mux6|y~0_combout ),
	.cin(gnd),
	.combout(\inst14|mux6|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux6|y~2 .lut_mask = 16'hF5E4;
defparam \inst14|mux6|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N4
cycloneive_lcell_comb \inst21|mux|m6|muxtop|y~1 (
// Equation(s):
// \inst21|mux|m6|muxtop|y~1_combout  = (\inst25|m6|y~combout  & ((\inst21|mux|m1|muxtop|y~1_combout ) # ((\inst14|mux6|y~2_combout  & \inst21|mux|m1|muxtop|y~2_combout )))) # (!\inst25|m6|y~combout  & (\inst21|mux|m1|muxtop|y~1_combout  & 
// (\inst14|mux6|y~2_combout )))

	.dataa(\inst25|m6|y~combout ),
	.datab(\inst21|mux|m1|muxtop|y~1_combout ),
	.datac(\inst14|mux6|y~2_combout ),
	.datad(\inst21|mux|m1|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m6|muxtop|y~1 .lut_mask = 16'hE8C8;
defparam \inst21|mux|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N28
cycloneive_lcell_comb \inst21|mux|m6|muxtop|y~2 (
// Equation(s):
// \inst21|mux|m6|muxtop|y~2_combout  = (\inst21|mux|m6|muxtop|y~0_combout ) # ((\inst21|mux|m6|muxtop|y~1_combout  & !\inst22|Operation [2]))

	.dataa(\inst21|mux|m6|muxtop|y~0_combout ),
	.datab(\inst21|mux|m6|muxtop|y~1_combout ),
	.datac(gnd),
	.datad(\inst22|Operation [2]),
	.cin(gnd),
	.combout(\inst21|mux|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m6|muxtop|y~2 .lut_mask = 16'hAAEE;
defparam \inst21|mux|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N13
dffeas \EXMEM|ALUResultReg|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst21|mux|m6|muxtop|y~2_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ALUResultReg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ALUResultReg|bit6|int_q .is_wysiwyg = "true";
defparam \EXMEM|ALUResultReg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N2
cycloneive_lcell_comb \inst27|mux3|y~0 (
// Equation(s):
// \inst27|mux3|y~0_combout  = (\MEMWB|MtRff|int_q~q  & ((\MEMWB|ReadDataReg|bit3|int_q ))) # (!\MEMWB|MtRff|int_q~q  & (\MEMWB|ALUResultReg|bit3|int_q~q ))

	.dataa(gnd),
	.datab(\MEMWB|ALUResultReg|bit3|int_q~q ),
	.datac(\MEMWB|MtRff|int_q~q ),
	.datad(\MEMWB|ReadDataReg|bit3|int_q ),
	.cin(gnd),
	.combout(\inst27|mux3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst27|mux3|y~0 .lut_mask = 16'hFC0C;
defparam \inst27|mux3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N25
dffeas \RegFile|reg20|bit3|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg20|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg20|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg20|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N18
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m3|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m3|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg21|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg20|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\RegFile|reg20|bit3|int_q~q ),
	.datac(\RegFile|reg21|bit3|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~4 .lut_mask = 16'h00E4;
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m3|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m3|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg23|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg22|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg22|bit3|int_q~q ),
	.datad(\RegFile|reg23|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N18
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m3|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m3|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m3|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX1623|m3|muxtop|y~3_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\RegFile|Mux1|MUX1623|m3|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX1623|m3|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~5 .lut_mask = 16'hAA88;
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N31
dffeas \RegFile|reg19|bit3|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [3]),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg19|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg19|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg19|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m3|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m3|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg19|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg18|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg18|bit3|int_q~q ),
	.datad(\RegFile|reg19|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~0 .lut_mask = 16'hC840;
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m3|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m3|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg17|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg16|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg16|bit3|int_q~q ),
	.datad(\RegFile|reg17|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m3|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m3|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m3|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX1623|m3|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX1623|m3|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX1623|m3|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX1623|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N6
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m3|y~1 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m3|y~1_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (\RegFile|Mux1|MUX3124|m3|muxtop|y~2_combout )) # (!\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX1623|m3|muxtop|y~5_combout ) # 
// (\RegFile|Mux1|MUX1623|m3|muxtop|y~2_combout ))))

	.dataa(\RegFile|Mux1|MUX3124|m3|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\RegFile|Mux1|MUX1623|m3|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX1623|m3|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m3|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m3|y~1 .lut_mask = 16'hBBB8;
defparam \RegFile|Mux1|MUXTop|m3|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N11
dffeas \RegFile|reg4|bit3|int_q (
	.clk(\RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg4|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg4|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg4|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y56_N17
dffeas \RegFile|reg5|bit3|int_q (
	.clk(\RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg5|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg5|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg5|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m3|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX07|m3|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg5|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg4|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg4|bit3|int_q~q ),
	.datad(\RegFile|reg5|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N15
dffeas \RegFile|reg6|bit3|int_q (
	.clk(\RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg6|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg6|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg6|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y56_N29
dffeas \RegFile|reg7|bit3|int_q (
	.clk(\RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg7|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg7|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg7|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N14
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m3|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX07|m3|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg7|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg6|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg6|bit3|int_q~q ),
	.datad(\RegFile|reg7|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m3|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX07|m3|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m3|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX07|m3|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX07|m3|muxtop|y~4_combout ),
	.datad(\RegFile|Mux1|MUX07|m3|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux1|MUX07|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N21
dffeas \RegFile|reg9|bit3|int_q (
	.clk(\RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg9|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg9|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg9|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y58_N7
dffeas \RegFile|reg8|bit3|int_q (
	.clk(\RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg8|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg8|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg8|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m3|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX815|m3|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg9|bit3|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg8|bit3|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg9|bit3|int_q~q ),
	.datad(\RegFile|reg8|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~1 .lut_mask = 16'h3120;
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N4
cycloneive_lcell_comb \RegFile|reg10|bit3|int_q~feeder (
// Equation(s):
// \RegFile|reg10|bit3|int_q~feeder_combout  = \inst27|mux3|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg10|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg10|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg10|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y58_N5
dffeas \RegFile|reg10|bit3|int_q (
	.clk(\RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(\RegFile|reg10|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg10|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg10|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg10|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N2
cycloneive_lcell_comb \RegFile|reg11|bit3|int_q~feeder (
// Equation(s):
// \RegFile|reg11|bit3|int_q~feeder_combout  = \inst27|mux3|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg11|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg11|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg11|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y58_N3
dffeas \RegFile|reg11|bit3|int_q (
	.clk(\RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(\RegFile|reg11|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg11|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg11|bit3|int_q .is_wysiwyg = "true";
defparam \RegFile|reg11|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m3|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX815|m3|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg11|bit3|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg10|bit3|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg10|bit3|int_q~q ),
	.datad(\RegFile|reg11|bit3|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~0 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m3|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX815|m3|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m3|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX815|m3|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux1|MUX815|m3|muxtop|y~1_combout ),
	.datac(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datad(\RegFile|Mux1|MUX815|m3|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~2 .lut_mask = 16'h0F0C;
defparam \RegFile|Mux1|MUX815|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N14
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m3|y~0 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m3|y~0_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX815|m3|muxtop|y~2_combout )))) # (!\IFID|instReg|reg2431|bit0|int_q~q  & ((\RegFile|Mux1|MUX07|m3|muxtop|y~2_combout ) # 
// ((\RegFile|Mux1|MUX07|m3|muxtop|y~5_combout ))))

	.dataa(\RegFile|Mux1|MUX07|m3|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\RegFile|Mux1|MUX07|m3|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX815|m3|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m3|y~0 .lut_mask = 16'hFE32;
defparam \RegFile|Mux1|MUXTop|m3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N6
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m3|y~3 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m3|y~3_combout  = (\RegFile|Mux1|MUXTop|m3|y~2_combout ) # ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUXTop|m3|y~1_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUXTop|m3|y~0_combout ))))

	.dataa(\RegFile|Mux1|MUXTop|m3|y~2_combout ),
	.datab(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\RegFile|Mux1|MUXTop|m3|y~1_combout ),
	.datad(\RegFile|Mux1|MUXTop|m3|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m3|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m3|y~3 .lut_mask = 16'hFBEA;
defparam \RegFile|Mux1|MUXTop|m3|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y59_N7
dffeas \inst9|RD1Reg|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\RegFile|Mux1|MUXTop|m3|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD1Reg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD1Reg|bit3|int_q .is_wysiwyg = "true";
defparam \inst9|RD1Reg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N6
cycloneive_lcell_comb \inst25|m3|y (
// Equation(s):
// \inst25|m3|y~combout  = (\inst25|m3|y~3_combout ) # ((!\inst24|t2~combout  & (\inst9|RD1Reg|bit3|int_q~q  & !\inst24|fwdA [0])))

	.dataa(\inst25|m3|y~3_combout ),
	.datab(\inst24|t2~combout ),
	.datac(\inst9|RD1Reg|bit3|int_q~q ),
	.datad(\inst24|fwdA [0]),
	.cin(gnd),
	.combout(\inst25|m3|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m3|y .lut_mask = 16'hAABA;
defparam \inst25|m3|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N16
cycloneive_lcell_comb \inst14|mux3|y~0 (
// Equation(s):
// \inst14|mux3|y~0_combout  = (\inst24|t3~3_combout  & ((\inst24|t3~5_combout  & ((\EXMEM|ALUResultReg|bit3|int_q~q ))) # (!\inst24|t3~5_combout  & (\inst9|RD2Reg|bit3|int_q~q )))) # (!\inst24|t3~3_combout  & (\inst9|RD2Reg|bit3|int_q~q ))

	.dataa(\inst24|t3~3_combout ),
	.datab(\inst9|RD2Reg|bit3|int_q~q ),
	.datac(\EXMEM|ALUResultReg|bit3|int_q~q ),
	.datad(\inst24|t3~5_combout ),
	.cin(gnd),
	.combout(\inst14|mux3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux3|y~0 .lut_mask = 16'hE4CC;
defparam \inst14|mux3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N8
cycloneive_lcell_comb \inst14|mux3|y~1 (
// Equation(s):
// \inst14|mux3|y~1_combout  = (\inst24|fwdB [0] & ((\inst27|mux3|y~0_combout ))) # (!\inst24|fwdB [0] & (\inst14|mux3|y~0_combout ))

	.dataa(gnd),
	.datab(\inst14|mux3|y~0_combout ),
	.datac(\inst24|fwdB [0]),
	.datad(\inst27|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\inst14|mux3|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux3|y~1 .lut_mask = 16'hFC0C;
defparam \inst14|mux3|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N30
cycloneive_lcell_comb \inst21|fa|comb~2 (
// Equation(s):
// \inst21|fa|comb~2_combout  = \inst22|Operation [2] $ (((\inst9|ALUSrcff|int_q~q  & (\inst9|instReg|reg07|bit3|int_q~q )) # (!\inst9|ALUSrcff|int_q~q  & ((\inst14|mux3|y~1_combout )))))

	.dataa(\inst9|instReg|reg07|bit3|int_q~q ),
	.datab(\inst9|ALUSrcff|int_q~q ),
	.datac(\inst22|Operation [2]),
	.datad(\inst14|mux3|y~1_combout ),
	.cin(gnd),
	.combout(\inst21|fa|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|comb~2 .lut_mask = 16'h4B78;
defparam \inst21|fa|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N20
cycloneive_lcell_comb \inst21|mux|m3|muxtop|y~0 (
// Equation(s):
// \inst21|mux|m3|muxtop|y~0_combout  = (\inst21|mux|m1|muxtop|y~0_combout  & (\inst21|fa|fa2|Cout~0_combout  $ (\inst25|m3|y~combout  $ (\inst21|fa|comb~2_combout ))))

	.dataa(\inst21|fa|fa2|Cout~0_combout ),
	.datab(\inst25|m3|y~combout ),
	.datac(\inst21|mux|m1|muxtop|y~0_combout ),
	.datad(\inst21|fa|comb~2_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m3|muxtop|y~0 .lut_mask = 16'h9060;
defparam \inst21|mux|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N2
cycloneive_lcell_comb \inst21|mux|m3|muxtop|y~2 (
// Equation(s):
// \inst21|mux|m3|muxtop|y~2_combout  = (\inst21|mux|m3|muxtop|y~0_combout ) # ((\inst21|mux|m3|muxtop|y~1_combout  & !\inst22|Operation [2]))

	.dataa(\inst21|mux|m3|muxtop|y~1_combout ),
	.datab(\inst21|mux|m3|muxtop|y~0_combout ),
	.datac(gnd),
	.datad(\inst22|Operation [2]),
	.cin(gnd),
	.combout(\inst21|mux|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m3|muxtop|y~2 .lut_mask = 16'hCCEE;
defparam \inst21|mux|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y54_N25
dffeas \EXMEM|ALUResultReg|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst21|mux|m3|muxtop|y~2_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ALUResultReg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ALUResultReg|bit3|int_q .is_wysiwyg = "true";
defparam \EXMEM|ALUResultReg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N16
cycloneive_lcell_comb \inst27|mux7|y~0 (
// Equation(s):
// \inst27|mux7|y~0_combout  = (\MEMWB|MtRff|int_q~q  & ((\MEMWB|ReadDataReg|bit7|int_q ))) # (!\MEMWB|MtRff|int_q~q  & (\MEMWB|ALUResultReg|bit7|int_q~q ))

	.dataa(gnd),
	.datab(\MEMWB|MtRff|int_q~q ),
	.datac(\MEMWB|ALUResultReg|bit7|int_q~q ),
	.datad(\MEMWB|ReadDataReg|bit7|int_q ),
	.cin(gnd),
	.combout(\inst27|mux7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst27|mux7|y~0 .lut_mask = 16'hFC30;
defparam \inst27|mux7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N22
cycloneive_lcell_comb \inst25|m7|y~1 (
// Equation(s):
// \inst25|m7|y~1_combout  = (\inst25|m7|y~0_combout ) # ((\inst27|mux7|y~0_combout  & \inst24|fwdA [0]))

	.dataa(\inst25|m7|y~0_combout ),
	.datab(\inst27|mux7|y~0_combout ),
	.datac(gnd),
	.datad(\inst24|fwdA [0]),
	.cin(gnd),
	.combout(\inst25|m7|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m7|y~1 .lut_mask = 16'hEEAA;
defparam \inst25|m7|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m6|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m6|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg29|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg28|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg28|bit6|int_q~q ),
	.datad(\RegFile|reg29|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N15
dffeas \RegFile|reg31|bit6|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg31|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg31|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg31|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y53_N1
dffeas \RegFile|reg30|bit6|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg30|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg30|bit6|int_q .is_wysiwyg = "true";
defparam \RegFile|reg30|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m6|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m6|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg31|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg30|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg31|bit6|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\RegFile|reg30|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~0 .lut_mask = 16'h8A80;
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m6|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m6|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m6|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX3124|m6|muxtop|y~0_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX3124|m6|muxtop|y~1_combout ),
	.datad(\RegFile|Mux1|MUX3124|m6|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~2 .lut_mask = 16'hAAA0;
defparam \RegFile|Mux1|MUX3124|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m6|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m6|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg17|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg16|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg16|bit6|int_q~q ),
	.datad(\RegFile|reg17|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N18
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m6|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m6|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m6|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX1623|m6|muxtop|y~1_combout )))

	.dataa(\RegFile|Mux1|MUX1623|m6|muxtop|y~0_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX1623|m6|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~2 .lut_mask = 16'h3322;
defparam \RegFile|Mux1|MUX1623|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N26
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m6|y~1 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m6|y~1_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX3124|m6|muxtop|y~2_combout )))) # (!\IFID|instReg|reg2431|bit0|int_q~q  & ((\RegFile|Mux1|MUX1623|m6|muxtop|y~5_combout ) # 
// ((\RegFile|Mux1|MUX1623|m6|muxtop|y~2_combout ))))

	.dataa(\RegFile|Mux1|MUX1623|m6|muxtop|y~5_combout ),
	.datab(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m6|muxtop|y~2_combout ),
	.datad(\RegFile|Mux1|MUX1623|m6|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m6|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m6|y~1 .lut_mask = 16'hF3E2;
defparam \RegFile|Mux1|MUXTop|m6|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N18
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m6|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX07|m6|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg3|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg2|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg2|bit6|int_q~q ),
	.datad(\RegFile|reg3|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~0 .lut_mask = 16'hC840;
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N22
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m6|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX07|m6|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg1|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg0|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg0|bit6|int_q~q ),
	.datad(\RegFile|reg1|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N8
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m6|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX07|m6|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m6|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX07|m6|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX07|m6|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX07|m6|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m6|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX815|m6|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg11|bit6|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg10|bit6|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg11|bit6|int_q~q ),
	.datad(\RegFile|reg10|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~0 .lut_mask = 16'hC480;
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m6|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX815|m6|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg9|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg8|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg8|bit6|int_q~q ),
	.datad(\RegFile|reg9|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N14
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m6|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX815|m6|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m6|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX815|m6|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX815|m6|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX815|m6|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX815|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m6|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX07|m6|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg7|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg6|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg6|bit6|int_q~q ),
	.datad(\RegFile|reg7|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N24
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m6|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX07|m6|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg5|bit6|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg4|bit6|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg4|bit6|int_q~q ),
	.datad(\RegFile|reg5|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~4 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m6|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX07|m6|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m6|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX07|m6|muxtop|y~4_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX07|m6|muxtop|y~3_combout ),
	.datad(\RegFile|Mux1|MUX07|m6|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux1|MUX07|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N24
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m6|y~0 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m6|y~0_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX815|m6|muxtop|y~2_combout )))) # (!\IFID|instReg|reg2431|bit0|int_q~q  & ((\RegFile|Mux1|MUX07|m6|muxtop|y~2_combout ) # 
// ((\RegFile|Mux1|MUX07|m6|muxtop|y~5_combout ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\RegFile|Mux1|MUX07|m6|muxtop|y~2_combout ),
	.datac(\RegFile|Mux1|MUX815|m6|muxtop|y~2_combout ),
	.datad(\RegFile|Mux1|MUX07|m6|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m6|y~0 .lut_mask = 16'hF5E4;
defparam \RegFile|Mux1|MUXTop|m6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N4
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m6|y~3 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m6|y~3_combout  = (\RegFile|Mux1|MUXTop|m6|y~2_combout ) # ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUXTop|m6|y~1_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUXTop|m6|y~0_combout ))))

	.dataa(\RegFile|Mux1|MUXTop|m6|y~2_combout ),
	.datab(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\RegFile|Mux1|MUXTop|m6|y~1_combout ),
	.datad(\RegFile|Mux1|MUXTop|m6|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m6|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m6|y~3 .lut_mask = 16'hFBEA;
defparam \RegFile|Mux1|MUXTop|m6|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y55_N5
dffeas \inst9|RD1Reg|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\RegFile|Mux1|MUXTop|m6|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD1Reg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD1Reg|bit6|int_q .is_wysiwyg = "true";
defparam \inst9|RD1Reg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N10
cycloneive_lcell_comb \inst25|m6|y~2 (
// Equation(s):
// \inst25|m6|y~2_combout  = (!\inst24|fwdA [0] & (!\inst24|t2~combout  & \inst9|RD1Reg|bit6|int_q~q ))

	.dataa(\inst24|fwdA [0]),
	.datab(\inst24|t2~combout ),
	.datac(gnd),
	.datad(\inst9|RD1Reg|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst25|m6|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m6|y~2 .lut_mask = 16'h1100;
defparam \inst25|m6|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N12
cycloneive_lcell_comb \inst25|m6|y~3 (
// Equation(s):
// \inst25|m6|y~3_combout  = (\inst24|fwdA [0] & (\inst27|mux6|y~0_combout )) # (!\inst24|fwdA [0] & (((\EXMEM|ALUResultReg|bit6|int_q~q  & \inst24|t2~combout ))))

	.dataa(\inst24|fwdA [0]),
	.datab(\inst27|mux6|y~0_combout ),
	.datac(\EXMEM|ALUResultReg|bit6|int_q~q ),
	.datad(\inst24|t2~combout ),
	.cin(gnd),
	.combout(\inst25|m6|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m6|y~3 .lut_mask = 16'hD888;
defparam \inst25|m6|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N8
cycloneive_lcell_comb \inst25|m5|y~2 (
// Equation(s):
// \inst25|m5|y~2_combout  = (!\inst24|fwdA [0] & (\inst9|RD1Reg|bit5|int_q~q  & !\inst24|t2~combout ))

	.dataa(\inst24|fwdA [0]),
	.datab(\inst9|RD1Reg|bit5|int_q~q ),
	.datac(gnd),
	.datad(\inst24|t2~combout ),
	.cin(gnd),
	.combout(\inst25|m5|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m5|y~2 .lut_mask = 16'h0044;
defparam \inst25|m5|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N28
cycloneive_lcell_comb \inst21|fa|fa5|Cout~0 (
// Equation(s):
// \inst21|fa|fa5|Cout~0_combout  = (\inst21|fa|comb~6_combout  & ((\inst25|m5|y~3_combout ) # ((\inst25|m5|y~2_combout ) # (\inst21|fa|fa4|Cout~0_combout )))) # (!\inst21|fa|comb~6_combout  & (\inst21|fa|fa4|Cout~0_combout  & ((\inst25|m5|y~3_combout ) # 
// (\inst25|m5|y~2_combout ))))

	.dataa(\inst25|m5|y~3_combout ),
	.datab(\inst25|m5|y~2_combout ),
	.datac(\inst21|fa|comb~6_combout ),
	.datad(\inst21|fa|fa4|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst21|fa|fa5|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|fa5|Cout~0 .lut_mask = 16'hFEE0;
defparam \inst21|fa|fa5|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N2
cycloneive_lcell_comb \inst21|fa|fa6|Cout~0 (
// Equation(s):
// \inst21|fa|fa6|Cout~0_combout  = (\inst21|fa|comb~7_combout  & ((\inst25|m6|y~2_combout ) # ((\inst25|m6|y~3_combout ) # (\inst21|fa|fa5|Cout~0_combout )))) # (!\inst21|fa|comb~7_combout  & (\inst21|fa|fa5|Cout~0_combout  & ((\inst25|m6|y~2_combout ) # 
// (\inst25|m6|y~3_combout ))))

	.dataa(\inst21|fa|comb~7_combout ),
	.datab(\inst25|m6|y~2_combout ),
	.datac(\inst25|m6|y~3_combout ),
	.datad(\inst21|fa|fa5|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst21|fa|fa6|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|fa6|Cout~0 .lut_mask = 16'hFEA8;
defparam \inst21|fa|fa6|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N20
cycloneive_lcell_comb \inst21|fa|fa7|Sum (
// Equation(s):
// \inst21|fa|fa7|Sum~combout  = \inst22|Operation [2] $ (\inst25|m7|y~1_combout  $ (\inst14|mux7|y~2_combout  $ (\inst21|fa|fa6|Cout~0_combout )))

	.dataa(\inst22|Operation [2]),
	.datab(\inst25|m7|y~1_combout ),
	.datac(\inst14|mux7|y~2_combout ),
	.datad(\inst21|fa|fa6|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst21|fa|fa7|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|fa7|Sum .lut_mask = 16'h6996;
defparam \inst21|fa|fa7|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N8
cycloneive_lcell_comb \inst21|mux|m7|muxtop|y~1 (
// Equation(s):
// \inst21|mux|m7|muxtop|y~1_combout  = (\inst21|mux|m7|muxtop|y~0_combout  & (((\inst21|mux|m1|muxtop|y~0_combout  & \inst21|fa|fa7|Sum~combout )) # (!\inst22|Operation [2]))) # (!\inst21|mux|m7|muxtop|y~0_combout  & (((\inst21|mux|m1|muxtop|y~0_combout  & 
// \inst21|fa|fa7|Sum~combout ))))

	.dataa(\inst21|mux|m7|muxtop|y~0_combout ),
	.datab(\inst22|Operation [2]),
	.datac(\inst21|mux|m1|muxtop|y~0_combout ),
	.datad(\inst21|fa|fa7|Sum~combout ),
	.cin(gnd),
	.combout(\inst21|mux|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m7|muxtop|y~1 .lut_mask = 16'hF222;
defparam \inst21|mux|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N25
dffeas \EXMEM|ALUResultReg|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst21|mux|m7|muxtop|y~1_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ALUResultReg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ALUResultReg|bit7|int_q .is_wysiwyg = "true";
defparam \EXMEM|ALUResultReg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N12
cycloneive_lcell_comb \inst14|mux7|y~0 (
// Equation(s):
// \inst14|mux7|y~0_combout  = (!\inst24|fwdB [0] & ((\inst24|t3~combout  & (\EXMEM|ALUResultReg|bit7|int_q~q )) # (!\inst24|t3~combout  & ((\inst9|RD2Reg|bit7|int_q~q )))))

	.dataa(\inst24|t3~combout ),
	.datab(\EXMEM|ALUResultReg|bit7|int_q~q ),
	.datac(\inst24|fwdB [0]),
	.datad(\inst9|RD2Reg|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst14|mux7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux7|y~0 .lut_mask = 16'h0D08;
defparam \inst14|mux7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N18
cycloneive_lcell_comb \inst14|mux7|y~1 (
// Equation(s):
// \inst14|mux7|y~1_combout  = (!\inst9|ALUSrcff|int_q~q  & ((\inst14|mux7|y~0_combout ) # ((\inst24|fwdB [0] & \inst27|mux7|y~0_combout ))))

	.dataa(\inst24|fwdB [0]),
	.datab(\inst9|ALUSrcff|int_q~q ),
	.datac(\inst14|mux7|y~0_combout ),
	.datad(\inst27|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\inst14|mux7|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux7|y~1 .lut_mask = 16'h3230;
defparam \inst14|mux7|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N20
cycloneive_lcell_comb \inst14|mux7|y~2 (
// Equation(s):
// \inst14|mux7|y~2_combout  = (\inst14|mux7|y~1_combout ) # ((\inst9|instReg|reg07|bit7|int_q~q  & \inst9|ALUSrcff|int_q~q ))

	.dataa(\inst9|instReg|reg07|bit7|int_q~q ),
	.datab(\inst14|mux7|y~1_combout ),
	.datac(gnd),
	.datad(\inst9|ALUSrcff|int_q~q ),
	.cin(gnd),
	.combout(\inst14|mux7|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux7|y~2 .lut_mask = 16'hEECC;
defparam \inst14|mux7|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N16
cycloneive_lcell_comb \inst25|m6|y (
// Equation(s):
// \inst25|m6|y~combout  = (\inst25|m6|y~3_combout ) # ((!\inst24|fwdA [0] & (!\inst24|t2~combout  & \inst9|RD1Reg|bit6|int_q~q )))

	.dataa(\inst24|fwdA [0]),
	.datab(\inst24|t2~combout ),
	.datac(\inst25|m6|y~3_combout ),
	.datad(\inst9|RD1Reg|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst25|m6|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m6|y .lut_mask = 16'hF1F0;
defparam \inst25|m6|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N31
dffeas \RegFile|reg26|bit4|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg26|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg26|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg26|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N30
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m4|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m4|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg27|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg26|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg26|bit4|int_q~q ),
	.datad(\RegFile|reg27|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N21
dffeas \RegFile|reg25|bit4|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg25|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg25|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg25|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m4|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m4|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg25|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg24|bit4|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg25|bit4|int_q~q ),
	.datad(\RegFile|reg24|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~4 .lut_mask = 16'h5140;
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m4|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m4|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m4|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX3124|m4|muxtop|y~4_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX3124|m4|muxtop|y~3_combout ),
	.datad(\RegFile|Mux1|MUX3124|m4|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~5 .lut_mask = 16'h5550;
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m4|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX815|m4|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg15|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg14|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg14|bit4|int_q~q ),
	.datad(\RegFile|reg15|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N6
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m4|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX815|m4|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg13|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg12|bit4|int_q~q )))))

	.dataa(\RegFile|reg13|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg12|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~4 .lut_mask = 16'h2230;
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m4|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX815|m4|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m4|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX815|m4|muxtop|y~4_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX815|m4|muxtop|y~3_combout ),
	.datad(\RegFile|Mux1|MUX815|m4|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N2
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m4|y~2 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m4|y~2_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUX3124|m4|muxtop|y~5_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUX815|m4|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m4|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX815|m4|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m4|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m4|y~2 .lut_mask = 16'hA280;
defparam \RegFile|Mux1|MUXTop|m4|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m4|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m4|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg29|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg28|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg28|bit4|int_q~q ),
	.datac(\RegFile|reg29|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~1 .lut_mask = 16'h5044;
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N30
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m4|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m4|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m4|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX3124|m4|muxtop|y~1_combout )))

	.dataa(\RegFile|Mux1|MUX3124|m4|muxtop|y~0_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX3124|m4|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \RegFile|Mux1|MUX3124|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N22
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m4|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m4|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg23|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg22|bit4|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg23|bit4|int_q~q ),
	.datac(\RegFile|reg22|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~3 .lut_mask = 16'h88A0;
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N22
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m4|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m4|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m4|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX1623|m4|muxtop|y~3_combout )))

	.dataa(\RegFile|Mux1|MUX1623|m4|muxtop|y~4_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX1623|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N22
cycloneive_lcell_comb \RegFile|reg16|bit4|int_q~feeder (
// Equation(s):
// \RegFile|reg16|bit4|int_q~feeder_combout  = \inst27|mux4|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst27|mux4|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg16|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg16|bit4|int_q~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|reg16|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y54_N23
dffeas \RegFile|reg16|bit4|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(\RegFile|reg16|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg16|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg16|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg16|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N12
cycloneive_lcell_comb \RegFile|reg17|bit4|int_q~feeder (
// Equation(s):
// \RegFile|reg17|bit4|int_q~feeder_combout  = \inst27|mux4|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux4|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg17|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg17|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg17|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y54_N13
dffeas \RegFile|reg17|bit4|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\RegFile|reg17|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg17|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg17|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg17|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m4|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m4|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg17|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg16|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg16|bit4|int_q~q ),
	.datad(\RegFile|reg17|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N9
dffeas \RegFile|reg18|bit4|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [2]),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg18|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg18|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg18|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N8
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m4|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m4|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg19|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg18|bit4|int_q~q )))))

	.dataa(\RegFile|reg19|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg18|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~0 .lut_mask = 16'h88C0;
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m4|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m4|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m4|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX1623|m4|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX1623|m4|muxtop|y~1_combout ),
	.datad(\RegFile|Mux1|MUX1623|m4|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX1623|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N4
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m4|y~1 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m4|y~1_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (\RegFile|Mux1|MUX3124|m4|muxtop|y~2_combout )) # (!\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX1623|m4|muxtop|y~5_combout ) # 
// (\RegFile|Mux1|MUX1623|m4|muxtop|y~2_combout ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\RegFile|Mux1|MUX3124|m4|muxtop|y~2_combout ),
	.datac(\RegFile|Mux1|MUX1623|m4|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX1623|m4|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m4|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m4|y~1 .lut_mask = 16'hDDD8;
defparam \RegFile|Mux1|MUXTop|m4|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N30
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m4|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX815|m4|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg11|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg10|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg10|bit4|int_q~q ),
	.datad(\RegFile|reg11|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~0 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m4|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX815|m4|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg9|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg8|bit4|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg9|bit4|int_q~q ),
	.datad(\RegFile|reg8|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~1 .lut_mask = 16'h3120;
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N8
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m4|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX815|m4|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m4|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX815|m4|muxtop|y~1_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX815|m4|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX815|m4|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux1|MUX815|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y58_N15
dffeas \RegFile|reg3|bit4|int_q (
	.clk(\RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg3|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg3|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg3|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N20
cycloneive_lcell_comb \RegFile|reg2|bit4|int_q~feeder (
// Equation(s):
// \RegFile|reg2|bit4|int_q~feeder_combout  = \inst27|mux4|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux4|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg2|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg2|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg2|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y58_N21
dffeas \RegFile|reg2|bit4|int_q (
	.clk(\RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(\RegFile|reg2|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg2|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg2|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg2|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N14
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m4|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX07|m4|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg3|bit4|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg2|bit4|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg3|bit4|int_q~q ),
	.datad(\RegFile|reg2|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~0 .lut_mask = 16'hC480;
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y57_N3
dffeas \RegFile|reg0|bit4|int_q (
	.clk(\RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg0|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg0|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg0|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y57_N21
dffeas \RegFile|reg1|bit4|int_q (
	.clk(\RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg1|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg1|bit4|int_q .is_wysiwyg = "true";
defparam \RegFile|reg1|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m4|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX07|m4|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg1|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg0|bit4|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg0|bit4|int_q~q ),
	.datad(\RegFile|reg1|bit4|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m4|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX07|m4|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m4|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX07|m4|muxtop|y~1_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX07|m4|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX07|m4|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m4|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX07|m4|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg5|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg4|bit4|int_q~q ))))

	.dataa(\RegFile|reg4|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg5|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~4 .lut_mask = 16'h3022;
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N20
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m4|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX07|m4|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg7|bit4|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg6|bit4|int_q~q ))))

	.dataa(\RegFile|reg6|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg7|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~3 .lut_mask = 16'hE200;
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m4|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX07|m4|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m4|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX07|m4|muxtop|y~3_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX07|m4|muxtop|y~4_combout ),
	.datad(\RegFile|Mux1|MUX07|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \RegFile|Mux1|MUX07|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N6
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m4|y~0 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m4|y~0_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (\RegFile|Mux1|MUX815|m4|muxtop|y~2_combout )) # (!\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX07|m4|muxtop|y~2_combout ) # 
// (\RegFile|Mux1|MUX07|m4|muxtop|y~5_combout ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\RegFile|Mux1|MUX815|m4|muxtop|y~2_combout ),
	.datac(\RegFile|Mux1|MUX07|m4|muxtop|y~2_combout ),
	.datad(\RegFile|Mux1|MUX07|m4|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m4|y~0 .lut_mask = 16'hDDD8;
defparam \RegFile|Mux1|MUXTop|m4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N26
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m4|y~3 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m4|y~3_combout  = (\RegFile|Mux1|MUXTop|m4|y~2_combout ) # ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUXTop|m4|y~1_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUXTop|m4|y~0_combout ))))

	.dataa(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\RegFile|Mux1|MUXTop|m4|y~2_combout ),
	.datac(\RegFile|Mux1|MUXTop|m4|y~1_combout ),
	.datad(\RegFile|Mux1|MUXTop|m4|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m4|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m4|y~3 .lut_mask = 16'hFDEC;
defparam \RegFile|Mux1|MUXTop|m4|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y55_N27
dffeas \inst9|RD1Reg|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\RegFile|Mux1|MUXTop|m4|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD1Reg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD1Reg|bit4|int_q .is_wysiwyg = "true";
defparam \inst9|RD1Reg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N12
cycloneive_lcell_comb \inst25|m4|y (
// Equation(s):
// \inst25|m4|y~combout  = (\inst25|m4|y~3_combout ) # ((!\inst24|fwdA [0] & (\inst9|RD1Reg|bit4|int_q~q  & !\inst24|t2~combout )))

	.dataa(\inst24|fwdA [0]),
	.datab(\inst9|RD1Reg|bit4|int_q~q ),
	.datac(\inst25|m4|y~3_combout ),
	.datad(\inst24|t2~combout ),
	.cin(gnd),
	.combout(\inst25|m4|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m4|y .lut_mask = 16'hF0F4;
defparam \inst25|m4|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N4
cycloneive_lcell_comb \inst14|mux3|y~2 (
// Equation(s):
// \inst14|mux3|y~2_combout  = (\inst9|ALUSrcff|int_q~q  & (\inst9|instReg|reg07|bit3|int_q~q )) # (!\inst9|ALUSrcff|int_q~q  & ((\inst14|mux3|y~1_combout )))

	.dataa(\inst9|instReg|reg07|bit3|int_q~q ),
	.datab(\inst14|mux3|y~1_combout ),
	.datac(gnd),
	.datad(\inst9|ALUSrcff|int_q~q ),
	.cin(gnd),
	.combout(\inst14|mux3|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux3|y~2 .lut_mask = 16'hAACC;
defparam \inst14|mux3|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N0
cycloneive_lcell_comb \inst14|mux1|y~2 (
// Equation(s):
// \inst14|mux1|y~2_combout  = (\inst24|fwdB[0]~2_combout  & (\inst27|mux1|y~0_combout  & (\EXMEM|RegRdReg|bit0|int_q~q  $ (!\inst9|instReg|reg1623|bit0|int_q~q ))))

	.dataa(\EXMEM|RegRdReg|bit0|int_q~q ),
	.datab(\inst9|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst24|fwdB[0]~2_combout ),
	.datad(\inst27|mux1|y~0_combout ),
	.cin(gnd),
	.combout(\inst14|mux1|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux1|y~2 .lut_mask = 16'h9000;
defparam \inst14|mux1|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N28
cycloneive_lcell_comb \inst14|mux1|y~3 (
// Equation(s):
// \inst14|mux1|y~3_combout  = (\inst9|ALUSrcff|int_q~q  & (((\inst9|instReg|reg07|bit1|int_q~q )))) # (!\inst9|ALUSrcff|int_q~q  & (\inst24|fwdB[0]~1_combout  & ((\inst14|mux1|y~2_combout ))))

	.dataa(\inst9|ALUSrcff|int_q~q ),
	.datab(\inst24|fwdB[0]~1_combout ),
	.datac(\inst9|instReg|reg07|bit1|int_q~q ),
	.datad(\inst14|mux1|y~2_combout ),
	.cin(gnd),
	.combout(\inst14|mux1|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux1|y~3 .lut_mask = 16'hE4A0;
defparam \inst14|mux1|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N24
cycloneive_lcell_comb \inst14|mux1|y~4 (
// Equation(s):
// \inst14|mux1|y~4_combout  = (\inst14|mux1|y~3_combout ) # ((!\inst24|fwdB [0] & (!\inst9|ALUSrcff|int_q~q  & \inst14|mux1|y~1_combout )))

	.dataa(\inst24|fwdB [0]),
	.datab(\inst9|ALUSrcff|int_q~q ),
	.datac(\inst14|mux1|y~1_combout ),
	.datad(\inst14|mux1|y~3_combout ),
	.cin(gnd),
	.combout(\inst14|mux1|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux1|y~4 .lut_mask = 16'hFF10;
defparam \inst14|mux1|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N0
cycloneive_lcell_comb \inst14|mux0|y~4 (
// Equation(s):
// \inst14|mux0|y~4_combout  = (\inst9|ALUSrcff|int_q~q  & (((\inst9|instReg|reg07|bit0|int_q~q )))) # (!\inst9|ALUSrcff|int_q~q  & (\inst27|mux0|y~0_combout  & ((\inst24|fwdB [0]))))

	.dataa(\inst9|ALUSrcff|int_q~q ),
	.datab(\inst27|mux0|y~0_combout ),
	.datac(\inst9|instReg|reg07|bit0|int_q~q ),
	.datad(\inst24|fwdB [0]),
	.cin(gnd),
	.combout(\inst14|mux0|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux0|y~4 .lut_mask = 16'hE4A0;
defparam \inst14|mux0|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N26
cycloneive_lcell_comb \inst14|mux0|y~5 (
// Equation(s):
// \inst14|mux0|y~5_combout  = (\inst14|mux0|y~4_combout ) # ((!\inst9|ALUSrcff|int_q~q  & (\inst14|mux0|y~2_combout  & !\inst24|fwdB [0])))

	.dataa(\inst9|ALUSrcff|int_q~q ),
	.datab(\inst14|mux0|y~4_combout ),
	.datac(\inst14|mux0|y~2_combout ),
	.datad(\inst24|fwdB [0]),
	.cin(gnd),
	.combout(\inst14|mux0|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux0|y~5 .lut_mask = 16'hCCDC;
defparam \inst14|mux0|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N0
cycloneive_lcell_comb \inst21|comparator|LessThan1~1 (
// Equation(s):
// \inst21|comparator|LessThan1~1_cout  = CARRY((!\inst25|m0|y~1_combout  & \inst14|mux0|y~5_combout ))

	.dataa(\inst25|m0|y~1_combout ),
	.datab(\inst14|mux0|y~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst21|comparator|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan1~1 .lut_mask = 16'h0044;
defparam \inst21|comparator|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N2
cycloneive_lcell_comb \inst21|comparator|LessThan1~3 (
// Equation(s):
// \inst21|comparator|LessThan1~3_cout  = CARRY((\inst25|m1|y~combout  & ((!\inst21|comparator|LessThan1~1_cout ) # (!\inst14|mux1|y~4_combout ))) # (!\inst25|m1|y~combout  & (!\inst14|mux1|y~4_combout  & !\inst21|comparator|LessThan1~1_cout )))

	.dataa(\inst25|m1|y~combout ),
	.datab(\inst14|mux1|y~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan1~1_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan1~3 .lut_mask = 16'h002B;
defparam \inst21|comparator|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N4
cycloneive_lcell_comb \inst21|comparator|LessThan1~5 (
// Equation(s):
// \inst21|comparator|LessThan1~5_cout  = CARRY((\inst14|mux2|y~2_combout  & ((!\inst21|comparator|LessThan1~3_cout ) # (!\inst25|m2|y~combout ))) # (!\inst14|mux2|y~2_combout  & (!\inst25|m2|y~combout  & !\inst21|comparator|LessThan1~3_cout )))

	.dataa(\inst14|mux2|y~2_combout ),
	.datab(\inst25|m2|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan1~3_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan1~5 .lut_mask = 16'h002B;
defparam \inst21|comparator|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N6
cycloneive_lcell_comb \inst21|comparator|LessThan1~7 (
// Equation(s):
// \inst21|comparator|LessThan1~7_cout  = CARRY((\inst25|m3|y~combout  & ((!\inst21|comparator|LessThan1~5_cout ) # (!\inst14|mux3|y~2_combout ))) # (!\inst25|m3|y~combout  & (!\inst14|mux3|y~2_combout  & !\inst21|comparator|LessThan1~5_cout )))

	.dataa(\inst25|m3|y~combout ),
	.datab(\inst14|mux3|y~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan1~5_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan1~7 .lut_mask = 16'h002B;
defparam \inst21|comparator|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N8
cycloneive_lcell_comb \inst21|comparator|LessThan1~9 (
// Equation(s):
// \inst21|comparator|LessThan1~9_cout  = CARRY((\inst14|mux4|y~2_combout  & ((!\inst21|comparator|LessThan1~7_cout ) # (!\inst25|m4|y~combout ))) # (!\inst14|mux4|y~2_combout  & (!\inst25|m4|y~combout  & !\inst21|comparator|LessThan1~7_cout )))

	.dataa(\inst14|mux4|y~2_combout ),
	.datab(\inst25|m4|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan1~7_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan1~9 .lut_mask = 16'h002B;
defparam \inst21|comparator|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N10
cycloneive_lcell_comb \inst21|comparator|LessThan1~11 (
// Equation(s):
// \inst21|comparator|LessThan1~11_cout  = CARRY((\inst14|mux5|y~2_combout  & (\inst25|m5|y~combout  & !\inst21|comparator|LessThan1~9_cout )) # (!\inst14|mux5|y~2_combout  & ((\inst25|m5|y~combout ) # (!\inst21|comparator|LessThan1~9_cout ))))

	.dataa(\inst14|mux5|y~2_combout ),
	.datab(\inst25|m5|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan1~9_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan1~11 .lut_mask = 16'h004D;
defparam \inst21|comparator|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N12
cycloneive_lcell_comb \inst21|comparator|LessThan1~13 (
// Equation(s):
// \inst21|comparator|LessThan1~13_cout  = CARRY((\inst14|mux6|y~2_combout  & ((!\inst21|comparator|LessThan1~11_cout ) # (!\inst25|m6|y~combout ))) # (!\inst14|mux6|y~2_combout  & (!\inst25|m6|y~combout  & !\inst21|comparator|LessThan1~11_cout )))

	.dataa(\inst14|mux6|y~2_combout ),
	.datab(\inst25|m6|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|comparator|LessThan1~11_cout ),
	.combout(),
	.cout(\inst21|comparator|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst21|comparator|LessThan1~13 .lut_mask = 16'h002B;
defparam \inst21|comparator|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N14
cycloneive_lcell_comb \inst21|comparator|LessThan1~14 (
// Equation(s):
// \inst21|comparator|LessThan1~14_combout  = (\inst25|m7|y~1_combout  & (\inst14|mux7|y~2_combout  & \inst21|comparator|LessThan1~13_cout )) # (!\inst25|m7|y~1_combout  & ((\inst14|mux7|y~2_combout ) # (\inst21|comparator|LessThan1~13_cout )))

	.dataa(\inst25|m7|y~1_combout ),
	.datab(\inst14|mux7|y~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst21|comparator|LessThan1~13_cout ),
	.combout(\inst21|comparator|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|comparator|LessThan1~14 .lut_mask = 16'hD4D4;
defparam \inst21|comparator|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N10
cycloneive_lcell_comb \inst21|comparator|outs[2] (
// Equation(s):
// \inst21|comparator|outs [2] = (!\inst21|comparator|comb~0_combout  & ((\inst21|comparator|LessThan1~14_combout ) # (\inst21|comparator|outs [2])))

	.dataa(\inst21|comparator|comb~0_combout ),
	.datab(gnd),
	.datac(\inst21|comparator|LessThan1~14_combout ),
	.datad(\inst21|comparator|outs [2]),
	.cin(gnd),
	.combout(\inst21|comparator|outs [2]),
	.cout());
// synopsys translate_off
defparam \inst21|comparator|outs[2] .lut_mask = 16'h5550;
defparam \inst21|comparator|outs[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N24
cycloneive_lcell_comb \inst21|mux|m0|muxtop|y~1 (
// Equation(s):
// \inst21|mux|m0|muxtop|y~1_combout  = (\inst9|instReg|reg07|bit2|int_q~q  & ((\inst14|mux0|y~3_combout ) # ((\inst14|mux0|y~4_combout )))) # (!\inst9|instReg|reg07|bit2|int_q~q  & (((\inst21|comparator|outs [2]))))

	.dataa(\inst9|instReg|reg07|bit2|int_q~q ),
	.datab(\inst14|mux0|y~3_combout ),
	.datac(\inst21|comparator|outs [2]),
	.datad(\inst14|mux0|y~4_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m0|muxtop|y~1 .lut_mask = 16'hFAD8;
defparam \inst21|mux|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N4
cycloneive_lcell_comb \inst21|mux|m0|muxtop|y~2 (
// Equation(s):
// \inst21|mux|m0|muxtop|y~2_combout  = (\inst9|ALUOp1ff|int_q~q  & ((\inst9|instReg|reg07|bit3|int_q~q ) # (\inst9|instReg|reg07|bit0|int_q~q )))

	.dataa(\inst9|ALUOp1ff|int_q~q ),
	.datab(gnd),
	.datac(\inst9|instReg|reg07|bit3|int_q~q ),
	.datad(\inst9|instReg|reg07|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst21|mux|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m0|muxtop|y~2 .lut_mask = 16'hAAA0;
defparam \inst21|mux|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N30
cycloneive_lcell_comb \inst21|mux|m0|muxtop|y~3 (
// Equation(s):
// \inst21|mux|m0|muxtop|y~3_combout  = (\inst21|mux|m0|muxtop|y~2_combout  & (((\inst21|mux|m0|muxtop|y~1_combout )))) # (!\inst21|mux|m0|muxtop|y~2_combout  & (\inst25|m0|y~1_combout  $ (((\inst14|mux0|y~5_combout )))))

	.dataa(\inst25|m0|y~1_combout ),
	.datab(\inst21|mux|m0|muxtop|y~1_combout ),
	.datac(\inst14|mux0|y~5_combout ),
	.datad(\inst21|mux|m0|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m0|muxtop|y~3 .lut_mask = 16'hCC5A;
defparam \inst21|mux|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N20
cycloneive_lcell_comb \inst21|mux|m0|muxtop|y~4 (
// Equation(s):
// \inst21|mux|m0|muxtop|y~4_combout  = (\inst25|m0|y~1_combout  & (((\inst14|mux0|y~5_combout ) # (\inst21|mux|m0|muxtop|y~2_combout )))) # (!\inst25|m0|y~1_combout  & (\inst21|mux|m0|muxtop|y~1_combout  & ((\inst21|mux|m0|muxtop|y~2_combout ))))

	.dataa(\inst25|m0|y~1_combout ),
	.datab(\inst21|mux|m0|muxtop|y~1_combout ),
	.datac(\inst14|mux0|y~5_combout ),
	.datad(\inst21|mux|m0|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m0|muxtop|y~4 .lut_mask = 16'hEEA0;
defparam \inst21|mux|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N4
cycloneive_lcell_comb \inst21|mux|m0|muxtop|y~5 (
// Equation(s):
// \inst21|mux|m0|muxtop|y~5_combout  = (\inst21|mux|m0|muxtop|y~0_combout  & (!\inst22|Operation [2] & ((\inst21|mux|m0|muxtop|y~4_combout )))) # (!\inst21|mux|m0|muxtop|y~0_combout  & (\inst21|mux|m0|muxtop|y~3_combout  & ((\inst22|Operation [2]) # 
// (!\inst21|mux|m0|muxtop|y~4_combout ))))

	.dataa(\inst22|Operation [2]),
	.datab(\inst21|mux|m0|muxtop|y~0_combout ),
	.datac(\inst21|mux|m0|muxtop|y~3_combout ),
	.datad(\inst21|mux|m0|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m0|muxtop|y~5 .lut_mask = 16'h6430;
defparam \inst21|mux|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y54_N5
dffeas \EXMEM|ALUResultReg|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst21|mux|m0|muxtop|y~5_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ALUResultReg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ALUResultReg|bit0|int_q .is_wysiwyg = "true";
defparam \EXMEM|ALUResultReg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y54_N7
dffeas \MEMWB|ALUResultReg|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|ALUResultReg|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|ALUResultReg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit0|int_q .is_wysiwyg = "true";
defparam \MEMWB|ALUResultReg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N18
cycloneive_lcell_comb \inst27|mux0|y~0 (
// Equation(s):
// \inst27|mux0|y~0_combout  = (\MEMWB|MtRff|int_q~q  & (\MEMWB|ReadDataReg|bit0|int_q )) # (!\MEMWB|MtRff|int_q~q  & ((\MEMWB|ALUResultReg|bit0|int_q~q )))

	.dataa(\MEMWB|MtRff|int_q~q ),
	.datab(gnd),
	.datac(\MEMWB|ReadDataReg|bit0|int_q ),
	.datad(\MEMWB|ALUResultReg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst27|mux0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst27|mux0|y~0 .lut_mask = 16'hF5A0;
defparam \inst27|mux0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N1
dffeas \RegFile|reg21|bit0|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg21|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg21|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg21|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y53_N9
dffeas \RegFile|reg20|bit0|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg20|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg20|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg20|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N0
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m0|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m0|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg21|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg20|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg21|bit0|int_q~q ),
	.datad(\RegFile|reg20|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~4 .lut_mask = 16'h3120;
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N19
dffeas \RegFile|reg23|bit0|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [7]),
	.d(\inst27|mux0|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg23|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg23|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg23|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N4
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m0|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m0|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg23|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg22|bit0|int_q~q ))))

	.dataa(\RegFile|reg22|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\RegFile|reg23|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~3 .lut_mask = 16'hC808;
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m0|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m0|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m0|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX1623|m0|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX1623|m0|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX1623|m0|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N19
dffeas \RegFile|reg19|bit0|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [3]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg19|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg19|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg19|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N1
dffeas \RegFile|reg18|bit0|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [2]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg18|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg18|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg18|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N0
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m0|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m0|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg19|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg18|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg19|bit0|int_q~q ),
	.datac(\RegFile|reg18|bit0|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~0 .lut_mask = 16'hD800;
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N30
cycloneive_lcell_comb \RegFile|reg16|bit0|int_q~feeder (
// Equation(s):
// \RegFile|reg16|bit0|int_q~feeder_combout  = \inst27|mux0|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux0|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg16|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg16|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg16|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y54_N31
dffeas \RegFile|reg16|bit0|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(\RegFile|reg16|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg16|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg16|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg16|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N20
cycloneive_lcell_comb \RegFile|reg17|bit0|int_q~feeder (
// Equation(s):
// \RegFile|reg17|bit0|int_q~feeder_combout  = \inst27|mux0|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux0|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg17|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg17|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg17|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y54_N21
dffeas \RegFile|reg17|bit0|int_q (
	.clk(\RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\RegFile|reg17|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg17|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg17|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg17|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m0|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m0|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg17|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg16|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg16|bit0|int_q~q ),
	.datad(\RegFile|reg17|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~1 .lut_mask = 16'h5410;
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m0|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m0|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m0|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX1623|m0|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX1623|m0|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX1623|m0|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX1623|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N26
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m0|y~1 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m0|y~1_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (\RegFile|Mux2|MUX3124|m0|muxtop|y~2_combout )) # (!\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX1623|m0|muxtop|y~5_combout ) # 
// (\RegFile|Mux2|MUX1623|m0|muxtop|y~2_combout ))))

	.dataa(\RegFile|Mux2|MUX3124|m0|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX1623|m0|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX1623|m0|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m0|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m0|y~1 .lut_mask = 16'hBBB8;
defparam \RegFile|Mux2|MUXTop|m0|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N15
dffeas \RegFile|reg26|bit0|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg26|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg26|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg26|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N17
dffeas \RegFile|reg27|bit0|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg27|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg27|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg27|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m0|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m0|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg27|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg26|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\RegFile|reg26|bit0|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\RegFile|reg27|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~3 .lut_mask = 16'hA808;
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m0|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m0|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m0|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX3124|m0|muxtop|y~3_combout )))

	.dataa(\RegFile|Mux2|MUX3124|m0|muxtop|y~4_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX3124|m0|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~5 .lut_mask = 16'h3322;
defparam \RegFile|Mux2|MUX3124|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N26
cycloneive_lcell_comb \RegFile|reg13|bit0|int_q~feeder (
// Equation(s):
// \RegFile|reg13|bit0|int_q~feeder_combout  = \inst27|mux0|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst27|mux0|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg13|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg13|bit0|int_q~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|reg13|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N27
dffeas \RegFile|reg13|bit0|int_q (
	.clk(\RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(\RegFile|reg13|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg13|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg13|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg13|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y55_N23
dffeas \RegFile|reg12|bit0|int_q (
	.clk(\RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg12|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg12|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg12|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m0|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX815|m0|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg13|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg12|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg13|bit0|int_q~q ),
	.datad(\RegFile|reg12|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~4 .lut_mask = 16'h3120;
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N20
cycloneive_lcell_comb \RegFile|reg15|bit0|int_q~feeder (
// Equation(s):
// \RegFile|reg15|bit0|int_q~feeder_combout  = \inst27|mux0|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst27|mux0|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|reg15|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg15|bit0|int_q~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|reg15|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N21
dffeas \RegFile|reg15|bit0|int_q (
	.clk(\RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(\RegFile|reg15|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg15|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg15|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg15|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y55_N5
dffeas \RegFile|reg14|bit0|int_q (
	.clk(\RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg14|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg14|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg14|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m0|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX815|m0|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg15|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg14|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\RegFile|reg15|bit0|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\RegFile|reg14|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~3 .lut_mask = 16'hD080;
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m0|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX815|m0|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m0|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX815|m0|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m0|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX815|m0|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX815|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N18
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m0|y~2 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m0|y~2_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUX3124|m0|muxtop|y~5_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUX815|m0|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX3124|m0|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m0|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m0|y~2 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUXTop|m0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N16
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m0|y~3 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m0|y~3_combout  = (\RegFile|Mux2|MUXTop|m0|y~2_combout ) # ((\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUXTop|m0|y~1_combout ))) # (!\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUXTop|m0|y~0_combout )))

	.dataa(\RegFile|Mux2|MUXTop|m0|y~0_combout ),
	.datab(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\RegFile|Mux2|MUXTop|m0|y~1_combout ),
	.datad(\RegFile|Mux2|MUXTop|m0|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m0|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m0|y~3 .lut_mask = 16'hFFE2;
defparam \RegFile|Mux2|MUXTop|m0|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N12
cycloneive_lcell_comb \inst9|RD2Reg|bit0|int_q~feeder (
// Equation(s):
// \inst9|RD2Reg|bit0|int_q~feeder_combout  = \RegFile|Mux2|MUXTop|m0|y~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUXTop|m0|y~3_combout ),
	.cin(gnd),
	.combout(\inst9|RD2Reg|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|RD2Reg|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst9|RD2Reg|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y54_N13
dffeas \inst9|RD2Reg|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|RD2Reg|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD2Reg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD2Reg|bit0|int_q .is_wysiwyg = "true";
defparam \inst9|RD2Reg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N0
cycloneive_lcell_comb \EXMEM|ReadData2Reg|bit0|int_q~feeder (
// Equation(s):
// \EXMEM|ReadData2Reg|bit0|int_q~feeder_combout  = \inst9|RD2Reg|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|RD2Reg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\EXMEM|ReadData2Reg|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|ReadData2Reg|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \EXMEM|ReadData2Reg|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y54_N1
dffeas \EXMEM|ReadData2Reg|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|ReadData2Reg|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ReadData2Reg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ReadData2Reg|bit0|int_q .is_wysiwyg = "true";
defparam \EXMEM|ReadData2Reg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N22
cycloneive_lcell_comb \inst27|mux1|y~0 (
// Equation(s):
// \inst27|mux1|y~0_combout  = (\MEMWB|MtRff|int_q~q  & ((\MEMWB|ReadDataReg|bit1|int_q ))) # (!\MEMWB|MtRff|int_q~q  & (\MEMWB|ALUResultReg|bit1|int_q~q ))

	.dataa(\MEMWB|MtRff|int_q~q ),
	.datab(\MEMWB|ALUResultReg|bit1|int_q~q ),
	.datac(gnd),
	.datad(\MEMWB|ReadDataReg|bit1|int_q ),
	.cin(gnd),
	.combout(\inst27|mux1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst27|mux1|y~0 .lut_mask = 16'hEE44;
defparam \inst27|mux1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N15
dffeas \RegFile|reg27|bit1|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg27|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg27|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg27|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N0
cycloneive_lcell_comb \RegFile|reg26|bit1|int_q~feeder (
// Equation(s):
// \RegFile|reg26|bit1|int_q~feeder_combout  = \inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux1|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg26|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg26|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg26|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N1
dffeas \RegFile|reg26|bit1|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [2]),
	.d(\RegFile|reg26|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg26|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg26|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg26|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m1|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m1|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg27|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg26|bit1|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg27|bit1|int_q~q ),
	.datad(\RegFile|reg26|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~3 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N0
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m1|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m1|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg25|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg24|bit1|int_q~q )))))

	.dataa(\RegFile|reg25|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg24|bit1|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~4 .lut_mask = 16'h2230;
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m1|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m1|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m1|muxtop|y~3_combout ) # (\RegFile|Mux2|MUX3124|m1|muxtop|y~4_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\RegFile|Mux2|MUX3124|m1|muxtop|y~3_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX3124|m1|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~5 .lut_mask = 16'h5544;
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N2
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m1|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX815|m1|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg13|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg12|bit1|int_q~q )))))

	.dataa(\RegFile|reg13|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg12|bit1|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~4 .lut_mask = 16'h2230;
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m1|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX815|m1|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg15|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg14|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg14|bit1|int_q~q ),
	.datad(\RegFile|reg15|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~3 .lut_mask = 16'hC840;
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N10
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m1|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX815|m1|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m1|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX815|m1|muxtop|y~3_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX815|m1|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX815|m1|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N14
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m1|y~2 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m1|y~2_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUX3124|m1|muxtop|y~5_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUX815|m1|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX3124|m1|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m1|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m1|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m1|y~2 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUXTop|m1|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m1|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m1|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg31|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg30|bit1|int_q~q )))))

	.dataa(\RegFile|reg31|bit1|int_q~q ),
	.datab(\RegFile|reg30|bit1|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~0 .lut_mask = 16'hA0C0;
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m1|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m1|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg29|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg28|bit1|int_q~q )))))

	.dataa(\RegFile|reg29|bit1|int_q~q ),
	.datab(\RegFile|reg28|bit1|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~1 .lut_mask = 16'h0A0C;
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m1|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m1|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m1|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX3124|m1|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX3124|m1|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX3124|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~2 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX3124|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N27
dffeas \RegFile|reg20|bit1|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg20|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg20|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg20|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N17
dffeas \RegFile|reg21|bit1|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg21|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg21|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg21|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N14
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m1|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m1|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg21|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg20|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg20|bit1|int_q~q ),
	.datad(\RegFile|reg21|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N10
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m1|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m1|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m1|muxtop|y~3_combout ) # (\RegFile|Mux2|MUX1623|m1|muxtop|y~4_combout )))

	.dataa(\RegFile|Mux2|MUX1623|m1|muxtop|y~3_combout ),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux2|MUX1623|m1|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N23
dffeas \RegFile|reg19|bit1|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [3]),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg19|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg19|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg19|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m1|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m1|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg19|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg18|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg18|bit1|int_q~q ),
	.datad(\RegFile|reg19|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~0 .lut_mask = 16'hA820;
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m1|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m1|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg17|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg16|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg16|bit1|int_q~q ),
	.datad(\RegFile|reg17|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N28
cycloneive_lcell_comb \RegFile|Mux2|MUX1623|m1|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX1623|m1|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX1623|m1|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX1623|m1|muxtop|y~1_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX1623|m1|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX1623|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX1623|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux2|MUX1623|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N8
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m1|y~1 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m1|y~1_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (\RegFile|Mux2|MUX3124|m1|muxtop|y~2_combout )) # (!\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX1623|m1|muxtop|y~5_combout ) # 
// (\RegFile|Mux2|MUX1623|m1|muxtop|y~2_combout ))))

	.dataa(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\RegFile|Mux2|MUX3124|m1|muxtop|y~2_combout ),
	.datac(\RegFile|Mux2|MUX1623|m1|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX1623|m1|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m1|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m1|y~1 .lut_mask = 16'hDDD8;
defparam \RegFile|Mux2|MUXTop|m1|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N0
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m1|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX07|m1|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg7|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg6|bit1|int_q~q ))))

	.dataa(\RegFile|reg6|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg7|bit1|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~3 .lut_mask = 16'hC088;
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N23
dffeas \RegFile|reg4|bit1|int_q (
	.clk(\RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg4|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg4|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg4|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y56_N25
dffeas \RegFile|reg5|bit1|int_q (
	.clk(\RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg5|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg5|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg5|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N22
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m1|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX07|m1|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg5|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg4|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg4|bit1|int_q~q ),
	.datad(\RegFile|reg5|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N30
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m1|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX07|m1|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m1|muxtop|y~3_combout ) # (\RegFile|Mux2|MUX07|m1|muxtop|y~4_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX07|m1|muxtop|y~3_combout ),
	.datad(\RegFile|Mux2|MUX07|m1|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \RegFile|Mux2|MUX07|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N17
dffeas \RegFile|reg10|bit1|int_q (
	.clk(\RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg10|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg10|bit1|int_q .is_wysiwyg = "true";
defparam \RegFile|reg10|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N26
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m1|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX815|m1|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg11|bit1|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg10|bit1|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg11|bit1|int_q~q ),
	.datad(\RegFile|reg10|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~0 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N2
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m1|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX815|m1|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg9|bit1|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg8|bit1|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg8|bit1|int_q~q ),
	.datad(\RegFile|reg9|bit1|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m1|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX815|m1|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m1|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX815|m1|muxtop|y~1_combout )))

	.dataa(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX815|m1|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX815|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux2|MUX815|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N24
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m1|y~0 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m1|y~0_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX815|m1|muxtop|y~2_combout )))) # (!\IFID|instReg|reg1623|bit3|int_q~q  & ((\RegFile|Mux2|MUX07|m1|muxtop|y~2_combout ) # 
// ((\RegFile|Mux2|MUX07|m1|muxtop|y~5_combout ))))

	.dataa(\RegFile|Mux2|MUX07|m1|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m1|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m1|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m1|y~0 .lut_mask = 16'hFE32;
defparam \RegFile|Mux2|MUXTop|m1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N0
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m1|y~3 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m1|y~3_combout  = (\RegFile|Mux2|MUXTop|m1|y~2_combout ) # ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUXTop|m1|y~1_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUXTop|m1|y~0_combout ))))

	.dataa(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\RegFile|Mux2|MUXTop|m1|y~2_combout ),
	.datac(\RegFile|Mux2|MUXTop|m1|y~1_combout ),
	.datad(\RegFile|Mux2|MUXTop|m1|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m1|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m1|y~3 .lut_mask = 16'hFDEC;
defparam \RegFile|Mux2|MUXTop|m1|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y57_N1
dffeas \inst9|RD2Reg|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\RegFile|Mux2|MUXTop|m1|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD2Reg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD2Reg|bit1|int_q .is_wysiwyg = "true";
defparam \inst9|RD2Reg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N10
cycloneive_lcell_comb \inst14|mux1|y~1 (
// Equation(s):
// \inst14|mux1|y~1_combout  = (\inst24|t3~3_combout  & ((\inst24|t3~5_combout  & ((\EXMEM|ALUResultReg|bit1|int_q~q ))) # (!\inst24|t3~5_combout  & (\inst9|RD2Reg|bit1|int_q~q )))) # (!\inst24|t3~3_combout  & (\inst9|RD2Reg|bit1|int_q~q ))

	.dataa(\inst24|t3~3_combout ),
	.datab(\inst9|RD2Reg|bit1|int_q~q ),
	.datac(\EXMEM|ALUResultReg|bit1|int_q~q ),
	.datad(\inst24|t3~5_combout ),
	.cin(gnd),
	.combout(\inst14|mux1|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux1|y~1 .lut_mask = 16'hE4CC;
defparam \inst14|mux1|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N4
cycloneive_lcell_comb \inst14|mux1|y~0 (
// Equation(s):
// \inst14|mux1|y~0_combout  = (!\inst9|ALUSrcff|int_q~q  & !\inst24|fwdB [0])

	.dataa(gnd),
	.datab(\inst9|ALUSrcff|int_q~q ),
	.datac(gnd),
	.datad(\inst24|fwdB [0]),
	.cin(gnd),
	.combout(\inst14|mux1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux1|y~0 .lut_mask = 16'h0033;
defparam \inst14|mux1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N6
cycloneive_lcell_comb \inst21|fa|comb~3 (
// Equation(s):
// \inst21|fa|comb~3_combout  = \inst22|Operation [2] $ (((\inst14|mux1|y~3_combout ) # ((\inst14|mux1|y~1_combout  & \inst14|mux1|y~0_combout ))))

	.dataa(\inst22|Operation [2]),
	.datab(\inst14|mux1|y~1_combout ),
	.datac(\inst14|mux1|y~0_combout ),
	.datad(\inst14|mux1|y~3_combout ),
	.cin(gnd),
	.combout(\inst21|fa|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|comb~3 .lut_mask = 16'h556A;
defparam \inst21|fa|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N14
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m0|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m0|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg27|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg26|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg26|bit0|int_q~q ),
	.datad(\RegFile|reg27|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N13
dffeas \RegFile|reg25|bit0|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg25|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg25|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg25|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N25
dffeas \RegFile|reg24|bit0|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg24|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg24|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg24|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N28
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m0|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m0|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg25|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg24|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg25|bit0|int_q~q ),
	.datad(\RegFile|reg24|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~4 .lut_mask = 16'h3120;
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N18
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m0|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m0|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m0|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX3124|m0|muxtop|y~4_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m0|muxtop|y~3_combout ),
	.datad(\RegFile|Mux1|MUX3124|m0|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~5 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N28
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m0|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX815|m0|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg13|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg12|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\RegFile|reg12|bit0|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datad(\RegFile|reg13|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~4 .lut_mask = 16'h0E04;
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m0|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX815|m0|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg15|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg14|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg14|bit0|int_q~q ),
	.datad(\RegFile|reg15|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~3 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N18
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m0|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX815|m0|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m0|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX815|m0|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux1|MUX815|m0|muxtop|y~4_combout ),
	.datac(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datad(\RegFile|Mux1|MUX815|m0|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~5 .lut_mask = 16'hF0C0;
defparam \RegFile|Mux1|MUX815|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N8
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m0|y~2 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m0|y~2_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUX3124|m0|muxtop|y~5_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUX815|m0|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\RegFile|Mux1|MUX3124|m0|muxtop|y~5_combout ),
	.datad(\RegFile|Mux1|MUX815|m0|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m0|y~2 .lut_mask = 16'hA280;
defparam \RegFile|Mux1|MUXTop|m0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y58_N7
dffeas \RegFile|reg2|bit0|int_q (
	.clk(\RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg2|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg2|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg2|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y58_N25
dffeas \RegFile|reg3|bit0|int_q (
	.clk(\RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg3|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg3|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg3|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N6
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m0|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX07|m0|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg3|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg2|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg2|bit0|int_q~q ),
	.datad(\RegFile|reg3|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~0 .lut_mask = 16'hC840;
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N14
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m0|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX07|m0|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m0|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX07|m0|muxtop|y~0_combout )))

	.dataa(\RegFile|Mux1|MUX07|m0|muxtop|y~1_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX07|m0|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~2 .lut_mask = 16'h3322;
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N5
dffeas \RegFile|reg7|bit0|int_q (
	.clk(\RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg7|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg7|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg7|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y56_N7
dffeas \RegFile|reg6|bit0|int_q (
	.clk(\RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg6|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg6|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg6|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N6
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m0|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX07|m0|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg7|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg6|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg7|bit0|int_q~q ),
	.datac(\RegFile|reg6|bit0|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~3 .lut_mask = 16'h88A0;
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N15
dffeas \RegFile|reg5|bit0|int_q (
	.clk(\RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg5|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg5|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg5|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y56_N29
dffeas \RegFile|reg4|bit0|int_q (
	.clk(\RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg4|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg4|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg4|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N28
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m0|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX07|m0|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg5|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg4|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\RegFile|reg5|bit0|int_q~q ),
	.datac(\RegFile|reg4|bit0|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~4 .lut_mask = 16'h00D8;
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m0|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX07|m0|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m0|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX07|m0|muxtop|y~4_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX07|m0|muxtop|y~3_combout ),
	.datad(\RegFile|Mux1|MUX07|m0|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux1|MUX07|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N30
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m0|y~0 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m0|y~0_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (\RegFile|Mux1|MUX815|m0|muxtop|y~2_combout )) # (!\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX07|m0|muxtop|y~2_combout ) # 
// (\RegFile|Mux1|MUX07|m0|muxtop|y~5_combout ))))

	.dataa(\RegFile|Mux1|MUX815|m0|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\RegFile|Mux1|MUX07|m0|muxtop|y~2_combout ),
	.datad(\RegFile|Mux1|MUX07|m0|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m0|y~0 .lut_mask = 16'hBBB8;
defparam \RegFile|Mux1|MUXTop|m0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m0|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m0|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg23|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg22|bit0|int_q~q ))))

	.dataa(\RegFile|reg22|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\RegFile|reg23|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~3 .lut_mask = 16'hC808;
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N8
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m0|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m0|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg21|bit0|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg20|bit0|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\RegFile|reg21|bit0|int_q~q ),
	.datac(\RegFile|reg20|bit0|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~4 .lut_mask = 16'h00D8;
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m0|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m0|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m0|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX1623|m0|muxtop|y~4_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX1623|m0|muxtop|y~3_combout ),
	.datad(\RegFile|Mux1|MUX1623|m0|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N3
dffeas \RegFile|reg29|bit0|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg29|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg29|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg29|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N0
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m0|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m0|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg29|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg28|bit0|int_q~q ))))

	.dataa(\RegFile|reg28|bit0|int_q~q ),
	.datab(\RegFile|reg29|bit0|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~1 .lut_mask = 16'h00CA;
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N13
dffeas \RegFile|reg30|bit0|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg30|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg30|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg30|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y53_N27
dffeas \RegFile|reg31|bit0|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg31|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg31|bit0|int_q .is_wysiwyg = "true";
defparam \RegFile|reg31|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m0|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m0|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg31|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg30|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\RegFile|reg30|bit0|int_q~q ),
	.datac(\RegFile|reg31|bit0|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~0 .lut_mask = 16'hE400;
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N2
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m0|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m0|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m0|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX3124|m0|muxtop|y~0_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\RegFile|Mux1|MUX3124|m0|muxtop|y~1_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX3124|m0|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~2 .lut_mask = 16'hAA88;
defparam \RegFile|Mux1|MUX3124|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N24
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m0|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m0|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg17|bit0|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg16|bit0|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg16|bit0|int_q~q ),
	.datad(\RegFile|reg17|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N10
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m0|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m0|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m0|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX1623|m0|muxtop|y~1_combout )))

	.dataa(\RegFile|Mux1|MUX1623|m0|muxtop|y~0_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX1623|m0|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~2 .lut_mask = 16'h3322;
defparam \RegFile|Mux1|MUX1623|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N24
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m0|y~1 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m0|y~1_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX3124|m0|muxtop|y~2_combout )))) # (!\IFID|instReg|reg2431|bit0|int_q~q  & ((\RegFile|Mux1|MUX1623|m0|muxtop|y~5_combout ) # 
// ((\RegFile|Mux1|MUX1623|m0|muxtop|y~2_combout ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\RegFile|Mux1|MUX1623|m0|muxtop|y~5_combout ),
	.datac(\RegFile|Mux1|MUX3124|m0|muxtop|y~2_combout ),
	.datad(\RegFile|Mux1|MUX1623|m0|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m0|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m0|y~1 .lut_mask = 16'hF5E4;
defparam \RegFile|Mux1|MUXTop|m0|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N20
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m0|y~3 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m0|y~3_combout  = (\RegFile|Mux1|MUXTop|m0|y~2_combout ) # ((\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUXTop|m0|y~1_combout ))) # (!\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUXTop|m0|y~0_combout )))

	.dataa(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\RegFile|Mux1|MUXTop|m0|y~2_combout ),
	.datac(\RegFile|Mux1|MUXTop|m0|y~0_combout ),
	.datad(\RegFile|Mux1|MUXTop|m0|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m0|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m0|y~3 .lut_mask = 16'hFEDC;
defparam \RegFile|Mux1|MUXTop|m0|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y55_N21
dffeas \inst9|RD1Reg|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\RegFile|Mux1|MUXTop|m0|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|RD1Reg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|RD1Reg|bit0|int_q .is_wysiwyg = "true";
defparam \inst9|RD1Reg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N30
cycloneive_lcell_comb \inst24|t2~6 (
// Equation(s):
// \inst24|t2~6_combout  = (\inst24|t2~5_combout  & (\MEMWB|RegRdReg|bit0|int_q~q  $ (!\inst9|instReg|reg1623|bit5|int_q~q )))

	.dataa(\inst24|t2~5_combout ),
	.datab(\MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(gnd),
	.datad(\inst9|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst24|t2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|t2~6 .lut_mask = 16'h8822;
defparam \inst24|t2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N14
cycloneive_lcell_comb \inst25|m0|y~0 (
// Equation(s):
// \inst25|m0|y~0_combout  = (\inst24|t2~6_combout  & ((\inst24|t2~4_combout  & (\EXMEM|ALUResultReg|bit0|int_q~q )) # (!\inst24|t2~4_combout  & ((\inst9|RD1Reg|bit0|int_q~q ))))) # (!\inst24|t2~6_combout  & (((\inst9|RD1Reg|bit0|int_q~q ))))

	.dataa(\EXMEM|ALUResultReg|bit0|int_q~q ),
	.datab(\inst9|RD1Reg|bit0|int_q~q ),
	.datac(\inst24|t2~6_combout ),
	.datad(\inst24|t2~4_combout ),
	.cin(gnd),
	.combout(\inst25|m0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m0|y~0 .lut_mask = 16'hACCC;
defparam \inst25|m0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N4
cycloneive_lcell_comb \inst25|m0|y~1 (
// Equation(s):
// \inst25|m0|y~1_combout  = (\inst24|fwdA [0] & ((\inst27|mux0|y~0_combout ))) # (!\inst24|fwdA [0] & (\inst25|m0|y~0_combout ))

	.dataa(\inst24|fwdA [0]),
	.datab(\inst25|m0|y~0_combout ),
	.datac(gnd),
	.datad(\inst27|mux0|y~0_combout ),
	.cin(gnd),
	.combout(\inst25|m0|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m0|y~1 .lut_mask = 16'hEE44;
defparam \inst25|m0|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N14
cycloneive_lcell_comb \inst21|fa|fa0|Cout~0 (
// Equation(s):
// \inst21|fa|fa0|Cout~0_combout  = (\inst14|mux0|y~4_combout  & (((\inst25|m0|y~1_combout )))) # (!\inst14|mux0|y~4_combout  & ((\inst14|mux0|y~3_combout  & ((\inst25|m0|y~1_combout ))) # (!\inst14|mux0|y~3_combout  & (\inst22|Operation [2]))))

	.dataa(\inst22|Operation [2]),
	.datab(\inst14|mux0|y~4_combout ),
	.datac(\inst25|m0|y~1_combout ),
	.datad(\inst14|mux0|y~3_combout ),
	.cin(gnd),
	.combout(\inst21|fa|fa0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|fa0|Cout~0 .lut_mask = 16'hF0E2;
defparam \inst21|fa|fa0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N10
cycloneive_lcell_comb \inst21|fa|fa1|Cout~0 (
// Equation(s):
// \inst21|fa|fa1|Cout~0_combout  = (\inst21|fa|comb~3_combout  & ((\inst25|m1|y~2_combout ) # ((\inst21|fa|fa0|Cout~0_combout ) # (\inst25|m1|y~3_combout )))) # (!\inst21|fa|comb~3_combout  & (\inst21|fa|fa0|Cout~0_combout  & ((\inst25|m1|y~2_combout ) # 
// (\inst25|m1|y~3_combout ))))

	.dataa(\inst25|m1|y~2_combout ),
	.datab(\inst21|fa|comb~3_combout ),
	.datac(\inst21|fa|fa0|Cout~0_combout ),
	.datad(\inst25|m1|y~3_combout ),
	.cin(gnd),
	.combout(\inst21|fa|fa1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|fa1|Cout~0 .lut_mask = 16'hFCE8;
defparam \inst21|fa|fa1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N28
cycloneive_lcell_comb \inst14|mux2|y~1 (
// Equation(s):
// \inst14|mux2|y~1_combout  = (\inst9|ALUSrcff|int_q~q  & (\inst9|instReg|reg07|bit2|int_q~q )) # (!\inst9|ALUSrcff|int_q~q  & (((\inst27|mux2|y~0_combout  & \inst24|fwdB [0]))))

	.dataa(\inst9|instReg|reg07|bit2|int_q~q ),
	.datab(\inst9|ALUSrcff|int_q~q ),
	.datac(\inst27|mux2|y~0_combout ),
	.datad(\inst24|fwdB [0]),
	.cin(gnd),
	.combout(\inst14|mux2|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux2|y~1 .lut_mask = 16'hB888;
defparam \inst14|mux2|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N2
cycloneive_lcell_comb \inst21|fa|comb~4 (
// Equation(s):
// \inst21|fa|comb~4_combout  = \inst22|Operation [2] $ (((\inst14|mux2|y~1_combout ) # ((\inst14|mux2|y~0_combout  & \inst14|mux1|y~0_combout ))))

	.dataa(\inst14|mux2|y~0_combout ),
	.datab(\inst14|mux1|y~0_combout ),
	.datac(\inst22|Operation [2]),
	.datad(\inst14|mux2|y~1_combout ),
	.cin(gnd),
	.combout(\inst21|fa|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|comb~4 .lut_mask = 16'h0F78;
defparam \inst21|fa|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N22
cycloneive_lcell_comb \inst21|mux|m2|muxtop|y~0 (
// Equation(s):
// \inst21|mux|m2|muxtop|y~0_combout  = (\inst21|mux|m1|muxtop|y~0_combout  & (\inst25|m2|y~combout  $ (\inst21|fa|fa1|Cout~0_combout  $ (\inst21|fa|comb~4_combout ))))

	.dataa(\inst21|mux|m1|muxtop|y~0_combout ),
	.datab(\inst25|m2|y~combout ),
	.datac(\inst21|fa|fa1|Cout~0_combout ),
	.datad(\inst21|fa|comb~4_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m2|muxtop|y~0 .lut_mask = 16'h8228;
defparam \inst21|mux|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N0
cycloneive_lcell_comb \inst21|mux|m2|muxtop|y~1 (
// Equation(s):
// \inst21|mux|m2|muxtop|y~1_combout  = (\inst14|mux2|y~2_combout  & ((\inst21|mux|m1|muxtop|y~1_combout ) # ((\inst21|mux|m1|muxtop|y~2_combout  & \inst25|m2|y~combout )))) # (!\inst14|mux2|y~2_combout  & (((\inst25|m2|y~combout  & 
// \inst21|mux|m1|muxtop|y~1_combout ))))

	.dataa(\inst14|mux2|y~2_combout ),
	.datab(\inst21|mux|m1|muxtop|y~2_combout ),
	.datac(\inst25|m2|y~combout ),
	.datad(\inst21|mux|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m2|muxtop|y~1 .lut_mask = 16'hFA80;
defparam \inst21|mux|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N0
cycloneive_lcell_comb \inst21|mux|m2|muxtop|y~2 (
// Equation(s):
// \inst21|mux|m2|muxtop|y~2_combout  = (\inst21|mux|m2|muxtop|y~0_combout ) # ((!\inst22|Operation [2] & \inst21|mux|m2|muxtop|y~1_combout ))

	.dataa(\inst22|Operation [2]),
	.datab(\inst21|mux|m2|muxtop|y~0_combout ),
	.datac(gnd),
	.datad(\inst21|mux|m2|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m2|muxtop|y~2 .lut_mask = 16'hDDCC;
defparam \inst21|mux|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N23
dffeas \EXMEM|ALUResultReg|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst21|mux|m2|muxtop|y~2_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ALUResultReg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ALUResultReg|bit2|int_q .is_wysiwyg = "true";
defparam \EXMEM|ALUResultReg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N14
cycloneive_lcell_comb \MEMWB|ALUResultReg|bit2|int_q~feeder (
// Equation(s):
// \MEMWB|ALUResultReg|bit2|int_q~feeder_combout  = \EXMEM|ALUResultReg|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EXMEM|ALUResultReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\MEMWB|ALUResultReg|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \MEMWB|ALUResultReg|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N15
dffeas \MEMWB|ALUResultReg|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\MEMWB|ALUResultReg|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|ALUResultReg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit2|int_q .is_wysiwyg = "true";
defparam \MEMWB|ALUResultReg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N16
cycloneive_lcell_comb \inst27|mux2|y~0 (
// Equation(s):
// \inst27|mux2|y~0_combout  = (\MEMWB|MtRff|int_q~q  & ((\MEMWB|ReadDataReg|bit2|int_q ))) # (!\MEMWB|MtRff|int_q~q  & (\MEMWB|ALUResultReg|bit2|int_q~q ))

	.dataa(\MEMWB|MtRff|int_q~q ),
	.datab(\MEMWB|ALUResultReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\MEMWB|ReadDataReg|bit2|int_q ),
	.cin(gnd),
	.combout(\inst27|mux2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst27|mux2|y~0 .lut_mask = 16'hEE44;
defparam \inst27|mux2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N6
cycloneive_lcell_comb \inst25|m2|y~3 (
// Equation(s):
// \inst25|m2|y~3_combout  = (\inst24|fwdA [0] & (((\inst27|mux2|y~0_combout )))) # (!\inst24|fwdA [0] & (\EXMEM|ALUResultReg|bit2|int_q~q  & ((\inst24|t2~combout ))))

	.dataa(\EXMEM|ALUResultReg|bit2|int_q~q ),
	.datab(\inst27|mux2|y~0_combout ),
	.datac(\inst24|fwdA [0]),
	.datad(\inst24|t2~combout ),
	.cin(gnd),
	.combout(\inst25|m2|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m2|y~3 .lut_mask = 16'hCAC0;
defparam \inst25|m2|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N2
cycloneive_lcell_comb \inst21|fa|fa2|Cout~0 (
// Equation(s):
// \inst21|fa|fa2|Cout~0_combout  = (\inst21|fa|comb~4_combout  & ((\inst25|m2|y~2_combout ) # ((\inst25|m2|y~3_combout ) # (\inst21|fa|fa1|Cout~0_combout )))) # (!\inst21|fa|comb~4_combout  & (\inst21|fa|fa1|Cout~0_combout  & ((\inst25|m2|y~2_combout ) # 
// (\inst25|m2|y~3_combout ))))

	.dataa(\inst25|m2|y~2_combout ),
	.datab(\inst25|m2|y~3_combout ),
	.datac(\inst21|fa|comb~4_combout ),
	.datad(\inst21|fa|fa1|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst21|fa|fa2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|fa2|Cout~0 .lut_mask = 16'hFEE0;
defparam \inst21|fa|fa2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N26
cycloneive_lcell_comb \inst25|m3|y~3 (
// Equation(s):
// \inst25|m3|y~3_combout  = (\inst24|fwdA [0] & (\inst27|mux3|y~0_combout )) # (!\inst24|fwdA [0] & (((\EXMEM|ALUResultReg|bit3|int_q~q  & \inst24|t2~combout ))))

	.dataa(\inst27|mux3|y~0_combout ),
	.datab(\inst24|fwdA [0]),
	.datac(\EXMEM|ALUResultReg|bit3|int_q~q ),
	.datad(\inst24|t2~combout ),
	.cin(gnd),
	.combout(\inst25|m3|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m3|y~3 .lut_mask = 16'hB888;
defparam \inst25|m3|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N8
cycloneive_lcell_comb \inst21|fa|fa3|Cout~0 (
// Equation(s):
// \inst21|fa|fa3|Cout~0_combout  = (\inst21|fa|fa2|Cout~0_combout  & ((\inst25|m3|y~2_combout ) # ((\inst21|fa|comb~2_combout ) # (\inst25|m3|y~3_combout )))) # (!\inst21|fa|fa2|Cout~0_combout  & (\inst21|fa|comb~2_combout  & ((\inst25|m3|y~2_combout ) # 
// (\inst25|m3|y~3_combout ))))

	.dataa(\inst25|m3|y~2_combout ),
	.datab(\inst21|fa|fa2|Cout~0_combout ),
	.datac(\inst21|fa|comb~2_combout ),
	.datad(\inst25|m3|y~3_combout ),
	.cin(gnd),
	.combout(\inst21|fa|fa3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|fa3|Cout~0 .lut_mask = 16'hFCE8;
defparam \inst21|fa|fa3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N30
cycloneive_lcell_comb \inst14|mux4|y~0 (
// Equation(s):
// \inst14|mux4|y~0_combout  = (!\inst24|fwdB [0] & ((\inst24|t3~combout  & (\EXMEM|ALUResultReg|bit4|int_q~q )) # (!\inst24|t3~combout  & ((\inst9|RD2Reg|bit4|int_q~q )))))

	.dataa(\EXMEM|ALUResultReg|bit4|int_q~q ),
	.datab(\inst9|RD2Reg|bit4|int_q~q ),
	.datac(\inst24|t3~combout ),
	.datad(\inst24|fwdB [0]),
	.cin(gnd),
	.combout(\inst14|mux4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux4|y~0 .lut_mask = 16'h00AC;
defparam \inst14|mux4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N0
cycloneive_lcell_comb \inst14|mux4|y~1 (
// Equation(s):
// \inst14|mux4|y~1_combout  = (!\inst9|ALUSrcff|int_q~q  & ((\inst14|mux4|y~0_combout ) # ((\inst27|mux4|y~0_combout  & \inst24|fwdB [0]))))

	.dataa(\inst27|mux4|y~0_combout ),
	.datab(\inst9|ALUSrcff|int_q~q ),
	.datac(\inst14|mux4|y~0_combout ),
	.datad(\inst24|fwdB [0]),
	.cin(gnd),
	.combout(\inst14|mux4|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux4|y~1 .lut_mask = 16'h3230;
defparam \inst14|mux4|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N12
cycloneive_lcell_comb \inst9|instReg|reg07|bit4|int_q~feeder (
// Equation(s):
// \inst9|instReg|reg07|bit4|int_q~feeder_combout  = \IFID|instReg|reg07|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFID|instReg|reg07|bit4|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|instReg|reg07|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instReg|reg07|bit4|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst9|instReg|reg07|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N13
dffeas \inst9|instReg|reg07|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|instReg|reg07|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg07|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg07|bit4|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg07|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N6
cycloneive_lcell_comb \inst21|fa|comb~5 (
// Equation(s):
// \inst21|fa|comb~5_combout  = \inst22|Operation [2] $ (((\inst14|mux4|y~1_combout ) # ((\inst9|ALUSrcff|int_q~q  & \inst9|instReg|reg07|bit4|int_q~q ))))

	.dataa(\inst22|Operation [2]),
	.datab(\inst14|mux4|y~1_combout ),
	.datac(\inst9|ALUSrcff|int_q~q ),
	.datad(\inst9|instReg|reg07|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst21|fa|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|comb~5 .lut_mask = 16'h5666;
defparam \inst21|fa|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N30
cycloneive_lcell_comb \inst21|mux|m4|muxtop|y~0 (
// Equation(s):
// \inst21|mux|m4|muxtop|y~0_combout  = (\inst21|mux|m1|muxtop|y~0_combout  & (\inst25|m4|y~combout  $ (\inst21|fa|fa3|Cout~0_combout  $ (\inst21|fa|comb~5_combout ))))

	.dataa(\inst25|m4|y~combout ),
	.datab(\inst21|fa|fa3|Cout~0_combout ),
	.datac(\inst21|fa|comb~5_combout ),
	.datad(\inst21|mux|m1|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m4|muxtop|y~0 .lut_mask = 16'h9600;
defparam \inst21|mux|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N18
cycloneive_lcell_comb \inst21|mux|m4|muxtop|y~2 (
// Equation(s):
// \inst21|mux|m4|muxtop|y~2_combout  = (\inst21|mux|m4|muxtop|y~0_combout ) # ((\inst21|mux|m4|muxtop|y~1_combout  & !\inst22|Operation [2]))

	.dataa(\inst21|mux|m4|muxtop|y~1_combout ),
	.datab(gnd),
	.datac(\inst22|Operation [2]),
	.datad(\inst21|mux|m4|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m4|muxtop|y~2 .lut_mask = 16'hFF0A;
defparam \inst21|mux|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N5
dffeas \EXMEM|ALUResultReg|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst21|mux|m4|muxtop|y~2_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ALUResultReg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ALUResultReg|bit4|int_q .is_wysiwyg = "true";
defparam \EXMEM|ALUResultReg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N30
cycloneive_lcell_comb \MEMWB|ALUResultReg|bit4|int_q~feeder (
// Equation(s):
// \MEMWB|ALUResultReg|bit4|int_q~feeder_combout  = \EXMEM|ALUResultReg|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EXMEM|ALUResultReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\MEMWB|ALUResultReg|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \MEMWB|ALUResultReg|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N31
dffeas \MEMWB|ALUResultReg|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\MEMWB|ALUResultReg|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|ALUResultReg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit4|int_q .is_wysiwyg = "true";
defparam \MEMWB|ALUResultReg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N10
cycloneive_lcell_comb \inst27|mux4|y~0 (
// Equation(s):
// \inst27|mux4|y~0_combout  = (\MEMWB|MtRff|int_q~q  & (\MEMWB|ReadDataReg|bit4|int_q )) # (!\MEMWB|MtRff|int_q~q  & ((\MEMWB|ALUResultReg|bit4|int_q~q )))

	.dataa(\MEMWB|ReadDataReg|bit4|int_q ),
	.datab(\MEMWB|ALUResultReg|bit4|int_q~q ),
	.datac(gnd),
	.datad(\MEMWB|MtRff|int_q~q ),
	.cin(gnd),
	.combout(\inst27|mux4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst27|mux4|y~0 .lut_mask = 16'hAACC;
defparam \inst27|mux4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N10
cycloneive_lcell_comb \inst25|m4|y~3 (
// Equation(s):
// \inst25|m4|y~3_combout  = (\inst24|fwdA [0] & (((\inst27|mux4|y~0_combout )))) # (!\inst24|fwdA [0] & (\EXMEM|ALUResultReg|bit4|int_q~q  & ((\inst24|t2~combout ))))

	.dataa(\EXMEM|ALUResultReg|bit4|int_q~q ),
	.datab(\inst27|mux4|y~0_combout ),
	.datac(\inst24|t2~combout ),
	.datad(\inst24|fwdA [0]),
	.cin(gnd),
	.combout(\inst25|m4|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|m4|y~3 .lut_mask = 16'hCCA0;
defparam \inst25|m4|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N12
cycloneive_lcell_comb \inst21|fa|fa4|Cout~0 (
// Equation(s):
// \inst21|fa|fa4|Cout~0_combout  = (\inst21|fa|fa3|Cout~0_combout  & ((\inst25|m4|y~2_combout ) # ((\inst25|m4|y~3_combout ) # (\inst21|fa|comb~5_combout )))) # (!\inst21|fa|fa3|Cout~0_combout  & (\inst21|fa|comb~5_combout  & ((\inst25|m4|y~2_combout ) # 
// (\inst25|m4|y~3_combout ))))

	.dataa(\inst25|m4|y~2_combout ),
	.datab(\inst25|m4|y~3_combout ),
	.datac(\inst21|fa|fa3|Cout~0_combout ),
	.datad(\inst21|fa|comb~5_combout ),
	.cin(gnd),
	.combout(\inst21|fa|fa4|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fa|fa4|Cout~0 .lut_mask = 16'hFEE0;
defparam \inst21|fa|fa4|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N10
cycloneive_lcell_comb \inst21|mux|m5|muxtop|y~2 (
// Equation(s):
// \inst21|mux|m5|muxtop|y~2_combout  = (\inst21|mux|m1|muxtop|y~0_combout  & (\inst25|m5|y~combout  $ (\inst21|fa|comb~6_combout  $ (\inst21|fa|fa4|Cout~0_combout ))))

	.dataa(\inst25|m5|y~combout ),
	.datab(\inst21|fa|comb~6_combout ),
	.datac(\inst21|fa|fa4|Cout~0_combout ),
	.datad(\inst21|mux|m1|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m5|muxtop|y~2 .lut_mask = 16'h9600;
defparam \inst21|mux|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N26
cycloneive_lcell_comb \inst21|mux|m5|muxtop|y~4 (
// Equation(s):
// \inst21|mux|m5|muxtop|y~4_combout  = (\inst21|mux|m5|muxtop|y~2_combout ) # ((!\inst22|Operation [2] & \inst21|mux|m5|muxtop|y~3_combout ))

	.dataa(\inst22|Operation [2]),
	.datab(gnd),
	.datac(\inst21|mux|m5|muxtop|y~3_combout ),
	.datad(\inst21|mux|m5|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst21|mux|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|mux|m5|muxtop|y~4 .lut_mask = 16'hFF50;
defparam \inst21|mux|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N27
dffeas \EXMEM|ALUResultReg|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst21|mux|m5|muxtop|y~4_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|ALUResultReg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|ALUResultReg|bit5|int_q .is_wysiwyg = "true";
defparam \EXMEM|ALUResultReg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y54_N29
dffeas \MEMWB|ALUResultReg|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|ALUResultReg|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|ALUResultReg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|ALUResultReg|bit5|int_q .is_wysiwyg = "true";
defparam \MEMWB|ALUResultReg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N28
cycloneive_lcell_comb \inst27|mux5|y~0 (
// Equation(s):
// \inst27|mux5|y~0_combout  = (\MEMWB|MtRff|int_q~q  & ((\MEMWB|ReadDataReg|bit5|int_q ))) # (!\MEMWB|MtRff|int_q~q  & (\MEMWB|ALUResultReg|bit5|int_q~q ))

	.dataa(\MEMWB|MtRff|int_q~q ),
	.datab(gnd),
	.datac(\MEMWB|ALUResultReg|bit5|int_q~q ),
	.datad(\MEMWB|ReadDataReg|bit5|int_q ),
	.cin(gnd),
	.combout(\inst27|mux5|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst27|mux5|y~0 .lut_mask = 16'hFA50;
defparam \inst27|mux5|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N13
dffeas \RegFile|reg11|bit5|int_q (
	.clk(\RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg11|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg11|bit5|int_q .is_wysiwyg = "true";
defparam \RegFile|reg11|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m5|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux2|MUX815|m5|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg11|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg10|bit5|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg11|bit5|int_q~q ),
	.datad(\RegFile|reg10|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~0 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m5|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux2|MUX815|m5|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg9|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg8|bit5|int_q~q ))))

	.dataa(\RegFile|reg8|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg9|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~1 .lut_mask = 16'h3022;
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N8
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m5|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux2|MUX815|m5|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m5|muxtop|y~0_combout ) # (\RegFile|Mux2|MUX815|m5|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m5|muxtop|y~0_combout ),
	.datad(\RegFile|Mux2|MUX815|m5|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N18
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m5|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX07|m5|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg7|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg6|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg6|bit5|int_q~q ),
	.datad(\RegFile|reg7|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~3 .lut_mask = 16'hC840;
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N6
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m5|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX07|m5|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg5|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg4|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg4|bit5|int_q~q ),
	.datad(\RegFile|reg5|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N24
cycloneive_lcell_comb \RegFile|Mux2|MUX07|m5|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX07|m5|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX07|m5|muxtop|y~3_combout ) # (\RegFile|Mux2|MUX07|m5|muxtop|y~4_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX07|m5|muxtop|y~3_combout ),
	.datad(\RegFile|Mux2|MUX07|m5|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX07|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX07|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N26
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m5|y~0 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m5|y~0_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & (((\RegFile|Mux2|MUX815|m5|muxtop|y~2_combout )))) # (!\IFID|instReg|reg1623|bit3|int_q~q  & ((\RegFile|Mux2|MUX07|m5|muxtop|y~2_combout ) # 
// ((\RegFile|Mux2|MUX07|m5|muxtop|y~5_combout ))))

	.dataa(\RegFile|Mux2|MUX07|m5|muxtop|y~2_combout ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m5|muxtop|y~2_combout ),
	.datad(\RegFile|Mux2|MUX07|m5|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m5|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m5|y~0 .lut_mask = 16'hF3E2;
defparam \RegFile|Mux2|MUXTop|m5|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m5|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m5|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg25|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg24|bit5|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\RegFile|reg25|bit5|int_q~q ),
	.datac(\RegFile|reg24|bit5|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~4 .lut_mask = 16'h4450;
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N12
cycloneive_lcell_comb \RegFile|Mux2|MUX3124|m5|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX3124|m5|muxtop|y~5_combout  = (!\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX3124|m5|muxtop|y~3_combout ) # (\RegFile|Mux2|MUX3124|m5|muxtop|y~4_combout )))

	.dataa(\RegFile|Mux2|MUX3124|m5|muxtop|y~3_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux2|MUX3124|m5|muxtop|y~4_combout ),
	.datad(\IFID|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX3124|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~5 .lut_mask = 16'h00FA;
defparam \RegFile|Mux2|MUX3124|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N4
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m5|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux2|MUX815|m5|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg13|bit5|int_q~q ))) # (!\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg12|bit5|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\RegFile|reg12|bit5|int_q~q ),
	.datad(\RegFile|reg13|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~4 .lut_mask = 16'h3210;
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N2
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m5|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux2|MUX815|m5|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit1|int_q~q  & ((\IFID|instReg|reg1623|bit0|int_q~q  & (\RegFile|reg15|bit5|int_q~q )) # (!\IFID|instReg|reg1623|bit0|int_q~q  & ((\RegFile|reg14|bit5|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\RegFile|reg15|bit5|int_q~q ),
	.datad(\RegFile|reg14|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~3 .lut_mask = 16'hA280;
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N16
cycloneive_lcell_comb \RegFile|Mux2|MUX815|m5|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux2|MUX815|m5|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit2|int_q~q  & ((\RegFile|Mux2|MUX815|m5|muxtop|y~4_combout ) # (\RegFile|Mux2|MUX815|m5|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\RegFile|Mux2|MUX815|m5|muxtop|y~4_combout ),
	.datad(\RegFile|Mux2|MUX815|m5|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUX815|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \RegFile|Mux2|MUX815|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N22
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m5|y~2 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m5|y~2_combout  = (\IFID|instReg|reg1623|bit3|int_q~q  & ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUX3124|m5|muxtop|y~5_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUX815|m5|muxtop|y~5_combout 
// )))))

	.dataa(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\RegFile|Mux2|MUX3124|m5|muxtop|y~5_combout ),
	.datad(\RegFile|Mux2|MUX815|m5|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m5|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m5|y~2 .lut_mask = 16'hC480;
defparam \RegFile|Mux2|MUXTop|m5|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N20
cycloneive_lcell_comb \RegFile|Mux2|MUXTop|m5|y~3 (
// Equation(s):
// \RegFile|Mux2|MUXTop|m5|y~3_combout  = (\RegFile|Mux2|MUXTop|m5|y~2_combout ) # ((\IFID|instReg|reg1623|bit4|int_q~q  & (\RegFile|Mux2|MUXTop|m5|y~1_combout )) # (!\IFID|instReg|reg1623|bit4|int_q~q  & ((\RegFile|Mux2|MUXTop|m5|y~0_combout ))))

	.dataa(\RegFile|Mux2|MUXTop|m5|y~1_combout ),
	.datab(\IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\RegFile|Mux2|MUXTop|m5|y~0_combout ),
	.datad(\RegFile|Mux2|MUXTop|m5|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2|MUXTop|m5|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2|MUXTop|m5|y~3 .lut_mask = 16'hFFB8;
defparam \RegFile|Mux2|MUXTop|m5|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N20
cycloneive_lcell_comb \BranchChkComp|Equal0~2 (
// Equation(s):
// \BranchChkComp|Equal0~2_combout  = (\RegFile|Mux2|MUXTop|m4|y~3_combout  & (\RegFile|Mux1|MUXTop|m4|y~3_combout  & (\RegFile|Mux2|MUXTop|m5|y~3_combout  $ (!\RegFile|Mux1|MUXTop|m5|y~3_combout )))) # (!\RegFile|Mux2|MUXTop|m4|y~3_combout  & 
// (!\RegFile|Mux1|MUXTop|m4|y~3_combout  & (\RegFile|Mux2|MUXTop|m5|y~3_combout  $ (!\RegFile|Mux1|MUXTop|m5|y~3_combout ))))

	.dataa(\RegFile|Mux2|MUXTop|m4|y~3_combout ),
	.datab(\RegFile|Mux2|MUXTop|m5|y~3_combout ),
	.datac(\RegFile|Mux1|MUXTop|m5|y~3_combout ),
	.datad(\RegFile|Mux1|MUXTop|m4|y~3_combout ),
	.cin(gnd),
	.combout(\BranchChkComp|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BranchChkComp|Equal0~2 .lut_mask = 16'h8241;
defparam \BranchChkComp|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N27
dffeas \RegFile|reg18|bit7|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [2]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg18|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg18|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg18|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N26
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m7|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m7|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg19|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg18|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg19|bit7|int_q~q ),
	.datac(\RegFile|reg18|bit7|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~0 .lut_mask = 16'h88A0;
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N16
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m7|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m7|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg17|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg16|bit7|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg16|bit7|int_q~q ),
	.datad(\RegFile|reg17|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~1 .lut_mask = 16'h3210;
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N28
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m7|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m7|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m7|muxtop|y~0_combout ) # (\RegFile|Mux1|MUX1623|m7|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX1623|m7|muxtop|y~0_combout ),
	.datad(\RegFile|Mux1|MUX1623|m7|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N1
dffeas \RegFile|reg29|bit7|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg29|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg29|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg29|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N21
dffeas \RegFile|reg28|bit7|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg28|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg28|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg28|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m7|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m7|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg29|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg28|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg29|bit7|int_q~q ),
	.datad(\RegFile|reg28|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~1 .lut_mask = 16'h5140;
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N25
dffeas \RegFile|reg30|bit7|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg30|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg30|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg30|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y53_N11
dffeas \RegFile|reg31|bit7|int_q (
	.clk(\RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg31|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg31|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg31|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N24
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m7|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m7|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg31|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg30|bit7|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg30|bit7|int_q~q ),
	.datad(\RegFile|reg31|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~0 .lut_mask = 16'hA820;
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N14
cycloneive_lcell_comb \RegFile|Mux1|MUX3124|m7|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX3124|m7|muxtop|y~2_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX3124|m7|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX3124|m7|muxtop|y~0_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX3124|m7|muxtop|y~1_combout ),
	.datad(\RegFile|Mux1|MUX3124|m7|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX3124|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~2 .lut_mask = 16'hAAA0;
defparam \RegFile|Mux1|MUX3124|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N5
dffeas \RegFile|reg20|bit7|int_q (
	.clk(\RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg20|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg20|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg20|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m7|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m7|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg21|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg20|bit7|int_q~q )))))

	.dataa(\RegFile|reg21|bit7|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\RegFile|reg20|bit7|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~4 .lut_mask = 16'h00B8;
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N6
cycloneive_lcell_comb \RegFile|Mux1|MUX1623|m7|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX1623|m7|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX1623|m7|muxtop|y~3_combout ) # (\RegFile|Mux1|MUX1623|m7|muxtop|y~4_combout )))

	.dataa(\RegFile|Mux1|MUX1623|m7|muxtop|y~3_combout ),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX1623|m7|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX1623|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \RegFile|Mux1|MUX1623|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N22
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m7|y~1 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m7|y~1_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX3124|m7|muxtop|y~2_combout )))) # (!\IFID|instReg|reg2431|bit0|int_q~q  & ((\RegFile|Mux1|MUX1623|m7|muxtop|y~2_combout ) # 
// ((\RegFile|Mux1|MUX1623|m7|muxtop|y~5_combout ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\RegFile|Mux1|MUX1623|m7|muxtop|y~2_combout ),
	.datac(\RegFile|Mux1|MUX3124|m7|muxtop|y~2_combout ),
	.datad(\RegFile|Mux1|MUX1623|m7|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m7|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m7|y~1 .lut_mask = 16'hF5E4;
defparam \RegFile|Mux1|MUXTop|m7|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m7|muxtop|y~4 (
// Equation(s):
// \RegFile|Mux1|MUX07|m7|muxtop|y~4_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg5|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg4|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg5|bit7|int_q~q ),
	.datad(\RegFile|reg4|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~4 .lut_mask = 16'h3120;
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N23
dffeas \RegFile|reg6|bit7|int_q (
	.clk(\RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg6|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg6|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg6|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N22
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m7|muxtop|y~3 (
// Equation(s):
// \RegFile|Mux1|MUX07|m7|muxtop|y~3_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg7|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg6|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg7|bit7|int_q~q ),
	.datac(\RegFile|reg6|bit7|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~3 .lut_mask = 16'h88A0;
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N24
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m7|muxtop|y~5 (
// Equation(s):
// \RegFile|Mux1|MUX07|m7|muxtop|y~5_combout  = (\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m7|muxtop|y~4_combout ) # (\RegFile|Mux1|MUX07|m7|muxtop|y~3_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\RegFile|Mux1|MUX07|m7|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux1|MUX07|m7|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~5 .lut_mask = 16'hAA88;
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y57_N15
dffeas \RegFile|reg1|bit7|int_q (
	.clk(\RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg1|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg1|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg1|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y57_N5
dffeas \RegFile|reg0|bit7|int_q (
	.clk(\RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg0|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg0|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg0|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m7|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX07|m7|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg1|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg0|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\RegFile|reg1|bit7|int_q~q ),
	.datac(\RegFile|reg0|bit7|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~1 .lut_mask = 16'h4450;
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N8
cycloneive_lcell_comb \RegFile|reg3|bit7|int_q~feeder (
// Equation(s):
// \RegFile|reg3|bit7|int_q~feeder_combout  = \inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg3|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg3|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg3|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y59_N9
dffeas \RegFile|reg3|bit7|int_q (
	.clk(\RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(\RegFile|reg3|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg3|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg3|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg3|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N10
cycloneive_lcell_comb \RegFile|reg2|bit7|int_q~feeder (
// Equation(s):
// \RegFile|reg2|bit7|int_q~feeder_combout  = \inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|reg2|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|reg2|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|reg2|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y59_N11
dffeas \RegFile|reg2|bit7|int_q (
	.clk(\RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(\RegFile|reg2|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|reg2|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|reg2|bit7|int_q .is_wysiwyg = "true";
defparam \RegFile|reg2|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m7|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX07|m7|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg3|bit7|int_q~q )) # (!\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg2|bit7|int_q~q )))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\RegFile|reg3|bit7|int_q~q ),
	.datad(\RegFile|reg2|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~0 .lut_mask = 16'hC480;
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N30
cycloneive_lcell_comb \RegFile|Mux1|MUX07|m7|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX07|m7|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX07|m7|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX07|m7|muxtop|y~0_combout )))

	.dataa(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\RegFile|Mux1|MUX07|m7|muxtop|y~1_combout ),
	.datad(\RegFile|Mux1|MUX07|m7|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX07|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~2 .lut_mask = 16'h5550;
defparam \RegFile|Mux1|MUX07|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N4
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m7|muxtop|y~1 (
// Equation(s):
// \RegFile|Mux1|MUX815|m7|muxtop|y~1_combout  = (!\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg9|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg8|bit7|int_q~q ))))

	.dataa(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\RegFile|reg8|bit7|int_q~q ),
	.datac(\RegFile|reg9|bit7|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~1 .lut_mask = 16'h00E4;
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N14
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m7|muxtop|y~0 (
// Equation(s):
// \RegFile|Mux1|MUX815|m7|muxtop|y~0_combout  = (\IFID|instReg|reg1623|bit6|int_q~q  & ((\IFID|instReg|reg1623|bit5|int_q~q  & ((\RegFile|reg11|bit7|int_q~q ))) # (!\IFID|instReg|reg1623|bit5|int_q~q  & (\RegFile|reg10|bit7|int_q~q ))))

	.dataa(\RegFile|reg10|bit7|int_q~q ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\RegFile|reg11|bit7|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~0 .lut_mask = 16'hC808;
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N12
cycloneive_lcell_comb \RegFile|Mux1|MUX815|m7|muxtop|y~2 (
// Equation(s):
// \RegFile|Mux1|MUX815|m7|muxtop|y~2_combout  = (!\IFID|instReg|reg1623|bit7|int_q~q  & ((\RegFile|Mux1|MUX815|m7|muxtop|y~1_combout ) # (\RegFile|Mux1|MUX815|m7|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\RegFile|Mux1|MUX815|m7|muxtop|y~1_combout ),
	.datad(\RegFile|Mux1|MUX815|m7|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUX815|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~2 .lut_mask = 16'h3330;
defparam \RegFile|Mux1|MUX815|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N2
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m7|y~0 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m7|y~0_combout  = (\IFID|instReg|reg2431|bit0|int_q~q  & (((\RegFile|Mux1|MUX815|m7|muxtop|y~2_combout )))) # (!\IFID|instReg|reg2431|bit0|int_q~q  & ((\RegFile|Mux1|MUX07|m7|muxtop|y~5_combout ) # 
// ((\RegFile|Mux1|MUX07|m7|muxtop|y~2_combout ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\RegFile|Mux1|MUX07|m7|muxtop|y~5_combout ),
	.datac(\RegFile|Mux1|MUX07|m7|muxtop|y~2_combout ),
	.datad(\RegFile|Mux1|MUX815|m7|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m7|y~0 .lut_mask = 16'hFE54;
defparam \RegFile|Mux1|MUXTop|m7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N20
cycloneive_lcell_comb \RegFile|Mux1|MUXTop|m7|y~3 (
// Equation(s):
// \RegFile|Mux1|MUXTop|m7|y~3_combout  = (\RegFile|Mux1|MUXTop|m7|y~2_combout ) # ((\IFID|instReg|reg2431|bit1|int_q~q  & (\RegFile|Mux1|MUXTop|m7|y~1_combout )) # (!\IFID|instReg|reg2431|bit1|int_q~q  & ((\RegFile|Mux1|MUXTop|m7|y~0_combout ))))

	.dataa(\RegFile|Mux1|MUXTop|m7|y~2_combout ),
	.datab(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\RegFile|Mux1|MUXTop|m7|y~1_combout ),
	.datad(\RegFile|Mux1|MUXTop|m7|y~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1|MUXTop|m7|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1|MUXTop|m7|y~3 .lut_mask = 16'hFBEA;
defparam \RegFile|Mux1|MUXTop|m7|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N26
cycloneive_lcell_comb \BranchChkComp|Equal0~3 (
// Equation(s):
// \BranchChkComp|Equal0~3_combout  = (\RegFile|Mux2|MUXTop|m6|y~3_combout  & (\RegFile|Mux1|MUXTop|m6|y~3_combout  & (\RegFile|Mux2|MUXTop|m7|y~3_combout  $ (!\RegFile|Mux1|MUXTop|m7|y~3_combout )))) # (!\RegFile|Mux2|MUXTop|m6|y~3_combout  & 
// (!\RegFile|Mux1|MUXTop|m6|y~3_combout  & (\RegFile|Mux2|MUXTop|m7|y~3_combout  $ (!\RegFile|Mux1|MUXTop|m7|y~3_combout ))))

	.dataa(\RegFile|Mux2|MUXTop|m6|y~3_combout ),
	.datab(\RegFile|Mux1|MUXTop|m6|y~3_combout ),
	.datac(\RegFile|Mux2|MUXTop|m7|y~3_combout ),
	.datad(\RegFile|Mux1|MUXTop|m7|y~3_combout ),
	.cin(gnd),
	.combout(\BranchChkComp|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BranchChkComp|Equal0~3 .lut_mask = 16'h9009;
defparam \BranchChkComp|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N28
cycloneive_lcell_comb \BranchChkComp|Equal0~0 (
// Equation(s):
// \BranchChkComp|Equal0~0_combout  = (\RegFile|Mux2|MUXTop|m0|y~3_combout  & (\RegFile|Mux1|MUXTop|m0|y~3_combout  & (\RegFile|Mux2|MUXTop|m1|y~3_combout  $ (!\RegFile|Mux1|MUXTop|m1|y~3_combout )))) # (!\RegFile|Mux2|MUXTop|m0|y~3_combout  & 
// (!\RegFile|Mux1|MUXTop|m0|y~3_combout  & (\RegFile|Mux2|MUXTop|m1|y~3_combout  $ (!\RegFile|Mux1|MUXTop|m1|y~3_combout ))))

	.dataa(\RegFile|Mux2|MUXTop|m0|y~3_combout ),
	.datab(\RegFile|Mux2|MUXTop|m1|y~3_combout ),
	.datac(\RegFile|Mux1|MUXTop|m0|y~3_combout ),
	.datad(\RegFile|Mux1|MUXTop|m1|y~3_combout ),
	.cin(gnd),
	.combout(\BranchChkComp|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchChkComp|Equal0~0 .lut_mask = 16'h8421;
defparam \BranchChkComp|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N24
cycloneive_lcell_comb \BranchChkComp|Equal0~4 (
// Equation(s):
// \BranchChkComp|Equal0~4_combout  = (\BranchChkComp|Equal0~1_combout  & (\BranchChkComp|Equal0~2_combout  & (\BranchChkComp|Equal0~3_combout  & \BranchChkComp|Equal0~0_combout )))

	.dataa(\BranchChkComp|Equal0~1_combout ),
	.datab(\BranchChkComp|Equal0~2_combout ),
	.datac(\BranchChkComp|Equal0~3_combout ),
	.datad(\BranchChkComp|Equal0~0_combout ),
	.cin(gnd),
	.combout(\BranchChkComp|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \BranchChkComp|Equal0~4 .lut_mask = 16'h8000;
defparam \BranchChkComp|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N26
cycloneive_lcell_comb \BranchChkComp|outs[1] (
// Equation(s):
// \BranchChkComp|outs [1] = (!\BranchChkComp|comb~0_combout  & ((\BranchChkComp|outs [1]) # (\BranchChkComp|Equal0~4_combout )))

	.dataa(\BranchChkComp|comb~0_combout ),
	.datab(gnd),
	.datac(\BranchChkComp|outs [1]),
	.datad(\BranchChkComp|Equal0~4_combout ),
	.cin(gnd),
	.combout(\BranchChkComp|outs [1]),
	.cout());
// synopsys translate_off
defparam \BranchChkComp|outs[1] .lut_mask = 16'h5550;
defparam \BranchChkComp|outs[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N20
cycloneive_lcell_comb \inst8|muxALUOp0|y~2 (
// Equation(s):
// \inst8|muxALUOp0|y~2_combout  = (\IFID|instReg|reg2431|bit4|int_q~q  & !\IFID|instReg|reg2431|bit3|int_q~q )

	.dataa(gnd),
	.datab(\IFID|instReg|reg2431|bit4|int_q~q ),
	.datac(gnd),
	.datad(\IFID|instReg|reg2431|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst8|muxALUOp0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|muxALUOp0|y~2 .lut_mask = 16'h00CC;
defparam \inst8|muxALUOp0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N4
cycloneive_lcell_comb inst11(
// Equation(s):
// \inst11~combout  = (!\GReset~input_o  & (((!\inst8|muxALUOp0|y~2_combout ) # (!\BranchChkComp|outs [1])) # (!\inst17|Jump~0_combout )))

	.dataa(\inst17|Jump~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\BranchChkComp|outs [1]),
	.datad(\inst8|muxALUOp0|y~2_combout ),
	.cin(gnd),
	.combout(\inst11~combout ),
	.cout());
// synopsys translate_off
defparam inst11.lut_mask = 16'h1333;
defparam inst11.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y58_N3
dffeas \IFID|PCadd4Reg|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|PCadd4Reg|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|PCadd4Reg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit1|int_q .is_wysiwyg = "true";
defparam \IFID|PCadd4Reg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N10
cycloneive_lcell_comb \inst19|mux1|y~0 (
// Equation(s):
// \inst19|mux1|y~0_combout  = (\inst17|Jump~combout  & ((\IFID|instReg|reg07|bit1|int_q~q ))) # (!\inst17|Jump~combout  & (\IFID|PCadd4Reg|bit1|int_q~q ))

	.dataa(gnd),
	.datab(\IFID|PCadd4Reg|bit1|int_q~q ),
	.datac(\IFID|instReg|reg07|bit1|int_q~q ),
	.datad(\inst17|Jump~combout ),
	.cin(gnd),
	.combout(\inst19|mux1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|mux1|y~0 .lut_mask = 16'hF0CC;
defparam \inst19|mux1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N12
cycloneive_lcell_comb \PC|bit1|int_q~0 (
// Equation(s):
// \PC|bit1|int_q~0_combout  = (\inst10|stall~6_combout  & (\inst20~combout  $ (\inst17|Jump~combout )))

	.dataa(gnd),
	.datab(\inst10|stall~6_combout ),
	.datac(\inst20~combout ),
	.datad(\inst17|Jump~combout ),
	.cin(gnd),
	.combout(\PC|bit1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|bit1|int_q~0 .lut_mask = 16'h0CC0;
defparam \PC|bit1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y58_N11
dffeas \PC|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst19|mux1|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|bit1|int_q .is_wysiwyg = "true";
defparam \PC|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N14
cycloneive_lcell_comb \IFID|instReg|reg07|bit0|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg07|bit0|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\IFID|instReg|reg07|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg07|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|instReg|reg07|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N15
dffeas \IFID|instReg|reg07|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg07|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg07|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg07|bit0|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg07|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N26
cycloneive_lcell_comb \IFID|PCadd4Reg|bit0|int_q~feeder (
// Equation(s):
// \IFID|PCadd4Reg|bit0|int_q~feeder_combout  = \PC|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|bit0|int_q~q ),
	.cin(gnd),
	.combout(\IFID|PCadd4Reg|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|PCadd4Reg|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y58_N27
dffeas \IFID|PCadd4Reg|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|PCadd4Reg|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|PCadd4Reg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|PCadd4Reg|bit0|int_q .is_wysiwyg = "true";
defparam \IFID|PCadd4Reg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N20
cycloneive_lcell_comb \inst19|mux0|y~0 (
// Equation(s):
// \inst19|mux0|y~0_combout  = (\inst17|Jump~combout  & (\IFID|instReg|reg07|bit0|int_q~q )) # (!\inst17|Jump~combout  & ((\IFID|PCadd4Reg|bit0|int_q~q )))

	.dataa(gnd),
	.datab(\IFID|instReg|reg07|bit0|int_q~q ),
	.datac(\IFID|PCadd4Reg|bit0|int_q~q ),
	.datad(\inst17|Jump~combout ),
	.cin(gnd),
	.combout(\inst19|mux0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|mux0|y~0 .lut_mask = 16'hCCF0;
defparam \inst19|mux0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y58_N21
dffeas \PC|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst19|mux0|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|bit0|int_q .is_wysiwyg = "true";
defparam \PC|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y58_N29
dffeas \IFID|instReg|reg2431|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [29]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg2431|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg2431|bit5|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg2431|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N28
cycloneive_lcell_comb \inst17|MemWrite~0 (
// Equation(s):
// \inst17|MemWrite~0_combout  = (\IFID|instReg|reg2431|bit5|int_q~q  & (!\IFID|instReg|reg2431|bit6|int_q~q  & (!\IFID|instReg|reg2431|bit4|int_q~q  & \inst8|muxALUSrc|y~0_combout )))

	.dataa(\IFID|instReg|reg2431|bit5|int_q~q ),
	.datab(\IFID|instReg|reg2431|bit6|int_q~q ),
	.datac(\IFID|instReg|reg2431|bit4|int_q~q ),
	.datad(\inst8|muxALUSrc|y~0_combout ),
	.cin(gnd),
	.combout(\inst17|MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|MemWrite~0 .lut_mask = 16'h0200;
defparam \inst17|MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N20
cycloneive_lcell_comb \inst21|Zero~1 (
// Equation(s):
// \inst21|Zero~1_combout  = (\inst21|mux|m5|muxtop|y~5_combout ) # ((\inst21|mux|m5|muxtop|y~2_combout ) # (\inst21|mux|m4|muxtop|y~2_combout ))

	.dataa(\inst21|mux|m5|muxtop|y~5_combout ),
	.datab(\inst21|mux|m5|muxtop|y~2_combout ),
	.datac(gnd),
	.datad(\inst21|mux|m4|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst21|Zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Zero~1 .lut_mask = 16'hFFEE;
defparam \inst21|Zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N24
cycloneive_lcell_comb \inst21|Zero~0 (
// Equation(s):
// \inst21|Zero~0_combout  = (\inst21|mux|m1|muxtop|y~5_combout ) # ((\inst21|mux|m2|muxtop|y~2_combout ) # ((\inst21|mux|m3|muxtop|y~2_combout ) # (\inst21|mux|m0|muxtop|y~5_combout )))

	.dataa(\inst21|mux|m1|muxtop|y~5_combout ),
	.datab(\inst21|mux|m2|muxtop|y~2_combout ),
	.datac(\inst21|mux|m3|muxtop|y~2_combout ),
	.datad(\inst21|mux|m0|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst21|Zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Zero~0 .lut_mask = 16'hFFFE;
defparam \inst21|Zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N18
cycloneive_lcell_comb \inst21|Zero (
// Equation(s):
// \inst21|Zero~combout  = (\inst21|mux|m7|muxtop|y~1_combout ) # ((\inst21|mux|m6|muxtop|y~2_combout ) # ((\inst21|Zero~1_combout ) # (\inst21|Zero~0_combout )))

	.dataa(\inst21|mux|m7|muxtop|y~1_combout ),
	.datab(\inst21|mux|m6|muxtop|y~2_combout ),
	.datac(\inst21|Zero~1_combout ),
	.datad(\inst21|Zero~0_combout ),
	.cin(gnd),
	.combout(\inst21|Zero~combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Zero .lut_mask = 16'hFFFE;
defparam \inst21|Zero .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N8
cycloneive_lcell_comb \inst17|Branch~2 (
// Equation(s):
// \inst17|Branch~2_combout  = (\IFID|instReg|reg2431|bit4|int_q~q  & (!\IFID|instReg|reg2431|bit3|int_q~q  & \inst17|Jump~0_combout ))

	.dataa(\IFID|instReg|reg2431|bit4|int_q~q ),
	.datab(gnd),
	.datac(\IFID|instReg|reg2431|bit3|int_q~q ),
	.datad(\inst17|Jump~0_combout ),
	.cin(gnd),
	.combout(\inst17|Branch~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Branch~2 .lut_mask = 16'h0A00;
defparam \inst17|Branch~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N24
cycloneive_lcell_comb \inst14|mux4|y~2 (
// Equation(s):
// \inst14|mux4|y~2_combout  = (\inst14|mux4|y~1_combout ) # ((\inst9|ALUSrcff|int_q~q  & \inst9|instReg|reg07|bit4|int_q~q ))

	.dataa(gnd),
	.datab(\inst14|mux4|y~1_combout ),
	.datac(\inst9|ALUSrcff|int_q~q ),
	.datad(\inst9|instReg|reg07|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst14|mux4|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux4|y~2 .lut_mask = 16'hFCCC;
defparam \inst14|mux4|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N8
cycloneive_lcell_comb \inst14|mux2|y~0 (
// Equation(s):
// \inst14|mux2|y~0_combout  = (\inst24|t3~3_combout  & ((\inst24|t3~5_combout  & ((\EXMEM|ALUResultReg|bit2|int_q~q ))) # (!\inst24|t3~5_combout  & (\inst9|RD2Reg|bit2|int_q~q )))) # (!\inst24|t3~3_combout  & (\inst9|RD2Reg|bit2|int_q~q ))

	.dataa(\inst9|RD2Reg|bit2|int_q~q ),
	.datab(\EXMEM|ALUResultReg|bit2|int_q~q ),
	.datac(\inst24|t3~3_combout ),
	.datad(\inst24|t3~5_combout ),
	.cin(gnd),
	.combout(\inst14|mux2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux2|y~0 .lut_mask = 16'hCAAA;
defparam \inst14|mux2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N18
cycloneive_lcell_comb \inst14|mux2|y~2 (
// Equation(s):
// \inst14|mux2|y~2_combout  = (\inst14|mux2|y~1_combout ) # ((\inst14|mux2|y~0_combout  & (!\inst24|fwdB [0] & !\inst9|ALUSrcff|int_q~q )))

	.dataa(\inst14|mux2|y~0_combout ),
	.datab(\inst24|fwdB [0]),
	.datac(\inst9|ALUSrcff|int_q~q ),
	.datad(\inst14|mux2|y~1_combout ),
	.cin(gnd),
	.combout(\inst14|mux2|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|mux2|y~2 .lut_mask = 16'hFF02;
defparam \inst14|mux2|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \InstrSelect[1]~input (
	.i(InstrSelect[1]),
	.ibar(gnd),
	.o(\InstrSelect[1]~input_o ));
// synopsys translate_off
defparam \InstrSelect[1]~input .bus_hold = "false";
defparam \InstrSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \InstrSelect[2]~input (
	.i(InstrSelect[2]),
	.ibar(gnd),
	.o(\InstrSelect[2]~input_o ));
// synopsys translate_off
defparam \InstrSelect[2]~input .bus_hold = "false";
defparam \InstrSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N18
cycloneive_lcell_comb \InstOutMUX|muxTop|mux31|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux31|y~0_combout  = (!\InstrSelect[0]~input_o  & (!\InstrSelect[1]~input_o  & \InstrSelect[2]~input_o ))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(gnd),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux31|y~0 .lut_mask = 16'h1100;
defparam \InstOutMUX|muxTop|mux31|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N0
cycloneive_lcell_comb \inst9|instReg|reg2431|bit7|int_q~feeder (
// Equation(s):
// \inst9|instReg|reg2431|bit7|int_q~feeder_combout  = \IFID|instReg|reg2431|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IFID|instReg|reg2431|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst9|instReg|reg2431|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst9|instReg|reg2431|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N1
dffeas \inst9|instReg|reg2431|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|instReg|reg2431|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg2431|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit7|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg2431|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N22
cycloneive_lcell_comb \EXMEM|instReg|reg2431|bit7|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg2431|bit7|int_q~feeder_combout  = \inst9|instReg|reg2431|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|instReg|reg2431|bit7|int_q~q ),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg2431|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \EXMEM|instReg|reg2431|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N23
dffeas \EXMEM|instReg|reg2431|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg2431|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg2431|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit7|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg2431|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y57_N25
dffeas \MEMWB|instReg|reg2431|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg2431|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg2431|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg2431|bit7|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg2431|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \InstrSelect[0]~input (
	.i(InstrSelect[0]),
	.ibar(gnd),
	.o(\InstrSelect[0]~input_o ));
// synopsys translate_off
defparam \InstrSelect[0]~input .bus_hold = "false";
defparam \InstrSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N18
cycloneive_lcell_comb \InstOutMUX|muxTop|mux31|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux31|y~1_combout  = (\InstrSelect[1]~input_o  & (\InstrSelect[0]~input_o )) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\IFID|instReg|reg2431|bit7|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\InstructionMemory|srom|rom_block|auto_generated|q_a [31]))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [31]),
	.datad(\IFID|instReg|reg2431|bit7|int_q~q ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux31|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux31|y~1 .lut_mask = 16'hDC98;
defparam \InstOutMUX|muxTop|mux31|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N10
cycloneive_lcell_comb \InstOutMUX|muxTop|mux31|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux31|y~2_combout  = (\InstrSelect[1]~input_o  & ((\InstOutMUX|muxTop|mux31|y~1_combout  & (\EXMEM|instReg|reg2431|bit7|int_q~q )) # (!\InstOutMUX|muxTop|mux31|y~1_combout  & ((\inst9|instReg|reg2431|bit7|int_q~q ))))) # 
// (!\InstrSelect[1]~input_o  & (\InstOutMUX|muxTop|mux31|y~1_combout ))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstOutMUX|muxTop|mux31|y~1_combout ),
	.datac(\EXMEM|instReg|reg2431|bit7|int_q~q ),
	.datad(\inst9|instReg|reg2431|bit7|int_q~q ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux31|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux31|y~2 .lut_mask = 16'hE6C4;
defparam \InstOutMUX|muxTop|mux31|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N24
cycloneive_lcell_comb \InstOutMUX|muxTop|mux31|y~3 (
// Equation(s):
// \InstOutMUX|muxTop|mux31|y~3_combout  = (\InstOutMUX|muxTop|mux31|y~0_combout  & ((\MEMWB|instReg|reg2431|bit7|int_q~q ) # ((!\InstrSelect[2]~input_o  & \InstOutMUX|muxTop|mux31|y~2_combout )))) # (!\InstOutMUX|muxTop|mux31|y~0_combout  & 
// (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux31|y~2_combout ))))

	.dataa(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg2431|bit7|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~2_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux31|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux31|y~3 .lut_mask = 16'hB3A0;
defparam \InstOutMUX|muxTop|mux31|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N2
cycloneive_lcell_comb \inst9|instReg|reg2431|bit6|int_q~feeder (
// Equation(s):
// \inst9|instReg|reg2431|bit6|int_q~feeder_combout  = \IFID|instReg|reg2431|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFID|instReg|reg2431|bit6|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|instReg|reg2431|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit6|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst9|instReg|reg2431|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N3
dffeas \inst9|instReg|reg2431|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|instReg|reg2431|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg2431|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit6|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg2431|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N14
cycloneive_lcell_comb \EXMEM|instReg|reg2431|bit6|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg2431|bit6|int_q~feeder_combout  = \inst9|instReg|reg2431|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|instReg|reg2431|bit6|int_q~q ),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg2431|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \EXMEM|instReg|reg2431|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N15
dffeas \EXMEM|instReg|reg2431|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg2431|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg2431|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit6|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg2431|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N24
cycloneive_lcell_comb \InstOutMUX|muxTop|mux30|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux30|y~0_combout  = (\InstrSelect[0]~input_o  & (((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o  & ((\inst9|instReg|reg2431|bit6|int_q~q ))) # (!\InstrSelect[1]~input_o  & 
// (\InstructionMemory|srom|rom_block|auto_generated|q_a [30]))))

	.dataa(\InstructionMemory|srom|rom_block|auto_generated|q_a [30]),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\inst9|instReg|reg2431|bit6|int_q~q ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux30|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux30|y~0 .lut_mask = 16'hF2C2;
defparam \InstOutMUX|muxTop|mux30|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N20
cycloneive_lcell_comb \InstOutMUX|muxTop|mux30|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux30|y~1_combout  = (\InstrSelect[0]~input_o  & ((\InstOutMUX|muxTop|mux30|y~0_combout  & ((\EXMEM|instReg|reg2431|bit6|int_q~q ))) # (!\InstOutMUX|muxTop|mux30|y~0_combout  & (\IFID|instReg|reg2431|bit6|int_q~q )))) # 
// (!\InstrSelect[0]~input_o  & (((\InstOutMUX|muxTop|mux30|y~0_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\IFID|instReg|reg2431|bit6|int_q~q ),
	.datac(\EXMEM|instReg|reg2431|bit6|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux30|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux30|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux30|y~1 .lut_mask = 16'hF588;
defparam \InstOutMUX|muxTop|mux30|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N17
dffeas \MEMWB|instReg|reg2431|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg2431|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg2431|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg2431|bit6|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg2431|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N16
cycloneive_lcell_comb \InstOutMUX|muxTop|mux30|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux30|y~2_combout  = (\InstOutMUX|muxTop|mux30|y~1_combout  & (((\MEMWB|instReg|reg2431|bit6|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux30|y~1_combout  & 
// (((\MEMWB|instReg|reg2431|bit6|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstOutMUX|muxTop|mux30|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg2431|bit6|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux30|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux30|y~2 .lut_mask = 16'hF222;
defparam \InstOutMUX|muxTop|mux30|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N0
cycloneive_lcell_comb \inst9|instReg|reg2431|bit5|int_q~feeder (
// Equation(s):
// \inst9|instReg|reg2431|bit5|int_q~feeder_combout  = \IFID|instReg|reg2431|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFID|instReg|reg2431|bit5|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|instReg|reg2431|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit5|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst9|instReg|reg2431|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N1
dffeas \inst9|instReg|reg2431|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|instReg|reg2431|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg2431|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit5|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg2431|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N26
cycloneive_lcell_comb \EXMEM|instReg|reg2431|bit5|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg2431|bit5|int_q~feeder_combout  = \inst9|instReg|reg2431|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|instReg|reg2431|bit5|int_q~q ),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg2431|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \EXMEM|instReg|reg2431|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y59_N27
dffeas \EXMEM|instReg|reg2431|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg2431|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg2431|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit5|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg2431|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N0
cycloneive_lcell_comb \InstOutMUX|muxTop|mux29|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux29|y~0_combout  = (\InstrSelect[0]~input_o  & (((\IFID|instReg|reg2431|bit5|int_q~q ) # (\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (\InstructionMemory|srom|rom_block|auto_generated|q_a [29] & 
// ((!\InstrSelect[1]~input_o ))))

	.dataa(\InstructionMemory|srom|rom_block|auto_generated|q_a [29]),
	.datab(\IFID|instReg|reg2431|bit5|int_q~q ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux29|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux29|y~0 .lut_mask = 16'hF0CA;
defparam \InstOutMUX|muxTop|mux29|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N4
cycloneive_lcell_comb \InstOutMUX|muxTop|mux29|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux29|y~1_combout  = (\InstrSelect[1]~input_o  & ((\InstOutMUX|muxTop|mux29|y~0_combout  & ((\EXMEM|instReg|reg2431|bit5|int_q~q ))) # (!\InstOutMUX|muxTop|mux29|y~0_combout  & (\inst9|instReg|reg2431|bit5|int_q~q )))) # 
// (!\InstrSelect[1]~input_o  & (((\InstOutMUX|muxTop|mux29|y~0_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst9|instReg|reg2431|bit5|int_q~q ),
	.datac(\EXMEM|instReg|reg2431|bit5|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux29|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux29|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux29|y~1 .lut_mask = 16'hF588;
defparam \InstOutMUX|muxTop|mux29|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y59_N23
dffeas \MEMWB|instReg|reg2431|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg2431|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg2431|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg2431|bit5|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg2431|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N22
cycloneive_lcell_comb \InstOutMUX|muxTop|mux29|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux29|y~2_combout  = (\InstOutMUX|muxTop|mux31|y~0_combout  & ((\MEMWB|instReg|reg2431|bit5|int_q~q ) # ((\InstOutMUX|muxTop|mux29|y~1_combout  & !\InstrSelect[2]~input_o )))) # (!\InstOutMUX|muxTop|mux31|y~0_combout  & 
// (\InstOutMUX|muxTop|mux29|y~1_combout  & ((!\InstrSelect[2]~input_o ))))

	.dataa(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstOutMUX|muxTop|mux29|y~1_combout ),
	.datac(\MEMWB|instReg|reg2431|bit5|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux29|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux29|y~2 .lut_mask = 16'hA0EC;
defparam \InstOutMUX|muxTop|mux29|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N8
cycloneive_lcell_comb \inst9|instReg|reg2431|bit4|int_q~feeder (
// Equation(s):
// \inst9|instReg|reg2431|bit4|int_q~feeder_combout  = \IFID|instReg|reg2431|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFID|instReg|reg2431|bit4|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|instReg|reg2431|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit4|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst9|instReg|reg2431|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N9
dffeas \inst9|instReg|reg2431|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|instReg|reg2431|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg2431|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit4|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg2431|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y58_N23
dffeas \EXMEM|instReg|reg2431|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg2431|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg2431|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit4|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg2431|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N0
cycloneive_lcell_comb \InstOutMUX|muxTop|mux28|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux28|y~0_combout  = (\InstrSelect[1]~input_o  & ((\inst9|instReg|reg2431|bit4|int_q~q ) # ((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (((\InstructionMemory|srom|rom_block|auto_generated|q_a [28] & 
// !\InstrSelect[0]~input_o ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst9|instReg|reg2431|bit4|int_q~q ),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [28]),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux28|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux28|y~0 .lut_mask = 16'hAAD8;
defparam \InstOutMUX|muxTop|mux28|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N22
cycloneive_lcell_comb \InstOutMUX|muxTop|mux28|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux28|y~1_combout  = (\InstrSelect[0]~input_o  & ((\InstOutMUX|muxTop|mux28|y~0_combout  & ((\EXMEM|instReg|reg2431|bit4|int_q~q ))) # (!\InstOutMUX|muxTop|mux28|y~0_combout  & (\IFID|instReg|reg2431|bit4|int_q~q )))) # 
// (!\InstrSelect[0]~input_o  & (((\InstOutMUX|muxTop|mux28|y~0_combout ))))

	.dataa(\IFID|instReg|reg2431|bit4|int_q~q ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\EXMEM|instReg|reg2431|bit4|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux28|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux28|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux28|y~1 .lut_mask = 16'hF388;
defparam \InstOutMUX|muxTop|mux28|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N19
dffeas \MEMWB|instReg|reg2431|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg2431|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg2431|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg2431|bit4|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg2431|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N18
cycloneive_lcell_comb \InstOutMUX|muxTop|mux28|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux28|y~2_combout  = (\InstrSelect[2]~input_o  & (((\MEMWB|instReg|reg2431|bit4|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )))) # (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux28|y~1_combout ) # 
// ((\MEMWB|instReg|reg2431|bit4|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstOutMUX|muxTop|mux28|y~1_combout ),
	.datac(\MEMWB|instReg|reg2431|bit4|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux28|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux28|y~2 .lut_mask = 16'hF444;
defparam \InstOutMUX|muxTop|mux28|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N9
dffeas \inst9|instReg|reg2431|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg2431|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg2431|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit3|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg2431|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y57_N15
dffeas \EXMEM|instReg|reg2431|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg2431|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg2431|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit3|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg2431|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y57_N29
dffeas \MEMWB|instReg|reg2431|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg2431|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg2431|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg2431|bit3|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg2431|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N12
cycloneive_lcell_comb \InstOutMUX|muxTop|mux27|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux27|y~0_combout  = (\InstrSelect[0]~input_o  & ((\IFID|instReg|reg2431|bit3|int_q~q ) # ((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (((\InstructionMemory|srom|rom_block|auto_generated|q_a [27] & 
// !\InstrSelect[1]~input_o ))))

	.dataa(\IFID|instReg|reg2431|bit3|int_q~q ),
	.datab(\InstructionMemory|srom|rom_block|auto_generated|q_a [27]),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux27|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux27|y~0 .lut_mask = 16'hF0AC;
defparam \InstOutMUX|muxTop|mux27|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N14
cycloneive_lcell_comb \InstOutMUX|muxTop|mux27|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux27|y~1_combout  = (\InstrSelect[1]~input_o  & ((\InstOutMUX|muxTop|mux27|y~0_combout  & ((\EXMEM|instReg|reg2431|bit3|int_q~q ))) # (!\InstOutMUX|muxTop|mux27|y~0_combout  & (\inst9|instReg|reg2431|bit3|int_q~q )))) # 
// (!\InstrSelect[1]~input_o  & (((\InstOutMUX|muxTop|mux27|y~0_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst9|instReg|reg2431|bit3|int_q~q ),
	.datac(\EXMEM|instReg|reg2431|bit3|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux27|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux27|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux27|y~1 .lut_mask = 16'hF588;
defparam \InstOutMUX|muxTop|mux27|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N28
cycloneive_lcell_comb \InstOutMUX|muxTop|mux27|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux27|y~2_combout  = (\InstOutMUX|muxTop|mux31|y~0_combout  & ((\MEMWB|instReg|reg2431|bit3|int_q~q ) # ((!\InstrSelect[2]~input_o  & \InstOutMUX|muxTop|mux27|y~1_combout )))) # (!\InstOutMUX|muxTop|mux31|y~0_combout  & 
// (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux27|y~1_combout ))))

	.dataa(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg2431|bit3|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux27|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux27|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux27|y~2 .lut_mask = 16'hB3A0;
defparam \InstOutMUX|muxTop|mux27|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N5
dffeas \inst9|instReg|reg2431|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg2431|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg2431|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit2|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg2431|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y57_N27
dffeas \EXMEM|instReg|reg2431|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg2431|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg2431|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit2|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg2431|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y57_N17
dffeas \MEMWB|instReg|reg2431|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg2431|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg2431|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg2431|bit2|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg2431|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N4
cycloneive_lcell_comb \InstOutMUX|muxTop|mux26|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux26|y~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o ) # ((\inst9|instReg|reg2431|bit2|int_q~q )))) # (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & ((\InstructionMemory|srom|rom_block|auto_generated|q_a 
// [26]))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst9|instReg|reg2431|bit2|int_q~q ),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux26|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux26|y~0 .lut_mask = 16'hB9A8;
defparam \InstOutMUX|muxTop|mux26|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N26
cycloneive_lcell_comb \InstOutMUX|muxTop|mux26|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux26|y~1_combout  = (\InstrSelect[0]~input_o  & ((\InstOutMUX|muxTop|mux26|y~0_combout  & ((\EXMEM|instReg|reg2431|bit2|int_q~q ))) # (!\InstOutMUX|muxTop|mux26|y~0_combout  & (\IFID|instReg|reg2431|bit2|int_q~q )))) # 
// (!\InstrSelect[0]~input_o  & (((\InstOutMUX|muxTop|mux26|y~0_combout ))))

	.dataa(\IFID|instReg|reg2431|bit2|int_q~q ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\EXMEM|instReg|reg2431|bit2|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux26|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux26|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux26|y~1 .lut_mask = 16'hF388;
defparam \InstOutMUX|muxTop|mux26|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N16
cycloneive_lcell_comb \InstOutMUX|muxTop|mux26|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux26|y~2_combout  = (\InstOutMUX|muxTop|mux31|y~0_combout  & ((\MEMWB|instReg|reg2431|bit2|int_q~q ) # ((!\InstrSelect[2]~input_o  & \InstOutMUX|muxTop|mux26|y~1_combout )))) # (!\InstOutMUX|muxTop|mux31|y~0_combout  & 
// (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux26|y~1_combout ))))

	.dataa(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg2431|bit2|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux26|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux26|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux26|y~2 .lut_mask = 16'hB3A0;
defparam \InstOutMUX|muxTop|mux26|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N30
cycloneive_lcell_comb \EXMEM|instReg|reg2431|bit1|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg2431|bit1|int_q~feeder_combout  = \inst9|instReg|reg2431|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|instReg|reg2431|bit1|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg2431|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \EXMEM|instReg|reg2431|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y59_N31
dffeas \EXMEM|instReg|reg2431|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg2431|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg2431|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit1|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg2431|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y59_N13
dffeas \MEMWB|instReg|reg2431|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg2431|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg2431|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg2431|bit1|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg2431|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N24
cycloneive_lcell_comb \InstOutMUX|muxTop|mux25|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux25|y~0_combout  = (\InstrSelect[0]~input_o  & ((\IFID|instReg|reg2431|bit1|int_q~q ) # ((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (((\InstructionMemory|srom|rom_block|auto_generated|q_a [25] & 
// !\InstrSelect[1]~input_o ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [25]),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux25|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux25|y~0 .lut_mask = 16'hAAD8;
defparam \InstOutMUX|muxTop|mux25|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N10
cycloneive_lcell_comb \InstOutMUX|muxTop|mux25|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux25|y~1_combout  = (\InstrSelect[1]~input_o  & ((\InstOutMUX|muxTop|mux25|y~0_combout  & ((\EXMEM|instReg|reg2431|bit1|int_q~q ))) # (!\InstOutMUX|muxTop|mux25|y~0_combout  & (\inst9|instReg|reg2431|bit1|int_q~q )))) # 
// (!\InstrSelect[1]~input_o  & (((\InstOutMUX|muxTop|mux25|y~0_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst9|instReg|reg2431|bit1|int_q~q ),
	.datac(\EXMEM|instReg|reg2431|bit1|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux25|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux25|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux25|y~1 .lut_mask = 16'hF588;
defparam \InstOutMUX|muxTop|mux25|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N12
cycloneive_lcell_comb \InstOutMUX|muxTop|mux25|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux25|y~2_combout  = (\InstOutMUX|muxTop|mux31|y~0_combout  & ((\MEMWB|instReg|reg2431|bit1|int_q~q ) # ((!\InstrSelect[2]~input_o  & \InstOutMUX|muxTop|mux25|y~1_combout )))) # (!\InstOutMUX|muxTop|mux31|y~0_combout  & 
// (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux25|y~1_combout ))))

	.dataa(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg2431|bit1|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux25|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux25|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux25|y~2 .lut_mask = 16'hB3A0;
defparam \InstOutMUX|muxTop|mux25|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N12
cycloneive_lcell_comb \inst9|instReg|reg2431|bit0|int_q~feeder (
// Equation(s):
// \inst9|instReg|reg2431|bit0|int_q~feeder_combout  = \IFID|instReg|reg2431|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IFID|instReg|reg2431|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst9|instReg|reg2431|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst9|instReg|reg2431|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N13
dffeas \inst9|instReg|reg2431|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|instReg|reg2431|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg2431|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg2431|bit0|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg2431|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N14
cycloneive_lcell_comb \EXMEM|instReg|reg2431|bit0|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg2431|bit0|int_q~feeder_combout  = \inst9|instReg|reg2431|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|instReg|reg2431|bit0|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg2431|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit0|int_q~feeder .lut_mask = 16'hF0F0;
defparam \EXMEM|instReg|reg2431|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y59_N15
dffeas \EXMEM|instReg|reg2431|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg2431|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg2431|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg2431|bit0|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg2431|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y59_N19
dffeas \MEMWB|instReg|reg2431|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg2431|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg2431|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg2431|bit0|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg2431|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N28
cycloneive_lcell_comb \InstOutMUX|muxTop|mux24|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux24|y~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o ) # ((\inst9|instReg|reg2431|bit0|int_q~q )))) # (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & ((\InstructionMemory|srom|rom_block|auto_generated|q_a 
// [24]))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst9|instReg|reg2431|bit0|int_q~q ),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux24|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux24|y~0 .lut_mask = 16'hB9A8;
defparam \InstOutMUX|muxTop|mux24|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N16
cycloneive_lcell_comb \InstOutMUX|muxTop|mux24|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux24|y~1_combout  = (\InstOutMUX|muxTop|mux24|y~0_combout  & (((\EXMEM|instReg|reg2431|bit0|int_q~q ) # (!\InstrSelect[0]~input_o )))) # (!\InstOutMUX|muxTop|mux24|y~0_combout  & (\IFID|instReg|reg2431|bit0|int_q~q  & 
// ((\InstrSelect[0]~input_o ))))

	.dataa(\IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\InstOutMUX|muxTop|mux24|y~0_combout ),
	.datac(\EXMEM|instReg|reg2431|bit0|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux24|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux24|y~1 .lut_mask = 16'hE2CC;
defparam \InstOutMUX|muxTop|mux24|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N18
cycloneive_lcell_comb \InstOutMUX|muxTop|mux24|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux24|y~2_combout  = (\InstOutMUX|muxTop|mux31|y~0_combout  & ((\MEMWB|instReg|reg2431|bit0|int_q~q ) # ((!\InstrSelect[2]~input_o  & \InstOutMUX|muxTop|mux24|y~1_combout )))) # (!\InstOutMUX|muxTop|mux31|y~0_combout  & 
// (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux24|y~1_combout ))))

	.dataa(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg2431|bit0|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux24|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux24|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux24|y~2 .lut_mask = 16'hB3A0;
defparam \InstOutMUX|muxTop|mux24|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y56_N27
dffeas \EXMEM|instReg|reg1623|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg1623|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg1623|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg1623|bit7|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg1623|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y56_N27
dffeas \MEMWB|instReg|reg1623|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg1623|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg1623|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg1623|bit7|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg1623|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N24
cycloneive_lcell_comb \InstOutMUX|muxTop|mux23|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux23|y~0_combout  = (\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o ) # ((\IFID|instReg|reg1623|bit7|int_q~q )))) # (!\InstrSelect[0]~input_o  & (!\InstrSelect[1]~input_o  & ((\InstructionMemory|srom|rom_block|auto_generated|q_a 
// [23]))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\IFID|instReg|reg1623|bit7|int_q~q ),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux23|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux23|y~0 .lut_mask = 16'hB9A8;
defparam \InstOutMUX|muxTop|mux23|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N24
cycloneive_lcell_comb \InstOutMUX|muxTop|mux23|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux23|y~1_combout  = (\InstrSelect[1]~input_o  & ((\InstOutMUX|muxTop|mux23|y~0_combout  & (\EXMEM|instReg|reg1623|bit7|int_q~q )) # (!\InstOutMUX|muxTop|mux23|y~0_combout  & ((\inst9|instReg|reg1623|bit7|int_q~q ))))) # 
// (!\InstrSelect[1]~input_o  & (((\InstOutMUX|muxTop|mux23|y~0_combout ))))

	.dataa(\EXMEM|instReg|reg1623|bit7|int_q~q ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst9|instReg|reg1623|bit7|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux23|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux23|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux23|y~1 .lut_mask = 16'hBBC0;
defparam \InstOutMUX|muxTop|mux23|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N26
cycloneive_lcell_comb \InstOutMUX|muxTop|mux23|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux23|y~2_combout  = (\InstrSelect[2]~input_o  & (\InstOutMUX|muxTop|mux31|y~0_combout  & (\MEMWB|instReg|reg1623|bit7|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux23|y~1_combout ) # 
// ((\InstOutMUX|muxTop|mux31|y~0_combout  & \MEMWB|instReg|reg1623|bit7|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\MEMWB|instReg|reg1623|bit7|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux23|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux23|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux23|y~2 .lut_mask = 16'hD5C0;
defparam \InstOutMUX|muxTop|mux23|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N26
cycloneive_lcell_comb \EXMEM|instReg|reg1623|bit6|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg1623|bit6|int_q~feeder_combout  = \inst9|instReg|reg1623|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg1623|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg1623|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \EXMEM|instReg|reg1623|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N27
dffeas \EXMEM|instReg|reg1623|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg1623|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg1623|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg1623|bit6|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg1623|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N12
cycloneive_lcell_comb \InstOutMUX|muxTop|mux22|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux22|y~1_combout  = (\InstOutMUX|muxTop|mux22|y~0_combout  & (((\EXMEM|instReg|reg1623|bit6|int_q~q ) # (!\InstrSelect[0]~input_o )))) # (!\InstOutMUX|muxTop|mux22|y~0_combout  & (\IFID|instReg|reg1623|bit6|int_q~q  & 
// ((\InstrSelect[0]~input_o ))))

	.dataa(\InstOutMUX|muxTop|mux22|y~0_combout ),
	.datab(\IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\EXMEM|instReg|reg1623|bit6|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux22|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux22|y~1 .lut_mask = 16'hE4AA;
defparam \InstOutMUX|muxTop|mux22|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N5
dffeas \MEMWB|instReg|reg1623|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg1623|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg1623|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg1623|bit6|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg1623|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N4
cycloneive_lcell_comb \InstOutMUX|muxTop|mux22|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux22|y~2_combout  = (\InstOutMUX|muxTop|mux22|y~1_combout  & (((\MEMWB|instReg|reg1623|bit6|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux22|y~1_combout  & 
// (((\MEMWB|instReg|reg1623|bit6|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstOutMUX|muxTop|mux22|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg1623|bit6|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux22|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux22|y~2 .lut_mask = 16'hF222;
defparam \InstOutMUX|muxTop|mux22|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N9
dffeas \EXMEM|instReg|reg1623|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg1623|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg1623|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg1623|bit5|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg1623|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N8
cycloneive_lcell_comb \InstOutMUX|muxTop|mux21|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux21|y~1_combout  = (\InstOutMUX|muxTop|mux21|y~0_combout  & (((\EXMEM|instReg|reg1623|bit5|int_q~q ) # (!\InstrSelect[1]~input_o )))) # (!\InstOutMUX|muxTop|mux21|y~0_combout  & (\inst9|instReg|reg1623|bit5|int_q~q  & 
// ((\InstrSelect[1]~input_o ))))

	.dataa(\InstOutMUX|muxTop|mux21|y~0_combout ),
	.datab(\inst9|instReg|reg1623|bit5|int_q~q ),
	.datac(\EXMEM|instReg|reg1623|bit5|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux21|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux21|y~1 .lut_mask = 16'hE4AA;
defparam \InstOutMUX|muxTop|mux21|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N19
dffeas \MEMWB|instReg|reg1623|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg1623|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg1623|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg1623|bit5|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg1623|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N18
cycloneive_lcell_comb \InstOutMUX|muxTop|mux21|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux21|y~2_combout  = (\InstOutMUX|muxTop|mux21|y~1_combout  & (((\InstOutMUX|muxTop|mux31|y~0_combout  & \MEMWB|instReg|reg1623|bit5|int_q~q )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux21|y~1_combout  & 
// (\InstOutMUX|muxTop|mux31|y~0_combout  & (\MEMWB|instReg|reg1623|bit5|int_q~q )))

	.dataa(\InstOutMUX|muxTop|mux21|y~1_combout ),
	.datab(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\MEMWB|instReg|reg1623|bit5|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux21|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux21|y~2 .lut_mask = 16'hC0EA;
defparam \InstOutMUX|muxTop|mux21|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N28
cycloneive_lcell_comb \InstOutMUX|muxTop|mux20|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux20|y~0_combout  = (\InstrSelect[1]~input_o  & ((\inst9|instReg|reg1623|bit4|int_q~q ) # ((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (((!\InstrSelect[0]~input_o  & \InstructionMemory|srom|rom_block|auto_generated|q_a 
// [20]))))

	.dataa(\inst9|instReg|reg1623|bit4|int_q~q ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux20|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux20|y~0 .lut_mask = 16'hCBC8;
defparam \InstOutMUX|muxTop|mux20|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N5
dffeas \EXMEM|instReg|reg1623|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg1623|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg1623|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg1623|bit4|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg1623|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N4
cycloneive_lcell_comb \InstOutMUX|muxTop|mux20|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux20|y~1_combout  = (\InstrSelect[0]~input_o  & ((\InstOutMUX|muxTop|mux20|y~0_combout  & (\EXMEM|instReg|reg1623|bit4|int_q~q )) # (!\InstOutMUX|muxTop|mux20|y~0_combout  & ((\IFID|instReg|reg1623|bit4|int_q~q ))))) # 
// (!\InstrSelect[0]~input_o  & (\InstOutMUX|muxTop|mux20|y~0_combout ))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstOutMUX|muxTop|mux20|y~0_combout ),
	.datac(\EXMEM|instReg|reg1623|bit4|int_q~q ),
	.datad(\IFID|instReg|reg1623|bit4|int_q~q ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux20|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux20|y~1 .lut_mask = 16'hE6C4;
defparam \InstOutMUX|muxTop|mux20|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N19
dffeas \MEMWB|instReg|reg1623|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg1623|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg1623|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg1623|bit4|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg1623|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N18
cycloneive_lcell_comb \InstOutMUX|muxTop|mux20|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux20|y~2_combout  = (\InstrSelect[2]~input_o  & (((\MEMWB|instReg|reg1623|bit4|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )))) # (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux20|y~1_combout ) # 
// ((\MEMWB|instReg|reg1623|bit4|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstOutMUX|muxTop|mux20|y~1_combout ),
	.datac(\MEMWB|instReg|reg1623|bit4|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux20|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux20|y~2 .lut_mask = 16'hF444;
defparam \InstOutMUX|muxTop|mux20|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y59_N9
dffeas \EXMEM|instReg|reg1623|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg1623|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg1623|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg1623|bit3|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg1623|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y59_N3
dffeas \MEMWB|instReg|reg1623|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg1623|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg1623|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg1623|bit3|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg1623|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N0
cycloneive_lcell_comb \InstOutMUX|muxTop|mux19|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux19|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\IFID|instReg|reg1623|bit3|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\InstructionMemory|srom|rom_block|auto_generated|q_a [19]))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstructionMemory|srom|rom_block|auto_generated|q_a [19]),
	.datac(\IFID|instReg|reg1623|bit3|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux19|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux19|y~0 .lut_mask = 16'hFA44;
defparam \InstOutMUX|muxTop|mux19|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N8
cycloneive_lcell_comb \InstOutMUX|muxTop|mux19|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux19|y~1_combout  = (\InstOutMUX|muxTop|mux19|y~0_combout  & (((\EXMEM|instReg|reg1623|bit3|int_q~q ) # (!\InstrSelect[1]~input_o )))) # (!\InstOutMUX|muxTop|mux19|y~0_combout  & (\inst9|instReg|reg1623|bit3|int_q~q  & 
// ((\InstrSelect[1]~input_o ))))

	.dataa(\inst9|instReg|reg1623|bit3|int_q~q ),
	.datab(\InstOutMUX|muxTop|mux19|y~0_combout ),
	.datac(\EXMEM|instReg|reg1623|bit3|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux19|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux19|y~1 .lut_mask = 16'hE2CC;
defparam \InstOutMUX|muxTop|mux19|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N2
cycloneive_lcell_comb \InstOutMUX|muxTop|mux19|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux19|y~2_combout  = (\InstOutMUX|muxTop|mux31|y~0_combout  & ((\MEMWB|instReg|reg1623|bit3|int_q~q ) # ((!\InstrSelect[2]~input_o  & \InstOutMUX|muxTop|mux19|y~1_combout )))) # (!\InstOutMUX|muxTop|mux31|y~0_combout  & 
// (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux19|y~1_combout ))))

	.dataa(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg1623|bit3|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux19|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux19|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux19|y~2 .lut_mask = 16'hB3A0;
defparam \InstOutMUX|muxTop|mux19|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N9
dffeas \EXMEM|instReg|reg1623|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg1623|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg1623|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg1623|bit2|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg1623|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N20
cycloneive_lcell_comb \InstOutMUX|muxTop|mux18|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux18|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o ) # (\inst9|instReg|reg1623|bit2|int_q~q )))) # (!\InstrSelect[1]~input_o  & (\InstructionMemory|srom|rom_block|auto_generated|q_a [18] & 
// (!\InstrSelect[0]~input_o )))

	.dataa(\InstructionMemory|srom|rom_block|auto_generated|q_a [18]),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\inst9|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux18|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux18|y~0 .lut_mask = 16'hCEC2;
defparam \InstOutMUX|muxTop|mux18|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N30
cycloneive_lcell_comb \InstOutMUX|muxTop|mux18|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux18|y~1_combout  = (\InstrSelect[0]~input_o  & ((\InstOutMUX|muxTop|mux18|y~0_combout  & (\EXMEM|instReg|reg1623|bit2|int_q~q )) # (!\InstOutMUX|muxTop|mux18|y~0_combout  & ((\IFID|instReg|reg1623|bit2|int_q~q ))))) # 
// (!\InstrSelect[0]~input_o  & (((\InstOutMUX|muxTop|mux18|y~0_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\EXMEM|instReg|reg1623|bit2|int_q~q ),
	.datac(\IFID|instReg|reg1623|bit2|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux18|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux18|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux18|y~1 .lut_mask = 16'hDDA0;
defparam \InstOutMUX|muxTop|mux18|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N1
dffeas \MEMWB|instReg|reg1623|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg1623|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg1623|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg1623|bit2|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg1623|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N0
cycloneive_lcell_comb \InstOutMUX|muxTop|mux18|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux18|y~2_combout  = (\InstOutMUX|muxTop|mux18|y~1_combout  & (((\MEMWB|instReg|reg1623|bit2|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux18|y~1_combout  & 
// (((\MEMWB|instReg|reg1623|bit2|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstOutMUX|muxTop|mux18|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg1623|bit2|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux18|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux18|y~2 .lut_mask = 16'hF222;
defparam \InstOutMUX|muxTop|mux18|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N30
cycloneive_lcell_comb \EXMEM|instReg|reg1623|bit1|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg1623|bit1|int_q~feeder_combout  = \inst9|instReg|reg1623|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|instReg|reg1623|bit1|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg1623|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg1623|bit1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \EXMEM|instReg|reg1623|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N31
dffeas \EXMEM|instReg|reg1623|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg1623|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg1623|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg1623|bit1|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg1623|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N4
cycloneive_lcell_comb \InstOutMUX|muxTop|mux17|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux17|y~1_combout  = (\InstOutMUX|muxTop|mux17|y~0_combout  & (((\EXMEM|instReg|reg1623|bit1|int_q~q ) # (!\InstrSelect[1]~input_o )))) # (!\InstOutMUX|muxTop|mux17|y~0_combout  & (\inst9|instReg|reg1623|bit1|int_q~q  & 
// ((\InstrSelect[1]~input_o ))))

	.dataa(\InstOutMUX|muxTop|mux17|y~0_combout ),
	.datab(\inst9|instReg|reg1623|bit1|int_q~q ),
	.datac(\EXMEM|instReg|reg1623|bit1|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux17|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux17|y~1 .lut_mask = 16'hE4AA;
defparam \InstOutMUX|muxTop|mux17|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N25
dffeas \MEMWB|instReg|reg1623|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg1623|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg1623|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg1623|bit1|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg1623|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N24
cycloneive_lcell_comb \InstOutMUX|muxTop|mux17|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux17|y~2_combout  = (\InstOutMUX|muxTop|mux17|y~1_combout  & (((\MEMWB|instReg|reg1623|bit1|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux17|y~1_combout  & 
// (((\MEMWB|instReg|reg1623|bit1|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstOutMUX|muxTop|mux17|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg1623|bit1|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux17|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux17|y~2 .lut_mask = 16'hF222;
defparam \InstOutMUX|muxTop|mux17|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N23
dffeas \EXMEM|instReg|reg1623|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg1623|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg1623|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg1623|bit0|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg1623|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N22
cycloneive_lcell_comb \InstOutMUX|muxTop|mux16|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux16|y~1_combout  = (\InstOutMUX|muxTop|mux16|y~0_combout  & (((\EXMEM|instReg|reg1623|bit0|int_q~q ) # (!\InstrSelect[0]~input_o )))) # (!\InstOutMUX|muxTop|mux16|y~0_combout  & (\IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\InstrSelect[0]~input_o ))))

	.dataa(\InstOutMUX|muxTop|mux16|y~0_combout ),
	.datab(\IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\EXMEM|instReg|reg1623|bit0|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux16|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux16|y~1 .lut_mask = 16'hE4AA;
defparam \InstOutMUX|muxTop|mux16|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N3
dffeas \MEMWB|instReg|reg1623|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg1623|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg1623|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg1623|bit0|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg1623|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N2
cycloneive_lcell_comb \InstOutMUX|muxTop|mux16|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux16|y~2_combout  = (\InstrSelect[2]~input_o  & (((\MEMWB|instReg|reg1623|bit0|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )))) # (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux16|y~1_combout ) # 
// ((\MEMWB|instReg|reg1623|bit0|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstOutMUX|muxTop|mux16|y~1_combout ),
	.datac(\MEMWB|instReg|reg1623|bit0|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux16|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux16|y~2 .lut_mask = 16'hF444;
defparam \InstOutMUX|muxTop|mux16|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N30
cycloneive_lcell_comb \EXMEM|instReg|reg815|bit7|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg815|bit7|int_q~feeder_combout  = \inst9|instReg|reg815|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|instReg|reg815|bit7|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg815|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit7|int_q~feeder .lut_mask = 16'hF0F0;
defparam \EXMEM|instReg|reg815|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N31
dffeas \EXMEM|instReg|reg815|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg815|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg815|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit7|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg815|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y58_N17
dffeas \MEMWB|instReg|reg815|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg815|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg815|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg815|bit7|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg815|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N22
cycloneive_lcell_comb \InstOutMUX|muxTop|mux15|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux15|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\IFID|instReg|reg815|bit7|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\InstructionMemory|srom|rom_block|auto_generated|q_a [15]))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstructionMemory|srom|rom_block|auto_generated|q_a [15]),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\IFID|instReg|reg815|bit7|int_q~q ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux15|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux15|y~0 .lut_mask = 16'hF4A4;
defparam \InstOutMUX|muxTop|mux15|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N6
cycloneive_lcell_comb \InstOutMUX|muxTop|mux15|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux15|y~1_combout  = (\InstrSelect[1]~input_o  & ((\InstOutMUX|muxTop|mux15|y~0_combout  & ((\EXMEM|instReg|reg815|bit7|int_q~q ))) # (!\InstOutMUX|muxTop|mux15|y~0_combout  & (\inst9|instReg|reg815|bit7|int_q~q )))) # 
// (!\InstrSelect[1]~input_o  & (\InstOutMUX|muxTop|mux15|y~0_combout ))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstOutMUX|muxTop|mux15|y~0_combout ),
	.datac(\inst9|instReg|reg815|bit7|int_q~q ),
	.datad(\EXMEM|instReg|reg815|bit7|int_q~q ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux15|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux15|y~1 .lut_mask = 16'hEC64;
defparam \InstOutMUX|muxTop|mux15|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N16
cycloneive_lcell_comb \InstOutMUX|muxTop|mux15|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux15|y~2_combout  = (\InstrSelect[2]~input_o  & (\InstOutMUX|muxTop|mux31|y~0_combout  & (\MEMWB|instReg|reg815|bit7|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux15|y~1_combout ) # 
// ((\InstOutMUX|muxTop|mux31|y~0_combout  & \MEMWB|instReg|reg815|bit7|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\MEMWB|instReg|reg815|bit7|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux15|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux15|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux15|y~2 .lut_mask = 16'hD5C0;
defparam \InstOutMUX|muxTop|mux15|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N9
dffeas \EXMEM|instReg|reg815|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg815|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg815|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit6|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg815|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N8
cycloneive_lcell_comb \InstOutMUX|muxTop|mux14|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux14|y~1_combout  = (\InstOutMUX|muxTop|mux14|y~0_combout  & (((\EXMEM|instReg|reg815|bit6|int_q~q ) # (!\InstrSelect[0]~input_o )))) # (!\InstOutMUX|muxTop|mux14|y~0_combout  & (\IFID|instReg|reg815|bit6|int_q~q  & 
// ((\InstrSelect[0]~input_o ))))

	.dataa(\InstOutMUX|muxTop|mux14|y~0_combout ),
	.datab(\IFID|instReg|reg815|bit6|int_q~q ),
	.datac(\EXMEM|instReg|reg815|bit6|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux14|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux14|y~1 .lut_mask = 16'hE4AA;
defparam \InstOutMUX|muxTop|mux14|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N17
dffeas \MEMWB|instReg|reg815|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg815|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg815|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg815|bit6|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg815|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N16
cycloneive_lcell_comb \InstOutMUX|muxTop|mux14|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux14|y~2_combout  = (\InstOutMUX|muxTop|mux14|y~1_combout  & (((\MEMWB|instReg|reg815|bit6|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux14|y~1_combout  & 
// (((\MEMWB|instReg|reg815|bit6|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstOutMUX|muxTop|mux14|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg815|bit6|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux14|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux14|y~2 .lut_mask = 16'hF222;
defparam \InstOutMUX|muxTop|mux14|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N23
dffeas \EXMEM|instReg|reg815|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg815|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg815|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit5|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg815|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N22
cycloneive_lcell_comb \InstOutMUX|muxTop|mux13|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux13|y~1_combout  = (\InstOutMUX|muxTop|mux13|y~0_combout  & (((\EXMEM|instReg|reg815|bit5|int_q~q ) # (!\InstrSelect[1]~input_o )))) # (!\InstOutMUX|muxTop|mux13|y~0_combout  & (\inst9|instReg|reg815|bit5|int_q~q  & 
// ((\InstrSelect[1]~input_o ))))

	.dataa(\InstOutMUX|muxTop|mux13|y~0_combout ),
	.datab(\inst9|instReg|reg815|bit5|int_q~q ),
	.datac(\EXMEM|instReg|reg815|bit5|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux13|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux13|y~1 .lut_mask = 16'hE4AA;
defparam \InstOutMUX|muxTop|mux13|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N11
dffeas \MEMWB|instReg|reg815|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg815|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg815|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg815|bit5|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg815|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N10
cycloneive_lcell_comb \InstOutMUX|muxTop|mux13|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux13|y~2_combout  = (\InstOutMUX|muxTop|mux13|y~1_combout  & (((\MEMWB|instReg|reg815|bit5|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux13|y~1_combout  & 
// (((\MEMWB|instReg|reg815|bit5|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstOutMUX|muxTop|mux13|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg815|bit5|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux13|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux13|y~2 .lut_mask = 16'hF222;
defparam \InstOutMUX|muxTop|mux13|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N22
cycloneive_lcell_comb \InstOutMUX|muxTop|mux12|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux12|y~0_combout  = (\InstrSelect[0]~input_o  & (((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o  & ((\inst9|instReg|reg815|bit4|int_q~q ))) # (!\InstrSelect[1]~input_o  & 
// (\InstructionMemory|srom|rom_block|auto_generated|q_a [12]))))

	.dataa(\InstructionMemory|srom|rom_block|auto_generated|q_a [12]),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\inst9|instReg|reg815|bit4|int_q~q ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux12|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux12|y~0 .lut_mask = 16'hF2C2;
defparam \InstOutMUX|muxTop|mux12|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N14
cycloneive_lcell_comb \EXMEM|instReg|reg815|bit4|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg815|bit4|int_q~feeder_combout  = \inst9|instReg|reg815|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|instReg|reg815|bit4|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg815|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit4|int_q~feeder .lut_mask = 16'hF0F0;
defparam \EXMEM|instReg|reg815|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N15
dffeas \EXMEM|instReg|reg815|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg815|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg815|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit4|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg815|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N0
cycloneive_lcell_comb \InstOutMUX|muxTop|mux12|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux12|y~1_combout  = (\InstrSelect[0]~input_o  & ((\InstOutMUX|muxTop|mux12|y~0_combout  & ((\EXMEM|instReg|reg815|bit4|int_q~q ))) # (!\InstOutMUX|muxTop|mux12|y~0_combout  & (\IFID|instReg|reg815|bit4|int_q~q )))) # 
// (!\InstrSelect[0]~input_o  & (((\InstOutMUX|muxTop|mux12|y~0_combout ))))

	.dataa(\IFID|instReg|reg815|bit4|int_q~q ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstOutMUX|muxTop|mux12|y~0_combout ),
	.datad(\EXMEM|instReg|reg815|bit4|int_q~q ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux12|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux12|y~1 .lut_mask = 16'hF838;
defparam \InstOutMUX|muxTop|mux12|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N19
dffeas \MEMWB|instReg|reg815|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg815|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg815|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg815|bit4|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg815|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N18
cycloneive_lcell_comb \InstOutMUX|muxTop|mux12|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux12|y~2_combout  = (\InstOutMUX|muxTop|mux12|y~1_combout  & (((\InstOutMUX|muxTop|mux31|y~0_combout  & \MEMWB|instReg|reg815|bit4|int_q~q )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux12|y~1_combout  & 
// (\InstOutMUX|muxTop|mux31|y~0_combout  & (\MEMWB|instReg|reg815|bit4|int_q~q )))

	.dataa(\InstOutMUX|muxTop|mux12|y~1_combout ),
	.datab(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\MEMWB|instReg|reg815|bit4|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux12|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux12|y~2 .lut_mask = 16'hC0EA;
defparam \InstOutMUX|muxTop|mux12|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N27
dffeas \EXMEM|instReg|reg815|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg815|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg815|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit3|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg815|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N4
cycloneive_lcell_comb \InstOutMUX|muxTop|mux11|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux11|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\IFID|instReg|reg815|bit3|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\InstructionMemory|srom|rom_block|auto_generated|q_a [11]))))

	.dataa(\InstructionMemory|srom|rom_block|auto_generated|q_a [11]),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\IFID|instReg|reg815|bit3|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux11|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux11|y~0 .lut_mask = 16'hFC22;
defparam \InstOutMUX|muxTop|mux11|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N26
cycloneive_lcell_comb \InstOutMUX|muxTop|mux11|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux11|y~1_combout  = (\InstrSelect[1]~input_o  & ((\InstOutMUX|muxTop|mux11|y~0_combout  & ((\EXMEM|instReg|reg815|bit3|int_q~q ))) # (!\InstOutMUX|muxTop|mux11|y~0_combout  & (\inst9|instReg|reg815|bit3|int_q~q )))) # 
// (!\InstrSelect[1]~input_o  & (((\InstOutMUX|muxTop|mux11|y~0_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst9|instReg|reg815|bit3|int_q~q ),
	.datac(\EXMEM|instReg|reg815|bit3|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux11|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux11|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux11|y~1 .lut_mask = 16'hF588;
defparam \InstOutMUX|muxTop|mux11|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N7
dffeas \MEMWB|instReg|reg815|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg815|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg815|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg815|bit3|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg815|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N6
cycloneive_lcell_comb \InstOutMUX|muxTop|mux11|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux11|y~2_combout  = (\InstOutMUX|muxTop|mux11|y~1_combout  & (((\MEMWB|instReg|reg815|bit3|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux11|y~1_combout  & 
// (((\MEMWB|instReg|reg815|bit3|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstOutMUX|muxTop|mux11|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg815|bit3|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux11|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux11|y~2 .lut_mask = 16'hF222;
defparam \InstOutMUX|muxTop|mux11|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N20
cycloneive_lcell_comb \IFID|instReg|reg815|bit2|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg815|bit2|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IFID|instReg|reg815|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg815|bit2|int_q~feeder .lut_mask = 16'hF0F0;
defparam \IFID|instReg|reg815|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N21
dffeas \IFID|instReg|reg815|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg815|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg815|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg815|bit2|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg815|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N2
cycloneive_lcell_comb \inst9|instReg|reg815|bit2|int_q~feeder (
// Equation(s):
// \inst9|instReg|reg815|bit2|int_q~feeder_combout  = \IFID|instReg|reg815|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IFID|instReg|reg815|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst9|instReg|reg815|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|instReg|reg815|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst9|instReg|reg815|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y57_N3
dffeas \inst9|instReg|reg815|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst9|instReg|reg815|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg815|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg815|bit2|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg815|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N22
cycloneive_lcell_comb \EXMEM|instReg|reg815|bit2|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg815|bit2|int_q~feeder_combout  = \inst9|instReg|reg815|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|instReg|reg815|bit2|int_q~q ),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg815|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \EXMEM|instReg|reg815|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y57_N23
dffeas \EXMEM|instReg|reg815|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg815|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg815|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit2|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg815|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y57_N27
dffeas \MEMWB|instReg|reg815|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg815|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg815|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg815|bit2|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg815|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N6
cycloneive_lcell_comb \InstOutMUX|muxTop|mux10|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux10|y~1_combout  = (\InstOutMUX|muxTop|mux10|y~0_combout  & (((\EXMEM|instReg|reg815|bit2|int_q~q ) # (!\InstrSelect[0]~input_o )))) # (!\InstOutMUX|muxTop|mux10|y~0_combout  & (\IFID|instReg|reg815|bit2|int_q~q  & 
// ((\InstrSelect[0]~input_o ))))

	.dataa(\InstOutMUX|muxTop|mux10|y~0_combout ),
	.datab(\IFID|instReg|reg815|bit2|int_q~q ),
	.datac(\EXMEM|instReg|reg815|bit2|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux10|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux10|y~1 .lut_mask = 16'hE4AA;
defparam \InstOutMUX|muxTop|mux10|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N26
cycloneive_lcell_comb \InstOutMUX|muxTop|mux10|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux10|y~2_combout  = (\InstOutMUX|muxTop|mux31|y~0_combout  & ((\MEMWB|instReg|reg815|bit2|int_q~q ) # ((!\InstrSelect[2]~input_o  & \InstOutMUX|muxTop|mux10|y~1_combout )))) # (!\InstOutMUX|muxTop|mux31|y~0_combout  & 
// (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux10|y~1_combout ))))

	.dataa(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg815|bit2|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux10|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux10|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux10|y~2 .lut_mask = 16'hB3A0;
defparam \InstOutMUX|muxTop|mux10|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N29
dffeas \IFID|instReg|reg815|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|srom|rom_block|auto_generated|q_a [9]),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg815|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg815|bit1|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg815|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y57_N13
dffeas \inst9|instReg|reg815|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg815|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg815|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg815|bit1|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg815|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N4
cycloneive_lcell_comb \EXMEM|instReg|reg815|bit1|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg815|bit1|int_q~feeder_combout  = \inst9|instReg|reg815|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|instReg|reg815|bit1|int_q~q ),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg815|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \EXMEM|instReg|reg815|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y57_N5
dffeas \EXMEM|instReg|reg815|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg815|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg815|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit1|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg815|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y57_N21
dffeas \MEMWB|instReg|reg815|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg815|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg815|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg815|bit1|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg815|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N12
cycloneive_lcell_comb \InstOutMUX|muxTop|mux9|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux9|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (\IFID|instReg|reg815|bit1|int_q~q )) # (!\InstrSelect[0]~input_o  & 
// ((\InstructionMemory|srom|rom_block|auto_generated|q_a [9])))))

	.dataa(\IFID|instReg|reg815|bit1|int_q~q ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux9|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux9|y~0 .lut_mask = 16'hE3E0;
defparam \InstOutMUX|muxTop|mux9|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N2
cycloneive_lcell_comb \InstOutMUX|muxTop|mux9|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux9|y~1_combout  = (\InstrSelect[1]~input_o  & ((\InstOutMUX|muxTop|mux9|y~0_combout  & ((\EXMEM|instReg|reg815|bit1|int_q~q ))) # (!\InstOutMUX|muxTop|mux9|y~0_combout  & (\inst9|instReg|reg815|bit1|int_q~q )))) # 
// (!\InstrSelect[1]~input_o  & (((\InstOutMUX|muxTop|mux9|y~0_combout ))))

	.dataa(\inst9|instReg|reg815|bit1|int_q~q ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\EXMEM|instReg|reg815|bit1|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux9|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux9|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux9|y~1 .lut_mask = 16'hF388;
defparam \InstOutMUX|muxTop|mux9|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N20
cycloneive_lcell_comb \InstOutMUX|muxTop|mux9|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux9|y~2_combout  = (\InstOutMUX|muxTop|mux31|y~0_combout  & ((\MEMWB|instReg|reg815|bit1|int_q~q ) # ((!\InstrSelect[2]~input_o  & \InstOutMUX|muxTop|mux9|y~1_combout )))) # (!\InstOutMUX|muxTop|mux31|y~0_combout  & 
// (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux9|y~1_combout ))))

	.dataa(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg815|bit1|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux9|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux9|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux9|y~2 .lut_mask = 16'hB3A0;
defparam \InstOutMUX|muxTop|mux9|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N30
cycloneive_lcell_comb \IFID|instReg|reg815|bit0|int_q~feeder (
// Equation(s):
// \IFID|instReg|reg815|bit0|int_q~feeder_combout  = \InstructionMemory|srom|rom_block|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\IFID|instReg|reg815|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFID|instReg|reg815|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \IFID|instReg|reg815|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N31
dffeas \IFID|instReg|reg815|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\IFID|instReg|reg815|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFID|instReg|reg815|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IFID|instReg|reg815|bit0|int_q .is_wysiwyg = "true";
defparam \IFID|instReg|reg815|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y57_N31
dffeas \inst9|instReg|reg815|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg815|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg815|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg815|bit0|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg815|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y57_N21
dffeas \EXMEM|instReg|reg815|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg815|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg815|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg815|bit0|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg815|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y57_N7
dffeas \MEMWB|instReg|reg815|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg815|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg815|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg815|bit0|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg815|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N20
cycloneive_lcell_comb \InstOutMUX|muxTop|mux8|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux8|y~1_combout  = (\InstOutMUX|muxTop|mux8|y~0_combout  & (((\EXMEM|instReg|reg815|bit0|int_q~q ) # (!\InstrSelect[0]~input_o )))) # (!\InstOutMUX|muxTop|mux8|y~0_combout  & (\IFID|instReg|reg815|bit0|int_q~q  & 
// ((\InstrSelect[0]~input_o ))))

	.dataa(\InstOutMUX|muxTop|mux8|y~0_combout ),
	.datab(\IFID|instReg|reg815|bit0|int_q~q ),
	.datac(\EXMEM|instReg|reg815|bit0|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux8|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux8|y~1 .lut_mask = 16'hE4AA;
defparam \InstOutMUX|muxTop|mux8|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N6
cycloneive_lcell_comb \InstOutMUX|muxTop|mux8|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux8|y~2_combout  = (\InstOutMUX|muxTop|mux31|y~0_combout  & ((\MEMWB|instReg|reg815|bit0|int_q~q ) # ((!\InstrSelect[2]~input_o  & \InstOutMUX|muxTop|mux8|y~1_combout )))) # (!\InstOutMUX|muxTop|mux31|y~0_combout  & 
// (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux8|y~1_combout ))))

	.dataa(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg815|bit0|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux8|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux8|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux8|y~2 .lut_mask = 16'hB3A0;
defparam \InstOutMUX|muxTop|mux8|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N30
cycloneive_lcell_comb \InstOutMUX|muxTop|mux7|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux7|y~0_combout  = (\InstrSelect[0]~input_o  & (((\IFID|instReg|reg07|bit7|int_q~q ) # (\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (\InstructionMemory|srom|rom_block|auto_generated|q_a [7] & ((!\InstrSelect[1]~input_o 
// ))))

	.dataa(\InstructionMemory|srom|rom_block|auto_generated|q_a [7]),
	.datab(\IFID|instReg|reg07|bit7|int_q~q ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux7|y~0 .lut_mask = 16'hF0CA;
defparam \InstOutMUX|muxTop|mux7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N5
dffeas \inst9|instReg|reg07|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IFID|instReg|reg07|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|instReg|reg07|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|instReg|reg07|bit7|int_q .is_wysiwyg = "true";
defparam \inst9|instReg|reg07|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N27
dffeas \EXMEM|instReg|reg07|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg07|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg07|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg07|bit7|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg07|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N26
cycloneive_lcell_comb \InstOutMUX|muxTop|mux7|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux7|y~1_combout  = (\InstOutMUX|muxTop|mux7|y~0_combout  & (((\EXMEM|instReg|reg07|bit7|int_q~q ) # (!\InstrSelect[1]~input_o )))) # (!\InstOutMUX|muxTop|mux7|y~0_combout  & (\inst9|instReg|reg07|bit7|int_q~q  & 
// ((\InstrSelect[1]~input_o ))))

	.dataa(\inst9|instReg|reg07|bit7|int_q~q ),
	.datab(\InstOutMUX|muxTop|mux7|y~0_combout ),
	.datac(\EXMEM|instReg|reg07|bit7|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux7|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux7|y~1 .lut_mask = 16'hE2CC;
defparam \InstOutMUX|muxTop|mux7|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N15
dffeas \MEMWB|instReg|reg07|bit7|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg07|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg07|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg07|bit7|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg07|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N14
cycloneive_lcell_comb \InstOutMUX|muxTop|mux7|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux7|y~2_combout  = (\InstOutMUX|muxTop|mux7|y~1_combout  & (((\MEMWB|instReg|reg07|bit7|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux7|y~1_combout  & 
// (((\MEMWB|instReg|reg07|bit7|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstOutMUX|muxTop|mux7|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg07|bit7|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux7|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux7|y~2 .lut_mask = 16'hF222;
defparam \InstOutMUX|muxTop|mux7|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N31
dffeas \EXMEM|instReg|reg07|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg07|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg07|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg07|bit6|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg07|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N30
cycloneive_lcell_comb \InstOutMUX|muxTop|mux6|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux6|y~1_combout  = (\InstOutMUX|muxTop|mux6|y~0_combout  & (((\EXMEM|instReg|reg07|bit6|int_q~q ) # (!\InstrSelect[0]~input_o )))) # (!\InstOutMUX|muxTop|mux6|y~0_combout  & (\IFID|instReg|reg07|bit6|int_q~q  & 
// ((\InstrSelect[0]~input_o ))))

	.dataa(\InstOutMUX|muxTop|mux6|y~0_combout ),
	.datab(\IFID|instReg|reg07|bit6|int_q~q ),
	.datac(\EXMEM|instReg|reg07|bit6|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux6|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux6|y~1 .lut_mask = 16'hE4AA;
defparam \InstOutMUX|muxTop|mux6|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N29
dffeas \MEMWB|instReg|reg07|bit6|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg07|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg07|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg07|bit6|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg07|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N28
cycloneive_lcell_comb \InstOutMUX|muxTop|mux6|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux6|y~2_combout  = (\InstOutMUX|muxTop|mux6|y~1_combout  & (((\MEMWB|instReg|reg07|bit6|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux6|y~1_combout  & 
// (((\MEMWB|instReg|reg07|bit6|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstOutMUX|muxTop|mux6|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg07|bit6|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux6|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux6|y~2 .lut_mask = 16'hF222;
defparam \InstOutMUX|muxTop|mux6|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N8
cycloneive_lcell_comb \EXMEM|instReg|reg07|bit5|int_q~feeder (
// Equation(s):
// \EXMEM|instReg|reg07|bit5|int_q~feeder_combout  = \inst9|instReg|reg07|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|instReg|reg07|bit5|int_q~q ),
	.cin(gnd),
	.combout(\EXMEM|instReg|reg07|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEM|instReg|reg07|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \EXMEM|instReg|reg07|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N9
dffeas \EXMEM|instReg|reg07|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\EXMEM|instReg|reg07|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg07|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg07|bit5|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg07|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N6
cycloneive_lcell_comb \InstOutMUX|muxTop|mux5|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux5|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (\IFID|instReg|reg07|bit5|int_q~q )) # (!\InstrSelect[0]~input_o  & 
// ((\InstructionMemory|srom|rom_block|auto_generated|q_a [5])))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\IFID|instReg|reg07|bit5|int_q~q ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux5|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux5|y~0 .lut_mask = 16'hE5E0;
defparam \InstOutMUX|muxTop|mux5|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N2
cycloneive_lcell_comb \InstOutMUX|muxTop|mux5|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux5|y~1_combout  = (\InstrSelect[1]~input_o  & ((\InstOutMUX|muxTop|mux5|y~0_combout  & ((\EXMEM|instReg|reg07|bit5|int_q~q ))) # (!\InstOutMUX|muxTop|mux5|y~0_combout  & (\inst9|instReg|reg07|bit5|int_q~q )))) # 
// (!\InstrSelect[1]~input_o  & (((\InstOutMUX|muxTop|mux5|y~0_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst9|instReg|reg07|bit5|int_q~q ),
	.datac(\EXMEM|instReg|reg07|bit5|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux5|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux5|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux5|y~1 .lut_mask = 16'hF588;
defparam \InstOutMUX|muxTop|mux5|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N3
dffeas \MEMWB|instReg|reg07|bit5|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg07|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg07|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg07|bit5|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg07|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N2
cycloneive_lcell_comb \InstOutMUX|muxTop|mux5|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux5|y~2_combout  = (\InstOutMUX|muxTop|mux5|y~1_combout  & (((\MEMWB|instReg|reg07|bit5|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # (!\InstOutMUX|muxTop|mux5|y~1_combout  & 
// (((\MEMWB|instReg|reg07|bit5|int_q~q  & \InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstOutMUX|muxTop|mux5|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg07|bit5|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux5|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux5|y~2 .lut_mask = 16'hF222;
defparam \InstOutMUX|muxTop|mux5|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N27
dffeas \EXMEM|instReg|reg07|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg07|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg07|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg07|bit4|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg07|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y58_N13
dffeas \MEMWB|instReg|reg07|bit4|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg07|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg07|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg07|bit4|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg07|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N26
cycloneive_lcell_comb \InstOutMUX|muxTop|mux4|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux4|y~1_combout  = (\InstOutMUX|muxTop|mux4|y~0_combout  & (((\EXMEM|instReg|reg07|bit4|int_q~q ) # (!\InstrSelect[0]~input_o )))) # (!\InstOutMUX|muxTop|mux4|y~0_combout  & (\IFID|instReg|reg07|bit4|int_q~q  & 
// ((\InstrSelect[0]~input_o ))))

	.dataa(\InstOutMUX|muxTop|mux4|y~0_combout ),
	.datab(\IFID|instReg|reg07|bit4|int_q~q ),
	.datac(\EXMEM|instReg|reg07|bit4|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux4|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux4|y~1 .lut_mask = 16'hE4AA;
defparam \InstOutMUX|muxTop|mux4|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N12
cycloneive_lcell_comb \InstOutMUX|muxTop|mux4|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux4|y~2_combout  = (\InstrSelect[2]~input_o  & (\InstOutMUX|muxTop|mux31|y~0_combout  & (\MEMWB|instReg|reg07|bit4|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux4|y~1_combout ) # 
// ((\InstOutMUX|muxTop|mux31|y~0_combout  & \MEMWB|instReg|reg07|bit4|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\MEMWB|instReg|reg07|bit4|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux4|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux4|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux4|y~2 .lut_mask = 16'hD5C0;
defparam \InstOutMUX|muxTop|mux4|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N23
dffeas \EXMEM|instReg|reg07|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg07|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg07|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg07|bit3|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg07|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y58_N19
dffeas \MEMWB|instReg|reg07|bit3|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg07|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg07|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg07|bit3|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg07|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N14
cycloneive_lcell_comb \InstOutMUX|muxTop|mux3|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux3|y~0_combout  = (\InstrSelect[1]~input_o  & (\InstrSelect[0]~input_o )) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (\IFID|instReg|reg07|bit3|int_q~q )) # (!\InstrSelect[0]~input_o  & 
// ((\InstructionMemory|srom|rom_block|auto_generated|q_a [3])))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\IFID|instReg|reg07|bit3|int_q~q ),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux3|y~0 .lut_mask = 16'hD9C8;
defparam \InstOutMUX|muxTop|mux3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N22
cycloneive_lcell_comb \InstOutMUX|muxTop|mux3|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux3|y~1_combout  = (\InstrSelect[1]~input_o  & ((\InstOutMUX|muxTop|mux3|y~0_combout  & ((\EXMEM|instReg|reg07|bit3|int_q~q ))) # (!\InstOutMUX|muxTop|mux3|y~0_combout  & (\inst9|instReg|reg07|bit3|int_q~q )))) # 
// (!\InstrSelect[1]~input_o  & (((\InstOutMUX|muxTop|mux3|y~0_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst9|instReg|reg07|bit3|int_q~q ),
	.datac(\EXMEM|instReg|reg07|bit3|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux3|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux3|y~1 .lut_mask = 16'hF588;
defparam \InstOutMUX|muxTop|mux3|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N18
cycloneive_lcell_comb \InstOutMUX|muxTop|mux3|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux3|y~2_combout  = (\InstrSelect[2]~input_o  & (\InstOutMUX|muxTop|mux31|y~0_combout  & (\MEMWB|instReg|reg07|bit3|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux3|y~1_combout ) # 
// ((\InstOutMUX|muxTop|mux31|y~0_combout  & \MEMWB|instReg|reg07|bit3|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\MEMWB|instReg|reg07|bit3|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux3|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux3|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux3|y~2 .lut_mask = 16'hD5C0;
defparam \InstOutMUX|muxTop|mux3|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N5
dffeas \EXMEM|instReg|reg07|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg07|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg07|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg07|bit2|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg07|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y58_N11
dffeas \MEMWB|instReg|reg07|bit2|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg07|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg07|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg07|bit2|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg07|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N4
cycloneive_lcell_comb \InstOutMUX|muxTop|mux2|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux2|y~1_combout  = (\InstOutMUX|muxTop|mux2|y~0_combout  & (((\EXMEM|instReg|reg07|bit2|int_q~q )) # (!\InstrSelect[0]~input_o ))) # (!\InstOutMUX|muxTop|mux2|y~0_combout  & (\InstrSelect[0]~input_o  & 
// ((\IFID|instReg|reg07|bit2|int_q~q ))))

	.dataa(\InstOutMUX|muxTop|mux2|y~0_combout ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\EXMEM|instReg|reg07|bit2|int_q~q ),
	.datad(\IFID|instReg|reg07|bit2|int_q~q ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux2|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux2|y~1 .lut_mask = 16'hE6A2;
defparam \InstOutMUX|muxTop|mux2|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N10
cycloneive_lcell_comb \InstOutMUX|muxTop|mux2|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux2|y~2_combout  = (\InstrSelect[2]~input_o  & (\InstOutMUX|muxTop|mux31|y~0_combout  & (\MEMWB|instReg|reg07|bit2|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux2|y~1_combout ) # 
// ((\InstOutMUX|muxTop|mux31|y~0_combout  & \MEMWB|instReg|reg07|bit2|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\MEMWB|instReg|reg07|bit2|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux2|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux2|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux2|y~2 .lut_mask = 16'hD5C0;
defparam \InstOutMUX|muxTop|mux2|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N27
dffeas \EXMEM|instReg|reg07|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg07|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg07|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg07|bit1|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg07|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N7
dffeas \MEMWB|instReg|reg07|bit1|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg07|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg07|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg07|bit1|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg07|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N28
cycloneive_lcell_comb \InstOutMUX|muxTop|mux1|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux1|y~0_combout  = (\InstrSelect[0]~input_o  & ((\IFID|instReg|reg07|bit1|int_q~q ) # ((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (((\InstructionMemory|srom|rom_block|auto_generated|q_a [1] & !\InstrSelect[1]~input_o 
// ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\IFID|instReg|reg07|bit1|int_q~q ),
	.datac(\InstructionMemory|srom|rom_block|auto_generated|q_a [1]),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux1|y~0 .lut_mask = 16'hAAD8;
defparam \InstOutMUX|muxTop|mux1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N26
cycloneive_lcell_comb \InstOutMUX|muxTop|mux1|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux1|y~1_combout  = (\InstOutMUX|muxTop|mux1|y~0_combout  & (((\EXMEM|instReg|reg07|bit1|int_q~q ) # (!\InstrSelect[1]~input_o )))) # (!\InstOutMUX|muxTop|mux1|y~0_combout  & (\inst9|instReg|reg07|bit1|int_q~q  & 
// ((\InstrSelect[1]~input_o ))))

	.dataa(\inst9|instReg|reg07|bit1|int_q~q ),
	.datab(\InstOutMUX|muxTop|mux1|y~0_combout ),
	.datac(\EXMEM|instReg|reg07|bit1|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux1|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux1|y~1 .lut_mask = 16'hE2CC;
defparam \InstOutMUX|muxTop|mux1|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N6
cycloneive_lcell_comb \InstOutMUX|muxTop|mux1|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux1|y~2_combout  = (\InstOutMUX|muxTop|mux31|y~0_combout  & ((\MEMWB|instReg|reg07|bit1|int_q~q ) # ((!\InstrSelect[2]~input_o  & \InstOutMUX|muxTop|mux1|y~1_combout )))) # (!\InstOutMUX|muxTop|mux31|y~0_combout  & 
// (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux1|y~1_combout ))))

	.dataa(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\MEMWB|instReg|reg07|bit1|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux1|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux1|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux1|y~2 .lut_mask = 16'hB3A0;
defparam \InstOutMUX|muxTop|mux1|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N9
dffeas \EXMEM|instReg|reg07|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|instReg|reg07|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|instReg|reg07|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|instReg|reg07|bit0|int_q .is_wysiwyg = "true";
defparam \EXMEM|instReg|reg07|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y58_N25
dffeas \MEMWB|instReg|reg07|bit0|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\EXMEM|instReg|reg07|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMWB|instReg|reg07|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMWB|instReg|reg07|bit0|int_q .is_wysiwyg = "true";
defparam \MEMWB|instReg|reg07|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N20
cycloneive_lcell_comb \InstOutMUX|muxTop|mux0|y~0 (
// Equation(s):
// \InstOutMUX|muxTop|mux0|y~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o ) # ((\inst9|instReg|reg07|bit0|int_q~q )))) # (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & ((\InstructionMemory|srom|rom_block|auto_generated|q_a 
// [0]))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst9|instReg|reg07|bit0|int_q~q ),
	.datad(\InstructionMemory|srom|rom_block|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux0|y~0 .lut_mask = 16'hB9A8;
defparam \InstOutMUX|muxTop|mux0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N8
cycloneive_lcell_comb \InstOutMUX|muxTop|mux0|y~1 (
// Equation(s):
// \InstOutMUX|muxTop|mux0|y~1_combout  = (\InstOutMUX|muxTop|mux0|y~0_combout  & (((\EXMEM|instReg|reg07|bit0|int_q~q ) # (!\InstrSelect[0]~input_o )))) # (!\InstOutMUX|muxTop|mux0|y~0_combout  & (\IFID|instReg|reg07|bit0|int_q~q  & 
// ((\InstrSelect[0]~input_o ))))

	.dataa(\IFID|instReg|reg07|bit0|int_q~q ),
	.datab(\InstOutMUX|muxTop|mux0|y~0_combout ),
	.datac(\EXMEM|instReg|reg07|bit0|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux0|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux0|y~1 .lut_mask = 16'hE2CC;
defparam \InstOutMUX|muxTop|mux0|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N24
cycloneive_lcell_comb \InstOutMUX|muxTop|mux0|y~2 (
// Equation(s):
// \InstOutMUX|muxTop|mux0|y~2_combout  = (\InstrSelect[2]~input_o  & (\InstOutMUX|muxTop|mux31|y~0_combout  & (\MEMWB|instReg|reg07|bit0|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\InstOutMUX|muxTop|mux0|y~1_combout ) # 
// ((\InstOutMUX|muxTop|mux31|y~0_combout  & \MEMWB|instReg|reg07|bit0|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\MEMWB|instReg|reg07|bit0|int_q~q ),
	.datad(\InstOutMUX|muxTop|mux0|y~1_combout ),
	.cin(gnd),
	.combout(\InstOutMUX|muxTop|mux0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstOutMUX|muxTop|mux0|y~2 .lut_mask = 16'hD5C0;
defparam \InstOutMUX|muxTop|mux0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \ValueSelect[0]~input (
	.i(ValueSelect[0]),
	.ibar(gnd),
	.o(\ValueSelect[0]~input_o ));
// synopsys translate_off
defparam \ValueSelect[0]~input .bus_hold = "false";
defparam \ValueSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \ValueSelect[1]~input (
	.i(ValueSelect[1]),
	.ibar(gnd),
	.o(\ValueSelect[1]~input_o ));
// synopsys translate_off
defparam \ValueSelect[1]~input .bus_hold = "false";
defparam \ValueSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N26
cycloneive_lcell_comb \OutMux|m2|mux47|y~0 (
// Equation(s):
// \OutMux|m2|mux47|y~0_combout  = (\ValueSelect[0]~input_o ) # (\ValueSelect[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m2|mux47|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m2|mux47|y~0 .lut_mask = 16'hFFF0;
defparam \OutMux|m2|mux47|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \ValueSelect[2]~input (
	.i(ValueSelect[2]),
	.ibar(gnd),
	.o(\ValueSelect[2]~input_o ));
// synopsys translate_off
defparam \ValueSelect[2]~input .bus_hold = "false";
defparam \ValueSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N28
cycloneive_lcell_comb \OutMux|m7|muxtop|y~1 (
// Equation(s):
// \OutMux|m7|muxtop|y~1_combout  = (!\OutMux|m2|mux47|y~0_combout  & ((\ValueSelect[2]~input_o  & (\inst27|mux7|y~0_combout )) # (!\ValueSelect[2]~input_o  & ((\PC|bit7|int_q~q )))))

	.dataa(\inst27|mux7|y~0_combout ),
	.datab(\PC|bit7|int_q~q ),
	.datac(\OutMux|m2|mux47|y~0_combout ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m7|muxtop|y~1 .lut_mask = 16'h0A0C;
defparam \OutMux|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N16
cycloneive_lcell_comb \OutMux|m7|muxtop|y~3 (
// Equation(s):
// \OutMux|m7|muxtop|y~3_combout  = (\OutMux|m7|muxtop|y~1_combout ) # ((\OutMux|m7|muxtop|y~2_combout  & \inst9|RD2Reg|bit7|int_q~q ))

	.dataa(\OutMux|m7|muxtop|y~2_combout ),
	.datab(\inst9|RD2Reg|bit7|int_q~q ),
	.datac(gnd),
	.datad(\OutMux|m7|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\OutMux|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m7|muxtop|y~3 .lut_mask = 16'hFF88;
defparam \OutMux|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N4
cycloneive_lcell_comb \OutMux|m7|muxtop|y~0 (
// Equation(s):
// \OutMux|m7|muxtop|y~0_combout  = (\inst9|RD1Reg|bit7|int_q~q  & (!\ValueSelect[2]~input_o  & (!\ValueSelect[0]~input_o  & \ValueSelect[1]~input_o )))

	.dataa(\inst9|RD1Reg|bit7|int_q~q ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m7|muxtop|y~0 .lut_mask = 16'h0200;
defparam \OutMux|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N10
cycloneive_lcell_comb \OutMux|m7|muxtop|y~4 (
// Equation(s):
// \OutMux|m7|muxtop|y~4_combout  = (!\ValueSelect[2]~input_o  & (\ValueSelect[0]~input_o  & !\ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m7|muxtop|y~4 .lut_mask = 16'h0030;
defparam \OutMux|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N8
cycloneive_lcell_comb \OutMux|m7|muxtop|y~5 (
// Equation(s):
// \OutMux|m7|muxtop|y~5_combout  = (\OutMux|m7|muxtop|y~3_combout ) # ((\OutMux|m7|muxtop|y~0_combout ) # ((\inst21|mux|m7|muxtop|y~1_combout  & \OutMux|m7|muxtop|y~4_combout )))

	.dataa(\inst21|mux|m7|muxtop|y~1_combout ),
	.datab(\OutMux|m7|muxtop|y~3_combout ),
	.datac(\OutMux|m7|muxtop|y~0_combout ),
	.datad(\OutMux|m7|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\OutMux|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m7|muxtop|y~5 .lut_mask = 16'hFEFC;
defparam \OutMux|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N22
cycloneive_lcell_comb \OutMux|m7|muxtop|y~2 (
// Equation(s):
// \OutMux|m7|muxtop|y~2_combout  = (!\ValueSelect[2]~input_o  & (\ValueSelect[0]~input_o  & \ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m7|muxtop|y~2 .lut_mask = 16'h3000;
defparam \OutMux|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N18
cycloneive_lcell_comb \OutMux|m6|muxtop|y~1 (
// Equation(s):
// \OutMux|m6|muxtop|y~1_combout  = (!\OutMux|m2|mux47|y~0_combout  & ((\ValueSelect[2]~input_o  & (\inst27|mux6|y~0_combout )) # (!\ValueSelect[2]~input_o  & ((\PC|bit6|int_q~q )))))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\inst27|mux6|y~0_combout ),
	.datac(\OutMux|m2|mux47|y~0_combout ),
	.datad(\PC|bit6|int_q~q ),
	.cin(gnd),
	.combout(\OutMux|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m6|muxtop|y~1 .lut_mask = 16'h0D08;
defparam \OutMux|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N28
cycloneive_lcell_comb \OutMux|m6|muxtop|y~2 (
// Equation(s):
// \OutMux|m6|muxtop|y~2_combout  = (\OutMux|m6|muxtop|y~1_combout ) # ((\inst9|RD2Reg|bit6|int_q~q  & \OutMux|m7|muxtop|y~2_combout ))

	.dataa(\inst9|RD2Reg|bit6|int_q~q ),
	.datab(gnd),
	.datac(\OutMux|m7|muxtop|y~2_combout ),
	.datad(\OutMux|m6|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\OutMux|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m6|muxtop|y~2 .lut_mask = 16'hFFA0;
defparam \OutMux|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N2
cycloneive_lcell_comb \OutMux|m6|muxtop|y~0 (
// Equation(s):
// \OutMux|m6|muxtop|y~0_combout  = (\inst9|RD1Reg|bit6|int_q~q  & (!\ValueSelect[2]~input_o  & (!\ValueSelect[0]~input_o  & \ValueSelect[1]~input_o )))

	.dataa(\inst9|RD1Reg|bit6|int_q~q ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m6|muxtop|y~0 .lut_mask = 16'h0200;
defparam \OutMux|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N26
cycloneive_lcell_comb \OutMux|m6|muxtop|y~3 (
// Equation(s):
// \OutMux|m6|muxtop|y~3_combout  = (\OutMux|m6|muxtop|y~2_combout ) # ((\OutMux|m6|muxtop|y~0_combout ) # ((\OutMux|m7|muxtop|y~4_combout  & \inst21|mux|m6|muxtop|y~2_combout )))

	.dataa(\OutMux|m7|muxtop|y~4_combout ),
	.datab(\OutMux|m6|muxtop|y~2_combout ),
	.datac(\inst21|mux|m6|muxtop|y~2_combout ),
	.datad(\OutMux|m6|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\OutMux|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m6|muxtop|y~3 .lut_mask = 16'hFFEC;
defparam \OutMux|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N4
cycloneive_lcell_comb \OutMux|m3|mux03|y~0 (
// Equation(s):
// \OutMux|m3|mux03|y~0_combout  = (\ValueSelect[0]~input_o  & !\ValueSelect[1]~input_o )

	.dataa(gnd),
	.datab(\ValueSelect[0]~input_o ),
	.datac(gnd),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m3|mux03|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m3|mux03|y~0 .lut_mask = 16'h00CC;
defparam \OutMux|m3|mux03|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N28
cycloneive_lcell_comb \OutMux|m5|muxtop|y~2 (
// Equation(s):
// \OutMux|m5|muxtop|y~2_combout  = (\ValueSelect[1]~input_o  & ((\ValueSelect[0]~input_o  & ((\inst9|RD2Reg|bit5|int_q~q ))) # (!\ValueSelect[0]~input_o  & (\inst9|RD1Reg|bit5|int_q~q ))))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(\inst9|RD1Reg|bit5|int_q~q ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\inst9|RD2Reg|bit5|int_q~q ),
	.cin(gnd),
	.combout(\OutMux|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m5|muxtop|y~2 .lut_mask = 16'hE040;
defparam \OutMux|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N0
cycloneive_lcell_comb \OutMux|m5|muxtop|y~5 (
// Equation(s):
// \OutMux|m5|muxtop|y~5_combout  = (\OutMux|m5|muxtop|y~2_combout ) # ((\PC|bit5|int_q~q  & (!\ValueSelect[1]~input_o  & !\ValueSelect[0]~input_o )))

	.dataa(\PC|bit5|int_q~q ),
	.datab(\OutMux|m5|muxtop|y~2_combout ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m5|muxtop|y~5 .lut_mask = 16'hCCCE;
defparam \OutMux|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N18
cycloneive_lcell_comb \OutMux|m5|muxtop|y~3 (
// Equation(s):
// \OutMux|m5|muxtop|y~3_combout  = (\OutMux|m5|muxtop|y~5_combout ) # ((\OutMux|m3|mux03|y~0_combout  & ((\inst21|mux|m5|muxtop|y~5_combout ) # (\inst21|mux|m5|muxtop|y~2_combout ))))

	.dataa(\inst21|mux|m5|muxtop|y~5_combout ),
	.datab(\OutMux|m3|mux03|y~0_combout ),
	.datac(\OutMux|m5|muxtop|y~5_combout ),
	.datad(\inst21|mux|m5|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\OutMux|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m5|muxtop|y~3 .lut_mask = 16'hFCF8;
defparam \OutMux|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N12
cycloneive_lcell_comb \OutMux|m5|muxtop|y~4 (
// Equation(s):
// \OutMux|m5|muxtop|y~4_combout  = (\ValueSelect[2]~input_o  & (\inst27|mux5|y~0_combout  & ((!\OutMux|m2|mux47|y~0_combout )))) # (!\ValueSelect[2]~input_o  & (((\OutMux|m5|muxtop|y~3_combout ))))

	.dataa(\inst27|mux5|y~0_combout ),
	.datab(\OutMux|m5|muxtop|y~3_combout ),
	.datac(\OutMux|m2|mux47|y~0_combout ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m5|muxtop|y~4 .lut_mask = 16'h0ACC;
defparam \OutMux|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N20
cycloneive_lcell_comb \OutMux|m4|muxtop|y~1 (
// Equation(s):
// \OutMux|m4|muxtop|y~1_combout  = (\ValueSelect[1]~input_o  & ((\ValueSelect[0]~input_o  & (\inst9|RD2Reg|bit4|int_q~q )) # (!\ValueSelect[0]~input_o  & ((\inst9|RD1Reg|bit4|int_q~q )))))

	.dataa(\ValueSelect[1]~input_o ),
	.datab(\inst9|RD2Reg|bit4|int_q~q ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\inst9|RD1Reg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\OutMux|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m4|muxtop|y~1 .lut_mask = 16'h8A80;
defparam \OutMux|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N4
cycloneive_lcell_comb \OutMux|m4|muxtop|y~2 (
// Equation(s):
// \OutMux|m4|muxtop|y~2_combout  = (\OutMux|m4|muxtop|y~0_combout ) # ((\OutMux|m4|muxtop|y~1_combout ) # ((\OutMux|m3|mux03|y~0_combout  & \inst21|mux|m4|muxtop|y~2_combout )))

	.dataa(\OutMux|m4|muxtop|y~0_combout ),
	.datab(\OutMux|m4|muxtop|y~1_combout ),
	.datac(\OutMux|m3|mux03|y~0_combout ),
	.datad(\inst21|mux|m4|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\OutMux|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m4|muxtop|y~2 .lut_mask = 16'hFEEE;
defparam \OutMux|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N22
cycloneive_lcell_comb \OutMux|m4|muxtop|y~3 (
// Equation(s):
// \OutMux|m4|muxtop|y~3_combout  = (\ValueSelect[2]~input_o  & (((!\OutMux|m2|mux47|y~0_combout  & \inst27|mux4|y~0_combout )))) # (!\ValueSelect[2]~input_o  & (\OutMux|m4|muxtop|y~2_combout ))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\OutMux|m4|muxtop|y~2_combout ),
	.datac(\OutMux|m2|mux47|y~0_combout ),
	.datad(\inst27|mux4|y~0_combout ),
	.cin(gnd),
	.combout(\OutMux|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m4|muxtop|y~3 .lut_mask = 16'h4E44;
defparam \OutMux|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N0
cycloneive_lcell_comb \OutMux|m3|muxtop|y~0 (
// Equation(s):
// \OutMux|m3|muxtop|y~0_combout  = (\PC|bit3|int_q~q  & (!\ValueSelect[0]~input_o  & !\ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\PC|bit3|int_q~q ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m3|muxtop|y~0 .lut_mask = 16'h000C;
defparam \OutMux|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N6
cycloneive_lcell_comb \OutMux|m3|muxtop|y~1 (
// Equation(s):
// \OutMux|m3|muxtop|y~1_combout  = (\ValueSelect[1]~input_o  & ((\ValueSelect[0]~input_o  & (\inst9|RD2Reg|bit3|int_q~q )) # (!\ValueSelect[0]~input_o  & ((\inst9|RD1Reg|bit3|int_q~q )))))

	.dataa(\ValueSelect[1]~input_o ),
	.datab(\inst9|RD2Reg|bit3|int_q~q ),
	.datac(\inst9|RD1Reg|bit3|int_q~q ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m3|muxtop|y~1 .lut_mask = 16'h88A0;
defparam \OutMux|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N24
cycloneive_lcell_comb \OutMux|m3|muxtop|y~2 (
// Equation(s):
// \OutMux|m3|muxtop|y~2_combout  = (\OutMux|m3|muxtop|y~0_combout ) # ((\OutMux|m3|muxtop|y~1_combout ) # ((\inst21|mux|m3|muxtop|y~2_combout  & \OutMux|m3|mux03|y~0_combout )))

	.dataa(\inst21|mux|m3|muxtop|y~2_combout ),
	.datab(\OutMux|m3|muxtop|y~0_combout ),
	.datac(\OutMux|m3|mux03|y~0_combout ),
	.datad(\OutMux|m3|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\OutMux|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m3|muxtop|y~2 .lut_mask = 16'hFFEC;
defparam \OutMux|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N14
cycloneive_lcell_comb \OutMux|m3|muxtop|y~3 (
// Equation(s):
// \OutMux|m3|muxtop|y~3_combout  = (\ValueSelect[2]~input_o  & (\inst27|mux3|y~0_combout  & ((!\OutMux|m2|mux47|y~0_combout )))) # (!\ValueSelect[2]~input_o  & (((\OutMux|m3|muxtop|y~2_combout ))))

	.dataa(\inst27|mux3|y~0_combout ),
	.datab(\OutMux|m3|muxtop|y~2_combout ),
	.datac(\OutMux|m2|mux47|y~0_combout ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m3|muxtop|y~3 .lut_mask = 16'h0ACC;
defparam \OutMux|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N8
cycloneive_lcell_comb \OutMux|m2|muxtop|y~0 (
// Equation(s):
// \OutMux|m2|muxtop|y~0_combout  = (!\ValueSelect[0]~input_o  & (\PC|bit2|int_q~q  & !\ValueSelect[1]~input_o ))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(gnd),
	.datac(\PC|bit2|int_q~q ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m2|muxtop|y~0 .lut_mask = 16'h0050;
defparam \OutMux|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N16
cycloneive_lcell_comb \OutMux|m2|muxtop|y~2 (
// Equation(s):
// \OutMux|m2|muxtop|y~2_combout  = (\OutMux|m2|muxtop|y~1_combout ) # ((\OutMux|m2|muxtop|y~0_combout ) # ((\OutMux|m3|mux03|y~0_combout  & \inst21|mux|m2|muxtop|y~2_combout )))

	.dataa(\OutMux|m2|muxtop|y~1_combout ),
	.datab(\OutMux|m2|muxtop|y~0_combout ),
	.datac(\OutMux|m3|mux03|y~0_combout ),
	.datad(\inst21|mux|m2|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\OutMux|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m2|muxtop|y~2 .lut_mask = 16'hFEEE;
defparam \OutMux|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N2
cycloneive_lcell_comb \OutMux|m2|muxtop|y~3 (
// Equation(s):
// \OutMux|m2|muxtop|y~3_combout  = (\ValueSelect[2]~input_o  & (((!\OutMux|m2|mux47|y~0_combout  & \inst27|mux2|y~0_combout )))) # (!\ValueSelect[2]~input_o  & (\OutMux|m2|muxtop|y~2_combout ))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\OutMux|m2|muxtop|y~2_combout ),
	.datac(\OutMux|m2|mux47|y~0_combout ),
	.datad(\inst27|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\OutMux|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m2|muxtop|y~3 .lut_mask = 16'h4E44;
defparam \OutMux|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N8
cycloneive_lcell_comb \OutMux|m1|muxtop|y~1 (
// Equation(s):
// \OutMux|m1|muxtop|y~1_combout  = (\ValueSelect[1]~input_o  & ((\ValueSelect[0]~input_o  & ((\inst9|RD2Reg|bit1|int_q~q ))) # (!\ValueSelect[0]~input_o  & (\inst9|RD1Reg|bit1|int_q~q ))))

	.dataa(\inst9|RD1Reg|bit1|int_q~q ),
	.datab(\ValueSelect[0]~input_o ),
	.datac(\inst9|RD2Reg|bit1|int_q~q ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m1|muxtop|y~1 .lut_mask = 16'hE200;
defparam \OutMux|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N30
cycloneive_lcell_comb \OutMux|m1|muxtop|y~2 (
// Equation(s):
// \OutMux|m1|muxtop|y~2_combout  = (\OutMux|m1|muxtop|y~0_combout ) # ((\OutMux|m1|muxtop|y~1_combout ) # ((\inst21|mux|m1|muxtop|y~5_combout  & \OutMux|m3|mux03|y~0_combout )))

	.dataa(\OutMux|m1|muxtop|y~0_combout ),
	.datab(\OutMux|m1|muxtop|y~1_combout ),
	.datac(\inst21|mux|m1|muxtop|y~5_combout ),
	.datad(\OutMux|m3|mux03|y~0_combout ),
	.cin(gnd),
	.combout(\OutMux|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m1|muxtop|y~2 .lut_mask = 16'hFEEE;
defparam \OutMux|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N20
cycloneive_lcell_comb \OutMux|m1|muxtop|y~3 (
// Equation(s):
// \OutMux|m1|muxtop|y~3_combout  = (\ValueSelect[2]~input_o  & (!\OutMux|m2|mux47|y~0_combout  & ((\inst27|mux1|y~0_combout )))) # (!\ValueSelect[2]~input_o  & (((\OutMux|m1|muxtop|y~2_combout ))))

	.dataa(\OutMux|m2|mux47|y~0_combout ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\OutMux|m1|muxtop|y~2_combout ),
	.datad(\inst27|mux1|y~0_combout ),
	.cin(gnd),
	.combout(\OutMux|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m1|muxtop|y~3 .lut_mask = 16'h7430;
defparam \OutMux|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N30
cycloneive_lcell_comb \OutMux|m0|muxtop|y~0 (
// Equation(s):
// \OutMux|m0|muxtop|y~0_combout  = (\ValueSelect[2]~input_o  & ((\OutMux|m2|mux47|y~0_combout  & ((\inst9|ALUSrcff|int_q~q ))) # (!\OutMux|m2|mux47|y~0_combout  & (\inst27|mux0|y~0_combout ))))

	.dataa(\inst27|mux0|y~0_combout ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\inst9|ALUSrcff|int_q~q ),
	.datad(\OutMux|m2|mux47|y~0_combout ),
	.cin(gnd),
	.combout(\OutMux|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m0|muxtop|y~0 .lut_mask = 16'hC088;
defparam \OutMux|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N16
cycloneive_lcell_comb \OutMux|m0|muxtop|y~2 (
// Equation(s):
// \OutMux|m0|muxtop|y~2_combout  = (\ValueSelect[1]~input_o  & ((\ValueSelect[0]~input_o  & (\inst9|RD2Reg|bit0|int_q~q )) # (!\ValueSelect[0]~input_o  & ((\inst9|RD1Reg|bit0|int_q~q )))))

	.dataa(\inst9|RD2Reg|bit0|int_q~q ),
	.datab(\ValueSelect[0]~input_o ),
	.datac(\inst9|RD1Reg|bit0|int_q~q ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutMux|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m0|muxtop|y~2 .lut_mask = 16'hB800;
defparam \OutMux|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N14
cycloneive_lcell_comb \OutMux|m0|muxtop|y~3 (
// Equation(s):
// \OutMux|m0|muxtop|y~3_combout  = (\OutMux|m0|muxtop|y~1_combout ) # ((\OutMux|m0|muxtop|y~2_combout ) # ((\OutMux|m3|mux03|y~0_combout  & \inst21|mux|m0|muxtop|y~5_combout )))

	.dataa(\OutMux|m0|muxtop|y~1_combout ),
	.datab(\OutMux|m0|muxtop|y~2_combout ),
	.datac(\OutMux|m3|mux03|y~0_combout ),
	.datad(\inst21|mux|m0|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\OutMux|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m0|muxtop|y~3 .lut_mask = 16'hFEEE;
defparam \OutMux|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N20
cycloneive_lcell_comb \OutMux|m0|muxtop|y~4 (
// Equation(s):
// \OutMux|m0|muxtop|y~4_combout  = (\OutMux|m0|muxtop|y~0_combout ) # ((!\ValueSelect[2]~input_o  & \OutMux|m0|muxtop|y~3_combout ))

	.dataa(\OutMux|m0|muxtop|y~0_combout ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(gnd),
	.datad(\OutMux|m0|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\OutMux|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \OutMux|m0|muxtop|y~4 .lut_mask = 16'hBBAA;
defparam \OutMux|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N30
cycloneive_lcell_comb \inst8|muxMemWrite|y~0 (
// Equation(s):
// \inst8|muxMemWrite|y~0_combout  = (\inst10|stall~6_combout  & \inst17|MemWrite~0_combout )

	.dataa(\inst10|stall~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|MemWrite~0_combout ),
	.cin(gnd),
	.combout(\inst8|muxMemWrite|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|muxMemWrite|y~0 .lut_mask = 16'hAA00;
defparam \inst8|muxMemWrite|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N31
dffeas \inst9|MWRff|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(\inst8|muxMemWrite|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|MWRff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|MWRff|int_q .is_wysiwyg = "true";
defparam \inst9|MWRff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N5
dffeas \EXMEM|MWRff|int_q (
	.clk(\inst12|bit0|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|MWRff|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EXMEM|MWRff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EXMEM|MWRff|int_q .is_wysiwyg = "true";
defparam \EXMEM|MWRff|int_q .power_up = "low";
// synopsys translate_on

assign MemWriteOut = \MemWriteOut~output_o ;

assign ZeroOut = \ZeroOut~output_o ;

assign stall = \stall~output_o ;

assign RegWriteOut = \RegWriteOut~output_o ;

assign BranchOut = \BranchOut~output_o ;

assign A[7] = \A[7]~output_o ;

assign A[6] = \A[6]~output_o ;

assign A[5] = \A[5]~output_o ;

assign A[4] = \A[4]~output_o ;

assign A[3] = \A[3]~output_o ;

assign A[2] = \A[2]~output_o ;

assign A[1] = \A[1]~output_o ;

assign A[0] = \A[0]~output_o ;

assign B[7] = \B[7]~output_o ;

assign B[6] = \B[6]~output_o ;

assign B[5] = \B[5]~output_o ;

assign B[4] = \B[4]~output_o ;

assign B[3] = \B[3]~output_o ;

assign B[2] = \B[2]~output_o ;

assign B[1] = \B[1]~output_o ;

assign B[0] = \B[0]~output_o ;

assign InstructionOut[31] = \InstructionOut[31]~output_o ;

assign InstructionOut[30] = \InstructionOut[30]~output_o ;

assign InstructionOut[29] = \InstructionOut[29]~output_o ;

assign InstructionOut[28] = \InstructionOut[28]~output_o ;

assign InstructionOut[27] = \InstructionOut[27]~output_o ;

assign InstructionOut[26] = \InstructionOut[26]~output_o ;

assign InstructionOut[25] = \InstructionOut[25]~output_o ;

assign InstructionOut[24] = \InstructionOut[24]~output_o ;

assign InstructionOut[23] = \InstructionOut[23]~output_o ;

assign InstructionOut[22] = \InstructionOut[22]~output_o ;

assign InstructionOut[21] = \InstructionOut[21]~output_o ;

assign InstructionOut[20] = \InstructionOut[20]~output_o ;

assign InstructionOut[19] = \InstructionOut[19]~output_o ;

assign InstructionOut[18] = \InstructionOut[18]~output_o ;

assign InstructionOut[17] = \InstructionOut[17]~output_o ;

assign InstructionOut[16] = \InstructionOut[16]~output_o ;

assign InstructionOut[15] = \InstructionOut[15]~output_o ;

assign InstructionOut[14] = \InstructionOut[14]~output_o ;

assign InstructionOut[13] = \InstructionOut[13]~output_o ;

assign InstructionOut[12] = \InstructionOut[12]~output_o ;

assign InstructionOut[11] = \InstructionOut[11]~output_o ;

assign InstructionOut[10] = \InstructionOut[10]~output_o ;

assign InstructionOut[9] = \InstructionOut[9]~output_o ;

assign InstructionOut[8] = \InstructionOut[8]~output_o ;

assign InstructionOut[7] = \InstructionOut[7]~output_o ;

assign InstructionOut[6] = \InstructionOut[6]~output_o ;

assign InstructionOut[5] = \InstructionOut[5]~output_o ;

assign InstructionOut[4] = \InstructionOut[4]~output_o ;

assign InstructionOut[3] = \InstructionOut[3]~output_o ;

assign InstructionOut[2] = \InstructionOut[2]~output_o ;

assign InstructionOut[1] = \InstructionOut[1]~output_o ;

assign InstructionOut[0] = \InstructionOut[0]~output_o ;

assign MuxOut[7] = \MuxOut[7]~output_o ;

assign MuxOut[6] = \MuxOut[6]~output_o ;

assign MuxOut[5] = \MuxOut[5]~output_o ;

assign MuxOut[4] = \MuxOut[4]~output_o ;

assign MuxOut[3] = \MuxOut[3]~output_o ;

assign MuxOut[2] = \MuxOut[2]~output_o ;

assign MuxOut[1] = \MuxOut[1]~output_o ;

assign MuxOut[0] = \MuxOut[0]~output_o ;

assign ReadDataOut[7] = \ReadDataOut[7]~output_o ;

assign ReadDataOut[6] = \ReadDataOut[6]~output_o ;

assign ReadDataOut[5] = \ReadDataOut[5]~output_o ;

assign ReadDataOut[4] = \ReadDataOut[4]~output_o ;

assign ReadDataOut[3] = \ReadDataOut[3]~output_o ;

assign ReadDataOut[2] = \ReadDataOut[2]~output_o ;

assign ReadDataOut[1] = \ReadDataOut[1]~output_o ;

assign ReadDataOut[0] = \ReadDataOut[0]~output_o ;

endmodule
