{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573470480168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573470480168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:08:00 2019 " "Processing started: Mon Nov 11 20:08:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573470480168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573470480168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practice07_fpga -c top_hms_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off practice07_fpga -c top_hms_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573470480168 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573470480824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sm-pc/desktop/project1810918/practice07/practice07.v 9 9 " "Found 9 design units, including 9 entities, in source file /users/sm-pc/desktop/project1810918/practice07/practice07.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470480902 ""} { "Info" "ISGN_ENTITY_NAME" "2 fnd_dec " "Found entity 2: fnd_dec" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470480902 ""} { "Info" "ISGN_ENTITY_NAME" "3 double_fig_sep " "Found entity 3: double_fig_sep" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470480902 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_disp " "Found entity 4: led_disp" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470480902 ""} { "Info" "ISGN_ENTITY_NAME" "5 hms_cnt " "Found entity 5: hms_cnt" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470480902 ""} { "Info" "ISGN_ENTITY_NAME" "6 debounce " "Found entity 6: debounce" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470480902 ""} { "Info" "ISGN_ENTITY_NAME" "7 controller " "Found entity 7: controller" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470480902 ""} { "Info" "ISGN_ENTITY_NAME" "8 minsec " "Found entity 8: minsec" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470480902 ""} { "Info" "ISGN_ENTITY_NAME" "9 top_hms_clock " "Found entity 9: top_hms_clock" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470480902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470480902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_hms_clock " "Elaborating entity \"top_hms_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573470480965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_u_ctrl " "Elaborating entity \"controller\" for hierarchy \"controller:controller_u_ctrl\"" {  } { { "../practice07.v" "controller_u_ctrl" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470480996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco controller:controller_u_ctrl\|nco:u0_nco " "Elaborating entity \"nco\" for hierarchy \"controller:controller_u_ctrl\|nco:u0_nco\"" {  } { { "../practice07.v" "u0_nco" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470480996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce controller:controller_u_ctrl\|debounce:u0_debounce " "Elaborating entity \"debounce\" for hierarchy \"controller:controller_u_ctrl\|debounce:u0_debounce\"" {  } { { "../practice07.v" "u0_debounce" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minsec minsec:minsec_u_minsec " "Elaborating entity \"minsec\" for hierarchy \"minsec:minsec_u_minsec\"" {  } { { "../practice07.v" "minsec_u_minsec" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hms_cnt minsec:minsec_u_minsec\|hms_cnt:u0_hms_cnt " "Elaborating entity \"hms_cnt\" for hierarchy \"minsec:minsec_u_minsec\|hms_cnt:u0_hms_cnt\"" {  } { { "../practice07.v" "u0_hms_cnt" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_fig_sep double_fig_sep:double_fig_sep_u0_dfs " "Elaborating entity \"double_fig_sep\" for hierarchy \"double_fig_sep:double_fig_sep_u0_dfs\"" {  } { { "../practice07.v" "double_fig_sep_u0_dfs" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 practice07.v(96) " "Verilog HDL assignment warning at practice07.v(96): truncated value with size 32 to match size of target (4)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573470481043 "|top_hms_clock|double_fig_sep:double_fig_sep_u0_dfs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 practice07.v(97) " "Verilog HDL assignment warning at practice07.v(97): truncated value with size 32 to match size of target (4)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573470481043 "|top_hms_clock|double_fig_sep:double_fig_sep_u0_dfs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_dec fnd_dec:fnd_dec_u0_fnd_dec " "Elaborating entity \"fnd_dec\" for hierarchy \"fnd_dec:fnd_dec_u0_fnd_dec\"" {  } { { "../practice07.v" "fnd_dec_u0_fnd_dec" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_disp led_disp:led_disp_u_led_disp " "Elaborating entity \"led_disp\" for hierarchy \"led_disp:led_disp_u_led_disp\"" {  } { { "../practice07.v" "led_disp_u_led_disp" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481074 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "practice07.v(148) " "Verilog HDL Case Statement warning at practice07.v(148): incomplete case statement has no default case item" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 148 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_seg_enb practice07.v(147) " "Verilog HDL Always Construct warning at practice07.v(147): inferring latch(es) for variable \"o_seg_enb\", which holds its previous value in one or more paths through the always construct" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(162) " "Verilog HDL Always Construct warning at practice07.v(162): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(163) " "Verilog HDL Always Construct warning at practice07.v(163): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(164) " "Verilog HDL Always Construct warning at practice07.v(164): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(165) " "Verilog HDL Always Construct warning at practice07.v(165): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(166) " "Verilog HDL Always Construct warning at practice07.v(166): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(167) " "Verilog HDL Always Construct warning at practice07.v(167): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "practice07.v(161) " "Verilog HDL Case Statement warning at practice07.v(161): incomplete case statement has no default case item" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 161 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_seg_dp practice07.v(160) " "Verilog HDL Always Construct warning at practice07.v(160): inferring latch(es) for variable \"o_seg_dp\", which holds its previous value in one or more paths through the always construct" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(175) " "Verilog HDL Always Construct warning at practice07.v(175): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(176) " "Verilog HDL Always Construct warning at practice07.v(176): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(177) " "Verilog HDL Always Construct warning at practice07.v(177): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(178) " "Verilog HDL Always Construct warning at practice07.v(178): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(179) " "Verilog HDL Always Construct warning at practice07.v(179): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(180) " "Verilog HDL Always Construct warning at practice07.v(180): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "practice07.v(174) " "Verilog HDL Case Statement warning at practice07.v(174): incomplete case statement has no default case item" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 174 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_seg practice07.v(173) " "Verilog HDL Always Construct warning at practice07.v(173): inferring latch(es) for variable \"o_seg\", which holds its previous value in one or more paths through the always construct" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[0\] practice07.v(173) " "Inferred latch for \"o_seg\[0\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[1\] practice07.v(173) " "Inferred latch for \"o_seg\[1\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[2\] practice07.v(173) " "Inferred latch for \"o_seg\[2\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[3\] practice07.v(173) " "Inferred latch for \"o_seg\[3\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[4\] practice07.v(173) " "Inferred latch for \"o_seg\[4\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[5\] practice07.v(173) " "Inferred latch for \"o_seg\[5\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[6\] practice07.v(173) " "Inferred latch for \"o_seg\[6\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_dp practice07.v(160) " "Inferred latch for \"o_seg_dp\" at practice07.v(160)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[0\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[0\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[1\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[1\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[2\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[2\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[3\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[3\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[4\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[4\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[5\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[5\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470481074 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "controller:controller_u_ctrl\|o_min_clk " "Found clock multiplexer controller:controller_u_ctrl\|o_min_clk" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 264 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573470481308 "|top_hms_clock|controller:controller_u_ctrl|o_min_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "controller:controller_u_ctrl\|o_sec_clk " "Found clock multiplexer controller:controller_u_ctrl\|o_sec_clk" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 263 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573470481308 "|top_hms_clock|controller:controller_u_ctrl|o_sec_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1573470481308 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u1_dfs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u1_dfs\|Mod0\"" {  } { { "../practice07.v" "Mod0" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470481449 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u0_dfs\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u0_dfs\|Div0\"" {  } { { "../practice07.v" "Div0" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470481449 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u0_dfs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u0_dfs\|Mod0\"" {  } { { "../practice07.v" "Mod0" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470481449 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u1_dfs\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u1_dfs\|Div0\"" {  } { { "../practice07.v" "Div0" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470481449 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1573470481449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0\"" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470481527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0 " "Instantiated megafunction \"double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481527 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573470481527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470481605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470481605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470481636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470481636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470481652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470481652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470481746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470481746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470481824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470481824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0\"" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470481840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0 " "Instantiated megafunction \"double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470481840 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573470481840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470481918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470481918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[0\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[1\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[2\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[3\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[4\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[5\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[0\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[1\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[2\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[3\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[4\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[5\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[6\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470482183 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470482183 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg_dp GND " "Pin \"o_seg_dp\" is stuck at GND" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573470482261 "|top_hms_clock|o_seg_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573470482261 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573470482386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573470483339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470483339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573470483464 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573470483464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573470483464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573470483464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573470483495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:08:03 2019 " "Processing ended: Mon Nov 11 20:08:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573470483495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573470483495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573470483495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573470483495 ""}
