Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec  9 16:53:36 2018
| Host         : DESKTOP-7MRF67A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.173        0.000                      0                   75        0.217        0.000                      0                   75        3.000        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK_Converter/inst/clkIn  {0.000 5.000}      10.000          100.000         
  clkOut_clkConverter     {0.000 20.000}     40.000          25.000          
  clkfbout_clkConverter   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_Converter/inst/clkIn                                                                                                                                                    3.000        0.000                       0                     1  
  clkOut_clkConverter          35.173        0.000                      0                   75        0.217        0.000                      0                   75       19.500        0.000                       0                    47  
  clkfbout_clkConverter                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_Converter/inst/clkIn
  To Clock:  CLK_Converter/inst/clkIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_Converter/inst/clkIn
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_Converter/inst/clkIn }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkOut_clkConverter
  To Clock:  clkOut_clkConverter

Setup :            0  Failing Endpoints,  Worst Slack       35.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.173ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/greenOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.267ns (27.318%)  route 3.371ns (72.682%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.639     1.639    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 r  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.280     3.375    VGA_THING/vcount_reg__0[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.152     3.527 f  VGA_THING/redOut_i_4/O
                         net (fo=7, routed)           0.778     4.305    VGA_THING/redOut_i_4_n_0
    SLICE_X1Y47          LUT5 (Prop_lut5_I3_O)        0.327     4.632 r  VGA_THING/redOut_i_2/O
                         net (fo=2, routed)           0.520     5.152    VGA_THING/redOut_i_2_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I0_O)        0.332     5.484 r  VGA_THING/greenOut_i_1__0/O
                         net (fo=2, routed)           0.794     6.277    VGA_THING/greenOut_i_1__0_n_0
    SLICE_X0Y49          FDRE                                         r  VGA_THING/greenOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X0Y49          FDRE                                         r  VGA_THING/greenOut_reg/C
                         clock pessimism              0.094    41.614    
                         clock uncertainty           -0.098    41.517    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)       -0.067    41.450    VGA_THING/greenOut_reg
  -------------------------------------------------------------------
                         required time                         41.450    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 35.173    

Slack (MET) :             35.324ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/greenOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.267ns (28.245%)  route 3.219ns (71.755%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.639     1.639    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 r  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.280     3.375    VGA_THING/vcount_reg__0[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.152     3.527 f  VGA_THING/redOut_i_4/O
                         net (fo=7, routed)           0.778     4.305    VGA_THING/redOut_i_4_n_0
    SLICE_X1Y47          LUT5 (Prop_lut5_I3_O)        0.327     4.632 r  VGA_THING/redOut_i_2/O
                         net (fo=2, routed)           0.520     5.152    VGA_THING/redOut_i_2_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I0_O)        0.332     5.484 r  VGA_THING/greenOut_i_1__0/O
                         net (fo=2, routed)           0.641     6.125    VGA_THING/greenOut_i_1__0_n_0
    SLICE_X0Y44          FDRE                                         r  VGA_THING/greenOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.519    41.519    VGA_THING/CLK
    SLICE_X0Y44          FDRE                                         r  VGA_THING/greenOut_reg_lopt_replica/C
                         clock pessimism              0.094    41.613    
                         clock uncertainty           -0.098    41.516    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)       -0.067    41.449    VGA_THING/greenOut_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         41.449    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 35.324    

Slack (MET) :             35.905ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.421%)  route 2.743ns (79.579%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.639     1.639    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.581     3.676    VGA_THING/vcount_reg__0[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     3.800 f  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.670     4.470    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I4_O)        0.124     4.594 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.492     5.087    VGA_THING/clear
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.519    41.519    VGA_THING/CLK
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[0]/C
                         clock pessimism              0.094    41.613    
                         clock uncertainty           -0.098    41.516    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.524    40.992    VGA_THING/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         40.992    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 35.905    

Slack (MET) :             35.905ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.421%)  route 2.743ns (79.579%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.639     1.639    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.581     3.676    VGA_THING/vcount_reg__0[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     3.800 f  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.670     4.470    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I4_O)        0.124     4.594 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.492     5.087    VGA_THING/clear
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.519    41.519    VGA_THING/CLK
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[1]/C
                         clock pessimism              0.094    41.613    
                         clock uncertainty           -0.098    41.516    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.524    40.992    VGA_THING/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         40.992    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 35.905    

Slack (MET) :             35.905ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.421%)  route 2.743ns (79.579%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.639     1.639    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.581     3.676    VGA_THING/vcount_reg__0[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     3.800 f  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.670     4.470    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I4_O)        0.124     4.594 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.492     5.087    VGA_THING/clear
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.519    41.519    VGA_THING/CLK
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[2]/C
                         clock pessimism              0.094    41.613    
                         clock uncertainty           -0.098    41.516    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.524    40.992    VGA_THING/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         40.992    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 35.905    

Slack (MET) :             35.905ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.421%)  route 2.743ns (79.579%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.639     1.639    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.581     3.676    VGA_THING/vcount_reg__0[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     3.800 f  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.670     4.470    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I4_O)        0.124     4.594 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.492     5.087    VGA_THING/clear
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.519    41.519    VGA_THING/CLK
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[3]/C
                         clock pessimism              0.094    41.613    
                         clock uncertainty           -0.098    41.516    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.524    40.992    VGA_THING/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         40.992    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 35.905    

Slack (MET) :             36.008ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.704ns (20.315%)  route 2.761ns (79.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.639     1.639    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.581     3.676    VGA_THING/vcount_reg__0[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     3.800 f  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.670     4.470    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I4_O)        0.124     4.594 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.510     5.105    VGA_THING/clear
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
                         clock pessimism              0.119    41.639    
                         clock uncertainty           -0.098    41.542    
    SLICE_X1Y47          FDRE (Setup_fdre_C_R)       -0.429    41.113    VGA_THING/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         41.113    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 36.008    

Slack (MET) :             36.008ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.704ns (20.315%)  route 2.761ns (79.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.639     1.639    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.581     3.676    VGA_THING/vcount_reg__0[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     3.800 f  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.670     4.470    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I4_O)        0.124     4.594 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.510     5.105    VGA_THING/clear
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[5]/C
                         clock pessimism              0.119    41.639    
                         clock uncertainty           -0.098    41.542    
    SLICE_X1Y47          FDRE (Setup_fdre_C_R)       -0.429    41.113    VGA_THING/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         41.113    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 36.008    

Slack (MET) :             36.008ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.704ns (20.315%)  route 2.761ns (79.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.639     1.639    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.581     3.676    VGA_THING/vcount_reg__0[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     3.800 f  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.670     4.470    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I4_O)        0.124     4.594 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.510     5.105    VGA_THING/clear
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[6]/C
                         clock pessimism              0.119    41.639    
                         clock uncertainty           -0.098    41.542    
    SLICE_X1Y47          FDRE (Setup_fdre_C_R)       -0.429    41.113    VGA_THING/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         41.113    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 36.008    

Slack (MET) :             36.008ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.704ns (20.315%)  route 2.761ns (79.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.639     1.639    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.581     3.676    VGA_THING/vcount_reg__0[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     3.800 f  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.670     4.470    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I4_O)        0.124     4.594 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.510     5.105    VGA_THING/clear
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[7]/C
                         clock pessimism              0.119    41.639    
                         clock uncertainty           -0.098    41.542    
    SLICE_X1Y47          FDRE (Setup_fdre_C_R)       -0.429    41.113    VGA_THING/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         41.113    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 36.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hCountOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.135%)  route 0.178ns (55.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.593     0.593    VGA_THING/CLK
    SLICE_X5Y46          FDRE                                         r  VGA_THING/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  VGA_THING/hcount_reg[0]/Q
                         net (fo=9, routed)           0.178     0.912    VGA_THING/hcount_reg__0[0]
    SLICE_X6Y47          FDRE                                         r  VGA_THING/hCountOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.865     0.865    VGA_THING/CLK
    SLICE_X6Y47          FDRE                                         r  VGA_THING/hCountOut_reg[0]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.085     0.695    VGA_THING/hCountOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vCountOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.807%)  route 0.147ns (47.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595     0.595    VGA_THING/CLK
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     0.759 r  VGA_THING/vcount_reg[2]/Q
                         net (fo=8, routed)           0.147     0.905    VGA_THING/vcount_reg__0[2]
    SLICE_X0Y47          FDRE                                         r  VGA_THING/vCountOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867     0.867    VGA_THING/CLK
    SLICE_X0Y47          FDRE                                         r  VGA_THING/vCountOut_reg[2]/C
                         clock pessimism             -0.255     0.612    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.075     0.687    VGA_THING/vCountOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hCountOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.945%)  route 0.173ns (55.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X5Y47          FDRE                                         r  VGA_THING/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/hcount_reg[6]/Q
                         net (fo=8, routed)           0.173     0.907    VGA_THING/hcount_reg__0[6]
    SLICE_X4Y47          FDRE                                         r  VGA_THING/hCountOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.865     0.865    VGA_THING/CLK
    SLICE_X4Y47          FDRE                                         r  VGA_THING/hCountOut_reg[6]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.070     0.677    VGA_THING/hCountOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.942%)  route 0.146ns (44.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596     0.596    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  VGA_THING/vcount_reg[5]/Q
                         net (fo=9, routed)           0.146     0.883    VGA_THING/vcount_reg__0[5]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.045     0.928 r  VGA_THING/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.928    VGA_THING/plusOp__0[9]
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867     0.867    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[9]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.092     0.688    VGA_THING/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.892%)  route 0.147ns (44.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.593     0.593    VGA_THING/CLK
    SLICE_X5Y46          FDRE                                         r  VGA_THING/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  VGA_THING/hcount_reg[1]/Q
                         net (fo=8, routed)           0.147     0.880    VGA_THING/hcount_reg__0[1]
    SLICE_X5Y46          LUT6 (Prop_lut6_I3_O)        0.045     0.925 r  VGA_THING/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.925    VGA_THING/hcount[5]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  VGA_THING/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X5Y46          FDRE                                         r  VGA_THING/hcount_reg[5]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.092     0.685    VGA_THING/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596     0.596    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  VGA_THING/vcount_reg[6]/Q
                         net (fo=8, routed)           0.179     0.916    VGA_THING/vcount_reg__0[6]
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.042     0.958 r  VGA_THING/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.958    VGA_THING/plusOp__0[7]
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867     0.867    VGA_THING/CLK
    SLICE_X1Y47          FDRE                                         r  VGA_THING/vcount_reg[7]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.107     0.703    VGA_THING/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.680%)  route 0.176ns (45.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595     0.595    VGA_THING/CLK
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     0.759 r  VGA_THING/vcount_reg[2]/Q
                         net (fo=8, routed)           0.176     0.934    VGA_THING/vcount_reg__0[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I3_O)        0.048     0.982 r  VGA_THING/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.982    VGA_THING/plusOp__0[3]
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866     0.866    VGA_THING/CLK
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[3]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.131     0.726    VGA_THING/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.326%)  route 0.176ns (45.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595     0.595    VGA_THING/CLK
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     0.759 r  VGA_THING/vcount_reg[2]/Q
                         net (fo=8, routed)           0.176     0.934    VGA_THING/vcount_reg__0[2]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.045     0.979 r  VGA_THING/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.979    VGA_THING/plusOp__0[2]
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866     0.866    VGA_THING/CLK
    SLICE_X2Y46          FDRE                                         r  VGA_THING/vcount_reg[2]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.121     0.716    VGA_THING/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hCountOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.902%)  route 0.170ns (57.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.593     0.593    VGA_THING/CLK
    SLICE_X5Y46          FDRE                                         r  VGA_THING/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.128     0.721 r  VGA_THING/hcount_reg[4]/Q
                         net (fo=6, routed)           0.170     0.891    VGA_THING/hcount_reg__0[4]
    SLICE_X4Y47          FDRE                                         r  VGA_THING/hCountOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.865     0.865    VGA_THING/CLK
    SLICE_X4Y47          FDRE                                         r  VGA_THING/hCountOut_reg[4]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.017     0.627    VGA_THING/hCountOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.022%)  route 0.190ns (50.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.593     0.593    VGA_THING/CLK
    SLICE_X5Y46          FDRE                                         r  VGA_THING/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  VGA_THING/hcount_reg[1]/Q
                         net (fo=8, routed)           0.190     0.924    VGA_THING/hcount_reg__0[1]
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.042     0.966 r  VGA_THING/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.966    VGA_THING/plusOp[2]
    SLICE_X5Y46          FDRE                                         r  VGA_THING/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X5Y46          FDRE                                         r  VGA_THING/hcount_reg[2]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.107     0.700    VGA_THING/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkOut_clkConverter
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_Converter/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    CLK_Converter/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y49      VGA_THING/greenOut_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y44      VGA_THING/greenOut_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y47      VGA_THING/hCountOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y47      VGA_THING/hCountOut_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y47      VGA_THING/hCountOut_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y47      VGA_THING/hCountOut_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y47      VGA_THING/hCountOut_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y47      VGA_THING/hCountOut_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y46      VGA_THING/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y46      VGA_THING/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y46      VGA_THING/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y46      VGA_THING/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y46      VGA_THING/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y46      VGA_THING/hcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y44      VGA_THING/greenOut_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y44      VGA_THING/greenOut_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y47      VGA_THING/hCountOut_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y47      VGA_THING/hCountOut_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      VGA_THING/greenOut_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      VGA_THING/greenOut_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y44      VGA_THING/greenOut_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y44      VGA_THING/greenOut_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y47      VGA_THING/hCountOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y47      VGA_THING/hCountOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y47      VGA_THING/hCountOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y47      VGA_THING/hCountOut_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y47      VGA_THING/hCountOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y47      VGA_THING/hCountOut_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkConverter
  To Clock:  clkfbout_clkConverter

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkConverter
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_Converter/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT



