vhdl xil_defaultlib  \
"../../../bd/design_dijkstra_ram/ip/design_dijkstra_ram_blk_mem_gen_0_0/design_dijkstra_ram_blk_mem_gen_0_0_sim_netlist.vhdl" \
"../../../bd/design_dijkstra_ram/ip/design_dijkstra_ram_processing_system7_0_0/design_dijkstra_ram_processing_system7_0_0_sim_netlist.vhdl" \
"../../../bd/design_dijkstra_ram/ip/design_dijkstra_ram_xbar_0/design_dijkstra_ram_xbar_0_sim_netlist.vhdl" \
"../../../bd/design_dijkstra_ram/ip/design_dijkstra_ram_axi_bram_ctrl_0_0/sim/design_dijkstra_ram_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_dijkstra_ram/ip/design_dijkstra_ram_rst_ps7_0_50M_0/sim/design_dijkstra_ram_rst_ps7_0_50M_0.vhd" \

vhdl robot  \
"../../../bd/design_dijkstra_ram/ipshared/2e02/src/pkg_dijkstra.vhd" \

vhdl xil_defaultlib  \
"../../../bd/design_dijkstra_ram/ipshared/2e02/src/DIJKSTRA_CONTROLLER.vhd" \
"../../../bd/design_dijkstra_ram/ipshared/2e02/src/DPRAM.vhd" \
"../../../bd/design_dijkstra_ram/ipshared/2e02/hdl/Dijkstra_algorithm_v1_0_S00_AXI.vhd" \
"../../../bd/design_dijkstra_ram/ipshared/2e02/src/NEAREST_NODE.vhd" \
"../../../bd/design_dijkstra_ram/ipshared/2e02/src/ROM.vhd" \
"../../../bd/design_dijkstra_ram/ipshared/2e02/src/TOP_dijkstra.vhd" \
"../../../bd/design_dijkstra_ram/ipshared/2e02/src/UPDATE_RAM.vhd" \
"../../../bd/design_dijkstra_ram/ipshared/2e02/src/comparateur1.vhd" \
"../../../bd/design_dijkstra_ram/ipshared/2e02/src/comparateur2.vhd" \
"../../../bd/design_dijkstra_ram/ipshared/2e02/hdl/Dijkstra_algorithm_v1_0.vhd" \
"../../../bd/design_dijkstra_ram/ip/design_dijkstra_ram_Dijkstra_algorithm_0_0/sim/design_dijkstra_ram_Dijkstra_algorithm_0_0.vhd" \
"../../../bd/design_dijkstra_ram/ip/design_dijkstra_ram_RAM_Controller_0_0/sim/design_dijkstra_ram_RAM_Controller_0_0.vhd" \
"../../../bd/design_dijkstra_ram/ip/design_dijkstra_ram_auto_pc_0/design_dijkstra_ram_auto_pc_0_sim_netlist.vhdl" \
"../../../bd/design_dijkstra_ram/sim/design_dijkstra_ram.vhd" \

nosort
