--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml reg_v1.twx reg_v1.ncd -o reg_v1.twr reg_v1.pcf -ucf
reg_v1.ucf

Design file:              reg_v1.ncd
Physical constraint file: reg_v1.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ck
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
X<0>        |    1.977(R)|    0.171(R)|ck_BUFGP          |   0.000|
X<1>        |    1.605(R)|    1.283(R)|ck_BUFGP          |   0.000|
btns<0>     |    4.200(R)|   -1.254(R)|ck_BUFGP          |   0.000|
btns<1>     |    4.586(R)|   -1.552(R)|ck_BUFGP          |   0.000|
btns<2>     |    4.467(R)|   -1.490(R)|ck_BUFGP          |   0.000|
btns<3>     |    4.547(R)|   -1.171(R)|ck_BUFGP          |   0.000|
------------+------------+------------+------------------+--------+

Clock ck to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LEDS<0>     |    6.053(R)|ck_BUFGP          |   0.000|
LEDS<1>     |    6.034(R)|ck_BUFGP          |   0.000|
LEDS<2>     |    6.051(R)|ck_BUFGP          |   0.000|
LEDS<3>     |    6.051(R)|ck_BUFGP          |   0.000|
LEDS<4>     |    6.053(R)|ck_BUFGP          |   0.000|
LEDS<5>     |    6.038(R)|ck_BUFGP          |   0.000|
LEDS<6>     |    6.051(R)|ck_BUFGP          |   0.000|
LEDS<7>     |    6.023(R)|ck_BUFGP          |   0.000|
------------+------------+------------------+--------+


Analysis completed Tue Apr 08 16:26:15 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



