
MEGU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009abc  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08009c88  08009c88  0000ac88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d08  08009d08  0000b0d8  2**0
                  CONTENTS
  4 .ARM          00000008  08009d08  08009d08  0000ad08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d10  08009d10  0000b0d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d10  08009d10  0000ad10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d14  08009d14  0000ad14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  08009d18  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e8  200000d8  08009df0  0000b0d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005c0  08009df0  0000b5c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001380b  00000000  00000000  0000b108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c54  00000000  00000000  0001e913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001228  00000000  00000000  00021568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e42  00000000  00000000  00022790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023e19  00000000  00000000  000235d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017d83  00000000  00000000  000473eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5c1a  00000000  00000000  0005f16e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134d88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055e0  00000000  00000000  00134dcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0013a3ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200000d8 	.word	0x200000d8
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08009c6c 	.word	0x08009c6c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200000dc 	.word	0x200000dc
 8000204:	08009c6c 	.word	0x08009c6c

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2f>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae8:	bf24      	itt	cs
 8000aea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000af2:	d90d      	bls.n	8000b10 <__aeabi_d2f+0x30>
 8000af4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000afc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b00:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b08:	bf08      	it	eq
 8000b0a:	f020 0001 	biceq.w	r0, r0, #1
 8000b0e:	4770      	bx	lr
 8000b10:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b14:	d121      	bne.n	8000b5a <__aeabi_d2f+0x7a>
 8000b16:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b1a:	bfbc      	itt	lt
 8000b1c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	4770      	bxlt	lr
 8000b22:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b2a:	f1c2 0218 	rsb	r2, r2, #24
 8000b2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b36:	fa20 f002 	lsr.w	r0, r0, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	f040 0001 	orrne.w	r0, r0, #1
 8000b40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b4c:	ea40 000c 	orr.w	r0, r0, ip
 8000b50:	fa23 f302 	lsr.w	r3, r3, r2
 8000b54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b58:	e7cc      	b.n	8000af4 <__aeabi_d2f+0x14>
 8000b5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5e:	d107      	bne.n	8000b70 <__aeabi_d2f+0x90>
 8000b60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b64:	bf1e      	ittt	ne
 8000b66:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b6a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b6e:	4770      	bxne	lr
 8000b70:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b74:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b78:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop

08000b80 <__aeabi_ldivmod>:
 8000b80:	b97b      	cbnz	r3, 8000ba2 <__aeabi_ldivmod+0x22>
 8000b82:	b972      	cbnz	r2, 8000ba2 <__aeabi_ldivmod+0x22>
 8000b84:	2900      	cmp	r1, #0
 8000b86:	bfbe      	ittt	lt
 8000b88:	2000      	movlt	r0, #0
 8000b8a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000b8e:	e006      	blt.n	8000b9e <__aeabi_ldivmod+0x1e>
 8000b90:	bf08      	it	eq
 8000b92:	2800      	cmpeq	r0, #0
 8000b94:	bf1c      	itt	ne
 8000b96:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000b9a:	f04f 30ff 	movne.w	r0, #4294967295
 8000b9e:	f000 b9b5 	b.w	8000f0c <__aeabi_idiv0>
 8000ba2:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000baa:	2900      	cmp	r1, #0
 8000bac:	db09      	blt.n	8000bc2 <__aeabi_ldivmod+0x42>
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	db1a      	blt.n	8000be8 <__aeabi_ldivmod+0x68>
 8000bb2:	f000 f84d 	bl	8000c50 <__udivmoddi4>
 8000bb6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbe:	b004      	add	sp, #16
 8000bc0:	4770      	bx	lr
 8000bc2:	4240      	negs	r0, r0
 8000bc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	db1b      	blt.n	8000c04 <__aeabi_ldivmod+0x84>
 8000bcc:	f000 f840 	bl	8000c50 <__udivmoddi4>
 8000bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd8:	b004      	add	sp, #16
 8000bda:	4240      	negs	r0, r0
 8000bdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000be0:	4252      	negs	r2, r2
 8000be2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000be6:	4770      	bx	lr
 8000be8:	4252      	negs	r2, r2
 8000bea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bee:	f000 f82f 	bl	8000c50 <__udivmoddi4>
 8000bf2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bfa:	b004      	add	sp, #16
 8000bfc:	4240      	negs	r0, r0
 8000bfe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c02:	4770      	bx	lr
 8000c04:	4252      	negs	r2, r2
 8000c06:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0a:	f000 f821 	bl	8000c50 <__udivmoddi4>
 8000c0e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c16:	b004      	add	sp, #16
 8000c18:	4252      	negs	r2, r2
 8000c1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c1e:	4770      	bx	lr

08000c20 <__aeabi_uldivmod>:
 8000c20:	b953      	cbnz	r3, 8000c38 <__aeabi_uldivmod+0x18>
 8000c22:	b94a      	cbnz	r2, 8000c38 <__aeabi_uldivmod+0x18>
 8000c24:	2900      	cmp	r1, #0
 8000c26:	bf08      	it	eq
 8000c28:	2800      	cmpeq	r0, #0
 8000c2a:	bf1c      	itt	ne
 8000c2c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c30:	f04f 30ff 	movne.w	r0, #4294967295
 8000c34:	f000 b96a 	b.w	8000f0c <__aeabi_idiv0>
 8000c38:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c3c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c40:	f000 f806 	bl	8000c50 <__udivmoddi4>
 8000c44:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4c:	b004      	add	sp, #16
 8000c4e:	4770      	bx	lr

08000c50 <__udivmoddi4>:
 8000c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c54:	9d08      	ldr	r5, [sp, #32]
 8000c56:	460c      	mov	r4, r1
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d14e      	bne.n	8000cfa <__udivmoddi4+0xaa>
 8000c5c:	4694      	mov	ip, r2
 8000c5e:	458c      	cmp	ip, r1
 8000c60:	4686      	mov	lr, r0
 8000c62:	fab2 f282 	clz	r2, r2
 8000c66:	d962      	bls.n	8000d2e <__udivmoddi4+0xde>
 8000c68:	b14a      	cbz	r2, 8000c7e <__udivmoddi4+0x2e>
 8000c6a:	f1c2 0320 	rsb	r3, r2, #32
 8000c6e:	4091      	lsls	r1, r2
 8000c70:	fa20 f303 	lsr.w	r3, r0, r3
 8000c74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c78:	4319      	orrs	r1, r3
 8000c7a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c82:	fa1f f68c 	uxth.w	r6, ip
 8000c86:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c8a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c8e:	fb07 1114 	mls	r1, r7, r4, r1
 8000c92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c96:	fb04 f106 	mul.w	r1, r4, r6
 8000c9a:	4299      	cmp	r1, r3
 8000c9c:	d90a      	bls.n	8000cb4 <__udivmoddi4+0x64>
 8000c9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ca2:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ca6:	f080 8112 	bcs.w	8000ece <__udivmoddi4+0x27e>
 8000caa:	4299      	cmp	r1, r3
 8000cac:	f240 810f 	bls.w	8000ece <__udivmoddi4+0x27e>
 8000cb0:	3c02      	subs	r4, #2
 8000cb2:	4463      	add	r3, ip
 8000cb4:	1a59      	subs	r1, r3, r1
 8000cb6:	fa1f f38e 	uxth.w	r3, lr
 8000cba:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cbe:	fb07 1110 	mls	r1, r7, r0, r1
 8000cc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cc6:	fb00 f606 	mul.w	r6, r0, r6
 8000cca:	429e      	cmp	r6, r3
 8000ccc:	d90a      	bls.n	8000ce4 <__udivmoddi4+0x94>
 8000cce:	eb1c 0303 	adds.w	r3, ip, r3
 8000cd2:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cd6:	f080 80fc 	bcs.w	8000ed2 <__udivmoddi4+0x282>
 8000cda:	429e      	cmp	r6, r3
 8000cdc:	f240 80f9 	bls.w	8000ed2 <__udivmoddi4+0x282>
 8000ce0:	4463      	add	r3, ip
 8000ce2:	3802      	subs	r0, #2
 8000ce4:	1b9b      	subs	r3, r3, r6
 8000ce6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cea:	2100      	movs	r1, #0
 8000cec:	b11d      	cbz	r5, 8000cf6 <__udivmoddi4+0xa6>
 8000cee:	40d3      	lsrs	r3, r2
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	d905      	bls.n	8000d0a <__udivmoddi4+0xba>
 8000cfe:	b10d      	cbz	r5, 8000d04 <__udivmoddi4+0xb4>
 8000d00:	e9c5 0100 	strd	r0, r1, [r5]
 8000d04:	2100      	movs	r1, #0
 8000d06:	4608      	mov	r0, r1
 8000d08:	e7f5      	b.n	8000cf6 <__udivmoddi4+0xa6>
 8000d0a:	fab3 f183 	clz	r1, r3
 8000d0e:	2900      	cmp	r1, #0
 8000d10:	d146      	bne.n	8000da0 <__udivmoddi4+0x150>
 8000d12:	42a3      	cmp	r3, r4
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xcc>
 8000d16:	4290      	cmp	r0, r2
 8000d18:	f0c0 80f0 	bcc.w	8000efc <__udivmoddi4+0x2ac>
 8000d1c:	1a86      	subs	r6, r0, r2
 8000d1e:	eb64 0303 	sbc.w	r3, r4, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	2d00      	cmp	r5, #0
 8000d26:	d0e6      	beq.n	8000cf6 <__udivmoddi4+0xa6>
 8000d28:	e9c5 6300 	strd	r6, r3, [r5]
 8000d2c:	e7e3      	b.n	8000cf6 <__udivmoddi4+0xa6>
 8000d2e:	2a00      	cmp	r2, #0
 8000d30:	f040 8090 	bne.w	8000e54 <__udivmoddi4+0x204>
 8000d34:	eba1 040c 	sub.w	r4, r1, ip
 8000d38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d3c:	fa1f f78c 	uxth.w	r7, ip
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d46:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d4a:	fb08 4416 	mls	r4, r8, r6, r4
 8000d4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d52:	fb07 f006 	mul.w	r0, r7, r6
 8000d56:	4298      	cmp	r0, r3
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x11c>
 8000d5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x11a>
 8000d64:	4298      	cmp	r0, r3
 8000d66:	f200 80cd 	bhi.w	8000f04 <__udivmoddi4+0x2b4>
 8000d6a:	4626      	mov	r6, r4
 8000d6c:	1a1c      	subs	r4, r3, r0
 8000d6e:	fa1f f38e 	uxth.w	r3, lr
 8000d72:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d76:	fb08 4410 	mls	r4, r8, r0, r4
 8000d7a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7e:	fb00 f707 	mul.w	r7, r0, r7
 8000d82:	429f      	cmp	r7, r3
 8000d84:	d908      	bls.n	8000d98 <__udivmoddi4+0x148>
 8000d86:	eb1c 0303 	adds.w	r3, ip, r3
 8000d8a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d8e:	d202      	bcs.n	8000d96 <__udivmoddi4+0x146>
 8000d90:	429f      	cmp	r7, r3
 8000d92:	f200 80b0 	bhi.w	8000ef6 <__udivmoddi4+0x2a6>
 8000d96:	4620      	mov	r0, r4
 8000d98:	1bdb      	subs	r3, r3, r7
 8000d9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d9e:	e7a5      	b.n	8000cec <__udivmoddi4+0x9c>
 8000da0:	f1c1 0620 	rsb	r6, r1, #32
 8000da4:	408b      	lsls	r3, r1
 8000da6:	fa22 f706 	lsr.w	r7, r2, r6
 8000daa:	431f      	orrs	r7, r3
 8000dac:	fa20 fc06 	lsr.w	ip, r0, r6
 8000db0:	fa04 f301 	lsl.w	r3, r4, r1
 8000db4:	ea43 030c 	orr.w	r3, r3, ip
 8000db8:	40f4      	lsrs	r4, r6
 8000dba:	fa00 f801 	lsl.w	r8, r0, r1
 8000dbe:	0c38      	lsrs	r0, r7, #16
 8000dc0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dc4:	fbb4 fef0 	udiv	lr, r4, r0
 8000dc8:	fa1f fc87 	uxth.w	ip, r7
 8000dcc:	fb00 441e 	mls	r4, r0, lr, r4
 8000dd0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd4:	fb0e f90c 	mul.w	r9, lr, ip
 8000dd8:	45a1      	cmp	r9, r4
 8000dda:	fa02 f201 	lsl.w	r2, r2, r1
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x1a6>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000de6:	f080 8084 	bcs.w	8000ef2 <__udivmoddi4+0x2a2>
 8000dea:	45a1      	cmp	r9, r4
 8000dec:	f240 8081 	bls.w	8000ef2 <__udivmoddi4+0x2a2>
 8000df0:	f1ae 0e02 	sub.w	lr, lr, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	eba4 0409 	sub.w	r4, r4, r9
 8000dfa:	fa1f f983 	uxth.w	r9, r3
 8000dfe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e02:	fb00 4413 	mls	r4, r0, r3, r4
 8000e06:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x1d2>
 8000e12:	193c      	adds	r4, r7, r4
 8000e14:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e18:	d267      	bcs.n	8000eea <__udivmoddi4+0x29a>
 8000e1a:	45a4      	cmp	ip, r4
 8000e1c:	d965      	bls.n	8000eea <__udivmoddi4+0x29a>
 8000e1e:	3b02      	subs	r3, #2
 8000e20:	443c      	add	r4, r7
 8000e22:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e26:	fba0 9302 	umull	r9, r3, r0, r2
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	429c      	cmp	r4, r3
 8000e30:	46ce      	mov	lr, r9
 8000e32:	469c      	mov	ip, r3
 8000e34:	d351      	bcc.n	8000eda <__udivmoddi4+0x28a>
 8000e36:	d04e      	beq.n	8000ed6 <__udivmoddi4+0x286>
 8000e38:	b155      	cbz	r5, 8000e50 <__udivmoddi4+0x200>
 8000e3a:	ebb8 030e 	subs.w	r3, r8, lr
 8000e3e:	eb64 040c 	sbc.w	r4, r4, ip
 8000e42:	fa04 f606 	lsl.w	r6, r4, r6
 8000e46:	40cb      	lsrs	r3, r1
 8000e48:	431e      	orrs	r6, r3
 8000e4a:	40cc      	lsrs	r4, r1
 8000e4c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e50:	2100      	movs	r1, #0
 8000e52:	e750      	b.n	8000cf6 <__udivmoddi4+0xa6>
 8000e54:	f1c2 0320 	rsb	r3, r2, #32
 8000e58:	fa20 f103 	lsr.w	r1, r0, r3
 8000e5c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e60:	fa24 f303 	lsr.w	r3, r4, r3
 8000e64:	4094      	lsls	r4, r2
 8000e66:	430c      	orrs	r4, r1
 8000e68:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e6c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e70:	fa1f f78c 	uxth.w	r7, ip
 8000e74:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e78:	fb08 3110 	mls	r1, r8, r0, r3
 8000e7c:	0c23      	lsrs	r3, r4, #16
 8000e7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e82:	fb00 f107 	mul.w	r1, r0, r7
 8000e86:	4299      	cmp	r1, r3
 8000e88:	d908      	bls.n	8000e9c <__udivmoddi4+0x24c>
 8000e8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e8e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e92:	d22c      	bcs.n	8000eee <__udivmoddi4+0x29e>
 8000e94:	4299      	cmp	r1, r3
 8000e96:	d92a      	bls.n	8000eee <__udivmoddi4+0x29e>
 8000e98:	3802      	subs	r0, #2
 8000e9a:	4463      	add	r3, ip
 8000e9c:	1a5b      	subs	r3, r3, r1
 8000e9e:	b2a4      	uxth	r4, r4
 8000ea0:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ea4:	fb08 3311 	mls	r3, r8, r1, r3
 8000ea8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000eac:	fb01 f307 	mul.w	r3, r1, r7
 8000eb0:	42a3      	cmp	r3, r4
 8000eb2:	d908      	bls.n	8000ec6 <__udivmoddi4+0x276>
 8000eb4:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb8:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ebc:	d213      	bcs.n	8000ee6 <__udivmoddi4+0x296>
 8000ebe:	42a3      	cmp	r3, r4
 8000ec0:	d911      	bls.n	8000ee6 <__udivmoddi4+0x296>
 8000ec2:	3902      	subs	r1, #2
 8000ec4:	4464      	add	r4, ip
 8000ec6:	1ae4      	subs	r4, r4, r3
 8000ec8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ecc:	e739      	b.n	8000d42 <__udivmoddi4+0xf2>
 8000ece:	4604      	mov	r4, r0
 8000ed0:	e6f0      	b.n	8000cb4 <__udivmoddi4+0x64>
 8000ed2:	4608      	mov	r0, r1
 8000ed4:	e706      	b.n	8000ce4 <__udivmoddi4+0x94>
 8000ed6:	45c8      	cmp	r8, r9
 8000ed8:	d2ae      	bcs.n	8000e38 <__udivmoddi4+0x1e8>
 8000eda:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ede:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ee2:	3801      	subs	r0, #1
 8000ee4:	e7a8      	b.n	8000e38 <__udivmoddi4+0x1e8>
 8000ee6:	4631      	mov	r1, r6
 8000ee8:	e7ed      	b.n	8000ec6 <__udivmoddi4+0x276>
 8000eea:	4603      	mov	r3, r0
 8000eec:	e799      	b.n	8000e22 <__udivmoddi4+0x1d2>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e7d4      	b.n	8000e9c <__udivmoddi4+0x24c>
 8000ef2:	46d6      	mov	lr, sl
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1a6>
 8000ef6:	4463      	add	r3, ip
 8000ef8:	3802      	subs	r0, #2
 8000efa:	e74d      	b.n	8000d98 <__udivmoddi4+0x148>
 8000efc:	4606      	mov	r6, r0
 8000efe:	4623      	mov	r3, r4
 8000f00:	4608      	mov	r0, r1
 8000f02:	e70f      	b.n	8000d24 <__udivmoddi4+0xd4>
 8000f04:	3e02      	subs	r6, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	e730      	b.n	8000d6c <__udivmoddi4+0x11c>
 8000f0a:	bf00      	nop

08000f0c <__aeabi_idiv0>:
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop

08000f10 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000f18:	2305      	movs	r3, #5
 8000f1a:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f001 facb 	bl	80024bc <null_ptr_check>
 8000f26:	4603      	mov	r3, r0
 8000f28:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d133      	bne.n	8000f9a <bme280_init+0x8a>
		while (try_count) {
 8000f32:	e028      	b.n	8000f86 <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000f34:	f107 010d 	add.w	r1, r7, #13
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	20d0      	movs	r0, #208	@ 0xd0
 8000f3e:	f000 f832 	bl	8000fa6 <bme280_get_regs>
 8000f42:	4603      	mov	r3, r0
 8000f44:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8000f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d114      	bne.n	8000f78 <bme280_init+0x68>
 8000f4e:	7b7b      	ldrb	r3, [r7, #13]
 8000f50:	2b60      	cmp	r3, #96	@ 0x60
 8000f52:	d111      	bne.n	8000f78 <bme280_init+0x68>
				dev->chip_id = chip_id;
 8000f54:	7b7a      	ldrb	r2, [r7, #13]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f000 f978 	bl	8001250 <bme280_soft_reset>
 8000f60:	4603      	mov	r3, r0
 8000f62:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8000f64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d110      	bne.n	8000f8e <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f001 f919 	bl	80021a4 <get_calib_data>
 8000f72:	4603      	mov	r3, r0
 8000f74:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8000f76:	e00a      	b.n	8000f8e <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	4798      	blx	r3
			--try_count;
 8000f80:	7bbb      	ldrb	r3, [r7, #14]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8000f86:	7bbb      	ldrb	r3, [r7, #14]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d1d3      	bne.n	8000f34 <bme280_init+0x24>
 8000f8c:	e000      	b.n	8000f90 <bme280_init+0x80>
				break;
 8000f8e:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8000f90:	7bbb      	ldrb	r3, [r7, #14]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d101      	bne.n	8000f9a <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8000f96:	23fe      	movs	r3, #254	@ 0xfe
 8000f98:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8000f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 8000fa6:	b590      	push	{r4, r7, lr}
 8000fa8:	b087      	sub	sp, #28
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607b      	str	r3, [r7, #4]
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	73fb      	strb	r3, [r7, #15]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f001 fa7f 	bl	80024bc <null_ptr_check>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8000fc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d117      	bne.n	8000ffa <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	789b      	ldrb	r3, [r3, #2]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d003      	beq.n	8000fda <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000fd8:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685c      	ldr	r4, [r3, #4]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	7858      	ldrb	r0, [r3, #1]
 8000fe2:	89bb      	ldrh	r3, [r7, #12]
 8000fe4:	7bf9      	ldrb	r1, [r7, #15]
 8000fe6:	68ba      	ldr	r2, [r7, #8]
 8000fe8:	47a0      	blx	r4
 8000fea:	4603      	mov	r3, r0
 8000fec:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8000fee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 8000ff6:	23fc      	movs	r3, #252	@ 0xfc
 8000ff8:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8000ffa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	371c      	adds	r7, #28
 8001002:	46bd      	mov	sp, r7
 8001004:	bd90      	pop	{r4, r7, pc}

08001006 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 8001006:	b590      	push	{r4, r7, lr}
 8001008:	b08d      	sub	sp, #52	@ 0x34
 800100a:	af00      	add	r7, sp, #0
 800100c:	60f8      	str	r0, [r7, #12]
 800100e:	60b9      	str	r1, [r7, #8]
 8001010:	603b      	str	r3, [r7, #0]
 8001012:	4613      	mov	r3, r2
 8001014:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	2b0a      	cmp	r3, #10
 800101a:	d901      	bls.n	8001020 <bme280_set_regs+0x1a>
		len = 10;
 800101c:	230a      	movs	r3, #10
 800101e:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001020:	6838      	ldr	r0, [r7, #0]
 8001022:	f001 fa4b 	bl	80024bc <null_ptr_check>
 8001026:	4603      	mov	r3, r0
 8001028:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 800102c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001030:	2b00      	cmp	r3, #0
 8001032:	d156      	bne.n	80010e2 <bme280_set_regs+0xdc>
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d053      	beq.n	80010e2 <bme280_set_regs+0xdc>
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d050      	beq.n	80010e2 <bme280_set_regs+0xdc>
		if (len != 0) {
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d049      	beq.n	80010da <bme280_set_regs+0xd4>
			temp_buff[0] = reg_data[0];
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	789b      	ldrb	r3, [r3, #2]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d01a      	beq.n	800108a <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001054:	2300      	movs	r3, #0
 8001056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800105a:	e011      	b.n	8001080 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 800105c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001060:	68fa      	ldr	r2, [r7, #12]
 8001062:	4413      	add	r3, r2
 8001064:	781a      	ldrb	r2, [r3, #0]
 8001066:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800106a:	68f9      	ldr	r1, [r7, #12]
 800106c:	440b      	add	r3, r1
 800106e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001072:	b2d2      	uxtb	r2, r2
 8001074:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001076:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800107a:	3301      	adds	r3, #1
 800107c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001080:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	429a      	cmp	r2, r3
 8001088:	d3e8      	bcc.n	800105c <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d90d      	bls.n	80010ac <bme280_set_regs+0xa6>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	f107 0114 	add.w	r1, r7, #20
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	68f8      	ldr	r0, [r7, #12]
 800109a:	f001 f8c8 	bl	800222e <interleave_reg_addr>
				temp_len = ((len * 2) - 1);
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	b29b      	uxth	r3, r3
 80010a2:	005b      	lsls	r3, r3, #1
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	3b01      	subs	r3, #1
 80010a8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80010aa:	e001      	b.n	80010b0 <bme280_set_regs+0xaa>
			} else {
				temp_len = len;
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	85bb      	strh	r3, [r7, #44]	@ 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	689c      	ldr	r4, [r3, #8]
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	7858      	ldrb	r0, [r3, #1]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	7819      	ldrb	r1, [r3, #0]
 80010bc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80010be:	f107 0214 	add.w	r2, r7, #20
 80010c2:	47a0      	blx	r4
 80010c4:	4603      	mov	r3, r0
 80010c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 80010ca:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d00b      	beq.n	80010ea <bme280_set_regs+0xe4>
				rslt = BME280_E_COMM_FAIL;
 80010d2:	23fc      	movs	r3, #252	@ 0xfc
 80010d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 80010d8:	e007      	b.n	80010ea <bme280_set_regs+0xe4>
		} else {
			rslt = BME280_E_INVALID_LEN;
 80010da:	23fd      	movs	r3, #253	@ 0xfd
 80010dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 80010e0:	e003      	b.n	80010ea <bme280_set_regs+0xe4>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80010e2:	23ff      	movs	r3, #255	@ 0xff
 80010e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80010e8:	e000      	b.n	80010ec <bme280_set_regs+0xe6>
		if (len != 0) {
 80010ea:	bf00      	nop
	}


	return rslt;
 80010ec:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3734      	adds	r7, #52	@ 0x34
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd90      	pop	{r4, r7, pc}

080010f8 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	6039      	str	r1, [r7, #0]
 8001102:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001104:	6838      	ldr	r0, [r7, #0]
 8001106:	f001 f9d9 	bl	80024bc <null_ptr_check>
 800110a:	4603      	mov	r3, r0
 800110c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 800110e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d13f      	bne.n	8001196 <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8001116:	f107 030e 	add.w	r3, r7, #14
 800111a:	6839      	ldr	r1, [r7, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f874 	bl	800120a <bme280_get_sensor_mode>
 8001122:	4603      	mov	r3, r0
 8001124:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8001126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d107      	bne.n	800113e <bme280_set_sensor_settings+0x46>
 800112e:	7bbb      	ldrb	r3, [r7, #14]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d004      	beq.n	800113e <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 8001134:	6838      	ldr	r0, [r7, #0]
 8001136:	f000 fb36 	bl	80017a6 <put_device_to_sleep>
 800113a:	4603      	mov	r3, r0
 800113c:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 800113e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d127      	bne.n	8001196 <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	4619      	mov	r1, r3
 800114a:	2007      	movs	r0, #7
 800114c:	f001 f99a 	bl	8002484 <are_settings_changed>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d009      	beq.n	800116a <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	683a      	ldr	r2, [r7, #0]
 8001160:	4618      	mov	r0, r3
 8001162:	f000 f972 	bl	800144a <set_osr_settings>
 8001166:	4603      	mov	r3, r0
 8001168:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 800116a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d111      	bne.n	8001196 <bme280_set_sensor_settings+0x9e>
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	4619      	mov	r1, r3
 8001176:	2018      	movs	r0, #24
 8001178:	f001 f984 	bl	8002484 <are_settings_changed>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d009      	beq.n	8001196 <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	683a      	ldr	r2, [r7, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f000 f9f9 	bl	8001584 <set_filter_standby_settings>
 8001192:	4603      	mov	r3, r0
 8001194:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8001196:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b084      	sub	sp, #16
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	4603      	mov	r3, r0
 80011aa:	6039      	str	r1, [r7, #0]
 80011ac:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011ae:	6838      	ldr	r0, [r7, #0]
 80011b0:	f001 f984 	bl	80024bc <null_ptr_check>
 80011b4:	4603      	mov	r3, r0
 80011b6:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80011b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d11e      	bne.n	80011fe <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 80011c0:	f107 030e 	add.w	r3, r7, #14
 80011c4:	6839      	ldr	r1, [r7, #0]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 f81f 	bl	800120a <bme280_get_sensor_mode>
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 80011d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d107      	bne.n	80011e8 <bme280_set_sensor_mode+0x46>
 80011d8:	7bbb      	ldrb	r3, [r7, #14]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d004      	beq.n	80011e8 <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 80011de:	6838      	ldr	r0, [r7, #0]
 80011e0:	f000 fae1 	bl	80017a6 <put_device_to_sleep>
 80011e4:	4603      	mov	r3, r0
 80011e6:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 80011e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d106      	bne.n	80011fe <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	6839      	ldr	r1, [r7, #0]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f000 faa3 	bl	8001740 <write_power_mode>
 80011fa:	4603      	mov	r3, r0
 80011fc:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80011fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001202:	4618      	mov	r0, r3
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	b084      	sub	sp, #16
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001214:	6838      	ldr	r0, [r7, #0]
 8001216:	f001 f951 	bl	80024bc <null_ptr_check>
 800121a:	4603      	mov	r3, r0
 800121c:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 800121e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d10e      	bne.n	8001244 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	2201      	movs	r2, #1
 800122a:	6879      	ldr	r1, [r7, #4]
 800122c:	20f4      	movs	r0, #244	@ 0xf4
 800122e:	f7ff feba 	bl	8000fa6 <bme280_get_regs>
 8001232:	4603      	mov	r3, r0
 8001234:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	f003 0303 	and.w	r3, r3, #3
 800123e:	b2da      	uxtb	r2, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 8001244:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001248:	4618      	mov	r0, r3
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8001258:	23e0      	movs	r3, #224	@ 0xe0
 800125a:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 800125c:	23b6      	movs	r3, #182	@ 0xb6
 800125e:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f001 f92b 	bl	80024bc <null_ptr_check>
 8001266:	4603      	mov	r3, r0
 8001268:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 800126a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d10d      	bne.n	800128e <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001272:	f107 010d 	add.w	r1, r7, #13
 8001276:	f107 000e 	add.w	r0, r7, #14
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2201      	movs	r2, #1
 800127e:	f7ff fec2 	bl	8001006 <bme280_set_regs>
 8001282:	4603      	mov	r3, r0
 8001284:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	68db      	ldr	r3, [r3, #12]
 800128a:	2002      	movs	r0, #2
 800128c:	4798      	blx	r3
	}

	return rslt;
 800128e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001292:	4618      	mov	r0, r3
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b08a      	sub	sp, #40	@ 0x28
 800129e:	af00      	add	r7, sp, #0
 80012a0:	4603      	mov	r3, r0
 80012a2:	60b9      	str	r1, [r7, #8]
 80012a4:	607a      	str	r2, [r7, #4]
 80012a6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 80012a8:	2300      	movs	r3, #0
 80012aa:	61fb      	str	r3, [r7, #28]
 80012ac:	2300      	movs	r3, #0
 80012ae:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 80012b0:	f107 0310 	add.w	r3, r7, #16
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f001 f8fd 	bl	80024bc <null_ptr_check>
 80012c2:	4603      	mov	r3, r0
 80012c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 80012c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d124      	bne.n	800131a <bme280_get_sensor_data+0x80>
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d021      	beq.n	800131a <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 80012d6:	f107 011c 	add.w	r1, r7, #28
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2208      	movs	r2, #8
 80012de:	20f7      	movs	r0, #247	@ 0xf7
 80012e0:	f7ff fe61 	bl	8000fa6 <bme280_get_regs>
 80012e4:	4603      	mov	r3, r0
 80012e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (rslt == BME280_OK) {
 80012ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d116      	bne.n	8001320 <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 80012f2:	f107 0210 	add.w	r2, r7, #16
 80012f6:	f107 031c 	add.w	r3, r7, #28
 80012fa:	4611      	mov	r1, r2
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 f815 	bl	800132c <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	3310      	adds	r3, #16
 8001306:	f107 0110 	add.w	r1, r7, #16
 800130a:	7bf8      	ldrb	r0, [r7, #15]
 800130c:	68ba      	ldr	r2, [r7, #8]
 800130e:	f000 f853 	bl	80013b8 <bme280_compensate_data>
 8001312:	4603      	mov	r3, r0
 8001314:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 8001318:	e002      	b.n	8001320 <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 800131a:	23ff      	movs	r3, #255	@ 0xff
 800131c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return rslt;
 8001320:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001324:	4618      	mov	r0, r3
 8001326:	3728      	adds	r7, #40	@ 0x28
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 800132c:	b480      	push	{r7}
 800132e:	b087      	sub	sp, #28
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	031b      	lsls	r3, r3, #12
 800133c:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	3301      	adds	r3, #1
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3302      	adds	r3, #2
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	091b      	lsrs	r3, r3, #4
 8001350:	b2db      	uxtb	r3, r3
 8001352:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001354:	697a      	ldr	r2, [r7, #20]
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	431a      	orrs	r2, r3
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	431a      	orrs	r2, r3
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	3303      	adds	r3, #3
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	031b      	lsls	r3, r3, #12
 800136a:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3304      	adds	r3, #4
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	011b      	lsls	r3, r3, #4
 8001374:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	3305      	adds	r3, #5
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	091b      	lsrs	r3, r3, #4
 800137e:	b2db      	uxtb	r3, r3
 8001380:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8001382:	697a      	ldr	r2, [r7, #20]
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	431a      	orrs	r2, r3
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	431a      	orrs	r2, r3
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	3306      	adds	r3, #6
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	021b      	lsls	r3, r3, #8
 8001398:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	3307      	adds	r3, #7
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 80013a2:	697a      	ldr	r2, [r7, #20]
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	431a      	orrs	r2, r3
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	609a      	str	r2, [r3, #8]
}
 80013ac:	bf00      	nop
 80013ae:	371c      	adds	r7, #28
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	60b9      	str	r1, [r7, #8]
 80013c0:	607a      	str	r2, [r7, #4]
 80013c2:	603b      	str	r3, [r7, #0]
 80013c4:	4603      	mov	r3, r0
 80013c6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 80013c8:	2300      	movs	r3, #0
 80013ca:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d033      	beq.n	800143a <bme280_compensate_data+0x82>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d030      	beq.n	800143a <bme280_compensate_data+0x82>
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d02d      	beq.n	800143a <bme280_compensate_data+0x82>
		/* Initialize to zero */
		comp_data->temperature = 0;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	605a      	str	r2, [r3, #4]
		comp_data->pressure = 0;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
		comp_data->humidity = 0;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2200      	movs	r2, #0
 80013ee:	609a      	str	r2, [r3, #8]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d006      	beq.n	8001408 <bme280_compensate_data+0x50>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 80013fa:	6839      	ldr	r1, [r7, #0]
 80013fc:	68b8      	ldr	r0, [r7, #8]
 80013fe:	f000 fa1f 	bl	8001840 <compensate_temperature>
 8001402:	4602      	mov	r2, r0
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	605a      	str	r2, [r3, #4]
		}
		if (sensor_comp & BME280_PRESS) {
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	2b00      	cmp	r3, #0
 8001410:	d006      	beq.n	8001420 <bme280_compensate_data+0x68>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8001412:	6839      	ldr	r1, [r7, #0]
 8001414:	68b8      	ldr	r0, [r7, #8]
 8001416:	f000 fa75 	bl	8001904 <compensate_pressure>
 800141a:	4602      	mov	r2, r0
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	601a      	str	r2, [r3, #0]
		}
		if (sensor_comp & BME280_HUM) {
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	f003 0304 	and.w	r3, r3, #4
 8001426:	2b00      	cmp	r3, #0
 8001428:	d009      	beq.n	800143e <bme280_compensate_data+0x86>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 800142a:	6839      	ldr	r1, [r7, #0]
 800142c:	68b8      	ldr	r0, [r7, #8]
 800142e:	f000 fe0d 	bl	800204c <compensate_humidity>
 8001432:	4602      	mov	r2, r0
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	609a      	str	r2, [r3, #8]
		if (sensor_comp & BME280_HUM) {
 8001438:	e001      	b.n	800143e <bme280_compensate_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 800143a:	23ff      	movs	r3, #255	@ 0xff
 800143c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800143e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3718      	adds	r7, #24
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b086      	sub	sp, #24
 800144e:	af00      	add	r7, sp, #0
 8001450:	4603      	mov	r3, r0
 8001452:	60b9      	str	r1, [r7, #8]
 8001454:	607a      	str	r2, [r7, #4]
 8001456:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 8001458:	2301      	movs	r3, #1
 800145a:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	f003 0304 	and.w	r3, r3, #4
 8001462:	2b00      	cmp	r3, #0
 8001464:	d005      	beq.n	8001472 <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 8001466:	6879      	ldr	r1, [r7, #4]
 8001468:	68b8      	ldr	r0, [r7, #8]
 800146a:	f000 f815 	bl	8001498 <set_osr_humidity_settings>
 800146e:	4603      	mov	r3, r0
 8001470:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	f003 0303 	and.w	r3, r3, #3
 8001478:	2b00      	cmp	r3, #0
 800147a:	d007      	beq.n	800148c <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	68b9      	ldr	r1, [r7, #8]
 8001482:	4618      	mov	r0, r3
 8001484:	f000 f842 	bl	800150c <set_osr_press_temp_settings>
 8001488:	4603      	mov	r3, r0
 800148a:	75fb      	strb	r3, [r7, #23]

	return rslt;
 800148c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001490:	4618      	mov	r0, r3
 8001492:	3718      	adds	r7, #24
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 80014a2:	23f2      	movs	r3, #242	@ 0xf2
 80014a4:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	789b      	ldrb	r3, [r3, #2]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 80014b2:	f107 010e 	add.w	r1, r7, #14
 80014b6:	f107 000c 	add.w	r0, r7, #12
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	2201      	movs	r2, #1
 80014be:	f7ff fda2 	bl	8001006 <bme280_set_regs>
 80014c2:	4603      	mov	r3, r0
 80014c4:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 80014c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d118      	bne.n	8001500 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 80014ce:	23f4      	movs	r3, #244	@ 0xf4
 80014d0:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 80014d2:	7b38      	ldrb	r0, [r7, #12]
 80014d4:	f107 010d 	add.w	r1, r7, #13
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	2201      	movs	r2, #1
 80014dc:	f7ff fd63 	bl	8000fa6 <bme280_get_regs>
 80014e0:	4603      	mov	r3, r0
 80014e2:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 80014e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d109      	bne.n	8001500 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 80014ec:	f107 010d 	add.w	r1, r7, #13
 80014f0:	f107 000c 	add.w	r0, r7, #12
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	2201      	movs	r2, #1
 80014f8:	f7ff fd85 	bl	8001006 <bme280_set_regs>
 80014fc:	4603      	mov	r3, r0
 80014fe:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001500:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001504:	4618      	mov	r0, r3
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
 8001518:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 800151a:	23f4      	movs	r3, #244	@ 0xf4
 800151c:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800151e:	7db8      	ldrb	r0, [r7, #22]
 8001520:	f107 0115 	add.w	r1, r7, #21
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2201      	movs	r2, #1
 8001528:	f7ff fd3d 	bl	8000fa6 <bme280_get_regs>
 800152c:	4603      	mov	r3, r0
 800152e:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8001530:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d11f      	bne.n	8001578 <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 8001538:	7bfb      	ldrb	r3, [r7, #15]
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	2b00      	cmp	r3, #0
 8001540:	d005      	beq.n	800154e <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 8001542:	f107 0315 	add.w	r3, r7, #21
 8001546:	68b9      	ldr	r1, [r7, #8]
 8001548:	4618      	mov	r0, r3
 800154a:	f000 f88e 	bl	800166a <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	f003 0302 	and.w	r3, r3, #2
 8001554:	2b00      	cmp	r3, #0
 8001556:	d005      	beq.n	8001564 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 8001558:	f107 0315 	add.w	r3, r7, #21
 800155c:	68b9      	ldr	r1, [r7, #8]
 800155e:	4618      	mov	r0, r3
 8001560:	f000 f8a0 	bl	80016a4 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001564:	f107 0115 	add.w	r1, r7, #21
 8001568:	f107 0016 	add.w	r0, r7, #22
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2201      	movs	r2, #1
 8001570:	f7ff fd49 	bl	8001006 <bme280_set_regs>
 8001574:	4603      	mov	r3, r0
 8001576:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001578:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3718      	adds	r7, #24
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}

08001584 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
 8001590:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8001592:	23f5      	movs	r3, #245	@ 0xf5
 8001594:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8001596:	7db8      	ldrb	r0, [r7, #22]
 8001598:	f107 0115 	add.w	r1, r7, #21
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2201      	movs	r2, #1
 80015a0:	f7ff fd01 	bl	8000fa6 <bme280_get_regs>
 80015a4:	4603      	mov	r3, r0
 80015a6:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 80015a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d11f      	bne.n	80015f0 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 80015b0:	7bfb      	ldrb	r3, [r7, #15]
 80015b2:	f003 0308 	and.w	r3, r3, #8
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d005      	beq.n	80015c6 <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 80015ba:	f107 0315 	add.w	r3, r7, #21
 80015be:	68b9      	ldr	r1, [r7, #8]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 f81b 	bl	80015fc <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
 80015c8:	f003 0310 	and.w	r3, r3, #16
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d005      	beq.n	80015dc <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 80015d0:	f107 0315 	add.w	r3, r7, #21
 80015d4:	68b9      	ldr	r1, [r7, #8]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 f82d 	bl	8001636 <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80015dc:	f107 0115 	add.w	r1, r7, #21
 80015e0:	f107 0016 	add.w	r0, r7, #22
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2201      	movs	r2, #1
 80015e8:	f7ff fd0d 	bl	8001006 <bme280_set_regs>
 80015ec:	4603      	mov	r3, r0
 80015ee:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3718      	adds	r7, #24
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	b25b      	sxtb	r3, r3
 800160c:	f023 031c 	bic.w	r3, r3, #28
 8001610:	b25a      	sxtb	r2, r3
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	78db      	ldrb	r3, [r3, #3]
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	b25b      	sxtb	r3, r3
 800161a:	f003 031c 	and.w	r3, r3, #28
 800161e:	b25b      	sxtb	r3, r3
 8001620:	4313      	orrs	r3, r2
 8001622:	b25b      	sxtb	r3, r3
 8001624:	b2da      	uxtb	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	701a      	strb	r2, [r3, #0]
}
 800162a:	bf00      	nop
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr

08001636 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001636:	b480      	push	{r7}
 8001638:	b083      	sub	sp, #12
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
 800163e:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	b25b      	sxtb	r3, r3
 8001646:	f003 031f 	and.w	r3, r3, #31
 800164a:	b25a      	sxtb	r2, r3
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	791b      	ldrb	r3, [r3, #4]
 8001650:	015b      	lsls	r3, r3, #5
 8001652:	b25b      	sxtb	r3, r3
 8001654:	4313      	orrs	r3, r2
 8001656:	b25b      	sxtb	r3, r3
 8001658:	b2da      	uxtb	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	701a      	strb	r2, [r3, #0]
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800166a:	b480      	push	{r7}
 800166c:	b083      	sub	sp, #12
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
 8001672:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	b25b      	sxtb	r3, r3
 800167a:	f023 031c 	bic.w	r3, r3, #28
 800167e:	b25a      	sxtb	r2, r3
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	b25b      	sxtb	r3, r3
 8001688:	f003 031c 	and.w	r3, r3, #28
 800168c:	b25b      	sxtb	r3, r3
 800168e:	4313      	orrs	r3, r2
 8001690:	b25b      	sxtb	r3, r3
 8001692:	b2da      	uxtb	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	701a      	strb	r2, [r3, #0]
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	b25b      	sxtb	r3, r3
 80016b4:	f003 031f 	and.w	r3, r3, #31
 80016b8:	b25a      	sxtb	r2, r3
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	785b      	ldrb	r3, [r3, #1]
 80016be:	015b      	lsls	r3, r3, #5
 80016c0:	b25b      	sxtb	r3, r3
 80016c2:	4313      	orrs	r3, r2
 80016c4:	b25b      	sxtb	r3, r3
 80016c6:	b2da      	uxtb	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	701a      	strb	r2, [r3, #0]
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3302      	adds	r3, #2
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	109b      	asrs	r3, r3, #2
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	f003 0307 	and.w	r3, r3, #7
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3302      	adds	r3, #2
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	095b      	lsrs	r3, r3, #5
 800170c:	b2da      	uxtb	r2, r3
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	3303      	adds	r3, #3
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	109b      	asrs	r3, r3, #2
 800171a:	b2db      	uxtb	r3, r3
 800171c:	f003 0307 	and.w	r3, r3, #7
 8001720:	b2da      	uxtb	r2, r3
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3303      	adds	r3, #3
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	095b      	lsrs	r3, r3, #5
 800172e:	b2da      	uxtb	r2, r3
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	711a      	strb	r2, [r3, #4]
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	6039      	str	r1, [r7, #0]
 800174a:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 800174c:	23f4      	movs	r3, #244	@ 0xf4
 800174e:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 8001750:	7bb8      	ldrb	r0, [r7, #14]
 8001752:	f107 010d 	add.w	r1, r7, #13
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	2201      	movs	r2, #1
 800175a:	f7ff fc24 	bl	8000fa6 <bme280_get_regs>
 800175e:	4603      	mov	r3, r0
 8001760:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 8001762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d117      	bne.n	800179a <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 800176a:	7b7b      	ldrb	r3, [r7, #13]
 800176c:	b25b      	sxtb	r3, r3
 800176e:	f023 0303 	bic.w	r3, r3, #3
 8001772:	b25a      	sxtb	r2, r3
 8001774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001778:	f003 0303 	and.w	r3, r3, #3
 800177c:	b25b      	sxtb	r3, r3
 800177e:	4313      	orrs	r3, r2
 8001780:	b25b      	sxtb	r3, r3
 8001782:	b2db      	uxtb	r3, r3
 8001784:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 8001786:	f107 010d 	add.w	r1, r7, #13
 800178a:	f107 000e 	add.w	r0, r7, #14
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	2201      	movs	r2, #1
 8001792:	f7ff fc38 	bl	8001006 <bme280_set_regs>
 8001796:	4603      	mov	r3, r0
 8001798:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800179a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 80017ae:	f107 0110 	add.w	r1, r7, #16
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2204      	movs	r2, #4
 80017b6:	20f2      	movs	r0, #242	@ 0xf2
 80017b8:	f7ff fbf5 	bl	8000fa6 <bme280_get_regs>
 80017bc:	4603      	mov	r3, r0
 80017be:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 80017c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d118      	bne.n	80017fa <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 80017c8:	f107 0208 	add.w	r2, r7, #8
 80017cc:	f107 0310 	add.w	r3, r7, #16
 80017d0:	4611      	mov	r1, r2
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff ff80 	bl	80016d8 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f7ff fd39 	bl	8001250 <bme280_soft_reset>
 80017de:	4603      	mov	r3, r0
 80017e0:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 80017e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d107      	bne.n	80017fa <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 80017ea:	f107 0308 	add.w	r3, r7, #8
 80017ee:	6879      	ldr	r1, [r7, #4]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f000 f808 	bl	8001806 <reload_device_settings>
 80017f6:	4603      	mov	r3, r0
 80017f8:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80017fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3718      	adds	r7, #24
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b084      	sub	sp, #16
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
 800180e:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	201f      	movs	r0, #31
 8001816:	f7ff fe18 	bl	800144a <set_osr_settings>
 800181a:	4603      	mov	r3, r0
 800181c:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 800181e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d106      	bne.n	8001834 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	6879      	ldr	r1, [r7, #4]
 800182a:	201f      	movs	r0, #31
 800182c:	f7ff feaa 	bl	8001584 <set_filter_standby_settings>
 8001830:	4603      	mov	r3, r0
 8001832:	73fb      	strb	r3, [r7, #15]

	return rslt;
 8001834:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001838:	4618      	mov	r0, r3
 800183a:	3710      	adds	r7, #16
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 8001840:	b480      	push	{r7}
 8001842:	b089      	sub	sp, #36	@ 0x24
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t temperature;
	int32_t temperature_min = -4000;
 800184a:	4b2d      	ldr	r3, [pc, #180]	@ (8001900 <compensate_temperature+0xc0>)
 800184c:	61bb      	str	r3, [r7, #24]
	int32_t temperature_max = 8500;
 800184e:	f242 1334 	movw	r3, #8500	@ 0x2134
 8001852:	617b      	str	r3, [r7, #20]

	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	08db      	lsrs	r3, r3, #3
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	8812      	ldrh	r2, [r2, #0]
 800185e:	0052      	lsls	r2, r2, #1
 8001860:	1a9b      	subs	r3, r3, r2
 8001862:	613b      	str	r3, [r7, #16]
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800186a:	461a      	mov	r2, r3
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	fb02 f303 	mul.w	r3, r2, r3
 8001872:	2b00      	cmp	r3, #0
 8001874:	da01      	bge.n	800187a <compensate_temperature+0x3a>
 8001876:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 800187a:	12db      	asrs	r3, r3, #11
 800187c:	613b      	str	r3, [r7, #16]
	var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	091b      	lsrs	r3, r3, #4
 8001884:	683a      	ldr	r2, [r7, #0]
 8001886:	8812      	ldrh	r2, [r2, #0]
 8001888:	1a9b      	subs	r3, r3, r2
 800188a:	60fb      	str	r3, [r7, #12]
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	fb03 f303 	mul.w	r3, r3, r3
 8001892:	2b00      	cmp	r3, #0
 8001894:	da01      	bge.n	800189a <compensate_temperature+0x5a>
 8001896:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800189a:	131b      	asrs	r3, r3, #12
 800189c:	461a      	mov	r2, r3
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80018a4:	fb02 f303 	mul.w	r3, r2, r3
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	da02      	bge.n	80018b2 <compensate_temperature+0x72>
 80018ac:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80018b0:	333f      	adds	r3, #63	@ 0x3f
 80018b2:	139b      	asrs	r3, r3, #14
 80018b4:	60fb      	str	r3, [r7, #12]
	calib_data->t_fine = var1 + var2;
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	441a      	add	r2, r3
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	625a      	str	r2, [r3, #36]	@ 0x24
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018c4:	4613      	mov	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	3380      	adds	r3, #128	@ 0x80
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	da00      	bge.n	80018d2 <compensate_temperature+0x92>
 80018d0:	33ff      	adds	r3, #255	@ 0xff
 80018d2:	121b      	asrs	r3, r3, #8
 80018d4:	61fb      	str	r3, [r7, #28]

	if (temperature < temperature_min)
 80018d6:	69fa      	ldr	r2, [r7, #28]
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	429a      	cmp	r2, r3
 80018dc:	da02      	bge.n	80018e4 <compensate_temperature+0xa4>
		temperature = temperature_min;
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	61fb      	str	r3, [r7, #28]
 80018e2:	e005      	b.n	80018f0 <compensate_temperature+0xb0>
	else if (temperature > temperature_max)
 80018e4:	69fa      	ldr	r2, [r7, #28]
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	dd01      	ble.n	80018f0 <compensate_temperature+0xb0>
		temperature = temperature_max;
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	61fb      	str	r3, [r7, #28]

	return temperature;
 80018f0:	69fb      	ldr	r3, [r7, #28]
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3724      	adds	r7, #36	@ 0x24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	fffff060 	.word	0xfffff060

08001904 <compensate_pressure>:
 * return the compensated pressure data in integer data type with higher
 * accuracy.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001904:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001908:	b0ea      	sub	sp, #424	@ 0x1a8
 800190a:	af00      	add	r7, sp, #0
 800190c:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 8001910:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int64_t var4;
	uint32_t pressure;
	uint32_t pressure_min = 3000000;
 8001914:	4bbf      	ldr	r3, [pc, #764]	@ (8001c14 <compensate_pressure+0x310>)
 8001916:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
	uint32_t pressure_max = 11000000;
 800191a:	4bbf      	ldr	r3, [pc, #764]	@ (8001c18 <compensate_pressure+0x314>)
 800191c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

	var1 = ((int64_t)calib_data->t_fine) - 128000;
 8001920:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001926:	17da      	asrs	r2, r3, #31
 8001928:	4698      	mov	r8, r3
 800192a:	4691      	mov	r9, r2
 800192c:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 8001930:	f149 3bff 	adc.w	fp, r9, #4294967295
 8001934:	e9c7 ab64 	strd	sl, fp, [r7, #400]	@ 0x190
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 8001938:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800193c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001940:	fb03 f102 	mul.w	r1, r3, r2
 8001944:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001948:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800194c:	fb02 f303 	mul.w	r3, r2, r3
 8001950:	18ca      	adds	r2, r1, r3
 8001952:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001956:	fba3 4503 	umull	r4, r5, r3, r3
 800195a:	1953      	adds	r3, r2, r5
 800195c:	461d      	mov	r5, r3
 800195e:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001962:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001966:	b21b      	sxth	r3, r3
 8001968:	17da      	asrs	r2, r3, #31
 800196a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800196e:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8001972:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001976:	4603      	mov	r3, r0
 8001978:	fb03 f205 	mul.w	r2, r3, r5
 800197c:	460b      	mov	r3, r1
 800197e:	fb04 f303 	mul.w	r3, r4, r3
 8001982:	4413      	add	r3, r2
 8001984:	4602      	mov	r2, r0
 8001986:	fba4 1202 	umull	r1, r2, r4, r2
 800198a:	f8c7 212c 	str.w	r2, [r7, #300]	@ 0x12c
 800198e:	460a      	mov	r2, r1
 8001990:	f8c7 2128 	str.w	r2, [r7, #296]	@ 0x128
 8001994:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001998:	4413      	add	r3, r2
 800199a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800199e:	e9d7 344a 	ldrd	r3, r4, [r7, #296]	@ 0x128
 80019a2:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
 80019a6:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 80019aa:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80019ae:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	17da      	asrs	r2, r3, #31
 80019b6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80019ba:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80019be:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80019c2:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 80019c6:	462a      	mov	r2, r5
 80019c8:	fb02 f203 	mul.w	r2, r2, r3
 80019cc:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80019d0:	4621      	mov	r1, r4
 80019d2:	fb01 f303 	mul.w	r3, r1, r3
 80019d6:	441a      	add	r2, r3
 80019d8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80019dc:	4621      	mov	r1, r4
 80019de:	fba3 1301 	umull	r1, r3, r3, r1
 80019e2:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 80019e6:	460b      	mov	r3, r1
 80019e8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80019ec:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80019f0:	18d3      	adds	r3, r2, r3
 80019f2:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 80019f6:	f04f 0000 	mov.w	r0, #0
 80019fa:	f04f 0100 	mov.w	r1, #0
 80019fe:	e9d7 455a 	ldrd	r4, r5, [r7, #360]	@ 0x168
 8001a02:	462b      	mov	r3, r5
 8001a04:	0459      	lsls	r1, r3, #17
 8001a06:	4623      	mov	r3, r4
 8001a08:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001a0c:	4623      	mov	r3, r4
 8001a0e:	0458      	lsls	r0, r3, #17
 8001a10:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001a14:	1814      	adds	r4, r2, r0
 8001a16:	f8c7 40a8 	str.w	r4, [r7, #168]	@ 0xa8
 8001a1a:	414b      	adcs	r3, r1
 8001a1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001a20:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	@ 0xa8
 8001a24:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8001a28:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001a2c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001a30:	b21b      	sxth	r3, r3
 8001a32:	17da      	asrs	r2, r3, #31
 8001a34:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001a38:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8001a3c:	f04f 0000 	mov.w	r0, #0
 8001a40:	f04f 0100 	mov.w	r1, #0
 8001a44:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001a48:	00d9      	lsls	r1, r3, #3
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001a50:	1814      	adds	r4, r2, r0
 8001a52:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001a56:	414b      	adcs	r3, r1
 8001a58:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001a5c:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	@ 0xa0
 8001a60:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 8001a64:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001a68:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a6c:	fb03 f102 	mul.w	r1, r3, r2
 8001a70:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001a74:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a78:	fb02 f303 	mul.w	r3, r2, r3
 8001a7c:	18ca      	adds	r2, r1, r3
 8001a7e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a82:	fba3 1303 	umull	r1, r3, r3, r3
 8001a86:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001a90:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001a94:	18d3      	adds	r3, r2, r3
 8001a96:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001a9a:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001a9e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001aa2:	b21b      	sxth	r3, r3
 8001aa4:	17da      	asrs	r2, r3, #31
 8001aa6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001aaa:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8001aae:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8001ab2:	462b      	mov	r3, r5
 8001ab4:	e9d7 8942 	ldrd	r8, r9, [r7, #264]	@ 0x108
 8001ab8:	4642      	mov	r2, r8
 8001aba:	fb02 f203 	mul.w	r2, r2, r3
 8001abe:	464b      	mov	r3, r9
 8001ac0:	4621      	mov	r1, r4
 8001ac2:	fb01 f303 	mul.w	r3, r1, r3
 8001ac6:	4413      	add	r3, r2
 8001ac8:	4622      	mov	r2, r4
 8001aca:	4641      	mov	r1, r8
 8001acc:	fba2 1201 	umull	r1, r2, r2, r1
 8001ad0:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001ad4:	460a      	mov	r2, r1
 8001ad6:	f8c7 2158 	str.w	r2, [r7, #344]	@ 0x158
 8001ada:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001ade:	4413      	add	r3, r2
 8001ae0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001ae4:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	@ 0x158
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	da09      	bge.n	8001b00 <compensate_pressure+0x1fc>
 8001aec:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001af0:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8001af4:	f143 0300 	adc.w	r3, r3, #0
 8001af8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001afc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001b00:	f04f 0000 	mov.w	r0, #0
 8001b04:	f04f 0100 	mov.w	r1, #0
 8001b08:	0a10      	lsrs	r0, r2, #8
 8001b0a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b0e:	1219      	asrs	r1, r3, #8
 8001b10:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001b14:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001b18:	b21b      	sxth	r3, r3
 8001b1a:	17da      	asrs	r2, r3, #31
 8001b1c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001b20:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001b24:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b28:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8001b2c:	464a      	mov	r2, r9
 8001b2e:	fb02 f203 	mul.w	r2, r2, r3
 8001b32:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001b36:	4644      	mov	r4, r8
 8001b38:	fb04 f303 	mul.w	r3, r4, r3
 8001b3c:	441a      	add	r2, r3
 8001b3e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b42:	4644      	mov	r4, r8
 8001b44:	fba3 4304 	umull	r4, r3, r3, r4
 8001b48:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001b4c:	4623      	mov	r3, r4
 8001b4e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001b52:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001b56:	18d3      	adds	r3, r2, r3
 8001b58:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001b5c:	f04f 0200 	mov.w	r2, #0
 8001b60:	f04f 0300 	mov.w	r3, #0
 8001b64:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	@ 0x150
 8001b68:	464c      	mov	r4, r9
 8001b6a:	0323      	lsls	r3, r4, #12
 8001b6c:	4644      	mov	r4, r8
 8001b6e:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001b72:	4644      	mov	r4, r8
 8001b74:	0322      	lsls	r2, r4, #12
 8001b76:	1884      	adds	r4, r0, r2
 8001b78:	f8c7 4090 	str.w	r4, [r7, #144]	@ 0x90
 8001b7c:	eb41 0303 	adc.w	r3, r1, r3
 8001b80:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001b84:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001b88:	e9c7 3464 	strd	r3, r4, [r7, #400]	@ 0x190
	var3 = ((int64_t)1) * 140737488355328;
 8001b8c:	f04f 0200 	mov.w	r2, #0
 8001b90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b94:	e9c7 2360 	strd	r2, r3, [r7, #384]	@ 0x180
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 8001b98:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
 8001b9c:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001ba0:	1884      	adds	r4, r0, r2
 8001ba2:	f8c7 40f8 	str.w	r4, [r7, #248]	@ 0xf8
 8001ba6:	eb41 0303 	adc.w	r3, r1, r3
 8001baa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001bae:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001bb2:	88db      	ldrh	r3, [r3, #6]
 8001bb4:	b29b      	uxth	r3, r3
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001bbc:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001bc0:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001bc4:	462b      	mov	r3, r5
 8001bc6:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8001bca:	4642      	mov	r2, r8
 8001bcc:	fb02 f203 	mul.w	r2, r2, r3
 8001bd0:	464b      	mov	r3, r9
 8001bd2:	4621      	mov	r1, r4
 8001bd4:	fb01 f303 	mul.w	r3, r1, r3
 8001bd8:	4413      	add	r3, r2
 8001bda:	4622      	mov	r2, r4
 8001bdc:	4641      	mov	r1, r8
 8001bde:	fba2 1201 	umull	r1, r2, r2, r1
 8001be2:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001be6:	460a      	mov	r2, r1
 8001be8:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001bec:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001bf0:	4413      	add	r3, r2
 8001bf2:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001bf6:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	da0e      	bge.n	8001c1c <compensate_pressure+0x318>
 8001bfe:	1e51      	subs	r1, r2, #1
 8001c00:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001c04:	f143 0301 	adc.w	r3, r3, #1
 8001c08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001c0c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001c10:	e004      	b.n	8001c1c <compensate_pressure+0x318>
 8001c12:	bf00      	nop
 8001c14:	002dc6c0 	.word	0x002dc6c0
 8001c18:	00a7d8c0 	.word	0x00a7d8c0
 8001c1c:	f04f 0000 	mov.w	r0, #0
 8001c20:	f04f 0100 	mov.w	r1, #0
 8001c24:	1058      	asrs	r0, r3, #1
 8001c26:	17d9      	asrs	r1, r3, #31
 8001c28:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190

	/* To avoid divide by zero exception */
	if (var1 != 0) {
 8001c2c:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001c30:	4313      	orrs	r3, r2
 8001c32:	f000 81fc 	beq.w	800202e <compensate_pressure+0x72a>
		var4 = 1048576 - uncomp_data->pressure;
 8001c36:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001c40:	2200      	movs	r2, #0
 8001c42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001c46:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001c4a:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 8001c4e:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8001c52:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001c56:	f04f 0000 	mov.w	r0, #0
 8001c5a:	f04f 0100 	mov.w	r1, #0
 8001c5e:	07d9      	lsls	r1, r3, #31
 8001c60:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001c64:	07d0      	lsls	r0, r2, #31
 8001c66:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001c6a:	1a84      	subs	r4, r0, r2
 8001c6c:	f8c7 40e8 	str.w	r4, [r7, #232]	@ 0xe8
 8001c70:	eb61 0303 	sbc.w	r3, r1, r3
 8001c74:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001c78:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001c7c:	4622      	mov	r2, r4
 8001c7e:	462b      	mov	r3, r5
 8001c80:	1891      	adds	r1, r2, r2
 8001c82:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001c84:	415b      	adcs	r3, r3
 8001c86:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001c88:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001c8c:	4621      	mov	r1, r4
 8001c8e:	1851      	adds	r1, r2, r1
 8001c90:	6739      	str	r1, [r7, #112]	@ 0x70
 8001c92:	4629      	mov	r1, r5
 8001c94:	414b      	adcs	r3, r1
 8001c96:	677b      	str	r3, [r7, #116]	@ 0x74
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8001ca4:	4649      	mov	r1, r9
 8001ca6:	018b      	lsls	r3, r1, #6
 8001ca8:	4641      	mov	r1, r8
 8001caa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cae:	4641      	mov	r1, r8
 8001cb0:	018a      	lsls	r2, r1, #6
 8001cb2:	4641      	mov	r1, r8
 8001cb4:	1889      	adds	r1, r1, r2
 8001cb6:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001cb8:	4649      	mov	r1, r9
 8001cba:	eb43 0101 	adc.w	r1, r3, r1
 8001cbe:	66f9      	str	r1, [r7, #108]	@ 0x6c
 8001cc0:	f04f 0200 	mov.w	r2, #0
 8001cc4:	f04f 0300 	mov.w	r3, #0
 8001cc8:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001ccc:	4649      	mov	r1, r9
 8001cce:	008b      	lsls	r3, r1, #2
 8001cd0:	4641      	mov	r1, r8
 8001cd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001cd6:	4641      	mov	r1, r8
 8001cd8:	008a      	lsls	r2, r1, #2
 8001cda:	4610      	mov	r0, r2
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4603      	mov	r3, r0
 8001ce0:	4622      	mov	r2, r4
 8001ce2:	189b      	adds	r3, r3, r2
 8001ce4:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	462a      	mov	r2, r5
 8001cea:	eb42 0303 	adc.w	r3, r2, r3
 8001cee:	667b      	str	r3, [r7, #100]	@ 0x64
 8001cf0:	f04f 0200 	mov.w	r2, #0
 8001cf4:	f04f 0300 	mov.w	r3, #0
 8001cf8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001cfc:	4649      	mov	r1, r9
 8001cfe:	008b      	lsls	r3, r1, #2
 8001d00:	4641      	mov	r1, r8
 8001d02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d06:	4641      	mov	r1, r8
 8001d08:	008a      	lsls	r2, r1, #2
 8001d0a:	4610      	mov	r0, r2
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4603      	mov	r3, r0
 8001d10:	4622      	mov	r2, r4
 8001d12:	189b      	adds	r3, r3, r2
 8001d14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001d18:	462b      	mov	r3, r5
 8001d1a:	460a      	mov	r2, r1
 8001d1c:	eb42 0303 	adc.w	r3, r2, r3
 8001d20:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001d24:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001d28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001d2c:	f7fe ff28 	bl	8000b80 <__aeabi_ldivmod>
 8001d30:	4602      	mov	r2, r0
 8001d32:	460b      	mov	r3, r1
 8001d34:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001d38:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001d3c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001d40:	b21b      	sxth	r3, r3
 8001d42:	17da      	asrs	r2, r3, #31
 8001d44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001d48:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001d4c:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	da08      	bge.n	8001d66 <compensate_pressure+0x462>
 8001d54:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001d58:	1851      	adds	r1, r2, r1
 8001d5a:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001d5c:	f143 0300 	adc.w	r3, r3, #0
 8001d60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001d62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001d66:	f04f 0000 	mov.w	r0, #0
 8001d6a:	f04f 0100 	mov.w	r1, #0
 8001d6e:	0b50      	lsrs	r0, r2, #13
 8001d70:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001d74:	1359      	asrs	r1, r3, #13
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001d7e:	4629      	mov	r1, r5
 8001d80:	fb02 f001 	mul.w	r0, r2, r1
 8001d84:	4621      	mov	r1, r4
 8001d86:	fb01 f103 	mul.w	r1, r1, r3
 8001d8a:	4401      	add	r1, r0
 8001d8c:	4620      	mov	r0, r4
 8001d8e:	fba0 2302 	umull	r2, r3, r0, r2
 8001d92:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001d96:	4613      	mov	r3, r2
 8001d98:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001d9c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001da0:	18cb      	adds	r3, r1, r3
 8001da2:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001da6:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	da08      	bge.n	8001dc0 <compensate_pressure+0x4bc>
 8001dae:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001db2:	1851      	adds	r1, r2, r1
 8001db4:	6539      	str	r1, [r7, #80]	@ 0x50
 8001db6:	f143 0300 	adc.w	r3, r3, #0
 8001dba:	657b      	str	r3, [r7, #84]	@ 0x54
 8001dbc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001dc0:	f04f 0000 	mov.w	r0, #0
 8001dc4:	f04f 0100 	mov.w	r1, #0
 8001dc8:	0b50      	lsrs	r0, r2, #13
 8001dca:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001dce:	1359      	asrs	r1, r3, #13
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 8001dd8:	4629      	mov	r1, r5
 8001dda:	fb02 f001 	mul.w	r0, r2, r1
 8001dde:	4621      	mov	r1, r4
 8001de0:	fb01 f103 	mul.w	r1, r1, r3
 8001de4:	4401      	add	r1, r0
 8001de6:	4620      	mov	r0, r4
 8001de8:	fba0 2302 	umull	r2, r3, r0, r2
 8001dec:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001df0:	4613      	mov	r3, r2
 8001df2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001df6:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001dfa:	18cb      	adds	r3, r1, r3
 8001dfc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001e00:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	da08      	bge.n	8001e1a <compensate_pressure+0x516>
 8001e08:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 8001e0c:	1851      	adds	r1, r2, r1
 8001e0e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001e10:	f143 0300 	adc.w	r3, r3, #0
 8001e14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e16:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e1a:	f04f 0000 	mov.w	r0, #0
 8001e1e:	f04f 0100 	mov.w	r1, #0
 8001e22:	0e50      	lsrs	r0, r2, #25
 8001e24:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8001e28:	1659      	asrs	r1, r3, #25
 8001e2a:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8001e2e:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001e32:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001e36:	b21b      	sxth	r3, r3
 8001e38:	17da      	asrs	r2, r3, #31
 8001e3a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001e3e:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001e42:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001e46:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001e4a:	462a      	mov	r2, r5
 8001e4c:	fb02 f203 	mul.w	r2, r2, r3
 8001e50:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e54:	4621      	mov	r1, r4
 8001e56:	fb01 f303 	mul.w	r3, r1, r3
 8001e5a:	441a      	add	r2, r3
 8001e5c:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001e60:	4621      	mov	r1, r4
 8001e62:	fba3 1301 	umull	r1, r3, r3, r1
 8001e66:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001e70:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001e74:	18d3      	adds	r3, r2, r3
 8001e76:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001e7a:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	da07      	bge.n	8001e92 <compensate_pressure+0x58e>
 8001e82:	4971      	ldr	r1, [pc, #452]	@ (8002048 <compensate_pressure+0x744>)
 8001e84:	1851      	adds	r1, r2, r1
 8001e86:	6439      	str	r1, [r7, #64]	@ 0x40
 8001e88:	f143 0300 	adc.w	r3, r3, #0
 8001e8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001e92:	f04f 0000 	mov.w	r0, #0
 8001e96:	f04f 0100 	mov.w	r1, #0
 8001e9a:	0cd0      	lsrs	r0, r2, #19
 8001e9c:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 8001ea0:	14d9      	asrs	r1, r3, #19
 8001ea2:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 8001ea6:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 8001eaa:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001eae:	1884      	adds	r4, r0, r2
 8001eb0:	f8c7 40c8 	str.w	r4, [r7, #200]	@ 0xc8
 8001eb4:	eb41 0303 	adc.w	r3, r1, r3
 8001eb8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001ebc:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001ec0:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001ec4:	4621      	mov	r1, r4
 8001ec6:	1889      	adds	r1, r1, r2
 8001ec8:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8001ecc:	4629      	mov	r1, r5
 8001ece:	eb43 0101 	adc.w	r1, r3, r1
 8001ed2:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 8001ed6:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	da07      	bge.n	8001eee <compensate_pressure+0x5ea>
 8001ede:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001ee2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001ee4:	f143 0300 	adc.w	r3, r3, #0
 8001ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001eea:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001eee:	f04f 0000 	mov.w	r0, #0
 8001ef2:	f04f 0100 	mov.w	r1, #0
 8001ef6:	0a10      	lsrs	r0, r2, #8
 8001ef8:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001efc:	1219      	asrs	r1, r3, #8
 8001efe:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001f02:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001f06:	b21b      	sxth	r3, r3
 8001f08:	17da      	asrs	r2, r3, #31
 8001f0a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001f0e:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001f12:	f04f 0200 	mov.w	r2, #0
 8001f16:	f04f 0300 	mov.w	r3, #0
 8001f1a:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001f1e:	464c      	mov	r4, r9
 8001f20:	0123      	lsls	r3, r4, #4
 8001f22:	4644      	mov	r4, r8
 8001f24:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001f28:	4644      	mov	r4, r8
 8001f2a:	0122      	lsls	r2, r4, #4
 8001f2c:	1884      	adds	r4, r0, r2
 8001f2e:	633c      	str	r4, [r7, #48]	@ 0x30
 8001f30:	eb41 0303 	adc.w	r3, r1, r3
 8001f34:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f36:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001f3a:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 8001f3e:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001f42:	0fd9      	lsrs	r1, r3, #31
 8001f44:	2000      	movs	r0, #0
 8001f46:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001f48:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8001f4a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001f4e:	4621      	mov	r1, r4
 8001f50:	1889      	adds	r1, r1, r2
 8001f52:	6239      	str	r1, [r7, #32]
 8001f54:	4629      	mov	r1, r5
 8001f56:	eb43 0101 	adc.w	r1, r3, r1
 8001f5a:	6279      	str	r1, [r7, #36]	@ 0x24
 8001f5c:	f04f 0200 	mov.w	r2, #0
 8001f60:	f04f 0300 	mov.w	r3, #0
 8001f64:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001f68:	4621      	mov	r1, r4
 8001f6a:	084a      	lsrs	r2, r1, #1
 8001f6c:	4629      	mov	r1, r5
 8001f6e:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001f72:	4629      	mov	r1, r5
 8001f74:	104b      	asrs	r3, r1, #1
 8001f76:	4610      	mov	r0, r2
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	1894      	adds	r4, r2, r2
 8001f80:	61bc      	str	r4, [r7, #24]
 8001f82:	415b      	adcs	r3, r3
 8001f84:	61fb      	str	r3, [r7, #28]
 8001f86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f8a:	1814      	adds	r4, r2, r0
 8001f8c:	613c      	str	r4, [r7, #16]
 8001f8e:	414b      	adcs	r3, r1
 8001f90:	617b      	str	r3, [r7, #20]
 8001f92:	f04f 0200 	mov.w	r2, #0
 8001f96:	f04f 0300 	mov.w	r3, #0
 8001f9a:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001f9e:	464c      	mov	r4, r9
 8001fa0:	0163      	lsls	r3, r4, #5
 8001fa2:	4644      	mov	r4, r8
 8001fa4:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001fa8:	4644      	mov	r4, r8
 8001faa:	0162      	lsls	r2, r4, #5
 8001fac:	4644      	mov	r4, r8
 8001fae:	18a4      	adds	r4, r4, r2
 8001fb0:	60bc      	str	r4, [r7, #8]
 8001fb2:	464c      	mov	r4, r9
 8001fb4:	eb43 0404 	adc.w	r4, r3, r4
 8001fb8:	60fc      	str	r4, [r7, #12]
 8001fba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001fbe:	4623      	mov	r3, r4
 8001fc0:	181b      	adds	r3, r3, r0
 8001fc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001fc6:	462b      	mov	r3, r5
 8001fc8:	eb41 0303 	adc.w	r3, r1, r3
 8001fcc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001fd0:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	da07      	bge.n	8001fe8 <compensate_pressure+0x6e4>
 8001fd8:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 8001fdc:	6039      	str	r1, [r7, #0]
 8001fde:	f143 0300 	adc.w	r3, r3, #0
 8001fe2:	607b      	str	r3, [r7, #4]
 8001fe4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fe8:	f04f 0000 	mov.w	r0, #0
 8001fec:	f04f 0100 	mov.w	r1, #0
 8001ff0:	09d0      	lsrs	r0, r2, #7
 8001ff2:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 8001ff6:	11d9      	asrs	r1, r3, #7
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

		if (pressure < pressure_min)
 8002002:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8002006:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800200a:	429a      	cmp	r2, r3
 800200c:	d204      	bcs.n	8002018 <compensate_pressure+0x714>
			pressure = pressure_min;
 800200e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002012:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002016:	e00e      	b.n	8002036 <compensate_pressure+0x732>
		else if (pressure > pressure_max)
 8002018:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 800201c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8002020:	429a      	cmp	r2, r3
 8002022:	d908      	bls.n	8002036 <compensate_pressure+0x732>
			pressure = pressure_max;
 8002024:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8002028:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800202c:	e003      	b.n	8002036 <compensate_pressure+0x732>
	} else {
		pressure = pressure_min;
 800202e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002032:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
	}

	return pressure;
 8002036:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
}
 800203a:	4618      	mov	r0, r3
 800203c:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 8002040:	46bd      	mov	sp, r7
 8002042:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002046:	bf00      	nop
 8002048:	0007ffff 	.word	0x0007ffff

0800204c <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 800204c:	b480      	push	{r7}
 800204e:	b08b      	sub	sp, #44	@ 0x2c
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
	int32_t var2;
	int32_t var3;
	int32_t var4;
	int32_t var5;
	uint32_t humidity;
	uint32_t humidity_max = 102400;
 8002056:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 800205a:	623b      	str	r3, [r7, #32]

	var1 = calib_data->t_fine - ((int32_t)76800);
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002060:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8002064:	61fb      	str	r3, [r7, #28]
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	039b      	lsls	r3, r3, #14
 800206c:	61bb      	str	r3, [r7, #24]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8002074:	051b      	lsls	r3, r3, #20
 8002076:	617b      	str	r3, [r7, #20]
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800207e:	461a      	mov	r2, r3
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	fb02 f303 	mul.w	r3, r2, r3
 8002086:	613b      	str	r3, [r7, #16]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8002088:	69ba      	ldr	r2, [r7, #24]
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	1ad2      	subs	r2, r2, r3
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002096:	2b00      	cmp	r3, #0
 8002098:	da02      	bge.n	80020a0 <compensate_humidity+0x54>
 800209a:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800209e:	337f      	adds	r3, #127	@ 0x7f
 80020a0:	13db      	asrs	r3, r3, #15
 80020a2:	60fb      	str	r3, [r7, #12]
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 80020aa:	461a      	mov	r2, r3
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	fb02 f303 	mul.w	r3, r2, r3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	da01      	bge.n	80020ba <compensate_humidity+0x6e>
 80020b6:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 80020ba:	129b      	asrs	r3, r3, #10
 80020bc:	61bb      	str	r3, [r7, #24]
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	7f1b      	ldrb	r3, [r3, #28]
 80020c2:	461a      	mov	r2, r3
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	fb02 f303 	mul.w	r3, r2, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	da01      	bge.n	80020d2 <compensate_humidity+0x86>
 80020ce:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80020d2:	12db      	asrs	r3, r3, #11
 80020d4:	617b      	str	r3, [r7, #20]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	fb02 f303 	mul.w	r3, r2, r3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	da01      	bge.n	80020ea <compensate_humidity+0x9e>
 80020e6:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 80020ea:	129b      	asrs	r3, r3, #10
 80020ec:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80020f0:	613b      	str	r3, [r7, #16]
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80020f8:	461a      	mov	r2, r3
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	fb02 f303 	mul.w	r3, r2, r3
 8002100:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002104:	2b00      	cmp	r3, #0
 8002106:	da02      	bge.n	800210e <compensate_humidity+0xc2>
 8002108:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 800210c:	333f      	adds	r3, #63	@ 0x3f
 800210e:	139b      	asrs	r3, r3, #14
 8002110:	61bb      	str	r3, [r7, #24]
	var3 = var5 * var2;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	fb02 f303 	mul.w	r3, r2, r3
 800211a:	617b      	str	r3, [r7, #20]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	2b00      	cmp	r3, #0
 8002120:	da02      	bge.n	8002128 <compensate_humidity+0xdc>
 8002122:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8002126:	337f      	adds	r3, #127	@ 0x7f
 8002128:	13db      	asrs	r3, r3, #15
 800212a:	461a      	mov	r2, r3
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	2b00      	cmp	r3, #0
 8002130:	da02      	bge.n	8002138 <compensate_humidity+0xec>
 8002132:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8002136:	337f      	adds	r3, #127	@ 0x7f
 8002138:	13db      	asrs	r3, r3, #15
 800213a:	fb02 f303 	mul.w	r3, r2, r3
 800213e:	2b00      	cmp	r3, #0
 8002140:	da00      	bge.n	8002144 <compensate_humidity+0xf8>
 8002142:	337f      	adds	r3, #127	@ 0x7f
 8002144:	11db      	asrs	r3, r3, #7
 8002146:	613b      	str	r3, [r7, #16]
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	7e1b      	ldrb	r3, [r3, #24]
 800214c:	461a      	mov	r2, r3
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	fb02 f303 	mul.w	r3, r2, r3
 8002154:	2b00      	cmp	r3, #0
 8002156:	da00      	bge.n	800215a <compensate_humidity+0x10e>
 8002158:	330f      	adds	r3, #15
 800215a:	111b      	asrs	r3, r3, #4
 800215c:	425b      	negs	r3, r3
 800215e:	461a      	mov	r2, r3
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	4413      	add	r3, r2
 8002164:	60fb      	str	r3, [r7, #12]
	var5 = (var5 < 0 ? 0 : var5);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800216c:	60fb      	str	r3, [r7, #12]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8002174:	bfa8      	it	ge
 8002176:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 800217a:	60fb      	str	r3, [r7, #12]
	humidity = (uint32_t)(var5 / 4096);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	da01      	bge.n	8002186 <compensate_humidity+0x13a>
 8002182:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002186:	131b      	asrs	r3, r3, #12
 8002188:	627b      	str	r3, [r7, #36]	@ 0x24

	if (humidity > humidity_max)
 800218a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800218c:	6a3b      	ldr	r3, [r7, #32]
 800218e:	429a      	cmp	r2, r3
 8002190:	d901      	bls.n	8002196 <compensate_humidity+0x14a>
		humidity = humidity_max;
 8002192:	6a3b      	ldr	r3, [r7, #32]
 8002194:	627b      	str	r3, [r7, #36]	@ 0x24

	return humidity;
 8002196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002198:	4618      	mov	r0, r3
 800219a:	372c      	adds	r7, #44	@ 0x2c
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08a      	sub	sp, #40	@ 0x28
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 80021ac:	2388      	movs	r3, #136	@ 0x88
 80021ae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	f107 0310 	add.w	r3, r7, #16
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	605a      	str	r2, [r3, #4]
 80021c0:	609a      	str	r2, [r3, #8]
 80021c2:	60da      	str	r2, [r3, #12]
 80021c4:	611a      	str	r2, [r3, #16]
 80021c6:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 80021c8:	f107 010c 	add.w	r1, r7, #12
 80021cc:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	221a      	movs	r2, #26
 80021d4:	f7fe fee7 	bl	8000fa6 <bme280_get_regs>
 80021d8:	4603      	mov	r3, r0
 80021da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (rslt == BME280_OK) {
 80021de:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d11d      	bne.n	8002222 <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 80021e6:	f107 030c 	add.w	r3, r7, #12
 80021ea:	6879      	ldr	r1, [r7, #4]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f000 f84a 	bl	8002286 <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 80021f2:	23e1      	movs	r3, #225	@ 0xe1
 80021f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 80021f8:	f107 010c 	add.w	r1, r7, #12
 80021fc:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2207      	movs	r2, #7
 8002204:	f7fe fecf 	bl	8000fa6 <bme280_get_regs>
 8002208:	4603      	mov	r3, r0
 800220a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 800220e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002212:	2b00      	cmp	r3, #0
 8002214:	d105      	bne.n	8002222 <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 8002216:	f107 030c 	add.w	r3, r7, #12
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	4618      	mov	r0, r3
 800221e:	f000 f8e2 	bl	80023e6 <parse_humidity_calib_data>
		}
	}

	return rslt;
 8002222:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8002226:	4618      	mov	r0, r3
 8002228:	3728      	adds	r7, #40	@ 0x28
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 800222e:	b480      	push	{r7}
 8002230:	b087      	sub	sp, #28
 8002232:	af00      	add	r7, sp, #0
 8002234:	60f8      	str	r0, [r7, #12]
 8002236:	60b9      	str	r1, [r7, #8]
 8002238:	607a      	str	r2, [r7, #4]
 800223a:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 800223c:	2301      	movs	r3, #1
 800223e:	75fb      	strb	r3, [r7, #23]
 8002240:	e016      	b.n	8002270 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 8002242:	7dfb      	ldrb	r3, [r7, #23]
 8002244:	68fa      	ldr	r2, [r7, #12]
 8002246:	441a      	add	r2, r3
 8002248:	7dfb      	ldrb	r3, [r7, #23]
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	3b01      	subs	r3, #1
 800224e:	68b9      	ldr	r1, [r7, #8]
 8002250:	440b      	add	r3, r1
 8002252:	7812      	ldrb	r2, [r2, #0]
 8002254:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 8002256:	7dfb      	ldrb	r3, [r7, #23]
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	441a      	add	r2, r3
 800225c:	7dfb      	ldrb	r3, [r7, #23]
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	4619      	mov	r1, r3
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	440b      	add	r3, r1
 8002266:	7812      	ldrb	r2, [r2, #0]
 8002268:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 800226a:	7dfb      	ldrb	r3, [r7, #23]
 800226c:	3301      	adds	r3, #1
 800226e:	75fb      	strb	r3, [r7, #23]
 8002270:	7dfa      	ldrb	r2, [r7, #23]
 8002272:	78fb      	ldrb	r3, [r7, #3]
 8002274:	429a      	cmp	r2, r3
 8002276:	d3e4      	bcc.n	8002242 <interleave_reg_addr+0x14>
	}
}
 8002278:	bf00      	nop
 800227a:	bf00      	nop
 800227c:	371c      	adds	r7, #28
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8002286:	b480      	push	{r7}
 8002288:	b085      	sub	sp, #20
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
 800228e:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	3310      	adds	r3, #16
 8002294:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	3301      	adds	r3, #1
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	021b      	lsls	r3, r3, #8
 800229e:	b21a      	sxth	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	b21b      	sxth	r3, r3
 80022a6:	4313      	orrs	r3, r2
 80022a8:	b21b      	sxth	r3, r3
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	3303      	adds	r3, #3
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	021b      	lsls	r3, r3, #8
 80022b8:	b21a      	sxth	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3302      	adds	r3, #2
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	b21b      	sxth	r3, r3
 80022c2:	4313      	orrs	r3, r2
 80022c4:	b21a      	sxth	r2, r3
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	3305      	adds	r3, #5
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	021b      	lsls	r3, r3, #8
 80022d2:	b21a      	sxth	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3304      	adds	r3, #4
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	b21b      	sxth	r3, r3
 80022dc:	4313      	orrs	r3, r2
 80022de:	b21a      	sxth	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	3307      	adds	r3, #7
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	021b      	lsls	r3, r3, #8
 80022ec:	b21a      	sxth	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	3306      	adds	r3, #6
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	b21b      	sxth	r3, r3
 80022f6:	4313      	orrs	r3, r2
 80022f8:	b21b      	sxth	r3, r3
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3309      	adds	r3, #9
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	021b      	lsls	r3, r3, #8
 8002308:	b21a      	sxth	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	3308      	adds	r3, #8
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	b21b      	sxth	r3, r3
 8002312:	4313      	orrs	r3, r2
 8002314:	b21a      	sxth	r2, r3
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	330b      	adds	r3, #11
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	021b      	lsls	r3, r3, #8
 8002322:	b21a      	sxth	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	330a      	adds	r3, #10
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	b21b      	sxth	r3, r3
 800232c:	4313      	orrs	r3, r2
 800232e:	b21a      	sxth	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	330d      	adds	r3, #13
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	021b      	lsls	r3, r3, #8
 800233c:	b21a      	sxth	r2, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	330c      	adds	r3, #12
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	b21b      	sxth	r3, r3
 8002346:	4313      	orrs	r3, r2
 8002348:	b21a      	sxth	r2, r3
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	330f      	adds	r3, #15
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	021b      	lsls	r3, r3, #8
 8002356:	b21a      	sxth	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	330e      	adds	r3, #14
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	b21b      	sxth	r3, r3
 8002360:	4313      	orrs	r3, r2
 8002362:	b21a      	sxth	r2, r3
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3311      	adds	r3, #17
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	021b      	lsls	r3, r3, #8
 8002370:	b21a      	sxth	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	3310      	adds	r3, #16
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	b21b      	sxth	r3, r3
 800237a:	4313      	orrs	r3, r2
 800237c:	b21a      	sxth	r2, r3
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3313      	adds	r3, #19
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	b21a      	sxth	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	3312      	adds	r3, #18
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	b21b      	sxth	r3, r3
 8002394:	4313      	orrs	r3, r2
 8002396:	b21a      	sxth	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3315      	adds	r3, #21
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	021b      	lsls	r3, r3, #8
 80023a4:	b21a      	sxth	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	3314      	adds	r3, #20
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	b21b      	sxth	r3, r3
 80023ae:	4313      	orrs	r3, r2
 80023b0:	b21a      	sxth	r2, r3
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	3317      	adds	r3, #23
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	021b      	lsls	r3, r3, #8
 80023be:	b21a      	sxth	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3316      	adds	r3, #22
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	b21b      	sxth	r3, r3
 80023c8:	4313      	orrs	r3, r2
 80023ca:	b21a      	sxth	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3319      	adds	r3, #25
 80023d4:	781a      	ldrb	r2, [r3, #0]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	761a      	strb	r2, [r3, #24]

}
 80023da:	bf00      	nop
 80023dc:	3714      	adds	r7, #20
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 80023e6:	b480      	push	{r7}
 80023e8:	b087      	sub	sp, #28
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
 80023ee:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	3310      	adds	r3, #16
 80023f4:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	3301      	adds	r3, #1
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	021b      	lsls	r3, r3, #8
 80023fe:	b21a      	sxth	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	b21b      	sxth	r3, r3
 8002406:	4313      	orrs	r3, r2
 8002408:	b21a      	sxth	r2, r3
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	3302      	adds	r3, #2
 8002412:	781a      	ldrb	r2, [r3, #0]
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	3303      	adds	r3, #3
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	b25b      	sxtb	r3, r3
 8002420:	b29b      	uxth	r3, r3
 8002422:	011b      	lsls	r3, r3, #4
 8002424:	b29b      	uxth	r3, r3
 8002426:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3304      	adds	r3, #4
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	b21b      	sxth	r3, r3
 8002430:	f003 030f 	and.w	r3, r3, #15
 8002434:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 8002436:	8a7a      	ldrh	r2, [r7, #18]
 8002438:	8a3b      	ldrh	r3, [r7, #16]
 800243a:	4313      	orrs	r3, r2
 800243c:	b21a      	sxth	r2, r3
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	3305      	adds	r3, #5
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	b25b      	sxtb	r3, r3
 800244a:	b29b      	uxth	r3, r3
 800244c:	011b      	lsls	r3, r3, #4
 800244e:	b29b      	uxth	r3, r3
 8002450:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	3304      	adds	r3, #4
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	091b      	lsrs	r3, r3, #4
 800245a:	b2db      	uxtb	r3, r3
 800245c:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 800245e:	89fa      	ldrh	r2, [r7, #14]
 8002460:	89bb      	ldrh	r3, [r7, #12]
 8002462:	4313      	orrs	r3, r2
 8002464:	b21a      	sxth	r2, r3
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	3306      	adds	r3, #6
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	b25a      	sxtb	r2, r3
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8002478:	bf00      	nop
 800247a:	371c      	adds	r7, #28
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	460a      	mov	r2, r1
 800248e:	71fb      	strb	r3, [r7, #7]
 8002490:	4613      	mov	r3, r2
 8002492:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8002494:	2300      	movs	r3, #0
 8002496:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 8002498:	79fa      	ldrb	r2, [r7, #7]
 800249a:	79bb      	ldrb	r3, [r7, #6]
 800249c:	4013      	ands	r3, r2
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 80024a4:	2301      	movs	r3, #1
 80024a6:	73fb      	strb	r3, [r7, #15]
 80024a8:	e001      	b.n	80024ae <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 80024aa:	2300      	movs	r3, #0
 80024ac:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 80024ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3714      	adds	r7, #20
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00b      	beq.n	80024e2 <null_ptr_check+0x26>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d007      	beq.n	80024e2 <null_ptr_check+0x26>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d003      	beq.n	80024e2 <null_ptr_check+0x26>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d102      	bne.n	80024e8 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 80024e2:	23ff      	movs	r3, #255	@ 0xff
 80024e4:	73fb      	strb	r3, [r7, #15]
 80024e6:	e001      	b.n	80024ec <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80024ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <FIRFilter_Init>:
static float MAF_IMPULSE_RESPONSE [4] = {0.25f , 0.25f , 0.25f , 0.25f};



void FIRFilter_Init(FIRFilter *fir)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
	for (uint8_t n = 0; n< FIR_FILTER_LENGHT; n++)
 8002504:	2300      	movs	r3, #0
 8002506:	73fb      	strb	r3, [r7, #15]
 8002508:	e009      	b.n	800251e <FIRFilter_Init+0x22>
	{
		fir->buf[n] =0.0f; // filtre buffer temizleme
 800250a:	7bfb      	ldrb	r3, [r7, #15]
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	4413      	add	r3, r2
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
	for (uint8_t n = 0; n< FIR_FILTER_LENGHT; n++)
 8002518:	7bfb      	ldrb	r3, [r7, #15]
 800251a:	3301      	adds	r3, #1
 800251c:	73fb      	strb	r3, [r7, #15]
 800251e:	7bfb      	ldrb	r3, [r7, #15]
 8002520:	2b0f      	cmp	r3, #15
 8002522:	d9f2      	bls.n	800250a <FIRFilter_Init+0xe>

	}

	fir->bufIndex =0; // index reset
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	fir->out = 0; // clear output
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f04f 0200 	mov.w	r2, #0
 8002532:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8002534:	bf00      	nop
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <FIRFilter_Update>:




float FIRFilter_Update(FIRFilter *fir , float inp)
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	ed87 0a00 	vstr	s0, [r7]
	// son gelen veriyi buffer'a kaydet
	fir->buf[fir->bufIndex] =inp;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	4413      	add	r3, r2
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	601a      	str	r2, [r3, #0]

	// buffer indexini arttr
	fir->bufIndex++;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002562:	3301      	adds	r3, #1
 8002564:	b2da      	uxtb	r2, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	// index uzunluu tamas kontrol

	if(fir->bufIndex == FIR_FILTER_LENGHT) fir->bufIndex=0;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002572:	2b10      	cmp	r3, #16
 8002574:	d103      	bne.n	800257e <FIRFilter_Update+0x3e>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	fir->out =0;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f04f 0200 	mov.w	r2, #0
 8002584:	645a      	str	r2, [r3, #68]	@ 0x44

	uint8_t sumIndex = fir->bufIndex;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800258c:	73fb      	strb	r3, [r7, #15]

	for (uint8_t n = 0; n< FIR_FILTER_LENGHT; n++)
 800258e:	2300      	movs	r3, #0
 8002590:	73bb      	strb	r3, [r7, #14]
 8002592:	e021      	b.n	80025d8 <FIRFilter_Update+0x98>
	{
		// index kontrol
		if(sumIndex >0) sumIndex --;
 8002594:	7bfb      	ldrb	r3, [r7, #15]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <FIRFilter_Update+0x62>
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	3b01      	subs	r3, #1
 800259e:	73fb      	strb	r3, [r7, #15]
 80025a0:	e001      	b.n	80025a6 <FIRFilter_Update+0x66>
		else sumIndex = FIR_FILTER_LENGHT-1;
 80025a2:	230f      	movs	r3, #15
 80025a4:	73fb      	strb	r3, [r7, #15]

		// convulution toplam ksm
		fir->out += FIR_IMPULSE_RESPONSE[n] * fir->buf[sumIndex];
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 80025ac:	7bbb      	ldrb	r3, [r7, #14]
 80025ae:	4a11      	ldr	r2, [pc, #68]	@ (80025f4 <FIRFilter_Update+0xb4>)
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	edd3 6a00 	vldr	s13, [r3]
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4413      	add	r3, r2
 80025c0:	edd3 7a00 	vldr	s15, [r3]
 80025c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	for (uint8_t n = 0; n< FIR_FILTER_LENGHT; n++)
 80025d2:	7bbb      	ldrb	r3, [r7, #14]
 80025d4:	3301      	adds	r3, #1
 80025d6:	73bb      	strb	r3, [r7, #14]
 80025d8:	7bbb      	ldrb	r3, [r7, #14]
 80025da:	2b0f      	cmp	r3, #15
 80025dc:	d9da      	bls.n	8002594 <FIRFilter_Update+0x54>

	}

	return fir->out;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e2:	ee07 3a90 	vmov	s15, r3

}
 80025e6:	eeb0 0a67 	vmov.f32	s0, s15
 80025ea:	3714      	adds	r7, #20
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr
 80025f4:	20000000 	.word	0x20000000

080025f8 <MAFilter_Init>:



void MAFilter_Init(FIRFilter *fir)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
	for (uint8_t n = 0; n< MAV_FILTER_LENGHT; n++)
 8002600:	2300      	movs	r3, #0
 8002602:	73fb      	strb	r3, [r7, #15]
 8002604:	e009      	b.n	800261a <MAFilter_Init+0x22>
	{
		fir->buf[n] =0.0f; // filtre buffer temizleme
 8002606:	7bfb      	ldrb	r3, [r7, #15]
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	4413      	add	r3, r2
 800260e:	f04f 0200 	mov.w	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
	for (uint8_t n = 0; n< MAV_FILTER_LENGHT; n++)
 8002614:	7bfb      	ldrb	r3, [r7, #15]
 8002616:	3301      	adds	r3, #1
 8002618:	73fb      	strb	r3, [r7, #15]
 800261a:	7bfb      	ldrb	r3, [r7, #15]
 800261c:	2b03      	cmp	r3, #3
 800261e:	d9f2      	bls.n	8002606 <MAFilter_Init+0xe>

	}

	fir->bufIndex =0; // index reset
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	fir->out = 0; // clear output
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f04f 0200 	mov.w	r2, #0
 800262e:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8002630:	bf00      	nop
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <LSM6DSLTR_Init>:

extern LSM6DSLTR;
extern I2C_HandleTypeDef hi2c1;

void LSM6DSLTR_Init()
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af04      	add	r7, sp, #16
	uint8_t data1;

	// Gyro ve Accel interrupt pin 1 aktif
	data1= 0x03;
 8002642:	2303      	movs	r3, #3
 8002644:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, INT1_CTR, 1, &data1, 1, 1);
 8002646:	2301      	movs	r3, #1
 8002648:	9302      	str	r3, [sp, #8]
 800264a:	2301      	movs	r3, #1
 800264c:	9301      	str	r3, [sp, #4]
 800264e:	1dfb      	adds	r3, r7, #7
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	2301      	movs	r3, #1
 8002654:	220d      	movs	r2, #13
 8002656:	21d4      	movs	r1, #212	@ 0xd4
 8002658:	481f      	ldr	r0, [pc, #124]	@ (80026d8 <LSM6DSLTR_Init+0x9c>)
 800265a:	f002 fd71 	bl	8005140 <HAL_I2C_Mem_Write>

	data1 = 0xA4; // 16G 6.66khz
 800265e:	23a4      	movs	r3, #164	@ 0xa4
 8002660:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, CTRL1_XL, 1, &data1,  1, 1);
 8002662:	2301      	movs	r3, #1
 8002664:	9302      	str	r3, [sp, #8]
 8002666:	2301      	movs	r3, #1
 8002668:	9301      	str	r3, [sp, #4]
 800266a:	1dfb      	adds	r3, r7, #7
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	2301      	movs	r3, #1
 8002670:	2210      	movs	r2, #16
 8002672:	21d4      	movs	r1, #212	@ 0xd4
 8002674:	4818      	ldr	r0, [pc, #96]	@ (80026d8 <LSM6DSLTR_Init+0x9c>)
 8002676:	f002 fd63 	bl	8005140 <HAL_I2C_Mem_Write>

	data1 = 0xA4; // 500 dps 6.6khz
 800267a:	23a4      	movs	r3, #164	@ 0xa4
 800267c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address,CTRL2_G, 1, &data1, 1, 1);
 800267e:	2301      	movs	r3, #1
 8002680:	9302      	str	r3, [sp, #8]
 8002682:	2301      	movs	r3, #1
 8002684:	9301      	str	r3, [sp, #4]
 8002686:	1dfb      	adds	r3, r7, #7
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	2301      	movs	r3, #1
 800268c:	2211      	movs	r2, #17
 800268e:	21d4      	movs	r1, #212	@ 0xd4
 8002690:	4811      	ldr	r0, [pc, #68]	@ (80026d8 <LSM6DSLTR_Init+0x9c>)
 8002692:	f002 fd55 	bl	8005140 <HAL_I2C_Mem_Write>

	data1= 0x00;
 8002696:	2300      	movs	r3, #0
 8002698:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, CTRL3_C, 1, &data1, 1, 1);
 800269a:	2301      	movs	r3, #1
 800269c:	9302      	str	r3, [sp, #8]
 800269e:	2301      	movs	r3, #1
 80026a0:	9301      	str	r3, [sp, #4]
 80026a2:	1dfb      	adds	r3, r7, #7
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	2301      	movs	r3, #1
 80026a8:	2212      	movs	r2, #18
 80026aa:	21d4      	movs	r1, #212	@ 0xd4
 80026ac:	480a      	ldr	r0, [pc, #40]	@ (80026d8 <LSM6DSLTR_Init+0x9c>)
 80026ae:	f002 fd47 	bl	8005140 <HAL_I2C_Mem_Write>

	data1= 0x08;
 80026b2:	2308      	movs	r3, #8
 80026b4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, CTRL4_C, 1, &data1, 1, 1);
 80026b6:	2301      	movs	r3, #1
 80026b8:	9302      	str	r3, [sp, #8]
 80026ba:	2301      	movs	r3, #1
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	1dfb      	adds	r3, r7, #7
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	2301      	movs	r3, #1
 80026c4:	2213      	movs	r2, #19
 80026c6:	21d4      	movs	r1, #212	@ 0xd4
 80026c8:	4803      	ldr	r0, [pc, #12]	@ (80026d8 <LSM6DSLTR_Init+0x9c>)
 80026ca:	f002 fd39 	bl	8005140 <HAL_I2C_Mem_Write>



}
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	200000f8 	.word	0x200000f8
 80026dc:	00000000 	.word	0x00000000

080026e0 <LSM6DSLTR_Read_Accel_Data>:


void LSM6DSLTR_Read_Accel_Data(LSM6DSLTR* Lsm_Sensor)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b088      	sub	sp, #32
 80026e4:	af04      	add	r7, sp, #16
 80026e6:	6078      	str	r0, [r7, #4]
	uint8_t data;
	uint8_t s;
	int16_t accel;


	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_L_XL, 1, &data, 1, 1);
 80026e8:	2301      	movs	r3, #1
 80026ea:	9302      	str	r3, [sp, #8]
 80026ec:	2301      	movs	r3, #1
 80026ee:	9301      	str	r3, [sp, #4]
 80026f0:	f107 030d 	add.w	r3, r7, #13
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	2301      	movs	r3, #1
 80026f8:	222c      	movs	r2, #44	@ 0x2c
 80026fa:	21d5      	movs	r1, #213	@ 0xd5
 80026fc:	4864      	ldr	r0, [pc, #400]	@ (8002890 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 80026fe:	f002 fe19 	bl	8005334 <HAL_I2C_Mem_Read>

	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_H_XL, 1, &s, 1, 1);
 8002702:	2301      	movs	r3, #1
 8002704:	9302      	str	r3, [sp, #8]
 8002706:	2301      	movs	r3, #1
 8002708:	9301      	str	r3, [sp, #4]
 800270a:	f107 030c 	add.w	r3, r7, #12
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	2301      	movs	r3, #1
 8002712:	222d      	movs	r2, #45	@ 0x2d
 8002714:	21d5      	movs	r1, #213	@ 0xd5
 8002716:	485e      	ldr	r0, [pc, #376]	@ (8002890 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 8002718:	f002 fe0c 	bl	8005334 <HAL_I2C_Mem_Read>

	accel = (int16_t) ( (s << 8 ) | (data));
 800271c:	7b3b      	ldrb	r3, [r7, #12]
 800271e:	021b      	lsls	r3, r3, #8
 8002720:	b21a      	sxth	r2, r3
 8002722:	7b7b      	ldrb	r3, [r7, #13]
 8002724:	b21b      	sxth	r3, r3
 8002726:	4313      	orrs	r3, r2
 8002728:	81fb      	strh	r3, [r7, #14]

	Lsm_Sensor->Accel_Z = (float)accel* 0.000488*9.81; // 16g mg/LSB 0.488
 800272a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800272e:	ee07 3a90 	vmov	s15, r3
 8002732:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002736:	ee17 0a90 	vmov	r0, s15
 800273a:	f7fd fec9 	bl	80004d0 <__aeabi_f2d>
 800273e:	a350      	add	r3, pc, #320	@ (adr r3, 8002880 <LSM6DSLTR_Read_Accel_Data+0x1a0>)
 8002740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002744:	f7fd ff1c 	bl	8000580 <__aeabi_dmul>
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
 800274c:	4610      	mov	r0, r2
 800274e:	4619      	mov	r1, r3
 8002750:	a34d      	add	r3, pc, #308	@ (adr r3, 8002888 <LSM6DSLTR_Read_Accel_Data+0x1a8>)
 8002752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002756:	f7fd ff13 	bl	8000580 <__aeabi_dmul>
 800275a:	4602      	mov	r2, r0
 800275c:	460b      	mov	r3, r1
 800275e:	4610      	mov	r0, r2
 8002760:	4619      	mov	r1, r3
 8002762:	f7fe f9bd 	bl	8000ae0 <__aeabi_d2f>
 8002766:	4602      	mov	r2, r0
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	609a      	str	r2, [r3, #8]



	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_L_XL, 1, &data, 1, 1);
 800276c:	2301      	movs	r3, #1
 800276e:	9302      	str	r3, [sp, #8]
 8002770:	2301      	movs	r3, #1
 8002772:	9301      	str	r3, [sp, #4]
 8002774:	f107 030d 	add.w	r3, r7, #13
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	2301      	movs	r3, #1
 800277c:	2228      	movs	r2, #40	@ 0x28
 800277e:	21d5      	movs	r1, #213	@ 0xd5
 8002780:	4843      	ldr	r0, [pc, #268]	@ (8002890 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 8002782:	f002 fdd7 	bl	8005334 <HAL_I2C_Mem_Read>

	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_H_XL, 1, &s, 1, 1);
 8002786:	2301      	movs	r3, #1
 8002788:	9302      	str	r3, [sp, #8]
 800278a:	2301      	movs	r3, #1
 800278c:	9301      	str	r3, [sp, #4]
 800278e:	f107 030c 	add.w	r3, r7, #12
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	2301      	movs	r3, #1
 8002796:	2229      	movs	r2, #41	@ 0x29
 8002798:	21d5      	movs	r1, #213	@ 0xd5
 800279a:	483d      	ldr	r0, [pc, #244]	@ (8002890 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 800279c:	f002 fdca 	bl	8005334 <HAL_I2C_Mem_Read>

	accel = (int16_t) ( (s << 8 ) | (data));
 80027a0:	7b3b      	ldrb	r3, [r7, #12]
 80027a2:	021b      	lsls	r3, r3, #8
 80027a4:	b21a      	sxth	r2, r3
 80027a6:	7b7b      	ldrb	r3, [r7, #13]
 80027a8:	b21b      	sxth	r3, r3
 80027aa:	4313      	orrs	r3, r2
 80027ac:	81fb      	strh	r3, [r7, #14]

	Lsm_Sensor->Accel_X= (float)accel* 0.000488*9.81; // 16g mg/LSB 0.488
 80027ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027b2:	ee07 3a90 	vmov	s15, r3
 80027b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ba:	ee17 0a90 	vmov	r0, s15
 80027be:	f7fd fe87 	bl	80004d0 <__aeabi_f2d>
 80027c2:	a32f      	add	r3, pc, #188	@ (adr r3, 8002880 <LSM6DSLTR_Read_Accel_Data+0x1a0>)
 80027c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c8:	f7fd feda 	bl	8000580 <__aeabi_dmul>
 80027cc:	4602      	mov	r2, r0
 80027ce:	460b      	mov	r3, r1
 80027d0:	4610      	mov	r0, r2
 80027d2:	4619      	mov	r1, r3
 80027d4:	a32c      	add	r3, pc, #176	@ (adr r3, 8002888 <LSM6DSLTR_Read_Accel_Data+0x1a8>)
 80027d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027da:	f7fd fed1 	bl	8000580 <__aeabi_dmul>
 80027de:	4602      	mov	r2, r0
 80027e0:	460b      	mov	r3, r1
 80027e2:	4610      	mov	r0, r2
 80027e4:	4619      	mov	r1, r3
 80027e6:	f7fe f97b 	bl	8000ae0 <__aeabi_d2f>
 80027ea:	4602      	mov	r2, r0
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	601a      	str	r2, [r3, #0]



	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_L_XL, 1, &data, 1, 1);
 80027f0:	2301      	movs	r3, #1
 80027f2:	9302      	str	r3, [sp, #8]
 80027f4:	2301      	movs	r3, #1
 80027f6:	9301      	str	r3, [sp, #4]
 80027f8:	f107 030d 	add.w	r3, r7, #13
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	2301      	movs	r3, #1
 8002800:	222a      	movs	r2, #42	@ 0x2a
 8002802:	21d5      	movs	r1, #213	@ 0xd5
 8002804:	4822      	ldr	r0, [pc, #136]	@ (8002890 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 8002806:	f002 fd95 	bl	8005334 <HAL_I2C_Mem_Read>

	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_H_XL, 1, &s, 1, 1);
 800280a:	2301      	movs	r3, #1
 800280c:	9302      	str	r3, [sp, #8]
 800280e:	2301      	movs	r3, #1
 8002810:	9301      	str	r3, [sp, #4]
 8002812:	f107 030c 	add.w	r3, r7, #12
 8002816:	9300      	str	r3, [sp, #0]
 8002818:	2301      	movs	r3, #1
 800281a:	222b      	movs	r2, #43	@ 0x2b
 800281c:	21d5      	movs	r1, #213	@ 0xd5
 800281e:	481c      	ldr	r0, [pc, #112]	@ (8002890 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 8002820:	f002 fd88 	bl	8005334 <HAL_I2C_Mem_Read>

	accel = (int16_t) ( (s << 8 ) | (data));
 8002824:	7b3b      	ldrb	r3, [r7, #12]
 8002826:	021b      	lsls	r3, r3, #8
 8002828:	b21a      	sxth	r2, r3
 800282a:	7b7b      	ldrb	r3, [r7, #13]
 800282c:	b21b      	sxth	r3, r3
 800282e:	4313      	orrs	r3, r2
 8002830:	81fb      	strh	r3, [r7, #14]

	Lsm_Sensor->Accel_Y = (float)accel* 0.000488*9.81; // 16g mg/LSB 0.488
 8002832:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002836:	ee07 3a90 	vmov	s15, r3
 800283a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800283e:	ee17 0a90 	vmov	r0, s15
 8002842:	f7fd fe45 	bl	80004d0 <__aeabi_f2d>
 8002846:	a30e      	add	r3, pc, #56	@ (adr r3, 8002880 <LSM6DSLTR_Read_Accel_Data+0x1a0>)
 8002848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284c:	f7fd fe98 	bl	8000580 <__aeabi_dmul>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	4610      	mov	r0, r2
 8002856:	4619      	mov	r1, r3
 8002858:	a30b      	add	r3, pc, #44	@ (adr r3, 8002888 <LSM6DSLTR_Read_Accel_Data+0x1a8>)
 800285a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285e:	f7fd fe8f 	bl	8000580 <__aeabi_dmul>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	4610      	mov	r0, r2
 8002868:	4619      	mov	r1, r3
 800286a:	f7fe f939 	bl	8000ae0 <__aeabi_d2f>
 800286e:	4602      	mov	r2, r0
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	605a      	str	r2, [r3, #4]


}
 8002874:	bf00      	nop
 8002876:	3710      	adds	r7, #16
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	f3af 8000 	nop.w
 8002880:	0a5accd5 	.word	0x0a5accd5
 8002884:	3f3ffb48 	.word	0x3f3ffb48
 8002888:	51eb851f 	.word	0x51eb851f
 800288c:	40239eb8 	.word	0x40239eb8
 8002890:	200000f8 	.word	0x200000f8

08002894 <LSM6DSLTR_Read_Gyro_Data>:

void LSM6DSLTR_Read_Gyro_Data(LSM6DSLTR* Lsm_Sensor){
 8002894:	b580      	push	{r7, lr}
 8002896:	b088      	sub	sp, #32
 8002898:	af04      	add	r7, sp, #16
 800289a:	6078      	str	r0, [r7, #4]
     	uint8_t data;
		uint8_t s;
		int16_t gyro;


		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_L_G, 1, &data, 1, 1);
 800289c:	2301      	movs	r3, #1
 800289e:	9302      	str	r3, [sp, #8]
 80028a0:	2301      	movs	r3, #1
 80028a2:	9301      	str	r3, [sp, #4]
 80028a4:	f107 030d 	add.w	r3, r7, #13
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	2301      	movs	r3, #1
 80028ac:	2222      	movs	r2, #34	@ 0x22
 80028ae:	21d5      	movs	r1, #213	@ 0xd5
 80028b0:	4843      	ldr	r0, [pc, #268]	@ (80029c0 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 80028b2:	f002 fd3f 	bl	8005334 <HAL_I2C_Mem_Read>

		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_H_G, 1, &s, 1, 1);
 80028b6:	2301      	movs	r3, #1
 80028b8:	9302      	str	r3, [sp, #8]
 80028ba:	2301      	movs	r3, #1
 80028bc:	9301      	str	r3, [sp, #4]
 80028be:	f107 030c 	add.w	r3, r7, #12
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	2301      	movs	r3, #1
 80028c6:	2223      	movs	r2, #35	@ 0x23
 80028c8:	21d5      	movs	r1, #213	@ 0xd5
 80028ca:	483d      	ldr	r0, [pc, #244]	@ (80029c0 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 80028cc:	f002 fd32 	bl	8005334 <HAL_I2C_Mem_Read>

		gyro = (int16_t) ( (s << 8 ) | (data));
 80028d0:	7b3b      	ldrb	r3, [r7, #12]
 80028d2:	021b      	lsls	r3, r3, #8
 80028d4:	b21a      	sxth	r2, r3
 80028d6:	7b7b      	ldrb	r3, [r7, #13]
 80028d8:	b21b      	sxth	r3, r3
 80028da:	4313      	orrs	r3, r2
 80028dc:	81fb      	strh	r3, [r7, #14]

		Lsm_Sensor->Gyro_X = (float)gyro*gyro_constant;
 80028de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80028e2:	ee07 3a90 	vmov	s15, r3
 80028e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028ea:	4b36      	ldr	r3, [pc, #216]	@ (80029c4 <LSM6DSLTR_Read_Gyro_Data+0x130>)
 80028ec:	edd3 7a00 	vldr	s15, [r3]
 80028f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	edc3 7a03 	vstr	s15, [r3, #12]



		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_L_G, 1, &data, 1, 1);
 80028fa:	2301      	movs	r3, #1
 80028fc:	9302      	str	r3, [sp, #8]
 80028fe:	2301      	movs	r3, #1
 8002900:	9301      	str	r3, [sp, #4]
 8002902:	f107 030d 	add.w	r3, r7, #13
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	2301      	movs	r3, #1
 800290a:	2224      	movs	r2, #36	@ 0x24
 800290c:	21d5      	movs	r1, #213	@ 0xd5
 800290e:	482c      	ldr	r0, [pc, #176]	@ (80029c0 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 8002910:	f002 fd10 	bl	8005334 <HAL_I2C_Mem_Read>

		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_H_G, 1, &s, 1, 1);
 8002914:	2301      	movs	r3, #1
 8002916:	9302      	str	r3, [sp, #8]
 8002918:	2301      	movs	r3, #1
 800291a:	9301      	str	r3, [sp, #4]
 800291c:	f107 030c 	add.w	r3, r7, #12
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	2301      	movs	r3, #1
 8002924:	2225      	movs	r2, #37	@ 0x25
 8002926:	21d5      	movs	r1, #213	@ 0xd5
 8002928:	4825      	ldr	r0, [pc, #148]	@ (80029c0 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 800292a:	f002 fd03 	bl	8005334 <HAL_I2C_Mem_Read>

		gyro = (int16_t) ( (s << 8 ) | (data));
 800292e:	7b3b      	ldrb	r3, [r7, #12]
 8002930:	021b      	lsls	r3, r3, #8
 8002932:	b21a      	sxth	r2, r3
 8002934:	7b7b      	ldrb	r3, [r7, #13]
 8002936:	b21b      	sxth	r3, r3
 8002938:	4313      	orrs	r3, r2
 800293a:	81fb      	strh	r3, [r7, #14]

		Lsm_Sensor->Gyro_Y = (float)gyro*gyro_constant;
 800293c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002940:	ee07 3a90 	vmov	s15, r3
 8002944:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002948:	4b1e      	ldr	r3, [pc, #120]	@ (80029c4 <LSM6DSLTR_Read_Gyro_Data+0x130>)
 800294a:	edd3 7a00 	vldr	s15, [r3]
 800294e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	edc3 7a04 	vstr	s15, [r3, #16]


		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_L_G, 1, &data, 1, 1);
 8002958:	2301      	movs	r3, #1
 800295a:	9302      	str	r3, [sp, #8]
 800295c:	2301      	movs	r3, #1
 800295e:	9301      	str	r3, [sp, #4]
 8002960:	f107 030d 	add.w	r3, r7, #13
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	2301      	movs	r3, #1
 8002968:	2226      	movs	r2, #38	@ 0x26
 800296a:	21d5      	movs	r1, #213	@ 0xd5
 800296c:	4814      	ldr	r0, [pc, #80]	@ (80029c0 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 800296e:	f002 fce1 	bl	8005334 <HAL_I2C_Mem_Read>

		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_H_G, 1, &s, 1, 1);
 8002972:	2301      	movs	r3, #1
 8002974:	9302      	str	r3, [sp, #8]
 8002976:	2301      	movs	r3, #1
 8002978:	9301      	str	r3, [sp, #4]
 800297a:	f107 030c 	add.w	r3, r7, #12
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	2301      	movs	r3, #1
 8002982:	2227      	movs	r2, #39	@ 0x27
 8002984:	21d5      	movs	r1, #213	@ 0xd5
 8002986:	480e      	ldr	r0, [pc, #56]	@ (80029c0 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 8002988:	f002 fcd4 	bl	8005334 <HAL_I2C_Mem_Read>

		gyro = (int16_t) ( (s << 8 ) | (data));
 800298c:	7b3b      	ldrb	r3, [r7, #12]
 800298e:	021b      	lsls	r3, r3, #8
 8002990:	b21a      	sxth	r2, r3
 8002992:	7b7b      	ldrb	r3, [r7, #13]
 8002994:	b21b      	sxth	r3, r3
 8002996:	4313      	orrs	r3, r2
 8002998:	81fb      	strh	r3, [r7, #14]

		Lsm_Sensor->Gyro_Z = (float)gyro*gyro_constant;
 800299a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800299e:	ee07 3a90 	vmov	s15, r3
 80029a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029a6:	4b07      	ldr	r3, [pc, #28]	@ (80029c4 <LSM6DSLTR_Read_Gyro_Data+0x130>)
 80029a8:	edd3 7a00 	vldr	s15, [r3]
 80029ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	edc3 7a05 	vstr	s15, [r3, #20]

}
 80029b6:	bf00      	nop
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	200000f8 	.word	0x200000f8
 80029c4:	20000040 	.word	0x20000040

080029c8 <calculate_roll_pitch>:
	return HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8);

}


void calculate_roll_pitch(LSM6DSLTR *Lsm_Sensor) {
 80029c8:	b580      	push	{r7, lr}
 80029ca:	ed2d 8b02 	vpush	{d8}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
    Lsm_Sensor->Roll = atan2f(Lsm_Sensor->Accel_Y, sqrtf(Lsm_Sensor->Accel_X * Lsm_Sensor->Accel_X + Lsm_Sensor->Accel_Z * Lsm_Sensor->Accel_Z)) * 180.0f / 3.14;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	ed93 8a01 	vldr	s16, [r3, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	ed93 7a00 	vldr	s14, [r3]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	edd3 7a00 	vldr	s15, [r3]
 80029e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	edd3 6a02 	vldr	s13, [r3, #8]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	edd3 7a02 	vldr	s15, [r3, #8]
 80029f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002a02:	f006 f8a9 	bl	8008b58 <sqrtf>
 8002a06:	eef0 7a40 	vmov.f32	s15, s0
 8002a0a:	eef0 0a67 	vmov.f32	s1, s15
 8002a0e:	eeb0 0a48 	vmov.f32	s0, s16
 8002a12:	f006 f89f 	bl	8008b54 <atan2f>
 8002a16:	eef0 7a40 	vmov.f32	s15, s0
 8002a1a:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8002ad0 <calculate_roll_pitch+0x108>
 8002a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a22:	ee17 0a90 	vmov	r0, s15
 8002a26:	f7fd fd53 	bl	80004d0 <__aeabi_f2d>
 8002a2a:	a327      	add	r3, pc, #156	@ (adr r3, 8002ac8 <calculate_roll_pitch+0x100>)
 8002a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a30:	f7fd fed0 	bl	80007d4 <__aeabi_ddiv>
 8002a34:	4602      	mov	r2, r0
 8002a36:	460b      	mov	r3, r1
 8002a38:	4610      	mov	r0, r2
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	f7fe f850 	bl	8000ae0 <__aeabi_d2f>
 8002a40:	4602      	mov	r2, r0
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	619a      	str	r2, [r3, #24]
    Lsm_Sensor->Pitch = atan2f(-Lsm_Sensor->Accel_X, sqrtf(Lsm_Sensor->Accel_Y * Lsm_Sensor->Accel_Y + Lsm_Sensor->Accel_Z * Lsm_Sensor->Accel_Z)) * 180.0f / 3.14;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	edd3 7a00 	vldr	s15, [r3]
 8002a4c:	eeb1 8a67 	vneg.f32	s16, s15
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	ed93 7a01 	vldr	s14, [r3, #4]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	edd3 6a02 	vldr	s13, [r3, #8]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a74:	eeb0 0a67 	vmov.f32	s0, s15
 8002a78:	f006 f86e 	bl	8008b58 <sqrtf>
 8002a7c:	eef0 7a40 	vmov.f32	s15, s0
 8002a80:	eef0 0a67 	vmov.f32	s1, s15
 8002a84:	eeb0 0a48 	vmov.f32	s0, s16
 8002a88:	f006 f864 	bl	8008b54 <atan2f>
 8002a8c:	eef0 7a40 	vmov.f32	s15, s0
 8002a90:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002ad0 <calculate_roll_pitch+0x108>
 8002a94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a98:	ee17 0a90 	vmov	r0, s15
 8002a9c:	f7fd fd18 	bl	80004d0 <__aeabi_f2d>
 8002aa0:	a309      	add	r3, pc, #36	@ (adr r3, 8002ac8 <calculate_roll_pitch+0x100>)
 8002aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa6:	f7fd fe95 	bl	80007d4 <__aeabi_ddiv>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	460b      	mov	r3, r1
 8002aae:	4610      	mov	r0, r2
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	f7fe f815 	bl	8000ae0 <__aeabi_d2f>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	61da      	str	r2, [r3, #28]
}
 8002abc:	bf00      	nop
 8002abe:	3708      	adds	r7, #8
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	ecbd 8b02 	vpop	{d8}
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	51eb851f 	.word	0x51eb851f
 8002acc:	40091eb8 	.word	0x40091eb8
 8002ad0:	43340000 	.word	0x43340000

08002ad4 <update_angles>:
void update_angles(LSM6DSLTR *Lsm_Sensor) {
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
    uint32_t current_time = HAL_GetTick(); // u anki zaman al
 8002adc:	f001 fb14 	bl	8004108 <HAL_GetTick>
 8002ae0:	60f8      	str	r0, [r7, #12]

    // Zaman farkn hesapla (saniye cinsinden)
    float dt = (current_time - prev_time) / 1000.0f;
 8002ae2:	4b2e      	ldr	r3, [pc, #184]	@ (8002b9c <update_angles+0xc8>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	ee07 3a90 	vmov	s15, r3
 8002aee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002af2:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8002ba0 <update_angles+0xcc>
 8002af6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002afa:	edc7 7a02 	vstr	s15, [r7, #8]

    // Roll ve pitch alarn gncelle (tamamlayc filtre)
    Lsm_Sensor->Roll = ALPHA * (Lsm_Sensor->Roll + Lsm_Sensor->Gyro_X * dt) + (1 - ALPHA) * Lsm_Sensor->Roll;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	ed93 7a06 	vldr	s14, [r3, #24]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	edd3 6a03 	vldr	s13, [r3, #12]
 8002b0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b16:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8002ba4 <update_angles+0xd0>
 8002b1a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b24:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002ba8 <update_angles+0xd4>
 8002b28:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	edc3 7a06 	vstr	s15, [r3, #24]
    Lsm_Sensor->Pitch = ALPHA * (Lsm_Sensor->Pitch + Lsm_Sensor->Gyro_Y * dt) + (1 - ALPHA) * Lsm_Sensor->Pitch;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	ed93 7a07 	vldr	s14, [r3, #28]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	edd3 6a04 	vldr	s13, [r3, #16]
 8002b42:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b4e:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002ba4 <update_angles+0xd0>
 8002b52:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b5c:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8002ba8 <update_angles+0xd4>
 8002b60:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	edc3 7a07 	vstr	s15, [r3, #28]

    // Yaw asn jiroskop verileriyle gncelle (basit zamanla entegrasyon)
    Lsm_Sensor->Yaw += Lsm_Sensor->Gyro_Z * dt;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	ed93 7a05 	vldr	s14, [r3, #20]
 8002b74:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	edc3 7a08 	vstr	s15, [r3, #32]

    // nceki zaman gncelle
    prev_time = current_time;
 8002b8c:	4a03      	ldr	r2, [pc, #12]	@ (8002b9c <update_angles+0xc8>)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6013      	str	r3, [r2, #0]
}
 8002b92:	bf00      	nop
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	200000f4 	.word	0x200000f4
 8002ba0:	447a0000 	.word	0x447a0000
 8002ba4:	3f7ae148 	.word	0x3f7ae148
 8002ba8:	3ca3d700 	.word	0x3ca3d700

08002bac <KalmanFilter_Init>:
 */


#include "kalman.h"

void KalmanFilter_Init(KalmanFilter *kf, float Q, float R, float initial_value) {
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	ed87 0a02 	vstr	s0, [r7, #8]
 8002bb8:	edc7 0a01 	vstr	s1, [r7, #4]
 8002bbc:	ed87 1a00 	vstr	s2, [r7]
    kf->Q = Q;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	68ba      	ldr	r2, [r7, #8]
 8002bc4:	601a      	str	r2, [r3, #0]
    kf->R = R;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	605a      	str	r2, [r3, #4]
    kf->x = initial_value;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	609a      	str	r2, [r3, #8]
    kf->P = 1.0;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002bd8:	60da      	str	r2, [r3, #12]
    kf->K = 0.0;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f04f 0200 	mov.w	r2, #0
 8002be0:	611a      	str	r2, [r3, #16]
}
 8002be2:	bf00      	nop
 8002be4:	3714      	adds	r7, #20
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <KalmanFilter_Update>:

float KalmanFilter_Update(KalmanFilter *kf, float measurement) {
 8002bf0:	b5b0      	push	{r4, r5, r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	ed87 0a00 	vstr	s0, [r7]
    // Prediction update
    kf->P += kf->Q;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	ed93 7a03 	vldr	s14, [r3, #12]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	edd3 7a00 	vldr	s15, [r3]
 8002c08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	edc3 7a03 	vstr	s15, [r3, #12]

    // Measurement update
    kf->K = kf->P / (kf->P + kf->R);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	edd3 6a03 	vldr	s13, [r3, #12]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	ed93 7a03 	vldr	s14, [r3, #12]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	edc3 7a04 	vstr	s15, [r3, #16]
    kf->x += kf->K * (measurement - kf->x);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	ed93 7a02 	vldr	s14, [r3, #8]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	edd3 6a04 	vldr	s13, [r3, #16]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c44:	ed97 6a00 	vldr	s12, [r7]
 8002c48:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	edc3 7a02 	vstr	s15, [r3, #8]
    kf->P *= (1.0 - kf->K);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7fd fc36 	bl	80004d0 <__aeabi_f2d>
 8002c64:	4604      	mov	r4, r0
 8002c66:	460d      	mov	r5, r1
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7fd fc2f 	bl	80004d0 <__aeabi_f2d>
 8002c72:	4602      	mov	r2, r0
 8002c74:	460b      	mov	r3, r1
 8002c76:	f04f 0000 	mov.w	r0, #0
 8002c7a:	490d      	ldr	r1, [pc, #52]	@ (8002cb0 <KalmanFilter_Update+0xc0>)
 8002c7c:	f7fd fac8 	bl	8000210 <__aeabi_dsub>
 8002c80:	4602      	mov	r2, r0
 8002c82:	460b      	mov	r3, r1
 8002c84:	4620      	mov	r0, r4
 8002c86:	4629      	mov	r1, r5
 8002c88:	f7fd fc7a 	bl	8000580 <__aeabi_dmul>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	460b      	mov	r3, r1
 8002c90:	4610      	mov	r0, r2
 8002c92:	4619      	mov	r1, r3
 8002c94:	f7fd ff24 	bl	8000ae0 <__aeabi_d2f>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	60da      	str	r2, [r3, #12]

    return kf->x;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	ee07 3a90 	vmov	s15, r3
}
 8002ca6:	eeb0 0a67 	vmov.f32	s0, s15
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bdb0      	pop	{r4, r5, r7, pc}
 8002cb0:	3ff00000 	.word	0x3ff00000

08002cb4 <HAL_UART_RxCpltCallback>:
struct bme280_dev dev;
struct bme280_data comp_data;
int8_t rslt=0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]

	if(huart == &huart6){
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a13      	ldr	r2, [pc, #76]	@ (8002d0c <HAL_UART_RxCpltCallback+0x58>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d11e      	bne.n	8002d02 <HAL_UART_RxCpltCallback+0x4e>
		if(rx_data_EGU != '\n' && rx_index_EGU <5){
 8002cc4:	4b12      	ldr	r3, [pc, #72]	@ (8002d10 <HAL_UART_RxCpltCallback+0x5c>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	2b0a      	cmp	r3, #10
 8002cca:	d00f      	beq.n	8002cec <HAL_UART_RxCpltCallback+0x38>
 8002ccc:	4b11      	ldr	r3, [pc, #68]	@ (8002d14 <HAL_UART_RxCpltCallback+0x60>)
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	2b04      	cmp	r3, #4
 8002cd2:	d80b      	bhi.n	8002cec <HAL_UART_RxCpltCallback+0x38>
			EGU_RX_BUFFER[rx_index_EGU++]=rx_data_EGU;
 8002cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002d14 <HAL_UART_RxCpltCallback+0x60>)
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	1c5a      	adds	r2, r3, #1
 8002cda:	b2d1      	uxtb	r1, r2
 8002cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8002d14 <HAL_UART_RxCpltCallback+0x60>)
 8002cde:	7011      	strb	r1, [r2, #0]
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8002d10 <HAL_UART_RxCpltCallback+0x5c>)
 8002ce4:	7819      	ldrb	r1, [r3, #0]
 8002ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8002d18 <HAL_UART_RxCpltCallback+0x64>)
 8002ce8:	5499      	strb	r1, [r3, r2]
 8002cea:	e005      	b.n	8002cf8 <HAL_UART_RxCpltCallback+0x44>

		}
		else
		{
			rx_data_EGU=0;
 8002cec:	4b08      	ldr	r3, [pc, #32]	@ (8002d10 <HAL_UART_RxCpltCallback+0x5c>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	701a      	strb	r2, [r3, #0]
			rx_index_EGU=0;
 8002cf2:	4b08      	ldr	r3, [pc, #32]	@ (8002d14 <HAL_UART_RxCpltCallback+0x60>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	701a      	strb	r2, [r3, #0]

		}
	HAL_UART_Receive_IT(&huart6, &rx_data_EGU, 1);
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	4905      	ldr	r1, [pc, #20]	@ (8002d10 <HAL_UART_RxCpltCallback+0x5c>)
 8002cfc:	4803      	ldr	r0, [pc, #12]	@ (8002d0c <HAL_UART_RxCpltCallback+0x58>)
 8002cfe:	f004 fd00 	bl	8007702 <HAL_UART_Receive_IT>
		}
}
 8002d02:	bf00      	nop
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	200001dc 	.word	0x200001dc
 8002d10:	2000024a 	.word	0x2000024a
 8002d14:	2000024b 	.word	0x2000024b
 8002d18:	20000220 	.word	0x20000220

08002d1c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]



	if(htim==&htim10){ //50ms
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a08      	ldr	r2, [pc, #32]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d107      	bne.n	8002d3c <HAL_TIM_PeriodElapsedCallback+0x20>
	sensor_flag=1;
 8002d2c:	4b07      	ldr	r3, [pc, #28]	@ (8002d4c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002d2e:	2201      	movs	r2, #1
 8002d30:	701a      	strb	r2, [r3, #0]
	set_timer++;
 8002d32:	4b07      	ldr	r3, [pc, #28]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	3301      	adds	r3, #1
 8002d38:	4a05      	ldr	r2, [pc, #20]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002d3a:	6013      	str	r3, [r2, #0]
	}


}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr
 8002d48:	20000194 	.word	0x20000194
 8002d4c:	20000256 	.word	0x20000256
 8002d50:	2000025c 	.word	0x2000025c

08002d54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d5a:	f001 f96f 	bl	800403c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d5e:	f000 fae9 	bl	8003334 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d62:	f000 fc05 	bl	8003570 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002d66:	f000 fb51 	bl	800340c <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8002d6a:	f000 fbd7 	bl	800351c <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8002d6e:	f005 fc61 	bl	8008634 <MX_FATFS_Init>
  MX_TIM10_Init();
 8002d72:	f000 fbaf 	bl	80034d4 <MX_TIM10_Init>
  MX_TIM6_Init();
 8002d76:	f000 fb77 	bl	8003468 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	2102      	movs	r1, #2
 8002d7e:	48bc      	ldr	r0, [pc, #752]	@ (8003070 <main+0x31c>)
 8002d80:	f001 fd42 	bl	8004808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8002d84:	2201      	movs	r2, #1
 8002d86:	2104      	movs	r1, #4
 8002d88:	48ba      	ldr	r0, [pc, #744]	@ (8003074 <main+0x320>)
 8002d8a:	f001 fd3d 	bl	8004808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002d94:	48b6      	ldr	r0, [pc, #728]	@ (8003070 <main+0x31c>)
 8002d96:	f001 fd37 	bl	8004808 <HAL_GPIO_WritePin>

  ///KURTARMA PORTLARI KAPALI EMIN OL
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);//A
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	2110      	movs	r1, #16
 8002d9e:	48b5      	ldr	r0, [pc, #724]	@ (8003074 <main+0x320>)
 8002da0:	f001 fd32 	bl	8004808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);//B
 8002da4:	2200      	movs	r2, #0
 8002da6:	2108      	movs	r1, #8
 8002da8:	48b2      	ldr	r0, [pc, #712]	@ (8003074 <main+0x320>)
 8002daa:	f001 fd2d 	bl	8004808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);//C
 8002dae:	2200      	movs	r2, #0
 8002db0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002db4:	48ae      	ldr	r0, [pc, #696]	@ (8003070 <main+0x31c>)
 8002db6:	f001 fd27 	bl	8004808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);//D
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002dc0:	48ab      	ldr	r0, [pc, #684]	@ (8003070 <main+0x31c>)
 8002dc2:	f001 fd21 	bl	8004808 <HAL_GPIO_WritePin>


  HAL_UART_Receive_IT(&huart6, &rx_data_EGU, 1);
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	49ab      	ldr	r1, [pc, #684]	@ (8003078 <main+0x324>)
 8002dca:	48ac      	ldr	r0, [pc, #688]	@ (800307c <main+0x328>)
 8002dcc:	f004 fc99 	bl	8007702 <HAL_UART_Receive_IT>

  HAL_TIM_Base_Start_IT(&htim10);
 8002dd0:	48ab      	ldr	r0, [pc, #684]	@ (8003080 <main+0x32c>)
 8002dd2:	f004 f8e7 	bl	8006fa4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8002dd6:	48ab      	ldr	r0, [pc, #684]	@ (8003084 <main+0x330>)
 8002dd8:	f004 f8e4 	bl	8006fa4 <HAL_TIM_Base_Start_IT>

  KalmanFilter_Init(&kf, 0.005, 0.1, 0.0);
 8002ddc:	ed9f 1aaa 	vldr	s2, [pc, #680]	@ 8003088 <main+0x334>
 8002de0:	eddf 0aaa 	vldr	s1, [pc, #680]	@ 800308c <main+0x338>
 8002de4:	ed9f 0aaa 	vldr	s0, [pc, #680]	@ 8003090 <main+0x33c>
 8002de8:	48aa      	ldr	r0, [pc, #680]	@ (8003094 <main+0x340>)
 8002dea:	f7ff fedf 	bl	8002bac <KalmanFilter_Init>

  MAFilter_Init(&accx);
 8002dee:	48aa      	ldr	r0, [pc, #680]	@ (8003098 <main+0x344>)
 8002df0:	f7ff fc02 	bl	80025f8 <MAFilter_Init>
  FIRFilter_Init(&IMU_GYROY);
 8002df4:	48a9      	ldr	r0, [pc, #676]	@ (800309c <main+0x348>)
 8002df6:	f7ff fb81 	bl	80024fc <FIRFilter_Init>
  FIRFilter_Init(&IMU_GYROX);
 8002dfa:	48a9      	ldr	r0, [pc, #676]	@ (80030a0 <main+0x34c>)
 8002dfc:	f7ff fb7e 	bl	80024fc <FIRFilter_Init>
  FIRFilter_Init(&IMU_GYROZ);
 8002e00:	48a8      	ldr	r0, [pc, #672]	@ (80030a4 <main+0x350>)
 8002e02:	f7ff fb7b 	bl	80024fc <FIRFilter_Init>



  LSM6DSLTR_Init();
 8002e06:	f7ff fc19 	bl	800263c <LSM6DSLTR_Init>
  bme_config();
 8002e0a:	f000 ff0f 	bl	8003c2c <bme_config>
  Altitude_Offset();
 8002e0e:	f000 fdd9 	bl	80039c4 <Altitude_Offset>

  Buzzer(10, 100);
 8002e12:	2164      	movs	r1, #100	@ 0x64
 8002e14:	200a      	movs	r0, #10
 8002e16:	f000 fd81 	bl	800391c <Buzzer>

  ariza_BME=BME_I2C_Testsensor();
 8002e1a:	f000 fc6d 	bl	80036f8 <BME_I2C_Testsensor>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	4ba1      	ldr	r3, [pc, #644]	@ (80030a8 <main+0x354>)
 8002e24:	701a      	strb	r2, [r3, #0]
  ariza_LSM=LSM_I2C_Testsensor();
 8002e26:	f000 fc7f 	bl	8003728 <LSM_I2C_Testsensor>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	b2da      	uxtb	r2, r3
 8002e2e:	4b9f      	ldr	r3, [pc, #636]	@ (80030ac <main+0x358>)
 8002e30:	701a      	strb	r2, [r3, #0]

  ariza=ariza_BME+ariza_LSM;
 8002e32:	4b9d      	ldr	r3, [pc, #628]	@ (80030a8 <main+0x354>)
 8002e34:	781a      	ldrb	r2, [r3, #0]
 8002e36:	4b9d      	ldr	r3, [pc, #628]	@ (80030ac <main+0x358>)
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	b2da      	uxtb	r2, r3
 8002e3e:	4b9c      	ldr	r3, [pc, #624]	@ (80030b0 <main+0x35c>)
 8002e40:	701a      	strb	r2, [r3, #0]
	set1=set_timer;
 8002e42:	4b9c      	ldr	r3, [pc, #624]	@ (80030b4 <main+0x360>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a9c      	ldr	r2, [pc, #624]	@ (80030b8 <main+0x364>)
 8002e48:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  MEGU_TX_BUF_FILL();
 8002e4a:	f000 fe25 	bl	8003a98 <MEGU_TX_BUF_FILL>



/********************* Sensor lm **************************************************/
	if(sensor_flag==1)
 8002e4e:	4b9b      	ldr	r3, [pc, #620]	@ (80030bc <main+0x368>)
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	f040 80fa 	bne.w	800304c <main+0x2f8>
	{
		 sensor_flag=0;
 8002e58:	4b98      	ldr	r3, [pc, #608]	@ (80030bc <main+0x368>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]
		 prev_alt=altitude_kalman;
 8002e5e:	4b98      	ldr	r3, [pc, #608]	@ (80030c0 <main+0x36c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a98      	ldr	r2, [pc, #608]	@ (80030c4 <main+0x370>)
 8002e64:	6013      	str	r3, [r2, #0]
		 rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8002e66:	4998      	ldr	r1, [pc, #608]	@ (80030c8 <main+0x374>)
 8002e68:	2001      	movs	r0, #1
 8002e6a:	f7fe f99a 	bl	80011a2 <bme280_set_sensor_mode>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	461a      	mov	r2, r3
 8002e72:	4b96      	ldr	r3, [pc, #600]	@ (80030cc <main+0x378>)
 8002e74:	701a      	strb	r2, [r3, #0]
		/* ?? ? */
		rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8002e76:	4a94      	ldr	r2, [pc, #592]	@ (80030c8 <main+0x374>)
 8002e78:	4995      	ldr	r1, [pc, #596]	@ (80030d0 <main+0x37c>)
 8002e7a:	2007      	movs	r0, #7
 8002e7c:	f7fe fa0d 	bl	800129a <bme280_get_sensor_data>
 8002e80:	4603      	mov	r3, r0
 8002e82:	461a      	mov	r2, r3
 8002e84:	4b91      	ldr	r3, [pc, #580]	@ (80030cc <main+0x378>)
 8002e86:	701a      	strb	r2, [r3, #0]

		if(rslt == BME280_OK)
 8002e88:	4b90      	ldr	r3, [pc, #576]	@ (80030cc <main+0x378>)
 8002e8a:	f993 3000 	ldrsb.w	r3, [r3]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d142      	bne.n	8002f18 <main+0x1c4>
		{
		  temperature = comp_data.temperature;
 8002e92:	4b8f      	ldr	r3, [pc, #572]	@ (80030d0 <main+0x37c>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	ee07 3a90 	vmov	s15, r3
 8002e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e9e:	4b8d      	ldr	r3, [pc, #564]	@ (80030d4 <main+0x380>)
 8002ea0:	edc3 7a00 	vstr	s15, [r3]
		  humidity = comp_data.humidity;
 8002ea4:	4b8a      	ldr	r3, [pc, #552]	@ (80030d0 <main+0x37c>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	ee07 3a90 	vmov	s15, r3
 8002eac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eb0:	4b89      	ldr	r3, [pc, #548]	@ (80030d8 <main+0x384>)
 8002eb2:	edc3 7a00 	vstr	s15, [r3]
		  pressure = comp_data.pressure;
 8002eb6:	4b86      	ldr	r3, [pc, #536]	@ (80030d0 <main+0x37c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	ee07 3a90 	vmov	s15, r3
 8002ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ec2:	4b86      	ldr	r3, [pc, #536]	@ (80030dc <main+0x388>)
 8002ec4:	edc3 7a00 	vstr	s15, [r3]
		  altitude=BME280_Get_Altitude()-offset_altitude;
 8002ec8:	f000 fc46 	bl	8003758 <BME280_Get_Altitude>
 8002ecc:	eeb0 7a40 	vmov.f32	s14, s0
 8002ed0:	4b83      	ldr	r3, [pc, #524]	@ (80030e0 <main+0x38c>)
 8002ed2:	edd3 7a00 	vldr	s15, [r3]
 8002ed6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eda:	4b82      	ldr	r3, [pc, #520]	@ (80030e4 <main+0x390>)
 8002edc:	edc3 7a00 	vstr	s15, [r3]
		  altitude_kalman= KalmanFilter_Update(&kf, altitude);
 8002ee0:	4b80      	ldr	r3, [pc, #512]	@ (80030e4 <main+0x390>)
 8002ee2:	edd3 7a00 	vldr	s15, [r3]
 8002ee6:	eeb0 0a67 	vmov.f32	s0, s15
 8002eea:	486a      	ldr	r0, [pc, #424]	@ (8003094 <main+0x340>)
 8002eec:	f7ff fe80 	bl	8002bf0 <KalmanFilter_Update>
 8002ef0:	eef0 7a40 	vmov.f32	s15, s0
 8002ef4:	4b72      	ldr	r3, [pc, #456]	@ (80030c0 <main+0x36c>)
 8002ef6:	edc3 7a00 	vstr	s15, [r3]
		  speed=(altitude_kalman-prev_alt)*20;
 8002efa:	4b71      	ldr	r3, [pc, #452]	@ (80030c0 <main+0x36c>)
 8002efc:	ed93 7a00 	vldr	s14, [r3]
 8002f00:	4b70      	ldr	r3, [pc, #448]	@ (80030c4 <main+0x370>)
 8002f02:	edd3 7a00 	vldr	s15, [r3]
 8002f06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f0a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002f0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f12:	4b75      	ldr	r3, [pc, #468]	@ (80030e8 <main+0x394>)
 8002f14:	edc3 7a00 	vstr	s15, [r3]

    	}

		 LSM6DSLTR_Read_Accel_Data(&Lsm_Sensor);
 8002f18:	4874      	ldr	r0, [pc, #464]	@ (80030ec <main+0x398>)
 8002f1a:	f7ff fbe1 	bl	80026e0 <LSM6DSLTR_Read_Accel_Data>
		 calculate_roll_pitch(&Lsm_Sensor);
 8002f1e:	4873      	ldr	r0, [pc, #460]	@ (80030ec <main+0x398>)
 8002f20:	f7ff fd52 	bl	80029c8 <calculate_roll_pitch>
		 LSM6DSLTR_Read_Gyro_Data(&Lsm_Sensor);
 8002f24:	4871      	ldr	r0, [pc, #452]	@ (80030ec <main+0x398>)
 8002f26:	f7ff fcb5 	bl	8002894 <LSM6DSLTR_Read_Gyro_Data>
		 update_angles(&Lsm_Sensor);
 8002f2a:	4870      	ldr	r0, [pc, #448]	@ (80030ec <main+0x398>)
 8002f2c:	f7ff fdd2 	bl	8002ad4 <update_angles>

		 Lsm_Sensor.Accel_X=FIRFilter_Update(&accx,  Lsm_Sensor.Accel_X);
 8002f30:	4b6e      	ldr	r3, [pc, #440]	@ (80030ec <main+0x398>)
 8002f32:	edd3 7a00 	vldr	s15, [r3]
 8002f36:	eeb0 0a67 	vmov.f32	s0, s15
 8002f3a:	4857      	ldr	r0, [pc, #348]	@ (8003098 <main+0x344>)
 8002f3c:	f7ff fb00 	bl	8002540 <FIRFilter_Update>
 8002f40:	eef0 7a40 	vmov.f32	s15, s0
 8002f44:	4b69      	ldr	r3, [pc, #420]	@ (80030ec <main+0x398>)
 8002f46:	edc3 7a00 	vstr	s15, [r3]
		 Lsm_Sensor.Gyro_X=FIRFilter_Update(&IMU_GYROX,  Lsm_Sensor.Gyro_X);
 8002f4a:	4b68      	ldr	r3, [pc, #416]	@ (80030ec <main+0x398>)
 8002f4c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002f50:	eeb0 0a67 	vmov.f32	s0, s15
 8002f54:	4852      	ldr	r0, [pc, #328]	@ (80030a0 <main+0x34c>)
 8002f56:	f7ff faf3 	bl	8002540 <FIRFilter_Update>
 8002f5a:	eef0 7a40 	vmov.f32	s15, s0
 8002f5e:	4b63      	ldr	r3, [pc, #396]	@ (80030ec <main+0x398>)
 8002f60:	edc3 7a03 	vstr	s15, [r3, #12]
		 Lsm_Sensor.Gyro_Y=FIRFilter_Update(&IMU_GYROY, Lsm_Sensor.Gyro_Y);
 8002f64:	4b61      	ldr	r3, [pc, #388]	@ (80030ec <main+0x398>)
 8002f66:	edd3 7a04 	vldr	s15, [r3, #16]
 8002f6a:	eeb0 0a67 	vmov.f32	s0, s15
 8002f6e:	484b      	ldr	r0, [pc, #300]	@ (800309c <main+0x348>)
 8002f70:	f7ff fae6 	bl	8002540 <FIRFilter_Update>
 8002f74:	eef0 7a40 	vmov.f32	s15, s0
 8002f78:	4b5c      	ldr	r3, [pc, #368]	@ (80030ec <main+0x398>)
 8002f7a:	edc3 7a04 	vstr	s15, [r3, #16]
		 Lsm_Sensor.Gyro_Z=FIRFilter_Update(&IMU_GYROZ, Lsm_Sensor.Gyro_Z);
 8002f7e:	4b5b      	ldr	r3, [pc, #364]	@ (80030ec <main+0x398>)
 8002f80:	edd3 7a05 	vldr	s15, [r3, #20]
 8002f84:	eeb0 0a67 	vmov.f32	s0, s15
 8002f88:	4846      	ldr	r0, [pc, #280]	@ (80030a4 <main+0x350>)
 8002f8a:	f7ff fad9 	bl	8002540 <FIRFilter_Update>
 8002f8e:	eef0 7a40 	vmov.f32	s15, s0
 8002f92:	4b56      	ldr	r3, [pc, #344]	@ (80030ec <main+0x398>)
 8002f94:	edc3 7a05 	vstr	s15, [r3, #20]

		 toplam_pitch+= Lsm_Sensor.Pitch;
 8002f98:	4b54      	ldr	r3, [pc, #336]	@ (80030ec <main+0x398>)
 8002f9a:	ed93 7a07 	vldr	s14, [r3, #28]
 8002f9e:	4b54      	ldr	r3, [pc, #336]	@ (80030f0 <main+0x39c>)
 8002fa0:	edd3 7a00 	vldr	s15, [r3]
 8002fa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fa8:	4b51      	ldr	r3, [pc, #324]	@ (80030f0 <main+0x39c>)
 8002faa:	edc3 7a00 	vstr	s15, [r3]
		 toplam_roll+= Lsm_Sensor.Roll;
 8002fae:	4b4f      	ldr	r3, [pc, #316]	@ (80030ec <main+0x398>)
 8002fb0:	ed93 7a06 	vldr	s14, [r3, #24]
 8002fb4:	4b4f      	ldr	r3, [pc, #316]	@ (80030f4 <main+0x3a0>)
 8002fb6:	edd3 7a00 	vldr	s15, [r3]
 8002fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fbe:	4b4d      	ldr	r3, [pc, #308]	@ (80030f4 <main+0x3a0>)
 8002fc0:	edc3 7a00 	vstr	s15, [r3]

		 sensor_counter++;
 8002fc4:	4b4c      	ldr	r3, [pc, #304]	@ (80030f8 <main+0x3a4>)
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	4b4a      	ldr	r3, [pc, #296]	@ (80030f8 <main+0x3a4>)
 8002fce:	701a      	strb	r2, [r3, #0]
		 if(sensor_counter == 10)
 8002fd0:	4b49      	ldr	r3, [pc, #292]	@ (80030f8 <main+0x3a4>)
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	2b0a      	cmp	r3, #10
 8002fd6:	d11e      	bne.n	8003016 <main+0x2c2>
		 {
			 real_pitch = toplam_pitch/10;
 8002fd8:	4b45      	ldr	r3, [pc, #276]	@ (80030f0 <main+0x39c>)
 8002fda:	ed93 7a00 	vldr	s14, [r3]
 8002fde:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002fe2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fe6:	4b45      	ldr	r3, [pc, #276]	@ (80030fc <main+0x3a8>)
 8002fe8:	edc3 7a00 	vstr	s15, [r3]
			 real_roll = toplam_roll/10;
 8002fec:	4b41      	ldr	r3, [pc, #260]	@ (80030f4 <main+0x3a0>)
 8002fee:	ed93 7a00 	vldr	s14, [r3]
 8002ff2:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002ff6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ffa:	4b41      	ldr	r3, [pc, #260]	@ (8003100 <main+0x3ac>)
 8002ffc:	edc3 7a00 	vstr	s15, [r3]
			 toplam_roll=0;
 8003000:	4b3c      	ldr	r3, [pc, #240]	@ (80030f4 <main+0x3a0>)
 8003002:	f04f 0200 	mov.w	r2, #0
 8003006:	601a      	str	r2, [r3, #0]
			 toplam_pitch=0;
 8003008:	4b39      	ldr	r3, [pc, #228]	@ (80030f0 <main+0x39c>)
 800300a:	f04f 0200 	mov.w	r2, #0
 800300e:	601a      	str	r2, [r3, #0]
			 sensor_counter=0;
 8003010:	4b39      	ldr	r3, [pc, #228]	@ (80030f8 <main+0x3a4>)
 8003012:	2200      	movs	r2, #0
 8003014:	701a      	strb	r2, [r3, #0]
		 }


		 fitil_kontrol= HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 8003016:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800301a:	4816      	ldr	r0, [pc, #88]	@ (8003074 <main+0x320>)
 800301c:	f001 fbdc 	bl	80047d8 <HAL_GPIO_ReadPin>
 8003020:	4603      	mov	r3, r0
 8003022:	461a      	mov	r2, r3
 8003024:	4b37      	ldr	r3, [pc, #220]	@ (8003104 <main+0x3b0>)
 8003026:	701a      	strb	r2, [r3, #0]
		 manyetik_switch= HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8003028:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800302c:	4810      	ldr	r0, [pc, #64]	@ (8003070 <main+0x31c>)
 800302e:	f001 fbd3 	bl	80047d8 <HAL_GPIO_ReadPin>
 8003032:	4603      	mov	r3, r0
 8003034:	461a      	mov	r2, r3
 8003036:	4b34      	ldr	r3, [pc, #208]	@ (8003108 <main+0x3b4>)
 8003038:	701a      	strb	r2, [r3, #0]
		 BUTTON_STATE=HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 800303a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800303e:	480c      	ldr	r0, [pc, #48]	@ (8003070 <main+0x31c>)
 8003040:	f001 fbca 	bl	80047d8 <HAL_GPIO_ReadPin>
 8003044:	4603      	mov	r3, r0
 8003046:	461a      	mov	r2, r3
 8003048:	4b30      	ldr	r3, [pc, #192]	@ (800310c <main+0x3b8>)
 800304a:	701a      	strb	r2, [r3, #0]



/************ MEG durum sorgusu **************************************************/

	if( (compare_arrays(EGU_RX_BUFFER, EGU_durum_sorgusu, EGU_RX_BUFFER_SIZE)) )
 800304c:	2205      	movs	r2, #5
 800304e:	4930      	ldr	r1, [pc, #192]	@ (8003110 <main+0x3bc>)
 8003050:	4830      	ldr	r0, [pc, #192]	@ (8003114 <main+0x3c0>)
 8003052:	f000 fcfb 	bl	8003a4c <compare_arrays>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d06d      	beq.n	8003138 <main+0x3e4>
	{
		HAL_UART_Transmit(&huart6, EGU_TX_BUFFER, EGU_TX_BUFFER_SIZE, 1000);
 800305c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003060:	2222      	movs	r2, #34	@ 0x22
 8003062:	492d      	ldr	r1, [pc, #180]	@ (8003118 <main+0x3c4>)
 8003064:	4805      	ldr	r0, [pc, #20]	@ (800307c <main+0x328>)
 8003066:	f004 faba 	bl	80075de <HAL_UART_Transmit>

		for(uint8_t i=0;i<5;i++)
 800306a:	2300      	movs	r3, #0
 800306c:	71fb      	strb	r3, [r7, #7]
 800306e:	e05f      	b.n	8003130 <main+0x3dc>
 8003070:	40020800 	.word	0x40020800
 8003074:	40020400 	.word	0x40020400
 8003078:	2000024a 	.word	0x2000024a
 800307c:	200001dc 	.word	0x200001dc
 8003080:	20000194 	.word	0x20000194
 8003084:	2000014c 	.word	0x2000014c
 8003088:	00000000 	.word	0x00000000
 800308c:	3dcccccd 	.word	0x3dcccccd
 8003090:	3ba3d70a 	.word	0x3ba3d70a
 8003094:	200002ac 	.word	0x200002ac
 8003098:	200002ec 	.word	0x200002ec
 800309c:	2000037c 	.word	0x2000037c
 80030a0:	20000334 	.word	0x20000334
 80030a4:	200003c4 	.word	0x200003c4
 80030a8:	20000258 	.word	0x20000258
 80030ac:	20000259 	.word	0x20000259
 80030b0:	2000025a 	.word	0x2000025a
 80030b4:	2000025c 	.word	0x2000025c
 80030b8:	20000260 	.word	0x20000260
 80030bc:	20000256 	.word	0x20000256
 80030c0:	200002c0 	.word	0x200002c0
 80030c4:	20000280 	.word	0x20000280
 80030c8:	2000040c 	.word	0x2000040c
 80030cc:	20000458 	.word	0x20000458
 80030d0:	2000044c 	.word	0x2000044c
 80030d4:	20000264 	.word	0x20000264
 80030d8:	20000268 	.word	0x20000268
 80030dc:	20000278 	.word	0x20000278
 80030e0:	20000274 	.word	0x20000274
 80030e4:	2000026c 	.word	0x2000026c
 80030e8:	20000284 	.word	0x20000284
 80030ec:	200002c8 	.word	0x200002c8
 80030f0:	200002a0 	.word	0x200002a0
 80030f4:	200002a4 	.word	0x200002a4
 80030f8:	200002a8 	.word	0x200002a8
 80030fc:	20000298 	.word	0x20000298
 8003100:	2000029c 	.word	0x2000029c
 8003104:	20000254 	.word	0x20000254
 8003108:	20000051 	.word	0x20000051
 800310c:	2000024e 	.word	0x2000024e
 8003110:	20000044 	.word	0x20000044
 8003114:	20000220 	.word	0x20000220
 8003118:	20000228 	.word	0x20000228
		{
		EGU_RX_BUFFER[i++]=0;
 800311c:	79fb      	ldrb	r3, [r7, #7]
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	71fa      	strb	r2, [r7, #7]
 8003122:	461a      	mov	r2, r3
 8003124:	4b6f      	ldr	r3, [pc, #444]	@ (80032e4 <main+0x590>)
 8003126:	2100      	movs	r1, #0
 8003128:	5499      	strb	r1, [r3, r2]
		for(uint8_t i=0;i<5;i++)
 800312a:	79fb      	ldrb	r3, [r7, #7]
 800312c:	3301      	adds	r3, #1
 800312e:	71fb      	strb	r3, [r7, #7]
 8003130:	79fb      	ldrb	r3, [r7, #7]
 8003132:	2b04      	cmp	r3, #4
 8003134:	d9f2      	bls.n	800311c <main+0x3c8>
 8003136:	e01a      	b.n	800316e <main+0x41a>
		}
	}
	else if ((compare_arrays(EGU_RX_BUFFER, EGU_motor_atesleme, EGU_RX_BUFFER_SIZE)))
 8003138:	2205      	movs	r2, #5
 800313a:	496b      	ldr	r1, [pc, #428]	@ (80032e8 <main+0x594>)
 800313c:	4869      	ldr	r0, [pc, #420]	@ (80032e4 <main+0x590>)
 800313e:	f000 fc85 	bl	8003a4c <compare_arrays>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d012      	beq.n	800316e <main+0x41a>
	{

		motor_ates=1;
 8003148:	4b68      	ldr	r3, [pc, #416]	@ (80032ec <main+0x598>)
 800314a:	2201      	movs	r2, #1
 800314c:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=0;i<5;i++)
 800314e:	2300      	movs	r3, #0
 8003150:	71bb      	strb	r3, [r7, #6]
 8003152:	e009      	b.n	8003168 <main+0x414>
			{
			EGU_RX_BUFFER[i++]=0;
 8003154:	79bb      	ldrb	r3, [r7, #6]
 8003156:	1c5a      	adds	r2, r3, #1
 8003158:	71ba      	strb	r2, [r7, #6]
 800315a:	461a      	mov	r2, r3
 800315c:	4b61      	ldr	r3, [pc, #388]	@ (80032e4 <main+0x590>)
 800315e:	2100      	movs	r1, #0
 8003160:	5499      	strb	r1, [r3, r2]
			for(uint8_t i=0;i<5;i++)
 8003162:	79bb      	ldrb	r3, [r7, #6]
 8003164:	3301      	adds	r3, #1
 8003166:	71bb      	strb	r3, [r7, #6]
 8003168:	79bb      	ldrb	r3, [r7, #6]
 800316a:	2b04      	cmp	r3, #4
 800316c:	d9f2      	bls.n	8003154 <main+0x400>

/***********************************END*************************************************/
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
			switch(MEGU){
 800316e:	4b60      	ldr	r3, [pc, #384]	@ (80032f0 <main+0x59c>)
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	2b03      	cmp	r3, #3
 8003174:	d877      	bhi.n	8003266 <main+0x512>
 8003176:	a201      	add	r2, pc, #4	@ (adr r2, 800317c <main+0x428>)
 8003178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800317c:	0800318d 	.word	0x0800318d
 8003180:	080031d3 	.word	0x080031d3
 8003184:	080031f7 	.word	0x080031f7
 8003188:	0800320d 	.word	0x0800320d
		case RAMPA:
				MEGU_mod=1;
 800318c:	4b59      	ldr	r3, [pc, #356]	@ (80032f4 <main+0x5a0>)
 800318e:	2201      	movs	r2, #1
 8003190:	701a      	strb	r2, [r3, #0]
			  //RAMPA MODU ROKET RAMPADA EG SWTCHLER VE ALT KADEME HABERLE?ME KONTROL ET

				if(Lsm_Sensor.Accel_X > 15 && altitude >0 )
 8003192:	4b59      	ldr	r3, [pc, #356]	@ (80032f8 <main+0x5a4>)
 8003194:	edd3 7a00 	vldr	s15, [r3]
 8003198:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800319c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a4:	dc00      	bgt.n	80031a8 <main+0x454>
				  }




			  break;
 80031a6:	e05e      	b.n	8003266 <main+0x512>
				if(Lsm_Sensor.Accel_X > 15 && altitude >0 )
 80031a8:	4b54      	ldr	r3, [pc, #336]	@ (80032fc <main+0x5a8>)
 80031aa:	edd3 7a00 	vldr	s15, [r3]
 80031ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b6:	dc00      	bgt.n	80031ba <main+0x466>
			  break;
 80031b8:	e055      	b.n	8003266 <main+0x512>
					rampa_control=1;
 80031ba:	4b51      	ldr	r3, [pc, #324]	@ (8003300 <main+0x5ac>)
 80031bc:	2201      	movs	r2, #1
 80031be:	701a      	strb	r2, [r3, #0]
					MEGU=UCUS_BASLADI;
 80031c0:	4b4b      	ldr	r3, [pc, #300]	@ (80032f0 <main+0x59c>)
 80031c2:	2201      	movs	r2, #1
 80031c4:	701a      	strb	r2, [r3, #0]
					Buzzer(6, 300);
 80031c6:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80031ca:	2006      	movs	r0, #6
 80031cc:	f000 fba6 	bl	800391c <Buzzer>
			  break;
 80031d0:	e049      	b.n	8003266 <main+0x512>
		case UCUS_BASLADI:
				MEGU_mod=2;
 80031d2:	4b48      	ldr	r3, [pc, #288]	@ (80032f4 <main+0x5a0>)
 80031d4:	2202      	movs	r2, #2
 80031d6:	701a      	strb	r2, [r3, #0]
				if(altitude>350){
 80031d8:	4b48      	ldr	r3, [pc, #288]	@ (80032fc <main+0x5a8>)
 80031da:	edd3 7a00 	vldr	s15, [r3]
 80031de:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8003304 <main+0x5b0>
 80031e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ea:	dc00      	bgt.n	80031ee <main+0x49a>

				MEGU=KADEME_AYRILDIMI;
				}
			 break;
 80031ec:	e03b      	b.n	8003266 <main+0x512>
				MEGU=KADEME_AYRILDIMI;
 80031ee:	4b40      	ldr	r3, [pc, #256]	@ (80032f0 <main+0x59c>)
 80031f0:	2202      	movs	r2, #2
 80031f2:	701a      	strb	r2, [r3, #0]
			 break;
 80031f4:	e037      	b.n	8003266 <main+0x512>

		case KADEME_AYRILDIMI:
				MEGU_mod=3;
 80031f6:	4b3f      	ldr	r3, [pc, #252]	@ (80032f4 <main+0x5a0>)
 80031f8:	2203      	movs	r2, #3
 80031fa:	701a      	strb	r2, [r3, #0]

		if(manyetik_switch==0)
 80031fc:	4b42      	ldr	r3, [pc, #264]	@ (8003308 <main+0x5b4>)
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d12d      	bne.n	8003260 <main+0x50c>
			{


				MEGU=AYRILDI;
 8003204:	4b3a      	ldr	r3, [pc, #232]	@ (80032f0 <main+0x59c>)
 8003206:	2203      	movs	r2, #3
 8003208:	701a      	strb	r2, [r3, #0]


			}

			 break;
 800320a:	e029      	b.n	8003260 <main+0x50c>

		case AYRILDI:
				MEGU_mod=4;
 800320c:	4b39      	ldr	r3, [pc, #228]	@ (80032f4 <main+0x5a0>)
 800320e:	2204      	movs	r2, #4
 8003210:	701a      	strb	r2, [r3, #0]
				if(real_pitch >= 25 && motor_ates==1 ) // pozisyon kontrol
 8003212:	4b3e      	ldr	r3, [pc, #248]	@ (800330c <main+0x5b8>)
 8003214:	edd3 7a00 	vldr	s15, [r3]
 8003218:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800321c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003224:	da00      	bge.n	8003228 <main+0x4d4>
				}




			 break;
 8003226:	e01d      	b.n	8003264 <main+0x510>
				if(real_pitch >= 25 && motor_ates==1 ) // pozisyon kontrol
 8003228:	4b30      	ldr	r3, [pc, #192]	@ (80032ec <main+0x598>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d119      	bne.n	8003264 <main+0x510>
					if(set1-set_timer==10){
 8003230:	4b37      	ldr	r3, [pc, #220]	@ (8003310 <main+0x5bc>)
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	4b37      	ldr	r3, [pc, #220]	@ (8003314 <main+0x5c0>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	2b0a      	cmp	r3, #10
 800323c:	d112      	bne.n	8003264 <main+0x510>
					HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
 800323e:	2110      	movs	r1, #16
 8003240:	4835      	ldr	r0, [pc, #212]	@ (8003318 <main+0x5c4>)
 8003242:	f001 fafa 	bl	800483a <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 8003246:	2110      	movs	r1, #16
 8003248:	4834      	ldr	r0, [pc, #208]	@ (800331c <main+0x5c8>)
 800324a:	f001 faf6 	bl	800483a <HAL_GPIO_TogglePin>
					Buzzer(10, 100);
 800324e:	2164      	movs	r1, #100	@ 0x64
 8003250:	200a      	movs	r0, #10
 8003252:	f000 fb63 	bl	800391c <Buzzer>
					set1=set_timer;
 8003256:	4b2f      	ldr	r3, [pc, #188]	@ (8003314 <main+0x5c0>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a2d      	ldr	r2, [pc, #180]	@ (8003310 <main+0x5bc>)
 800325c:	6013      	str	r3, [r2, #0]
			 break;
 800325e:	e001      	b.n	8003264 <main+0x510>
			 break;
 8003260:	bf00      	nop
 8003262:	e000      	b.n	8003266 <main+0x512>
			 break;
 8003264:	bf00      	nop


		}

	/************************************************************************************/
			  if(altitude >30 && MEGU <3)
 8003266:	4b25      	ldr	r3, [pc, #148]	@ (80032fc <main+0x5a8>)
 8003268:	edd3 7a00 	vldr	s15, [r3]
 800326c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8003270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003278:	dd06      	ble.n	8003288 <main+0x534>
 800327a:	4b1d      	ldr	r3, [pc, #116]	@ (80032f0 <main+0x59c>)
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	2b02      	cmp	r3, #2
 8003280:	d802      	bhi.n	8003288 <main+0x534>
			  {
				  altitude_rampa_control =1;
 8003282:	4b27      	ldr	r3, [pc, #156]	@ (8003320 <main+0x5cc>)
 8003284:	2201      	movs	r2, #1
 8003286:	701a      	strb	r2, [r3, #0]
			  }
	/*************************************************************************************/
			  if(altitude>altitude_max) altitude_max = altitude;
 8003288:	4b1c      	ldr	r3, [pc, #112]	@ (80032fc <main+0x5a8>)
 800328a:	ed93 7a00 	vldr	s14, [r3]
 800328e:	4b25      	ldr	r3, [pc, #148]	@ (8003324 <main+0x5d0>)
 8003290:	edd3 7a00 	vldr	s15, [r3]
 8003294:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800329c:	dd03      	ble.n	80032a6 <main+0x552>
 800329e:	4b17      	ldr	r3, [pc, #92]	@ (80032fc <main+0x5a8>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a20      	ldr	r2, [pc, #128]	@ (8003324 <main+0x5d0>)
 80032a4:	6013      	str	r3, [r2, #0]

			  if(speed>speed_max) speed_max = speed;
 80032a6:	4b20      	ldr	r3, [pc, #128]	@ (8003328 <main+0x5d4>)
 80032a8:	ed93 7a00 	vldr	s14, [r3]
 80032ac:	4b1f      	ldr	r3, [pc, #124]	@ (800332c <main+0x5d8>)
 80032ae:	edd3 7a00 	vldr	s15, [r3]
 80032b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ba:	dd03      	ble.n	80032c4 <main+0x570>
 80032bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003328 <main+0x5d4>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a1a      	ldr	r2, [pc, #104]	@ (800332c <main+0x5d8>)
 80032c2:	6013      	str	r3, [r2, #0]

			  if( Lsm_Sensor.Accel_X> x_max) x_max =  Lsm_Sensor.Accel_X;
 80032c4:	4b0c      	ldr	r3, [pc, #48]	@ (80032f8 <main+0x5a4>)
 80032c6:	ed93 7a00 	vldr	s14, [r3]
 80032ca:	4b19      	ldr	r3, [pc, #100]	@ (8003330 <main+0x5dc>)
 80032cc:	edd3 7a00 	vldr	s15, [r3]
 80032d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d8:	dd03      	ble.n	80032e2 <main+0x58e>
 80032da:	4b07      	ldr	r3, [pc, #28]	@ (80032f8 <main+0x5a4>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a14      	ldr	r2, [pc, #80]	@ (8003330 <main+0x5dc>)
 80032e0:	6013      	str	r3, [r2, #0]
	  MEGU_TX_BUF_FILL();
 80032e2:	e5b2      	b.n	8002e4a <main+0xf6>
 80032e4:	20000220 	.word	0x20000220
 80032e8:	2000004c 	.word	0x2000004c
 80032ec:	20000255 	.word	0x20000255
 80032f0:	200002c4 	.word	0x200002c4
 80032f4:	2000024d 	.word	0x2000024d
 80032f8:	200002c8 	.word	0x200002c8
 80032fc:	2000026c 	.word	0x2000026c
 8003300:	20000257 	.word	0x20000257
 8003304:	43af0000 	.word	0x43af0000
 8003308:	20000051 	.word	0x20000051
 800330c:	20000298 	.word	0x20000298
 8003310:	20000260 	.word	0x20000260
 8003314:	2000025c 	.word	0x2000025c
 8003318:	40020800 	.word	0x40020800
 800331c:	40020400 	.word	0x40020400
 8003320:	20000288 	.word	0x20000288
 8003324:	20000294 	.word	0x20000294
 8003328:	20000284 	.word	0x20000284
 800332c:	2000028c 	.word	0x2000028c
 8003330:	20000290 	.word	0x20000290

08003334 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b094      	sub	sp, #80	@ 0x50
 8003338:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800333a:	f107 031c 	add.w	r3, r7, #28
 800333e:	2234      	movs	r2, #52	@ 0x34
 8003340:	2100      	movs	r1, #0
 8003342:	4618      	mov	r0, r3
 8003344:	f005 fafa 	bl	800893c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003348:	f107 0308 	add.w	r3, r7, #8
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
 8003350:	605a      	str	r2, [r3, #4]
 8003352:	609a      	str	r2, [r3, #8]
 8003354:	60da      	str	r2, [r3, #12]
 8003356:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003358:	2300      	movs	r3, #0
 800335a:	607b      	str	r3, [r7, #4]
 800335c:	4b29      	ldr	r3, [pc, #164]	@ (8003404 <SystemClock_Config+0xd0>)
 800335e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003360:	4a28      	ldr	r2, [pc, #160]	@ (8003404 <SystemClock_Config+0xd0>)
 8003362:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003366:	6413      	str	r3, [r2, #64]	@ 0x40
 8003368:	4b26      	ldr	r3, [pc, #152]	@ (8003404 <SystemClock_Config+0xd0>)
 800336a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003370:	607b      	str	r3, [r7, #4]
 8003372:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003374:	2300      	movs	r3, #0
 8003376:	603b      	str	r3, [r7, #0]
 8003378:	4b23      	ldr	r3, [pc, #140]	@ (8003408 <SystemClock_Config+0xd4>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a22      	ldr	r2, [pc, #136]	@ (8003408 <SystemClock_Config+0xd4>)
 800337e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003382:	6013      	str	r3, [r2, #0]
 8003384:	4b20      	ldr	r3, [pc, #128]	@ (8003408 <SystemClock_Config+0xd4>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800338c:	603b      	str	r3, [r7, #0]
 800338e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003390:	2301      	movs	r3, #1
 8003392:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003394:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003398:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800339a:	2302      	movs	r3, #2
 800339c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800339e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80033a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80033a4:	2304      	movs	r3, #4
 80033a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 80033a8:	23a8      	movs	r3, #168	@ 0xa8
 80033aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80033ac:	2302      	movs	r3, #2
 80033ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80033b0:	2307      	movs	r3, #7
 80033b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80033b4:	2302      	movs	r3, #2
 80033b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033b8:	f107 031c 	add.w	r3, r7, #28
 80033bc:	4618      	mov	r0, r3
 80033be:	f003 fb03 	bl	80069c8 <HAL_RCC_OscConfig>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80033c8:	f000 fc6c 	bl	8003ca4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80033cc:	230f      	movs	r3, #15
 80033ce:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 80033d0:	2303      	movs	r3, #3
 80033d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033d4:	2300      	movs	r3, #0
 80033d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80033d8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80033dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80033de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033e2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80033e4:	f107 0308 	add.w	r3, r7, #8
 80033e8:	2105      	movs	r1, #5
 80033ea:	4618      	mov	r0, r3
 80033ec:	f002 ffa2 	bl	8006334 <HAL_RCC_ClockConfig>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80033f6:	f000 fc55 	bl	8003ca4 <Error_Handler>
  }
}
 80033fa:	bf00      	nop
 80033fc:	3750      	adds	r7, #80	@ 0x50
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	40023800 	.word	0x40023800
 8003408:	40007000 	.word	0x40007000

0800340c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003410:	4b12      	ldr	r3, [pc, #72]	@ (800345c <MX_I2C1_Init+0x50>)
 8003412:	4a13      	ldr	r2, [pc, #76]	@ (8003460 <MX_I2C1_Init+0x54>)
 8003414:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003416:	4b11      	ldr	r3, [pc, #68]	@ (800345c <MX_I2C1_Init+0x50>)
 8003418:	4a12      	ldr	r2, [pc, #72]	@ (8003464 <MX_I2C1_Init+0x58>)
 800341a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800341c:	4b0f      	ldr	r3, [pc, #60]	@ (800345c <MX_I2C1_Init+0x50>)
 800341e:	2200      	movs	r2, #0
 8003420:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003422:	4b0e      	ldr	r3, [pc, #56]	@ (800345c <MX_I2C1_Init+0x50>)
 8003424:	2200      	movs	r2, #0
 8003426:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003428:	4b0c      	ldr	r3, [pc, #48]	@ (800345c <MX_I2C1_Init+0x50>)
 800342a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800342e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003430:	4b0a      	ldr	r3, [pc, #40]	@ (800345c <MX_I2C1_Init+0x50>)
 8003432:	2200      	movs	r2, #0
 8003434:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003436:	4b09      	ldr	r3, [pc, #36]	@ (800345c <MX_I2C1_Init+0x50>)
 8003438:	2200      	movs	r2, #0
 800343a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800343c:	4b07      	ldr	r3, [pc, #28]	@ (800345c <MX_I2C1_Init+0x50>)
 800343e:	2200      	movs	r2, #0
 8003440:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003442:	4b06      	ldr	r3, [pc, #24]	@ (800345c <MX_I2C1_Init+0x50>)
 8003444:	2200      	movs	r2, #0
 8003446:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003448:	4804      	ldr	r0, [pc, #16]	@ (800345c <MX_I2C1_Init+0x50>)
 800344a:	f001 fa11 	bl	8004870 <HAL_I2C_Init>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d001      	beq.n	8003458 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003454:	f000 fc26 	bl	8003ca4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003458:	bf00      	nop
 800345a:	bd80      	pop	{r7, pc}
 800345c:	200000f8 	.word	0x200000f8
 8003460:	40005400 	.word	0x40005400
 8003464:	00061a80 	.word	0x00061a80

08003468 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800346e:	463b      	mov	r3, r7
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003476:	4b15      	ldr	r3, [pc, #84]	@ (80034cc <MX_TIM6_Init+0x64>)
 8003478:	4a15      	ldr	r2, [pc, #84]	@ (80034d0 <MX_TIM6_Init+0x68>)
 800347a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 840;
 800347c:	4b13      	ldr	r3, [pc, #76]	@ (80034cc <MX_TIM6_Init+0x64>)
 800347e:	f44f 7252 	mov.w	r2, #840	@ 0x348
 8003482:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003484:	4b11      	ldr	r3, [pc, #68]	@ (80034cc <MX_TIM6_Init+0x64>)
 8003486:	2200      	movs	r2, #0
 8003488:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19999;
 800348a:	4b10      	ldr	r3, [pc, #64]	@ (80034cc <MX_TIM6_Init+0x64>)
 800348c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8003490:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003492:	4b0e      	ldr	r3, [pc, #56]	@ (80034cc <MX_TIM6_Init+0x64>)
 8003494:	2200      	movs	r2, #0
 8003496:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003498:	480c      	ldr	r0, [pc, #48]	@ (80034cc <MX_TIM6_Init+0x64>)
 800349a:	f003 fd33 	bl	8006f04 <HAL_TIM_Base_Init>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d001      	beq.n	80034a8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80034a4:	f000 fbfe 	bl	8003ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034a8:	2300      	movs	r3, #0
 80034aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034ac:	2300      	movs	r3, #0
 80034ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80034b0:	463b      	mov	r3, r7
 80034b2:	4619      	mov	r1, r3
 80034b4:	4805      	ldr	r0, [pc, #20]	@ (80034cc <MX_TIM6_Init+0x64>)
 80034b6:	f003 ffb5 	bl	8007424 <HAL_TIMEx_MasterConfigSynchronization>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d001      	beq.n	80034c4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80034c0:	f000 fbf0 	bl	8003ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80034c4:	bf00      	nop
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	2000014c 	.word	0x2000014c
 80034d0:	40001000 	.word	0x40001000

080034d4 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80034d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003514 <MX_TIM10_Init+0x40>)
 80034da:	4a0f      	ldr	r2, [pc, #60]	@ (8003518 <MX_TIM10_Init+0x44>)
 80034dc:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1680;
 80034de:	4b0d      	ldr	r3, [pc, #52]	@ (8003514 <MX_TIM10_Init+0x40>)
 80034e0:	f44f 62d2 	mov.w	r2, #1680	@ 0x690
 80034e4:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003514 <MX_TIM10_Init+0x40>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 4999;
 80034ec:	4b09      	ldr	r3, [pc, #36]	@ (8003514 <MX_TIM10_Init+0x40>)
 80034ee:	f241 3287 	movw	r2, #4999	@ 0x1387
 80034f2:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034f4:	4b07      	ldr	r3, [pc, #28]	@ (8003514 <MX_TIM10_Init+0x40>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034fa:	4b06      	ldr	r3, [pc, #24]	@ (8003514 <MX_TIM10_Init+0x40>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003500:	4804      	ldr	r0, [pc, #16]	@ (8003514 <MX_TIM10_Init+0x40>)
 8003502:	f003 fcff 	bl	8006f04 <HAL_TIM_Base_Init>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 800350c:	f000 fbca 	bl	8003ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8003510:	bf00      	nop
 8003512:	bd80      	pop	{r7, pc}
 8003514:	20000194 	.word	0x20000194
 8003518:	40014400 	.word	0x40014400

0800351c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003520:	4b11      	ldr	r3, [pc, #68]	@ (8003568 <MX_USART6_UART_Init+0x4c>)
 8003522:	4a12      	ldr	r2, [pc, #72]	@ (800356c <MX_USART6_UART_Init+0x50>)
 8003524:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 19200;
 8003526:	4b10      	ldr	r3, [pc, #64]	@ (8003568 <MX_USART6_UART_Init+0x4c>)
 8003528:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800352c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800352e:	4b0e      	ldr	r3, [pc, #56]	@ (8003568 <MX_USART6_UART_Init+0x4c>)
 8003530:	2200      	movs	r2, #0
 8003532:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003534:	4b0c      	ldr	r3, [pc, #48]	@ (8003568 <MX_USART6_UART_Init+0x4c>)
 8003536:	2200      	movs	r2, #0
 8003538:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800353a:	4b0b      	ldr	r3, [pc, #44]	@ (8003568 <MX_USART6_UART_Init+0x4c>)
 800353c:	2200      	movs	r2, #0
 800353e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003540:	4b09      	ldr	r3, [pc, #36]	@ (8003568 <MX_USART6_UART_Init+0x4c>)
 8003542:	220c      	movs	r2, #12
 8003544:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003546:	4b08      	ldr	r3, [pc, #32]	@ (8003568 <MX_USART6_UART_Init+0x4c>)
 8003548:	2200      	movs	r2, #0
 800354a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800354c:	4b06      	ldr	r3, [pc, #24]	@ (8003568 <MX_USART6_UART_Init+0x4c>)
 800354e:	2200      	movs	r2, #0
 8003550:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003552:	4805      	ldr	r0, [pc, #20]	@ (8003568 <MX_USART6_UART_Init+0x4c>)
 8003554:	f003 fff6 	bl	8007544 <HAL_UART_Init>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800355e:	f000 fba1 	bl	8003ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	200001dc 	.word	0x200001dc
 800356c:	40011400 	.word	0x40011400

08003570 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b08a      	sub	sp, #40	@ 0x28
 8003574:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003576:	f107 0314 	add.w	r3, r7, #20
 800357a:	2200      	movs	r2, #0
 800357c:	601a      	str	r2, [r3, #0]
 800357e:	605a      	str	r2, [r3, #4]
 8003580:	609a      	str	r2, [r3, #8]
 8003582:	60da      	str	r2, [r3, #12]
 8003584:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003586:	2300      	movs	r3, #0
 8003588:	613b      	str	r3, [r7, #16]
 800358a:	4b57      	ldr	r3, [pc, #348]	@ (80036e8 <MX_GPIO_Init+0x178>)
 800358c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358e:	4a56      	ldr	r2, [pc, #344]	@ (80036e8 <MX_GPIO_Init+0x178>)
 8003590:	f043 0304 	orr.w	r3, r3, #4
 8003594:	6313      	str	r3, [r2, #48]	@ 0x30
 8003596:	4b54      	ldr	r3, [pc, #336]	@ (80036e8 <MX_GPIO_Init+0x178>)
 8003598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359a:	f003 0304 	and.w	r3, r3, #4
 800359e:	613b      	str	r3, [r7, #16]
 80035a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80035a2:	2300      	movs	r3, #0
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	4b50      	ldr	r3, [pc, #320]	@ (80036e8 <MX_GPIO_Init+0x178>)
 80035a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035aa:	4a4f      	ldr	r2, [pc, #316]	@ (80036e8 <MX_GPIO_Init+0x178>)
 80035ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80035b2:	4b4d      	ldr	r3, [pc, #308]	@ (80036e8 <MX_GPIO_Init+0x178>)
 80035b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ba:	60fb      	str	r3, [r7, #12]
 80035bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035be:	2300      	movs	r3, #0
 80035c0:	60bb      	str	r3, [r7, #8]
 80035c2:	4b49      	ldr	r3, [pc, #292]	@ (80036e8 <MX_GPIO_Init+0x178>)
 80035c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c6:	4a48      	ldr	r2, [pc, #288]	@ (80036e8 <MX_GPIO_Init+0x178>)
 80035c8:	f043 0301 	orr.w	r3, r3, #1
 80035cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80035ce:	4b46      	ldr	r3, [pc, #280]	@ (80036e8 <MX_GPIO_Init+0x178>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	60bb      	str	r3, [r7, #8]
 80035d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035da:	2300      	movs	r3, #0
 80035dc:	607b      	str	r3, [r7, #4]
 80035de:	4b42      	ldr	r3, [pc, #264]	@ (80036e8 <MX_GPIO_Init+0x178>)
 80035e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e2:	4a41      	ldr	r2, [pc, #260]	@ (80036e8 <MX_GPIO_Init+0x178>)
 80035e4:	f043 0302 	orr.w	r3, r3, #2
 80035e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80035ea:	4b3f      	ldr	r3, [pc, #252]	@ (80036e8 <MX_GPIO_Init+0x178>)
 80035ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	607b      	str	r3, [r7, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80035f6:	2201      	movs	r2, #1
 80035f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80035fc:	483b      	ldr	r0, [pc, #236]	@ (80036ec <MX_GPIO_Init+0x17c>)
 80035fe:	f001 f903 	bl	8004808 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|BUZZER_Pin|GATE_D_Pin|GATE_C_Pin, GPIO_PIN_RESET);
 8003602:	2200      	movs	r2, #0
 8003604:	f640 4112 	movw	r1, #3090	@ 0xc12
 8003608:	4838      	ldr	r0, [pc, #224]	@ (80036ec <MX_GPIO_Init+0x17c>)
 800360a:	f001 f8fd 	bl	8004808 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|GATE_B_Pin|GATE_A_Pin, GPIO_PIN_RESET);
 800360e:	2200      	movs	r2, #0
 8003610:	f246 0118 	movw	r1, #24600	@ 0x6018
 8003614:	4836      	ldr	r0, [pc, #216]	@ (80036f0 <MX_GPIO_Init+0x180>)
 8003616:	f001 f8f7 	bl	8004808 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 CS_Pin BUZZER_Pin GATE_D_Pin
                           GATE_C_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|CS_Pin|BUZZER_Pin|GATE_D_Pin
 800361a:	f642 4312 	movw	r3, #11282	@ 0x2c12
 800361e:	617b      	str	r3, [r7, #20]
                          |GATE_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003620:	2301      	movs	r3, #1
 8003622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003624:	2300      	movs	r3, #0
 8003626:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003628:	2300      	movs	r3, #0
 800362a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800362c:	f107 0314 	add.w	r3, r7, #20
 8003630:	4619      	mov	r1, r3
 8003632:	482e      	ldr	r0, [pc, #184]	@ (80036ec <MX_GPIO_Init+0x17c>)
 8003634:	f000 ff3c 	bl	80044b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003638:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800363c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800363e:	2300      	movs	r3, #0
 8003640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003642:	2302      	movs	r3, #2
 8003644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003646:	f107 0314 	add.w	r3, r7, #20
 800364a:	4619      	mov	r1, r3
 800364c:	4827      	ldr	r0, [pc, #156]	@ (80036ec <MX_GPIO_Init+0x17c>)
 800364e:	f000 ff2f 	bl	80044b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003652:	2380      	movs	r3, #128	@ 0x80
 8003654:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003656:	2302      	movs	r3, #2
 8003658:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365a:	2300      	movs	r3, #0
 800365c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800365e:	2303      	movs	r3, #3
 8003660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003662:	2305      	movs	r3, #5
 8003664:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003666:	f107 0314 	add.w	r3, r7, #20
 800366a:	4619      	mov	r1, r3
 800366c:	4821      	ldr	r0, [pc, #132]	@ (80036f4 <MX_GPIO_Init+0x184>)
 800366e:	f000 ff1f 	bl	80044b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003672:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003676:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003678:	2300      	movs	r3, #0
 800367a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800367c:	2301      	movs	r3, #1
 800367e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003680:	f107 0314 	add.w	r3, r7, #20
 8003684:	4619      	mov	r1, r3
 8003686:	481a      	ldr	r0, [pc, #104]	@ (80036f0 <MX_GPIO_Init+0x180>)
 8003688:	f000 ff12 	bl	80044b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin GATE_B_Pin GATE_A_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|GATE_B_Pin|GATE_A_Pin;
 800368c:	f246 0318 	movw	r3, #24600	@ 0x6018
 8003690:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003692:	2301      	movs	r3, #1
 8003694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003696:	2300      	movs	r3, #0
 8003698:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800369a:	2300      	movs	r3, #0
 800369c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800369e:	f107 0314 	add.w	r3, r7, #20
 80036a2:	4619      	mov	r1, r3
 80036a4:	4812      	ldr	r0, [pc, #72]	@ (80036f0 <MX_GPIO_Init+0x180>)
 80036a6:	f000 ff03 	bl	80044b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80036aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036b0:	2300      	movs	r3, #0
 80036b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036b4:	2301      	movs	r3, #1
 80036b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80036b8:	f107 0314 	add.w	r3, r7, #20
 80036bc:	4619      	mov	r1, r3
 80036be:	480b      	ldr	r0, [pc, #44]	@ (80036ec <MX_GPIO_Init+0x17c>)
 80036c0:	f000 fef6 	bl	80044b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 INT2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|INT2_Pin;
 80036c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80036c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80036ca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80036ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d0:	2300      	movs	r3, #0
 80036d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036d4:	f107 0314 	add.w	r3, r7, #20
 80036d8:	4619      	mov	r1, r3
 80036da:	4805      	ldr	r0, [pc, #20]	@ (80036f0 <MX_GPIO_Init+0x180>)
 80036dc:	f000 fee8 	bl	80044b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80036e0:	bf00      	nop
 80036e2:	3728      	adds	r7, #40	@ 0x28
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40023800 	.word	0x40023800
 80036ec:	40020800 	.word	0x40020800
 80036f0:	40020400 	.word	0x40020400
 80036f4:	40020000 	.word	0x40020000

080036f8 <BME_I2C_Testsensor>:

/* USER CODE BEGIN 4 */
int16_t BME_I2C_Testsensor(void){
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef status;

	status=HAL_I2C_IsDeviceReady(&hi2c1,0x76 <<1, 4, 100);
 80036fe:	2364      	movs	r3, #100	@ 0x64
 8003700:	2204      	movs	r2, #4
 8003702:	21ec      	movs	r1, #236	@ 0xec
 8003704:	4807      	ldr	r0, [pc, #28]	@ (8003724 <BME_I2C_Testsensor+0x2c>)
 8003706:	f002 f83b 	bl	8005780 <HAL_I2C_IsDeviceReady>
 800370a:	4603      	mov	r3, r0
 800370c:	71fb      	strb	r3, [r7, #7]


	if(HAL_OK==status){
 800370e:	79fb      	ldrb	r3, [r7, #7]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d101      	bne.n	8003718 <BME_I2C_Testsensor+0x20>

		return 0;
 8003714:	2300      	movs	r3, #0
 8003716:	e000      	b.n	800371a <BME_I2C_Testsensor+0x22>
		}
	else {
		return 1;
 8003718:	2301      	movs	r3, #1
		}


}
 800371a:	4618      	mov	r0, r3
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	200000f8 	.word	0x200000f8

08003728 <LSM_I2C_Testsensor>:
int16_t LSM_I2C_Testsensor(void){
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef status;

	status=HAL_I2C_IsDeviceReady(&hi2c1,0x6A <<1, 4, 100);
 800372e:	2364      	movs	r3, #100	@ 0x64
 8003730:	2204      	movs	r2, #4
 8003732:	21d4      	movs	r1, #212	@ 0xd4
 8003734:	4807      	ldr	r0, [pc, #28]	@ (8003754 <LSM_I2C_Testsensor+0x2c>)
 8003736:	f002 f823 	bl	8005780 <HAL_I2C_IsDeviceReady>
 800373a:	4603      	mov	r3, r0
 800373c:	71fb      	strb	r3, [r7, #7]


	if(HAL_OK==status){
 800373e:	79fb      	ldrb	r3, [r7, #7]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d101      	bne.n	8003748 <LSM_I2C_Testsensor+0x20>

		return 0;
 8003744:	2300      	movs	r3, #0
 8003746:	e000      	b.n	800374a <LSM_I2C_Testsensor+0x22>
		}
	else {
		return 1;
 8003748:	2301      	movs	r3, #1
		}


}
 800374a:	4618      	mov	r0, r3
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	200000f8 	.word	0x200000f8

08003758 <BME280_Get_Altitude>:

float BME280_Get_Altitude(void)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
	float press = comp_data.pressure / 10000.0;
 800375e:	4b2c      	ldr	r3, [pc, #176]	@ (8003810 <BME280_Get_Altitude+0xb8>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4618      	mov	r0, r3
 8003764:	f7fc fe92 	bl	800048c <__aeabi_ui2d>
 8003768:	a321      	add	r3, pc, #132	@ (adr r3, 80037f0 <BME280_Get_Altitude+0x98>)
 800376a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800376e:	f7fd f831 	bl	80007d4 <__aeabi_ddiv>
 8003772:	4602      	mov	r2, r0
 8003774:	460b      	mov	r3, r1
 8003776:	4610      	mov	r0, r2
 8003778:	4619      	mov	r1, r3
 800377a:	f7fd f9b1 	bl	8000ae0 <__aeabi_d2f>
 800377e:	4603      	mov	r3, r0
 8003780:	607b      	str	r3, [r7, #4]
//	float temp = comp_data.temperature / 100.0;
	alt = 44330 * (1 - pow((press / 1013.25),(1/5.255)));
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f7fc fea4 	bl	80004d0 <__aeabi_f2d>
 8003788:	a31b      	add	r3, pc, #108	@ (adr r3, 80037f8 <BME280_Get_Altitude+0xa0>)
 800378a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378e:	f7fd f821 	bl	80007d4 <__aeabi_ddiv>
 8003792:	4602      	mov	r2, r0
 8003794:	460b      	mov	r3, r1
 8003796:	ec43 2b17 	vmov	d7, r2, r3
 800379a:	ed9f 1b19 	vldr	d1, [pc, #100]	@ 8003800 <BME280_Get_Altitude+0xa8>
 800379e:	eeb0 0a47 	vmov.f32	s0, s14
 80037a2:	eef0 0a67 	vmov.f32	s1, s15
 80037a6:	f005 f965 	bl	8008a74 <pow>
 80037aa:	ec53 2b10 	vmov	r2, r3, d0
 80037ae:	f04f 0000 	mov.w	r0, #0
 80037b2:	4918      	ldr	r1, [pc, #96]	@ (8003814 <BME280_Get_Altitude+0xbc>)
 80037b4:	f7fc fd2c 	bl	8000210 <__aeabi_dsub>
 80037b8:	4602      	mov	r2, r0
 80037ba:	460b      	mov	r3, r1
 80037bc:	4610      	mov	r0, r2
 80037be:	4619      	mov	r1, r3
 80037c0:	a311      	add	r3, pc, #68	@ (adr r3, 8003808 <BME280_Get_Altitude+0xb0>)
 80037c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c6:	f7fc fedb 	bl	8000580 <__aeabi_dmul>
 80037ca:	4602      	mov	r2, r0
 80037cc:	460b      	mov	r3, r1
 80037ce:	4610      	mov	r0, r2
 80037d0:	4619      	mov	r1, r3
 80037d2:	f7fd f985 	bl	8000ae0 <__aeabi_d2f>
 80037d6:	4603      	mov	r3, r0
 80037d8:	4a0f      	ldr	r2, [pc, #60]	@ (8003818 <BME280_Get_Altitude+0xc0>)
 80037da:	6013      	str	r3, [r2, #0]
	//alt = ((pow((P0/press), (1/5.257))-1) * (temp + 273.15)) / 0.0065;

	return (alt);
 80037dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003818 <BME280_Get_Altitude+0xc0>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	ee07 3a90 	vmov	s15, r3
}
 80037e4:	eeb0 0a67 	vmov.f32	s0, s15
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	00000000 	.word	0x00000000
 80037f4:	40c38800 	.word	0x40c38800
 80037f8:	00000000 	.word	0x00000000
 80037fc:	408faa00 	.word	0x408faa00
 8003800:	ccd9456c 	.word	0xccd9456c
 8003804:	3fc85b95 	.word	0x3fc85b95
 8003808:	00000000 	.word	0x00000000
 800380c:	40e5a540 	.word	0x40e5a540
 8003810:	2000044c 	.word	0x2000044c
 8003814:	3ff00000 	.word	0x3ff00000
 8003818:	2000027c 	.word	0x2000027c

0800381c <user_i2c_read>:
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af02      	add	r7, sp, #8
 8003822:	603a      	str	r2, [r7, #0]
 8003824:	461a      	mov	r2, r3
 8003826:	4603      	mov	r3, r0
 8003828:	71fb      	strb	r3, [r7, #7]
 800382a:	460b      	mov	r3, r1
 800382c:	71bb      	strb	r3, [r7, #6]
 800382e:	4613      	mov	r3, r2
 8003830:	80bb      	strh	r3, [r7, #4]
  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 8003832:	79fb      	ldrb	r3, [r7, #7]
 8003834:	b29b      	uxth	r3, r3
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	b299      	uxth	r1, r3
 800383a:	1dba      	adds	r2, r7, #6
 800383c:	230a      	movs	r3, #10
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	2301      	movs	r3, #1
 8003842:	4811      	ldr	r0, [pc, #68]	@ (8003888 <user_i2c_read+0x6c>)
 8003844:	f001 f958 	bl	8004af8 <HAL_I2C_Master_Transmit>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d002      	beq.n	8003854 <user_i2c_read+0x38>
 800384e:	f04f 33ff 	mov.w	r3, #4294967295
 8003852:	e014      	b.n	800387e <user_i2c_read+0x62>
  if(HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 8003854:	79fb      	ldrb	r3, [r7, #7]
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	b21b      	sxth	r3, r3
 800385a:	f043 0301 	orr.w	r3, r3, #1
 800385e:	b21b      	sxth	r3, r3
 8003860:	b299      	uxth	r1, r3
 8003862:	88bb      	ldrh	r3, [r7, #4]
 8003864:	220a      	movs	r2, #10
 8003866:	9200      	str	r2, [sp, #0]
 8003868:	683a      	ldr	r2, [r7, #0]
 800386a:	4807      	ldr	r0, [pc, #28]	@ (8003888 <user_i2c_read+0x6c>)
 800386c:	f001 fa42 	bl	8004cf4 <HAL_I2C_Master_Receive>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d002      	beq.n	800387c <user_i2c_read+0x60>
 8003876:	f04f 33ff 	mov.w	r3, #4294967295
 800387a:	e000      	b.n	800387e <user_i2c_read+0x62>

  return 0;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3708      	adds	r7, #8
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	200000f8 	.word	0x200000f8

0800388c <user_delay_ms>:

void user_delay_ms(uint32_t period)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f000 fc43 	bl	8004120 <HAL_Delay>
}
 800389a:	bf00      	nop
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <user_i2c_write>:
int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b086      	sub	sp, #24
 80038a8:	af02      	add	r7, sp, #8
 80038aa:	603a      	str	r2, [r7, #0]
 80038ac:	461a      	mov	r2, r3
 80038ae:	4603      	mov	r3, r0
 80038b0:	71fb      	strb	r3, [r7, #7]
 80038b2:	460b      	mov	r3, r1
 80038b4:	71bb      	strb	r3, [r7, #6]
 80038b6:	4613      	mov	r3, r2
 80038b8:	80bb      	strh	r3, [r7, #4]
  int8_t *buf;
  buf = malloc(len +1);
 80038ba:	88bb      	ldrh	r3, [r7, #4]
 80038bc:	3301      	adds	r3, #1
 80038be:	4618      	mov	r0, r3
 80038c0:	f004 ff7e 	bl	80087c0 <malloc>
 80038c4:	4603      	mov	r3, r0
 80038c6:	60fb      	str	r3, [r7, #12]
  buf[0] = reg_addr;
 80038c8:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	701a      	strb	r2, [r3, #0]
  memcpy(buf +1, data, len);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	3301      	adds	r3, #1
 80038d4:	88ba      	ldrh	r2, [r7, #4]
 80038d6:	6839      	ldr	r1, [r7, #0]
 80038d8:	4618      	mov	r0, r3
 80038da:	f005 f873 	bl	80089c4 <memcpy>

  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 80038de:	79fb      	ldrb	r3, [r7, #7]
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	005b      	lsls	r3, r3, #1
 80038e4:	b299      	uxth	r1, r3
 80038e6:	88bb      	ldrh	r3, [r7, #4]
 80038e8:	3301      	adds	r3, #1
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	f04f 32ff 	mov.w	r2, #4294967295
 80038f0:	9200      	str	r2, [sp, #0]
 80038f2:	68fa      	ldr	r2, [r7, #12]
 80038f4:	4808      	ldr	r0, [pc, #32]	@ (8003918 <user_i2c_write+0x74>)
 80038f6:	f001 f8ff 	bl	8004af8 <HAL_I2C_Master_Transmit>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d002      	beq.n	8003906 <user_i2c_write+0x62>
 8003900:	f04f 33ff 	mov.w	r3, #4294967295
 8003904:	e003      	b.n	800390e <user_i2c_write+0x6a>

  free(buf);
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f004 ff62 	bl	80087d0 <free>
  return 0;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3710      	adds	r7, #16
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	200000f8 	.word	0x200000f8

0800391c <Buzzer>:

void Buzzer(int how_many , uint32_t how_long)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
	if((how_many %2) == 1) how_many++;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	bfb8      	it	lt
 8003930:	425b      	neglt	r3, r3
 8003932:	2b01      	cmp	r3, #1
 8003934:	d102      	bne.n	800393c <Buzzer+0x20>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	3301      	adds	r3, #1
 800393a:	607b      	str	r3, [r7, #4]

	  for(uint8_t i=0;i<how_many; i++)
 800393c:	2300      	movs	r3, #0
 800393e:	73fb      	strb	r3, [r7, #15]
 8003940:	e013      	b.n	800396a <Buzzer+0x4e>
	  {
	  	    HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_4);
 8003942:	2110      	movs	r1, #16
 8003944:	481c      	ldr	r0, [pc, #112]	@ (80039b8 <Buzzer+0x9c>)
 8003946:	f000 ff78 	bl	800483a <HAL_GPIO_TogglePin>
	  	    HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_14);
 800394a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800394e:	481b      	ldr	r0, [pc, #108]	@ (80039bc <Buzzer+0xa0>)
 8003950:	f000 ff73 	bl	800483a <HAL_GPIO_TogglePin>
	  	    HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_13);
 8003954:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003958:	4818      	ldr	r0, [pc, #96]	@ (80039bc <Buzzer+0xa0>)
 800395a:	f000 ff6e 	bl	800483a <HAL_GPIO_TogglePin>
	  		HAL_Delay(how_long);
 800395e:	6838      	ldr	r0, [r7, #0]
 8003960:	f000 fbde 	bl	8004120 <HAL_Delay>
	  for(uint8_t i=0;i<how_many; i++)
 8003964:	7bfb      	ldrb	r3, [r7, #15]
 8003966:	3301      	adds	r3, #1
 8003968:	73fb      	strb	r3, [r7, #15]
 800396a:	7bfb      	ldrb	r3, [r7, #15]
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	429a      	cmp	r2, r3
 8003970:	dce7      	bgt.n	8003942 <Buzzer+0x26>

	  }

	  fitil_kontrol=  HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 8003972:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003976:	4811      	ldr	r0, [pc, #68]	@ (80039bc <Buzzer+0xa0>)
 8003978:	f000 ff2e 	bl	80047d8 <HAL_GPIO_ReadPin>
 800397c:	4603      	mov	r3, r0
 800397e:	461a      	mov	r2, r3
 8003980:	4b0f      	ldr	r3, [pc, #60]	@ (80039c0 <Buzzer+0xa4>)
 8003982:	701a      	strb	r2, [r3, #0]
	  if(!fitil_kontrol)
 8003984:	4b0e      	ldr	r3, [pc, #56]	@ (80039c0 <Buzzer+0xa4>)
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d111      	bne.n	80039b0 <Buzzer+0x94>
	  		{
	  			HAL_Delay(1000);
 800398c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003990:	f000 fbc6 	bl	8004120 <HAL_Delay>
	  			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003994:	2201      	movs	r2, #1
 8003996:	2110      	movs	r1, #16
 8003998:	4807      	ldr	r0, [pc, #28]	@ (80039b8 <Buzzer+0x9c>)
 800399a:	f000 ff35 	bl	8004808 <HAL_GPIO_WritePin>
	  			HAL_Delay(3000);
 800399e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80039a2:	f000 fbbd 	bl	8004120 <HAL_Delay>
	  			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80039a6:	2200      	movs	r2, #0
 80039a8:	2110      	movs	r1, #16
 80039aa:	4803      	ldr	r0, [pc, #12]	@ (80039b8 <Buzzer+0x9c>)
 80039ac:	f000 ff2c 	bl	8004808 <HAL_GPIO_WritePin>
	  		}
}
 80039b0:	bf00      	nop
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	40020800 	.word	0x40020800
 80039bc:	40020400 	.word	0x40020400
 80039c0:	20000254 	.word	0x20000254

080039c4 <Altitude_Offset>:

void Altitude_Offset()
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
	for(uint8_t i=0;i<5;i++)
 80039ca:	2300      	movs	r3, #0
 80039cc:	71fb      	strb	r3, [r7, #7]
 80039ce:	e02b      	b.n	8003a28 <Altitude_Offset+0x64>
	{
		HAL_Delay(40);
 80039d0:	2028      	movs	r0, #40	@ 0x28
 80039d2:	f000 fba5 	bl	8004120 <HAL_Delay>
	  rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 80039d6:	4918      	ldr	r1, [pc, #96]	@ (8003a38 <Altitude_Offset+0x74>)
 80039d8:	2001      	movs	r0, #1
 80039da:	f7fd fbe2 	bl	80011a2 <bme280_set_sensor_mode>
 80039de:	4603      	mov	r3, r0
 80039e0:	461a      	mov	r2, r3
 80039e2:	4b16      	ldr	r3, [pc, #88]	@ (8003a3c <Altitude_Offset+0x78>)
 80039e4:	701a      	strb	r2, [r3, #0]
	  rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 80039e6:	4a14      	ldr	r2, [pc, #80]	@ (8003a38 <Altitude_Offset+0x74>)
 80039e8:	4915      	ldr	r1, [pc, #84]	@ (8003a40 <Altitude_Offset+0x7c>)
 80039ea:	2007      	movs	r0, #7
 80039ec:	f7fd fc55 	bl	800129a <bme280_get_sensor_data>
 80039f0:	4603      	mov	r3, r0
 80039f2:	461a      	mov	r2, r3
 80039f4:	4b11      	ldr	r3, [pc, #68]	@ (8003a3c <Altitude_Offset+0x78>)
 80039f6:	701a      	strb	r2, [r3, #0]
	  if(rslt == BME280_OK)
 80039f8:	4b10      	ldr	r3, [pc, #64]	@ (8003a3c <Altitude_Offset+0x78>)
 80039fa:	f993 3000 	ldrsb.w	r3, [r3]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d10f      	bne.n	8003a22 <Altitude_Offset+0x5e>
	  { pressure = comp_data.pressure;
 8003a02:	4b0f      	ldr	r3, [pc, #60]	@ (8003a40 <Altitude_Offset+0x7c>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	ee07 3a90 	vmov	s15, r3
 8003a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a44 <Altitude_Offset+0x80>)
 8003a10:	edc3 7a00 	vstr	s15, [r3]
	    offset_altitude=BME280_Get_Altitude();
 8003a14:	f7ff fea0 	bl	8003758 <BME280_Get_Altitude>
 8003a18:	eef0 7a40 	vmov.f32	s15, s0
 8003a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a48 <Altitude_Offset+0x84>)
 8003a1e:	edc3 7a00 	vstr	s15, [r3]
	for(uint8_t i=0;i<5;i++)
 8003a22:	79fb      	ldrb	r3, [r7, #7]
 8003a24:	3301      	adds	r3, #1
 8003a26:	71fb      	strb	r3, [r7, #7]
 8003a28:	79fb      	ldrb	r3, [r7, #7]
 8003a2a:	2b04      	cmp	r3, #4
 8003a2c:	d9d0      	bls.n	80039d0 <Altitude_Offset+0xc>
	  }
	}
}
 8003a2e:	bf00      	nop
 8003a30:	bf00      	nop
 8003a32:	3708      	adds	r7, #8
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	2000040c 	.word	0x2000040c
 8003a3c:	20000458 	.word	0x20000458
 8003a40:	2000044c 	.word	0x2000044c
 8003a44:	20000278 	.word	0x20000278
 8003a48:	20000274 	.word	0x20000274

08003a4c <compare_arrays>:


int compare_arrays(uint8_t *array1, uint8_t *array2, uint16_t size) {
 8003a4c:	b480      	push	{r7}
 8003a4e:	b087      	sub	sp, #28
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	4613      	mov	r3, r2
 8003a58:	80fb      	strh	r3, [r7, #6]
    for (uint16_t i = 0; i < size-1; i++) {
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	82fb      	strh	r3, [r7, #22]
 8003a5e:	e00e      	b.n	8003a7e <compare_arrays+0x32>
        if (array1[i] != array2[i]) {
 8003a60:	8afb      	ldrh	r3, [r7, #22]
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	4413      	add	r3, r2
 8003a66:	781a      	ldrb	r2, [r3, #0]
 8003a68:	8afb      	ldrh	r3, [r7, #22]
 8003a6a:	68b9      	ldr	r1, [r7, #8]
 8003a6c:	440b      	add	r3, r1
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d001      	beq.n	8003a78 <compare_arrays+0x2c>
            return 0; // Diziler farkl
 8003a74:	2300      	movs	r3, #0
 8003a76:	e008      	b.n	8003a8a <compare_arrays+0x3e>
    for (uint16_t i = 0; i < size-1; i++) {
 8003a78:	8afb      	ldrh	r3, [r7, #22]
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	82fb      	strh	r3, [r7, #22]
 8003a7e:	8afa      	ldrh	r2, [r7, #22]
 8003a80:	88fb      	ldrh	r3, [r7, #6]
 8003a82:	3b01      	subs	r3, #1
 8003a84:	429a      	cmp	r2, r3
 8003a86:	dbeb      	blt.n	8003a60 <compare_arrays+0x14>
        }
    }
    return 1; // Diziler ayn
 8003a88:	2301      	movs	r3, #1
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	371c      	adds	r7, #28
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
	...

08003a98 <MEGU_TX_BUF_FILL>:

void MEGU_TX_BUF_FILL(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b089      	sub	sp, #36	@ 0x24
 8003a9c:	af00      	add	r7, sp, #0
	  EGU_TX_BUFFER[0]=egu_byte_0;
 8003a9e:	2254      	movs	r2, #84	@ 0x54
 8003aa0:	4b56      	ldr	r3, [pc, #344]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003aa2:	701a      	strb	r2, [r3, #0]
	  EGU_TX_BUFFER[1]=egu_byte_1;
 8003aa4:	2252      	movs	r2, #82	@ 0x52
 8003aa6:	4b55      	ldr	r3, [pc, #340]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003aa8:	705a      	strb	r2, [r3, #1]


	  float2unit8 f2u8_zaman;
	  f2u8_zaman.fVal=zaman;
 8003aaa:	4b55      	ldr	r3, [pc, #340]	@ (8003c00 <MEGU_TX_BUF_FILL+0x168>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	617b      	str	r3, [r7, #20]
     	 for(uint8_t i=0;i<4;i++)
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	77fb      	strb	r3, [r7, #31]
 8003ab4:	e00b      	b.n	8003ace <MEGU_TX_BUF_FILL+0x36>
	 	 {
     		EGU_TX_BUFFER[i+2]=f2u8_zaman.array[i];
 8003ab6:	7ffa      	ldrb	r2, [r7, #31]
 8003ab8:	7ffb      	ldrb	r3, [r7, #31]
 8003aba:	3302      	adds	r3, #2
 8003abc:	3220      	adds	r2, #32
 8003abe:	443a      	add	r2, r7
 8003ac0:	f812 1c0c 	ldrb.w	r1, [r2, #-12]
 8003ac4:	4a4d      	ldr	r2, [pc, #308]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003ac6:	54d1      	strb	r1, [r2, r3]
     	 for(uint8_t i=0;i<4;i++)
 8003ac8:	7ffb      	ldrb	r3, [r7, #31]
 8003aca:	3301      	adds	r3, #1
 8003acc:	77fb      	strb	r3, [r7, #31]
 8003ace:	7ffb      	ldrb	r3, [r7, #31]
 8003ad0:	2b03      	cmp	r3, #3
 8003ad2:	d9f0      	bls.n	8003ab6 <MEGU_TX_BUF_FILL+0x1e>
	 	 }
   	  float2unit8 f2u8_battery;
   	  f2u8_battery.fVal=MEGU_battery;
 8003ad4:	4b4b      	ldr	r3, [pc, #300]	@ (8003c04 <MEGU_TX_BUF_FILL+0x16c>)
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	ee07 3a90 	vmov	s15, r3
 8003adc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ae0:	edc7 7a04 	vstr	s15, [r7, #16]
        	 for(uint8_t i=0;i<4;i++)
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	77bb      	strb	r3, [r7, #30]
 8003ae8:	e00b      	b.n	8003b02 <MEGU_TX_BUF_FILL+0x6a>
   	 	 {
        		EGU_TX_BUFFER[i+6]=f2u8_battery.array[i];
 8003aea:	7fba      	ldrb	r2, [r7, #30]
 8003aec:	7fbb      	ldrb	r3, [r7, #30]
 8003aee:	3306      	adds	r3, #6
 8003af0:	3220      	adds	r2, #32
 8003af2:	443a      	add	r2, r7
 8003af4:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 8003af8:	4a40      	ldr	r2, [pc, #256]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003afa:	54d1      	strb	r1, [r2, r3]
        	 for(uint8_t i=0;i<4;i++)
 8003afc:	7fbb      	ldrb	r3, [r7, #30]
 8003afe:	3301      	adds	r3, #1
 8003b00:	77bb      	strb	r3, [r7, #30]
 8003b02:	7fbb      	ldrb	r3, [r7, #30]
 8003b04:	2b03      	cmp	r3, #3
 8003b06:	d9f0      	bls.n	8003aea <MEGU_TX_BUF_FILL+0x52>
   	 	 }
	 float2unit8 f2u8_alt;
	 f2u8_alt.fVal=altitude;
 8003b08:	4b3f      	ldr	r3, [pc, #252]	@ (8003c08 <MEGU_TX_BUF_FILL+0x170>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	60fb      	str	r3, [r7, #12]
			 for(uint8_t i=0;i<4;i++)
 8003b0e:	2300      	movs	r3, #0
 8003b10:	777b      	strb	r3, [r7, #29]
 8003b12:	e00b      	b.n	8003b2c <MEGU_TX_BUF_FILL+0x94>
		 {
				EGU_TX_BUFFER[i+10]=f2u8_alt.array[i];
 8003b14:	7f7a      	ldrb	r2, [r7, #29]
 8003b16:	7f7b      	ldrb	r3, [r7, #29]
 8003b18:	330a      	adds	r3, #10
 8003b1a:	3220      	adds	r2, #32
 8003b1c:	443a      	add	r2, r7
 8003b1e:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 8003b22:	4a36      	ldr	r2, [pc, #216]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003b24:	54d1      	strb	r1, [r2, r3]
			 for(uint8_t i=0;i<4;i++)
 8003b26:	7f7b      	ldrb	r3, [r7, #29]
 8003b28:	3301      	adds	r3, #1
 8003b2a:	777b      	strb	r3, [r7, #29]
 8003b2c:	7f7b      	ldrb	r3, [r7, #29]
 8003b2e:	2b03      	cmp	r3, #3
 8003b30:	d9f0      	bls.n	8003b14 <MEGU_TX_BUF_FILL+0x7c>
		 }
	 float2unit8 f2u8_max_alt;
	 f2u8_max_alt.fVal=max_altitude;
 8003b32:	4b36      	ldr	r3, [pc, #216]	@ (8003c0c <MEGU_TX_BUF_FILL+0x174>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	60bb      	str	r3, [r7, #8]
	 	 	 for(uint8_t i=0;i<4;i++)
 8003b38:	2300      	movs	r3, #0
 8003b3a:	773b      	strb	r3, [r7, #28]
 8003b3c:	e00b      	b.n	8003b56 <MEGU_TX_BUF_FILL+0xbe>
		 {
				EGU_TX_BUFFER[i+14]=f2u8_max_alt.array[i];
 8003b3e:	7f3a      	ldrb	r2, [r7, #28]
 8003b40:	7f3b      	ldrb	r3, [r7, #28]
 8003b42:	330e      	adds	r3, #14
 8003b44:	3220      	adds	r2, #32
 8003b46:	443a      	add	r2, r7
 8003b48:	f812 1c18 	ldrb.w	r1, [r2, #-24]
 8003b4c:	4a2b      	ldr	r2, [pc, #172]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003b4e:	54d1      	strb	r1, [r2, r3]
	 	 	 for(uint8_t i=0;i<4;i++)
 8003b50:	7f3b      	ldrb	r3, [r7, #28]
 8003b52:	3301      	adds	r3, #1
 8003b54:	773b      	strb	r3, [r7, #28]
 8003b56:	7f3b      	ldrb	r3, [r7, #28]
 8003b58:	2b03      	cmp	r3, #3
 8003b5a:	d9f0      	bls.n	8003b3e <MEGU_TX_BUF_FILL+0xa6>
		 }
	 float2unit8 f2u8_x;
	 f2u8_x.fVal=Lsm_Sensor.Accel_X;
 8003b5c:	4b2c      	ldr	r3, [pc, #176]	@ (8003c10 <MEGU_TX_BUF_FILL+0x178>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	607b      	str	r3, [r7, #4]
	 	 	 for(uint8_t i=0;i<4;i++)
 8003b62:	2300      	movs	r3, #0
 8003b64:	76fb      	strb	r3, [r7, #27]
 8003b66:	e00b      	b.n	8003b80 <MEGU_TX_BUF_FILL+0xe8>
		 {
				EGU_TX_BUFFER[i+18]=f2u8_x.array[i];
 8003b68:	7efa      	ldrb	r2, [r7, #27]
 8003b6a:	7efb      	ldrb	r3, [r7, #27]
 8003b6c:	3312      	adds	r3, #18
 8003b6e:	3220      	adds	r2, #32
 8003b70:	443a      	add	r2, r7
 8003b72:	f812 1c1c 	ldrb.w	r1, [r2, #-28]
 8003b76:	4a21      	ldr	r2, [pc, #132]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003b78:	54d1      	strb	r1, [r2, r3]
	 	 	 for(uint8_t i=0;i<4;i++)
 8003b7a:	7efb      	ldrb	r3, [r7, #27]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	76fb      	strb	r3, [r7, #27]
 8003b80:	7efb      	ldrb	r3, [r7, #27]
 8003b82:	2b03      	cmp	r3, #3
 8003b84:	d9f0      	bls.n	8003b68 <MEGU_TX_BUF_FILL+0xd0>
		 }
	  float2unit8 f2u8_pitch;
	  f2u8_pitch.fVal=real_pitch;
 8003b86:	4b23      	ldr	r3, [pc, #140]	@ (8003c14 <MEGU_TX_BUF_FILL+0x17c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	603b      	str	r3, [r7, #0]
	  	 	 for(uint8_t i=0;i<4;i++)
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	76bb      	strb	r3, [r7, #26]
 8003b90:	e00b      	b.n	8003baa <MEGU_TX_BUF_FILL+0x112>
		 {
	 			EGU_TX_BUFFER[i+22]=f2u8_pitch.array[i];
 8003b92:	7eba      	ldrb	r2, [r7, #26]
 8003b94:	7ebb      	ldrb	r3, [r7, #26]
 8003b96:	3316      	adds	r3, #22
 8003b98:	3220      	adds	r2, #32
 8003b9a:	443a      	add	r2, r7
 8003b9c:	f812 1c20 	ldrb.w	r1, [r2, #-32]
 8003ba0:	4a16      	ldr	r2, [pc, #88]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003ba2:	54d1      	strb	r1, [r2, r3]
	  	 	 for(uint8_t i=0;i<4;i++)
 8003ba4:	7ebb      	ldrb	r3, [r7, #26]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	76bb      	strb	r3, [r7, #26]
 8003baa:	7ebb      	ldrb	r3, [r7, #26]
 8003bac:	2b03      	cmp	r3, #3
 8003bae:	d9f0      	bls.n	8003b92 <MEGU_TX_BUF_FILL+0xfa>
		 }




	  EGU_TX_BUFFER[26]=rampa_control;//uu balad m
 8003bb0:	4b19      	ldr	r3, [pc, #100]	@ (8003c18 <MEGU_TX_BUF_FILL+0x180>)
 8003bb2:	781a      	ldrb	r2, [r3, #0]
 8003bb4:	4b11      	ldr	r3, [pc, #68]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003bb6:	769a      	strb	r2, [r3, #26]
	  EGU_TX_BUFFER[27]=motor_ates;//motor ateleme sinyali geldi mi
 8003bb8:	4b18      	ldr	r3, [pc, #96]	@ (8003c1c <MEGU_TX_BUF_FILL+0x184>)
 8003bba:	781a      	ldrb	r2, [r3, #0]
 8003bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003bbe:	76da      	strb	r2, [r3, #27]
	  EGU_TX_BUFFER[28]=manyetik_switch;
 8003bc0:	4b17      	ldr	r3, [pc, #92]	@ (8003c20 <MEGU_TX_BUF_FILL+0x188>)
 8003bc2:	781a      	ldrb	r2, [r3, #0]
 8003bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003bc6:	771a      	strb	r2, [r3, #28]
	  EGU_TX_BUFFER[29]=ariza;//ariza tespit
 8003bc8:	4b16      	ldr	r3, [pc, #88]	@ (8003c24 <MEGU_TX_BUF_FILL+0x18c>)
 8003bca:	781a      	ldrb	r2, [r3, #0]
 8003bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003bce:	775a      	strb	r2, [r3, #29]
	  EGU_TX_BUFFER[30]=fitil_kontrol;
 8003bd0:	4b15      	ldr	r3, [pc, #84]	@ (8003c28 <MEGU_TX_BUF_FILL+0x190>)
 8003bd2:	781a      	ldrb	r2, [r3, #0]
 8003bd4:	4b09      	ldr	r3, [pc, #36]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003bd6:	779a      	strb	r2, [r3, #30]
	  EGU_TX_BUFFER[31]=egu_byte_31;
 8003bd8:	2200      	movs	r2, #0
 8003bda:	4b08      	ldr	r3, [pc, #32]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003bdc:	77da      	strb	r2, [r3, #31]
	  EGU_TX_BUFFER[32]=egu_byte_32;
 8003bde:	220d      	movs	r2, #13
 8003be0:	4b06      	ldr	r3, [pc, #24]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003be2:	f883 2020 	strb.w	r2, [r3, #32]
	  EGU_TX_BUFFER[33]=egu_byte_33;
 8003be6:	220a      	movs	r2, #10
 8003be8:	4b04      	ldr	r3, [pc, #16]	@ (8003bfc <MEGU_TX_BUF_FILL+0x164>)
 8003bea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21



}
 8003bee:	bf00      	nop
 8003bf0:	3724      	adds	r7, #36	@ 0x24
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	20000228 	.word	0x20000228
 8003c00:	20000250 	.word	0x20000250
 8003c04:	2000024c 	.word	0x2000024c
 8003c08:	2000026c 	.word	0x2000026c
 8003c0c:	20000270 	.word	0x20000270
 8003c10:	200002c8 	.word	0x200002c8
 8003c14:	20000298 	.word	0x20000298
 8003c18:	20000257 	.word	0x20000257
 8003c1c:	20000255 	.word	0x20000255
 8003c20:	20000051 	.word	0x20000051
 8003c24:	2000025a 	.word	0x2000025a
 8003c28:	20000254 	.word	0x20000254

08003c2c <bme_config>:
void bme_config(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	af00      	add	r7, sp, #0
	  dev.dev_id = BME280_I2C_ADDR_PRIM;
 8003c30:	4b17      	ldr	r3, [pc, #92]	@ (8003c90 <bme_config+0x64>)
 8003c32:	2276      	movs	r2, #118	@ 0x76
 8003c34:	705a      	strb	r2, [r3, #1]
	  dev.intf = BME280_I2C_INTF;
 8003c36:	4b16      	ldr	r3, [pc, #88]	@ (8003c90 <bme_config+0x64>)
 8003c38:	2201      	movs	r2, #1
 8003c3a:	709a      	strb	r2, [r3, #2]
	  dev.read = user_i2c_read;
 8003c3c:	4b14      	ldr	r3, [pc, #80]	@ (8003c90 <bme_config+0x64>)
 8003c3e:	4a15      	ldr	r2, [pc, #84]	@ (8003c94 <bme_config+0x68>)
 8003c40:	605a      	str	r2, [r3, #4]
	  dev.write = user_i2c_write;
 8003c42:	4b13      	ldr	r3, [pc, #76]	@ (8003c90 <bme_config+0x64>)
 8003c44:	4a14      	ldr	r2, [pc, #80]	@ (8003c98 <bme_config+0x6c>)
 8003c46:	609a      	str	r2, [r3, #8]
	  dev.delay_ms = user_delay_ms;
 8003c48:	4b11      	ldr	r3, [pc, #68]	@ (8003c90 <bme_config+0x64>)
 8003c4a:	4a14      	ldr	r2, [pc, #80]	@ (8003c9c <bme_config+0x70>)
 8003c4c:	60da      	str	r2, [r3, #12]

	  rslt = bme280_init(&dev);
 8003c4e:	4810      	ldr	r0, [pc, #64]	@ (8003c90 <bme_config+0x64>)
 8003c50:	f7fd f95e 	bl	8000f10 <bme280_init>
 8003c54:	4603      	mov	r3, r0
 8003c56:	461a      	mov	r2, r3
 8003c58:	4b11      	ldr	r3, [pc, #68]	@ (8003ca0 <bme_config+0x74>)
 8003c5a:	701a      	strb	r2, [r3, #0]

	  dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 8003c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c90 <bme_config+0x64>)
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
	  dev.settings.osr_p = BME280_OVERSAMPLING_4X;
 8003c64:	4b0a      	ldr	r3, [pc, #40]	@ (8003c90 <bme_config+0x64>)
 8003c66:	2203      	movs	r2, #3
 8003c68:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	  dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8003c6c:	4b08      	ldr	r3, [pc, #32]	@ (8003c90 <bme_config+0x64>)
 8003c6e:	2202      	movs	r2, #2
 8003c70:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
	  dev.settings.filter = BME280_FILTER_COEFF_16;
 8003c74:	4b06      	ldr	r3, [pc, #24]	@ (8003c90 <bme_config+0x64>)
 8003c76:	2204      	movs	r2, #4
 8003c78:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
	  rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 8003c7c:	4904      	ldr	r1, [pc, #16]	@ (8003c90 <bme_config+0x64>)
 8003c7e:	200f      	movs	r0, #15
 8003c80:	f7fd fa3a 	bl	80010f8 <bme280_set_sensor_settings>
 8003c84:	4603      	mov	r3, r0
 8003c86:	461a      	mov	r2, r3
 8003c88:	4b05      	ldr	r3, [pc, #20]	@ (8003ca0 <bme_config+0x74>)
 8003c8a:	701a      	strb	r2, [r3, #0]


}
 8003c8c:	bf00      	nop
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	2000040c 	.word	0x2000040c
 8003c94:	0800381d 	.word	0x0800381d
 8003c98:	080038a5 	.word	0x080038a5
 8003c9c:	0800388d 	.word	0x0800388d
 8003ca0:	20000458 	.word	0x20000458

08003ca4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ca8:	b672      	cpsid	i
}
 8003caa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003cac:	bf00      	nop
 8003cae:	e7fd      	b.n	8003cac <Error_Handler+0x8>

08003cb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	607b      	str	r3, [r7, #4]
 8003cba:	4b10      	ldr	r3, [pc, #64]	@ (8003cfc <HAL_MspInit+0x4c>)
 8003cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cbe:	4a0f      	ldr	r2, [pc, #60]	@ (8003cfc <HAL_MspInit+0x4c>)
 8003cc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8003cfc <HAL_MspInit+0x4c>)
 8003cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cce:	607b      	str	r3, [r7, #4]
 8003cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	603b      	str	r3, [r7, #0]
 8003cd6:	4b09      	ldr	r3, [pc, #36]	@ (8003cfc <HAL_MspInit+0x4c>)
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cda:	4a08      	ldr	r2, [pc, #32]	@ (8003cfc <HAL_MspInit+0x4c>)
 8003cdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ce0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ce2:	4b06      	ldr	r3, [pc, #24]	@ (8003cfc <HAL_MspInit+0x4c>)
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cea:	603b      	str	r3, [r7, #0]
 8003cec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cee:	bf00      	nop
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	40023800 	.word	0x40023800

08003d00 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b08a      	sub	sp, #40	@ 0x28
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d08:	f107 0314 	add.w	r3, r7, #20
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	601a      	str	r2, [r3, #0]
 8003d10:	605a      	str	r2, [r3, #4]
 8003d12:	609a      	str	r2, [r3, #8]
 8003d14:	60da      	str	r2, [r3, #12]
 8003d16:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a19      	ldr	r2, [pc, #100]	@ (8003d84 <HAL_I2C_MspInit+0x84>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d12b      	bne.n	8003d7a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d22:	2300      	movs	r3, #0
 8003d24:	613b      	str	r3, [r7, #16]
 8003d26:	4b18      	ldr	r3, [pc, #96]	@ (8003d88 <HAL_I2C_MspInit+0x88>)
 8003d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d2a:	4a17      	ldr	r2, [pc, #92]	@ (8003d88 <HAL_I2C_MspInit+0x88>)
 8003d2c:	f043 0302 	orr.w	r3, r3, #2
 8003d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d32:	4b15      	ldr	r3, [pc, #84]	@ (8003d88 <HAL_I2C_MspInit+0x88>)
 8003d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d36:	f003 0302 	and.w	r3, r3, #2
 8003d3a:	613b      	str	r3, [r7, #16]
 8003d3c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d3e:	23c0      	movs	r3, #192	@ 0xc0
 8003d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d42:	2312      	movs	r3, #18
 8003d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d46:	2300      	movs	r3, #0
 8003d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003d4e:	2304      	movs	r3, #4
 8003d50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d52:	f107 0314 	add.w	r3, r7, #20
 8003d56:	4619      	mov	r1, r3
 8003d58:	480c      	ldr	r0, [pc, #48]	@ (8003d8c <HAL_I2C_MspInit+0x8c>)
 8003d5a:	f000 fba9 	bl	80044b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d5e:	2300      	movs	r3, #0
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	4b09      	ldr	r3, [pc, #36]	@ (8003d88 <HAL_I2C_MspInit+0x88>)
 8003d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d66:	4a08      	ldr	r2, [pc, #32]	@ (8003d88 <HAL_I2C_MspInit+0x88>)
 8003d68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d6e:	4b06      	ldr	r3, [pc, #24]	@ (8003d88 <HAL_I2C_MspInit+0x88>)
 8003d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003d7a:	bf00      	nop
 8003d7c:	3728      	adds	r7, #40	@ 0x28
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	40005400 	.word	0x40005400
 8003d88:	40023800 	.word	0x40023800
 8003d8c:	40020400 	.word	0x40020400

08003d90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a1c      	ldr	r2, [pc, #112]	@ (8003e10 <HAL_TIM_Base_MspInit+0x80>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d116      	bne.n	8003dd0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003da2:	2300      	movs	r3, #0
 8003da4:	60fb      	str	r3, [r7, #12]
 8003da6:	4b1b      	ldr	r3, [pc, #108]	@ (8003e14 <HAL_TIM_Base_MspInit+0x84>)
 8003da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003daa:	4a1a      	ldr	r2, [pc, #104]	@ (8003e14 <HAL_TIM_Base_MspInit+0x84>)
 8003dac:	f043 0310 	orr.w	r3, r3, #16
 8003db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003db2:	4b18      	ldr	r3, [pc, #96]	@ (8003e14 <HAL_TIM_Base_MspInit+0x84>)
 8003db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db6:	f003 0310 	and.w	r3, r3, #16
 8003dba:	60fb      	str	r3, [r7, #12]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	2036      	movs	r0, #54	@ 0x36
 8003dc4:	f000 faab 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003dc8:	2036      	movs	r0, #54	@ 0x36
 8003dca:	f000 fac4 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8003dce:	e01a      	b.n	8003e06 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM10)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a10      	ldr	r2, [pc, #64]	@ (8003e18 <HAL_TIM_Base_MspInit+0x88>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d115      	bne.n	8003e06 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003dda:	2300      	movs	r3, #0
 8003ddc:	60bb      	str	r3, [r7, #8]
 8003dde:	4b0d      	ldr	r3, [pc, #52]	@ (8003e14 <HAL_TIM_Base_MspInit+0x84>)
 8003de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de2:	4a0c      	ldr	r2, [pc, #48]	@ (8003e14 <HAL_TIM_Base_MspInit+0x84>)
 8003de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003de8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dea:	4b0a      	ldr	r3, [pc, #40]	@ (8003e14 <HAL_TIM_Base_MspInit+0x84>)
 8003dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df2:	60bb      	str	r3, [r7, #8]
 8003df4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003df6:	2200      	movs	r2, #0
 8003df8:	2100      	movs	r1, #0
 8003dfa:	2019      	movs	r0, #25
 8003dfc:	f000 fa8f 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003e00:	2019      	movs	r0, #25
 8003e02:	f000 faa8 	bl	8004356 <HAL_NVIC_EnableIRQ>
}
 8003e06:	bf00      	nop
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	40001000 	.word	0x40001000
 8003e14:	40023800 	.word	0x40023800
 8003e18:	40014400 	.word	0x40014400

08003e1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b08a      	sub	sp, #40	@ 0x28
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e24:	f107 0314 	add.w	r3, r7, #20
 8003e28:	2200      	movs	r2, #0
 8003e2a:	601a      	str	r2, [r3, #0]
 8003e2c:	605a      	str	r2, [r3, #4]
 8003e2e:	609a      	str	r2, [r3, #8]
 8003e30:	60da      	str	r2, [r3, #12]
 8003e32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a1d      	ldr	r2, [pc, #116]	@ (8003eb0 <HAL_UART_MspInit+0x94>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d133      	bne.n	8003ea6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8003e3e:	2300      	movs	r3, #0
 8003e40:	613b      	str	r3, [r7, #16]
 8003e42:	4b1c      	ldr	r3, [pc, #112]	@ (8003eb4 <HAL_UART_MspInit+0x98>)
 8003e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e46:	4a1b      	ldr	r2, [pc, #108]	@ (8003eb4 <HAL_UART_MspInit+0x98>)
 8003e48:	f043 0320 	orr.w	r3, r3, #32
 8003e4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e4e:	4b19      	ldr	r3, [pc, #100]	@ (8003eb4 <HAL_UART_MspInit+0x98>)
 8003e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e52:	f003 0320 	and.w	r3, r3, #32
 8003e56:	613b      	str	r3, [r7, #16]
 8003e58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	60fb      	str	r3, [r7, #12]
 8003e5e:	4b15      	ldr	r3, [pc, #84]	@ (8003eb4 <HAL_UART_MspInit+0x98>)
 8003e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e62:	4a14      	ldr	r2, [pc, #80]	@ (8003eb4 <HAL_UART_MspInit+0x98>)
 8003e64:	f043 0304 	orr.w	r3, r3, #4
 8003e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e6a:	4b12      	ldr	r3, [pc, #72]	@ (8003eb4 <HAL_UART_MspInit+0x98>)
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	60fb      	str	r3, [r7, #12]
 8003e74:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = TX6_RS_Pin|RX6_RS_Pin;
 8003e76:	23c0      	movs	r3, #192	@ 0xc0
 8003e78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e82:	2303      	movs	r3, #3
 8003e84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003e86:	2308      	movs	r3, #8
 8003e88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e8a:	f107 0314 	add.w	r3, r7, #20
 8003e8e:	4619      	mov	r1, r3
 8003e90:	4809      	ldr	r0, [pc, #36]	@ (8003eb8 <HAL_UART_MspInit+0x9c>)
 8003e92:	f000 fb0d 	bl	80044b0 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003e96:	2200      	movs	r2, #0
 8003e98:	2100      	movs	r1, #0
 8003e9a:	2047      	movs	r0, #71	@ 0x47
 8003e9c:	f000 fa3f 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003ea0:	2047      	movs	r0, #71	@ 0x47
 8003ea2:	f000 fa58 	bl	8004356 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART6_MspInit 1 */

  }

}
 8003ea6:	bf00      	nop
 8003ea8:	3728      	adds	r7, #40	@ 0x28
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	40011400 	.word	0x40011400
 8003eb4:	40023800 	.word	0x40023800
 8003eb8:	40020800 	.word	0x40020800

08003ebc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ec0:	bf00      	nop
 8003ec2:	e7fd      	b.n	8003ec0 <NMI_Handler+0x4>

08003ec4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ec8:	bf00      	nop
 8003eca:	e7fd      	b.n	8003ec8 <HardFault_Handler+0x4>

08003ecc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ed0:	bf00      	nop
 8003ed2:	e7fd      	b.n	8003ed0 <MemManage_Handler+0x4>

08003ed4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ed8:	bf00      	nop
 8003eda:	e7fd      	b.n	8003ed8 <BusFault_Handler+0x4>

08003edc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ee0:	bf00      	nop
 8003ee2:	e7fd      	b.n	8003ee0 <UsageFault_Handler+0x4>

08003ee4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ee8:	bf00      	nop
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr

08003ef2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ef2:	b480      	push	{r7}
 8003ef4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ef6:	bf00      	nop
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f04:	bf00      	nop
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr

08003f0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f0e:	b580      	push	{r7, lr}
 8003f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f12:	f000 f8e5 	bl	80040e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f16:	bf00      	nop
 8003f18:	bd80      	pop	{r7, pc}
	...

08003f1c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8003f20:	4802      	ldr	r0, [pc, #8]	@ (8003f2c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003f22:	f003 f8af 	bl	8007084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003f26:	bf00      	nop
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	20000194 	.word	0x20000194

08003f30 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003f34:	4802      	ldr	r0, [pc, #8]	@ (8003f40 <TIM6_DAC_IRQHandler+0x10>)
 8003f36:	f003 f8a5 	bl	8007084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003f3a:	bf00      	nop
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	2000014c 	.word	0x2000014c

08003f44 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003f48:	4802      	ldr	r0, [pc, #8]	@ (8003f54 <USART6_IRQHandler+0x10>)
 8003f4a:	f003 fc0b 	bl	8007764 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003f4e:	bf00      	nop
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	200001dc 	.word	0x200001dc

08003f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f60:	4a14      	ldr	r2, [pc, #80]	@ (8003fb4 <_sbrk+0x5c>)
 8003f62:	4b15      	ldr	r3, [pc, #84]	@ (8003fb8 <_sbrk+0x60>)
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f6c:	4b13      	ldr	r3, [pc, #76]	@ (8003fbc <_sbrk+0x64>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d102      	bne.n	8003f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f74:	4b11      	ldr	r3, [pc, #68]	@ (8003fbc <_sbrk+0x64>)
 8003f76:	4a12      	ldr	r2, [pc, #72]	@ (8003fc0 <_sbrk+0x68>)
 8003f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f7a:	4b10      	ldr	r3, [pc, #64]	@ (8003fbc <_sbrk+0x64>)
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4413      	add	r3, r2
 8003f82:	693a      	ldr	r2, [r7, #16]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d207      	bcs.n	8003f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f88:	f004 fcf0 	bl	800896c <__errno>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	220c      	movs	r2, #12
 8003f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f92:	f04f 33ff 	mov.w	r3, #4294967295
 8003f96:	e009      	b.n	8003fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f98:	4b08      	ldr	r3, [pc, #32]	@ (8003fbc <_sbrk+0x64>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f9e:	4b07      	ldr	r3, [pc, #28]	@ (8003fbc <_sbrk+0x64>)
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	4a05      	ldr	r2, [pc, #20]	@ (8003fbc <_sbrk+0x64>)
 8003fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003faa:	68fb      	ldr	r3, [r7, #12]
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3718      	adds	r7, #24
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	20020000 	.word	0x20020000
 8003fb8:	00000400 	.word	0x00000400
 8003fbc:	2000045c 	.word	0x2000045c
 8003fc0:	200005c0 	.word	0x200005c0

08003fc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003fc8:	4b06      	ldr	r3, [pc, #24]	@ (8003fe4 <SystemInit+0x20>)
 8003fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fce:	4a05      	ldr	r2, [pc, #20]	@ (8003fe4 <SystemInit+0x20>)
 8003fd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003fd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003fd8:	bf00      	nop
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	e000ed00 	.word	0xe000ed00

08003fe8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003fe8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004020 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003fec:	480d      	ldr	r0, [pc, #52]	@ (8004024 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003fee:	490e      	ldr	r1, [pc, #56]	@ (8004028 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003ff0:	4a0e      	ldr	r2, [pc, #56]	@ (800402c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003ff2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ff4:	e002      	b.n	8003ffc <LoopCopyDataInit>

08003ff6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ff6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ff8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ffa:	3304      	adds	r3, #4

08003ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ffc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ffe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004000:	d3f9      	bcc.n	8003ff6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004002:	4a0b      	ldr	r2, [pc, #44]	@ (8004030 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004004:	4c0b      	ldr	r4, [pc, #44]	@ (8004034 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004006:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004008:	e001      	b.n	800400e <LoopFillZerobss>

0800400a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800400a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800400c:	3204      	adds	r2, #4

0800400e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800400e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004010:	d3fb      	bcc.n	800400a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004012:	f7ff ffd7 	bl	8003fc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004016:	f004 fcaf 	bl	8008978 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800401a:	f7fe fe9b 	bl	8002d54 <main>
  bx  lr    
 800401e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004020:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004024:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004028:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 800402c:	08009d18 	.word	0x08009d18
  ldr r2, =_sbss
 8004030:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 8004034:	200005c0 	.word	0x200005c0

08004038 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004038:	e7fe      	b.n	8004038 <ADC_IRQHandler>
	...

0800403c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004040:	4b0e      	ldr	r3, [pc, #56]	@ (800407c <HAL_Init+0x40>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a0d      	ldr	r2, [pc, #52]	@ (800407c <HAL_Init+0x40>)
 8004046:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800404a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800404c:	4b0b      	ldr	r3, [pc, #44]	@ (800407c <HAL_Init+0x40>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a0a      	ldr	r2, [pc, #40]	@ (800407c <HAL_Init+0x40>)
 8004052:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004056:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004058:	4b08      	ldr	r3, [pc, #32]	@ (800407c <HAL_Init+0x40>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a07      	ldr	r2, [pc, #28]	@ (800407c <HAL_Init+0x40>)
 800405e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004062:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004064:	2003      	movs	r0, #3
 8004066:	f000 f94f 	bl	8004308 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800406a:	200f      	movs	r0, #15
 800406c:	f000 f808 	bl	8004080 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004070:	f7ff fe1e 	bl	8003cb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	40023c00 	.word	0x40023c00

08004080 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004088:	4b12      	ldr	r3, [pc, #72]	@ (80040d4 <HAL_InitTick+0x54>)
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	4b12      	ldr	r3, [pc, #72]	@ (80040d8 <HAL_InitTick+0x58>)
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	4619      	mov	r1, r3
 8004092:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004096:	fbb3 f3f1 	udiv	r3, r3, r1
 800409a:	fbb2 f3f3 	udiv	r3, r2, r3
 800409e:	4618      	mov	r0, r3
 80040a0:	f000 f967 	bl	8004372 <HAL_SYSTICK_Config>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d001      	beq.n	80040ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e00e      	b.n	80040cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2b0f      	cmp	r3, #15
 80040b2:	d80a      	bhi.n	80040ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040b4:	2200      	movs	r2, #0
 80040b6:	6879      	ldr	r1, [r7, #4]
 80040b8:	f04f 30ff 	mov.w	r0, #4294967295
 80040bc:	f000 f92f 	bl	800431e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040c0:	4a06      	ldr	r2, [pc, #24]	@ (80040dc <HAL_InitTick+0x5c>)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
 80040c8:	e000      	b.n	80040cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3708      	adds	r7, #8
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	20000054 	.word	0x20000054
 80040d8:	2000005c 	.word	0x2000005c
 80040dc:	20000058 	.word	0x20000058

080040e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040e4:	4b06      	ldr	r3, [pc, #24]	@ (8004100 <HAL_IncTick+0x20>)
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	461a      	mov	r2, r3
 80040ea:	4b06      	ldr	r3, [pc, #24]	@ (8004104 <HAL_IncTick+0x24>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4413      	add	r3, r2
 80040f0:	4a04      	ldr	r2, [pc, #16]	@ (8004104 <HAL_IncTick+0x24>)
 80040f2:	6013      	str	r3, [r2, #0]
}
 80040f4:	bf00      	nop
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	2000005c 	.word	0x2000005c
 8004104:	20000460 	.word	0x20000460

08004108 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004108:	b480      	push	{r7}
 800410a:	af00      	add	r7, sp, #0
  return uwTick;
 800410c:	4b03      	ldr	r3, [pc, #12]	@ (800411c <HAL_GetTick+0x14>)
 800410e:	681b      	ldr	r3, [r3, #0]
}
 8004110:	4618      	mov	r0, r3
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	20000460 	.word	0x20000460

08004120 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004128:	f7ff ffee 	bl	8004108 <HAL_GetTick>
 800412c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004138:	d005      	beq.n	8004146 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800413a:	4b0a      	ldr	r3, [pc, #40]	@ (8004164 <HAL_Delay+0x44>)
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	461a      	mov	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	4413      	add	r3, r2
 8004144:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004146:	bf00      	nop
 8004148:	f7ff ffde 	bl	8004108 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	429a      	cmp	r2, r3
 8004156:	d8f7      	bhi.n	8004148 <HAL_Delay+0x28>
  {
  }
}
 8004158:	bf00      	nop
 800415a:	bf00      	nop
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	2000005c 	.word	0x2000005c

08004168 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f003 0307 	and.w	r3, r3, #7
 8004176:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004178:	4b0c      	ldr	r3, [pc, #48]	@ (80041ac <__NVIC_SetPriorityGrouping+0x44>)
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004184:	4013      	ands	r3, r2
 8004186:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004190:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800419a:	4a04      	ldr	r2, [pc, #16]	@ (80041ac <__NVIC_SetPriorityGrouping+0x44>)
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	60d3      	str	r3, [r2, #12]
}
 80041a0:	bf00      	nop
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	e000ed00 	.word	0xe000ed00

080041b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041b4:	4b04      	ldr	r3, [pc, #16]	@ (80041c8 <__NVIC_GetPriorityGrouping+0x18>)
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	0a1b      	lsrs	r3, r3, #8
 80041ba:	f003 0307 	and.w	r3, r3, #7
}
 80041be:	4618      	mov	r0, r3
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr
 80041c8:	e000ed00 	.word	0xe000ed00

080041cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	db0b      	blt.n	80041f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	f003 021f 	and.w	r2, r3, #31
 80041e4:	4907      	ldr	r1, [pc, #28]	@ (8004204 <__NVIC_EnableIRQ+0x38>)
 80041e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ea:	095b      	lsrs	r3, r3, #5
 80041ec:	2001      	movs	r0, #1
 80041ee:	fa00 f202 	lsl.w	r2, r0, r2
 80041f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	e000e100 	.word	0xe000e100

08004208 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	4603      	mov	r3, r0
 8004210:	6039      	str	r1, [r7, #0]
 8004212:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004218:	2b00      	cmp	r3, #0
 800421a:	db0a      	blt.n	8004232 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	b2da      	uxtb	r2, r3
 8004220:	490c      	ldr	r1, [pc, #48]	@ (8004254 <__NVIC_SetPriority+0x4c>)
 8004222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004226:	0112      	lsls	r2, r2, #4
 8004228:	b2d2      	uxtb	r2, r2
 800422a:	440b      	add	r3, r1
 800422c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004230:	e00a      	b.n	8004248 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	b2da      	uxtb	r2, r3
 8004236:	4908      	ldr	r1, [pc, #32]	@ (8004258 <__NVIC_SetPriority+0x50>)
 8004238:	79fb      	ldrb	r3, [r7, #7]
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	3b04      	subs	r3, #4
 8004240:	0112      	lsls	r2, r2, #4
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	440b      	add	r3, r1
 8004246:	761a      	strb	r2, [r3, #24]
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr
 8004254:	e000e100 	.word	0xe000e100
 8004258:	e000ed00 	.word	0xe000ed00

0800425c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800425c:	b480      	push	{r7}
 800425e:	b089      	sub	sp, #36	@ 0x24
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f003 0307 	and.w	r3, r3, #7
 800426e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	f1c3 0307 	rsb	r3, r3, #7
 8004276:	2b04      	cmp	r3, #4
 8004278:	bf28      	it	cs
 800427a:	2304      	movcs	r3, #4
 800427c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	3304      	adds	r3, #4
 8004282:	2b06      	cmp	r3, #6
 8004284:	d902      	bls.n	800428c <NVIC_EncodePriority+0x30>
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	3b03      	subs	r3, #3
 800428a:	e000      	b.n	800428e <NVIC_EncodePriority+0x32>
 800428c:	2300      	movs	r3, #0
 800428e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004290:	f04f 32ff 	mov.w	r2, #4294967295
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	43da      	mvns	r2, r3
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	401a      	ands	r2, r3
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042a4:	f04f 31ff 	mov.w	r1, #4294967295
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	fa01 f303 	lsl.w	r3, r1, r3
 80042ae:	43d9      	mvns	r1, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042b4:	4313      	orrs	r3, r2
         );
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3724      	adds	r7, #36	@ 0x24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042d4:	d301      	bcc.n	80042da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042d6:	2301      	movs	r3, #1
 80042d8:	e00f      	b.n	80042fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042da:	4a0a      	ldr	r2, [pc, #40]	@ (8004304 <SysTick_Config+0x40>)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	3b01      	subs	r3, #1
 80042e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042e2:	210f      	movs	r1, #15
 80042e4:	f04f 30ff 	mov.w	r0, #4294967295
 80042e8:	f7ff ff8e 	bl	8004208 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042ec:	4b05      	ldr	r3, [pc, #20]	@ (8004304 <SysTick_Config+0x40>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042f2:	4b04      	ldr	r3, [pc, #16]	@ (8004304 <SysTick_Config+0x40>)
 80042f4:	2207      	movs	r2, #7
 80042f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	e000e010 	.word	0xe000e010

08004308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff ff29 	bl	8004168 <__NVIC_SetPriorityGrouping>
}
 8004316:	bf00      	nop
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800431e:	b580      	push	{r7, lr}
 8004320:	b086      	sub	sp, #24
 8004322:	af00      	add	r7, sp, #0
 8004324:	4603      	mov	r3, r0
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	607a      	str	r2, [r7, #4]
 800432a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800432c:	2300      	movs	r3, #0
 800432e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004330:	f7ff ff3e 	bl	80041b0 <__NVIC_GetPriorityGrouping>
 8004334:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	68b9      	ldr	r1, [r7, #8]
 800433a:	6978      	ldr	r0, [r7, #20]
 800433c:	f7ff ff8e 	bl	800425c <NVIC_EncodePriority>
 8004340:	4602      	mov	r2, r0
 8004342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004346:	4611      	mov	r1, r2
 8004348:	4618      	mov	r0, r3
 800434a:	f7ff ff5d 	bl	8004208 <__NVIC_SetPriority>
}
 800434e:	bf00      	nop
 8004350:	3718      	adds	r7, #24
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b082      	sub	sp, #8
 800435a:	af00      	add	r7, sp, #0
 800435c:	4603      	mov	r3, r0
 800435e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff ff31 	bl	80041cc <__NVIC_EnableIRQ>
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b082      	sub	sp, #8
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7ff ffa2 	bl	80042c4 <SysTick_Config>
 8004380:	4603      	mov	r3, r0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800438a:	b580      	push	{r7, lr}
 800438c:	b084      	sub	sp, #16
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004396:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004398:	f7ff feb6 	bl	8004108 <HAL_GetTick>
 800439c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d008      	beq.n	80043bc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2280      	movs	r2, #128	@ 0x80
 80043ae:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e052      	b.n	8004462 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f022 0216 	bic.w	r2, r2, #22
 80043ca:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	695a      	ldr	r2, [r3, #20]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80043da:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d103      	bne.n	80043ec <HAL_DMA_Abort+0x62>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d007      	beq.n	80043fc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f022 0208 	bic.w	r2, r2, #8
 80043fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0201 	bic.w	r2, r2, #1
 800440a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800440c:	e013      	b.n	8004436 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800440e:	f7ff fe7b 	bl	8004108 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	2b05      	cmp	r3, #5
 800441a:	d90c      	bls.n	8004436 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2220      	movs	r2, #32
 8004420:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2203      	movs	r2, #3
 8004426:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e015      	b.n	8004462 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0301 	and.w	r3, r3, #1
 8004440:	2b00      	cmp	r3, #0
 8004442:	d1e4      	bne.n	800440e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004448:	223f      	movs	r2, #63	@ 0x3f
 800444a:	409a      	lsls	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	3710      	adds	r7, #16
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800446a:	b480      	push	{r7}
 800446c:	b083      	sub	sp, #12
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b02      	cmp	r3, #2
 800447c:	d004      	beq.n	8004488 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2280      	movs	r2, #128	@ 0x80
 8004482:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e00c      	b.n	80044a2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2205      	movs	r2, #5
 800448c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f022 0201 	bic.w	r2, r2, #1
 800449e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
	...

080044b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b089      	sub	sp, #36	@ 0x24
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044ba:	2300      	movs	r3, #0
 80044bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044be:	2300      	movs	r3, #0
 80044c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044c2:	2300      	movs	r3, #0
 80044c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044c6:	2300      	movs	r3, #0
 80044c8:	61fb      	str	r3, [r7, #28]
 80044ca:	e165      	b.n	8004798 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044cc:	2201      	movs	r2, #1
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	fa02 f303 	lsl.w	r3, r2, r3
 80044d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	697a      	ldr	r2, [r7, #20]
 80044dc:	4013      	ands	r3, r2
 80044de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	f040 8154 	bne.w	8004792 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f003 0303 	and.w	r3, r3, #3
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d005      	beq.n	8004502 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d130      	bne.n	8004564 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	005b      	lsls	r3, r3, #1
 800450c:	2203      	movs	r2, #3
 800450e:	fa02 f303 	lsl.w	r3, r2, r3
 8004512:	43db      	mvns	r3, r3
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	4013      	ands	r3, r2
 8004518:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	69fb      	ldr	r3, [r7, #28]
 8004520:	005b      	lsls	r3, r3, #1
 8004522:	fa02 f303 	lsl.w	r3, r2, r3
 8004526:	69ba      	ldr	r2, [r7, #24]
 8004528:	4313      	orrs	r3, r2
 800452a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	69ba      	ldr	r2, [r7, #24]
 8004530:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004538:	2201      	movs	r2, #1
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	fa02 f303 	lsl.w	r3, r2, r3
 8004540:	43db      	mvns	r3, r3
 8004542:	69ba      	ldr	r2, [r7, #24]
 8004544:	4013      	ands	r3, r2
 8004546:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	091b      	lsrs	r3, r3, #4
 800454e:	f003 0201 	and.w	r2, r3, #1
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	fa02 f303 	lsl.w	r3, r2, r3
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	4313      	orrs	r3, r2
 800455c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f003 0303 	and.w	r3, r3, #3
 800456c:	2b03      	cmp	r3, #3
 800456e:	d017      	beq.n	80045a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	2203      	movs	r2, #3
 800457c:	fa02 f303 	lsl.w	r3, r2, r3
 8004580:	43db      	mvns	r3, r3
 8004582:	69ba      	ldr	r2, [r7, #24]
 8004584:	4013      	ands	r3, r2
 8004586:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	689a      	ldr	r2, [r3, #8]
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	005b      	lsls	r3, r3, #1
 8004590:	fa02 f303 	lsl.w	r3, r2, r3
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	4313      	orrs	r3, r2
 8004598:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f003 0303 	and.w	r3, r3, #3
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d123      	bne.n	80045f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	08da      	lsrs	r2, r3, #3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	3208      	adds	r2, #8
 80045b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	f003 0307 	and.w	r3, r3, #7
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	220f      	movs	r2, #15
 80045c4:	fa02 f303 	lsl.w	r3, r2, r3
 80045c8:	43db      	mvns	r3, r3
 80045ca:	69ba      	ldr	r2, [r7, #24]
 80045cc:	4013      	ands	r3, r2
 80045ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	691a      	ldr	r2, [r3, #16]
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	f003 0307 	and.w	r3, r3, #7
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	fa02 f303 	lsl.w	r3, r2, r3
 80045e0:	69ba      	ldr	r2, [r7, #24]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	08da      	lsrs	r2, r3, #3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	3208      	adds	r2, #8
 80045ee:	69b9      	ldr	r1, [r7, #24]
 80045f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	005b      	lsls	r3, r3, #1
 80045fe:	2203      	movs	r2, #3
 8004600:	fa02 f303 	lsl.w	r3, r2, r3
 8004604:	43db      	mvns	r3, r3
 8004606:	69ba      	ldr	r2, [r7, #24]
 8004608:	4013      	ands	r3, r2
 800460a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f003 0203 	and.w	r2, r3, #3
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	005b      	lsls	r3, r3, #1
 8004618:	fa02 f303 	lsl.w	r3, r2, r3
 800461c:	69ba      	ldr	r2, [r7, #24]
 800461e:	4313      	orrs	r3, r2
 8004620:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004630:	2b00      	cmp	r3, #0
 8004632:	f000 80ae 	beq.w	8004792 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004636:	2300      	movs	r3, #0
 8004638:	60fb      	str	r3, [r7, #12]
 800463a:	4b5d      	ldr	r3, [pc, #372]	@ (80047b0 <HAL_GPIO_Init+0x300>)
 800463c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800463e:	4a5c      	ldr	r2, [pc, #368]	@ (80047b0 <HAL_GPIO_Init+0x300>)
 8004640:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004644:	6453      	str	r3, [r2, #68]	@ 0x44
 8004646:	4b5a      	ldr	r3, [pc, #360]	@ (80047b0 <HAL_GPIO_Init+0x300>)
 8004648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800464a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800464e:	60fb      	str	r3, [r7, #12]
 8004650:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004652:	4a58      	ldr	r2, [pc, #352]	@ (80047b4 <HAL_GPIO_Init+0x304>)
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	089b      	lsrs	r3, r3, #2
 8004658:	3302      	adds	r3, #2
 800465a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800465e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	f003 0303 	and.w	r3, r3, #3
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	220f      	movs	r2, #15
 800466a:	fa02 f303 	lsl.w	r3, r2, r3
 800466e:	43db      	mvns	r3, r3
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	4013      	ands	r3, r2
 8004674:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a4f      	ldr	r2, [pc, #316]	@ (80047b8 <HAL_GPIO_Init+0x308>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d025      	beq.n	80046ca <HAL_GPIO_Init+0x21a>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a4e      	ldr	r2, [pc, #312]	@ (80047bc <HAL_GPIO_Init+0x30c>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d01f      	beq.n	80046c6 <HAL_GPIO_Init+0x216>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a4d      	ldr	r2, [pc, #308]	@ (80047c0 <HAL_GPIO_Init+0x310>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d019      	beq.n	80046c2 <HAL_GPIO_Init+0x212>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a4c      	ldr	r2, [pc, #304]	@ (80047c4 <HAL_GPIO_Init+0x314>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d013      	beq.n	80046be <HAL_GPIO_Init+0x20e>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a4b      	ldr	r2, [pc, #300]	@ (80047c8 <HAL_GPIO_Init+0x318>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d00d      	beq.n	80046ba <HAL_GPIO_Init+0x20a>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a4a      	ldr	r2, [pc, #296]	@ (80047cc <HAL_GPIO_Init+0x31c>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d007      	beq.n	80046b6 <HAL_GPIO_Init+0x206>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a49      	ldr	r2, [pc, #292]	@ (80047d0 <HAL_GPIO_Init+0x320>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d101      	bne.n	80046b2 <HAL_GPIO_Init+0x202>
 80046ae:	2306      	movs	r3, #6
 80046b0:	e00c      	b.n	80046cc <HAL_GPIO_Init+0x21c>
 80046b2:	2307      	movs	r3, #7
 80046b4:	e00a      	b.n	80046cc <HAL_GPIO_Init+0x21c>
 80046b6:	2305      	movs	r3, #5
 80046b8:	e008      	b.n	80046cc <HAL_GPIO_Init+0x21c>
 80046ba:	2304      	movs	r3, #4
 80046bc:	e006      	b.n	80046cc <HAL_GPIO_Init+0x21c>
 80046be:	2303      	movs	r3, #3
 80046c0:	e004      	b.n	80046cc <HAL_GPIO_Init+0x21c>
 80046c2:	2302      	movs	r3, #2
 80046c4:	e002      	b.n	80046cc <HAL_GPIO_Init+0x21c>
 80046c6:	2301      	movs	r3, #1
 80046c8:	e000      	b.n	80046cc <HAL_GPIO_Init+0x21c>
 80046ca:	2300      	movs	r3, #0
 80046cc:	69fa      	ldr	r2, [r7, #28]
 80046ce:	f002 0203 	and.w	r2, r2, #3
 80046d2:	0092      	lsls	r2, r2, #2
 80046d4:	4093      	lsls	r3, r2
 80046d6:	69ba      	ldr	r2, [r7, #24]
 80046d8:	4313      	orrs	r3, r2
 80046da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046dc:	4935      	ldr	r1, [pc, #212]	@ (80047b4 <HAL_GPIO_Init+0x304>)
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	089b      	lsrs	r3, r3, #2
 80046e2:	3302      	adds	r3, #2
 80046e4:	69ba      	ldr	r2, [r7, #24]
 80046e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046ea:	4b3a      	ldr	r3, [pc, #232]	@ (80047d4 <HAL_GPIO_Init+0x324>)
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	43db      	mvns	r3, r3
 80046f4:	69ba      	ldr	r2, [r7, #24]
 80046f6:	4013      	ands	r3, r2
 80046f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004706:	69ba      	ldr	r2, [r7, #24]
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	4313      	orrs	r3, r2
 800470c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800470e:	4a31      	ldr	r2, [pc, #196]	@ (80047d4 <HAL_GPIO_Init+0x324>)
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004714:	4b2f      	ldr	r3, [pc, #188]	@ (80047d4 <HAL_GPIO_Init+0x324>)
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	43db      	mvns	r3, r3
 800471e:	69ba      	ldr	r2, [r7, #24]
 8004720:	4013      	ands	r3, r2
 8004722:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d003      	beq.n	8004738 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004730:	69ba      	ldr	r2, [r7, #24]
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	4313      	orrs	r3, r2
 8004736:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004738:	4a26      	ldr	r2, [pc, #152]	@ (80047d4 <HAL_GPIO_Init+0x324>)
 800473a:	69bb      	ldr	r3, [r7, #24]
 800473c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800473e:	4b25      	ldr	r3, [pc, #148]	@ (80047d4 <HAL_GPIO_Init+0x324>)
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	43db      	mvns	r3, r3
 8004748:	69ba      	ldr	r2, [r7, #24]
 800474a:	4013      	ands	r3, r2
 800474c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800475a:	69ba      	ldr	r2, [r7, #24]
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	4313      	orrs	r3, r2
 8004760:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004762:	4a1c      	ldr	r2, [pc, #112]	@ (80047d4 <HAL_GPIO_Init+0x324>)
 8004764:	69bb      	ldr	r3, [r7, #24]
 8004766:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004768:	4b1a      	ldr	r3, [pc, #104]	@ (80047d4 <HAL_GPIO_Init+0x324>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	43db      	mvns	r3, r3
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	4013      	ands	r3, r2
 8004776:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d003      	beq.n	800478c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004784:	69ba      	ldr	r2, [r7, #24]
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	4313      	orrs	r3, r2
 800478a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800478c:	4a11      	ldr	r2, [pc, #68]	@ (80047d4 <HAL_GPIO_Init+0x324>)
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	3301      	adds	r3, #1
 8004796:	61fb      	str	r3, [r7, #28]
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	2b0f      	cmp	r3, #15
 800479c:	f67f ae96 	bls.w	80044cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047a0:	bf00      	nop
 80047a2:	bf00      	nop
 80047a4:	3724      	adds	r7, #36	@ 0x24
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	40023800 	.word	0x40023800
 80047b4:	40013800 	.word	0x40013800
 80047b8:	40020000 	.word	0x40020000
 80047bc:	40020400 	.word	0x40020400
 80047c0:	40020800 	.word	0x40020800
 80047c4:	40020c00 	.word	0x40020c00
 80047c8:	40021000 	.word	0x40021000
 80047cc:	40021400 	.word	0x40021400
 80047d0:	40021800 	.word	0x40021800
 80047d4:	40013c00 	.word	0x40013c00

080047d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	460b      	mov	r3, r1
 80047e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	691a      	ldr	r2, [r3, #16]
 80047e8:	887b      	ldrh	r3, [r7, #2]
 80047ea:	4013      	ands	r3, r2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d002      	beq.n	80047f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80047f0:	2301      	movs	r3, #1
 80047f2:	73fb      	strb	r3, [r7, #15]
 80047f4:	e001      	b.n	80047fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047f6:	2300      	movs	r3, #0
 80047f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3714      	adds	r7, #20
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	460b      	mov	r3, r1
 8004812:	807b      	strh	r3, [r7, #2]
 8004814:	4613      	mov	r3, r2
 8004816:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004818:	787b      	ldrb	r3, [r7, #1]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800481e:	887a      	ldrh	r2, [r7, #2]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004824:	e003      	b.n	800482e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004826:	887b      	ldrh	r3, [r7, #2]
 8004828:	041a      	lsls	r2, r3, #16
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	619a      	str	r2, [r3, #24]
}
 800482e:	bf00      	nop
 8004830:	370c      	adds	r7, #12
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr

0800483a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800483a:	b480      	push	{r7}
 800483c:	b085      	sub	sp, #20
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
 8004842:	460b      	mov	r3, r1
 8004844:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800484c:	887a      	ldrh	r2, [r7, #2]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	4013      	ands	r3, r2
 8004852:	041a      	lsls	r2, r3, #16
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	43d9      	mvns	r1, r3
 8004858:	887b      	ldrh	r3, [r7, #2]
 800485a:	400b      	ands	r3, r1
 800485c:	431a      	orrs	r2, r3
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	619a      	str	r2, [r3, #24]
}
 8004862:	bf00      	nop
 8004864:	3714      	adds	r7, #20
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
	...

08004870 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d101      	bne.n	8004882 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e12b      	b.n	8004ada <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d106      	bne.n	800489c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f7ff fa32 	bl	8003d00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2224      	movs	r2, #36	@ 0x24
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 0201 	bic.w	r2, r2, #1
 80048b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80048c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80048d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80048d4:	f001 fe20 	bl	8006518 <HAL_RCC_GetPCLK1Freq>
 80048d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	4a81      	ldr	r2, [pc, #516]	@ (8004ae4 <HAL_I2C_Init+0x274>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d807      	bhi.n	80048f4 <HAL_I2C_Init+0x84>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	4a80      	ldr	r2, [pc, #512]	@ (8004ae8 <HAL_I2C_Init+0x278>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	bf94      	ite	ls
 80048ec:	2301      	movls	r3, #1
 80048ee:	2300      	movhi	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	e006      	b.n	8004902 <HAL_I2C_Init+0x92>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	4a7d      	ldr	r2, [pc, #500]	@ (8004aec <HAL_I2C_Init+0x27c>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	bf94      	ite	ls
 80048fc:	2301      	movls	r3, #1
 80048fe:	2300      	movhi	r3, #0
 8004900:	b2db      	uxtb	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e0e7      	b.n	8004ada <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	4a78      	ldr	r2, [pc, #480]	@ (8004af0 <HAL_I2C_Init+0x280>)
 800490e:	fba2 2303 	umull	r2, r3, r2, r3
 8004912:	0c9b      	lsrs	r3, r3, #18
 8004914:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	430a      	orrs	r2, r1
 8004928:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	4a6a      	ldr	r2, [pc, #424]	@ (8004ae4 <HAL_I2C_Init+0x274>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d802      	bhi.n	8004944 <HAL_I2C_Init+0xd4>
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	3301      	adds	r3, #1
 8004942:	e009      	b.n	8004958 <HAL_I2C_Init+0xe8>
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800494a:	fb02 f303 	mul.w	r3, r2, r3
 800494e:	4a69      	ldr	r2, [pc, #420]	@ (8004af4 <HAL_I2C_Init+0x284>)
 8004950:	fba2 2303 	umull	r2, r3, r2, r3
 8004954:	099b      	lsrs	r3, r3, #6
 8004956:	3301      	adds	r3, #1
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	6812      	ldr	r2, [r2, #0]
 800495c:	430b      	orrs	r3, r1
 800495e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800496a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	495c      	ldr	r1, [pc, #368]	@ (8004ae4 <HAL_I2C_Init+0x274>)
 8004974:	428b      	cmp	r3, r1
 8004976:	d819      	bhi.n	80049ac <HAL_I2C_Init+0x13c>
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	1e59      	subs	r1, r3, #1
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	fbb1 f3f3 	udiv	r3, r1, r3
 8004986:	1c59      	adds	r1, r3, #1
 8004988:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800498c:	400b      	ands	r3, r1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d00a      	beq.n	80049a8 <HAL_I2C_Init+0x138>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	1e59      	subs	r1, r3, #1
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	005b      	lsls	r3, r3, #1
 800499c:	fbb1 f3f3 	udiv	r3, r1, r3
 80049a0:	3301      	adds	r3, #1
 80049a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049a6:	e051      	b.n	8004a4c <HAL_I2C_Init+0x1dc>
 80049a8:	2304      	movs	r3, #4
 80049aa:	e04f      	b.n	8004a4c <HAL_I2C_Init+0x1dc>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d111      	bne.n	80049d8 <HAL_I2C_Init+0x168>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	1e58      	subs	r0, r3, #1
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6859      	ldr	r1, [r3, #4]
 80049bc:	460b      	mov	r3, r1
 80049be:	005b      	lsls	r3, r3, #1
 80049c0:	440b      	add	r3, r1
 80049c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80049c6:	3301      	adds	r3, #1
 80049c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	bf0c      	ite	eq
 80049d0:	2301      	moveq	r3, #1
 80049d2:	2300      	movne	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	e012      	b.n	80049fe <HAL_I2C_Init+0x18e>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	1e58      	subs	r0, r3, #1
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6859      	ldr	r1, [r3, #4]
 80049e0:	460b      	mov	r3, r1
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	440b      	add	r3, r1
 80049e6:	0099      	lsls	r1, r3, #2
 80049e8:	440b      	add	r3, r1
 80049ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80049ee:	3301      	adds	r3, #1
 80049f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	bf0c      	ite	eq
 80049f8:	2301      	moveq	r3, #1
 80049fa:	2300      	movne	r3, #0
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <HAL_I2C_Init+0x196>
 8004a02:	2301      	movs	r3, #1
 8004a04:	e022      	b.n	8004a4c <HAL_I2C_Init+0x1dc>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d10e      	bne.n	8004a2c <HAL_I2C_Init+0x1bc>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	1e58      	subs	r0, r3, #1
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6859      	ldr	r1, [r3, #4]
 8004a16:	460b      	mov	r3, r1
 8004a18:	005b      	lsls	r3, r3, #1
 8004a1a:	440b      	add	r3, r1
 8004a1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a20:	3301      	adds	r3, #1
 8004a22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a2a:	e00f      	b.n	8004a4c <HAL_I2C_Init+0x1dc>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	1e58      	subs	r0, r3, #1
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6859      	ldr	r1, [r3, #4]
 8004a34:	460b      	mov	r3, r1
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	440b      	add	r3, r1
 8004a3a:	0099      	lsls	r1, r3, #2
 8004a3c:	440b      	add	r3, r1
 8004a3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a42:	3301      	adds	r3, #1
 8004a44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a4c:	6879      	ldr	r1, [r7, #4]
 8004a4e:	6809      	ldr	r1, [r1, #0]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	69da      	ldr	r2, [r3, #28]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	431a      	orrs	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004a7a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	6911      	ldr	r1, [r2, #16]
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	68d2      	ldr	r2, [r2, #12]
 8004a86:	4311      	orrs	r1, r2
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	6812      	ldr	r2, [r2, #0]
 8004a8c:	430b      	orrs	r3, r1
 8004a8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	695a      	ldr	r2, [r3, #20]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f042 0201 	orr.w	r2, r2, #1
 8004aba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2220      	movs	r2, #32
 8004ac6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3710      	adds	r7, #16
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	000186a0 	.word	0x000186a0
 8004ae8:	001e847f 	.word	0x001e847f
 8004aec:	003d08ff 	.word	0x003d08ff
 8004af0:	431bde83 	.word	0x431bde83
 8004af4:	10624dd3 	.word	0x10624dd3

08004af8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b088      	sub	sp, #32
 8004afc:	af02      	add	r7, sp, #8
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	607a      	str	r2, [r7, #4]
 8004b02:	461a      	mov	r2, r3
 8004b04:	460b      	mov	r3, r1
 8004b06:	817b      	strh	r3, [r7, #10]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b0c:	f7ff fafc 	bl	8004108 <HAL_GetTick>
 8004b10:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	2b20      	cmp	r3, #32
 8004b1c:	f040 80e0 	bne.w	8004ce0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	9300      	str	r3, [sp, #0]
 8004b24:	2319      	movs	r3, #25
 8004b26:	2201      	movs	r2, #1
 8004b28:	4970      	ldr	r1, [pc, #448]	@ (8004cec <HAL_I2C_Master_Transmit+0x1f4>)
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	f001 fa24 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d001      	beq.n	8004b3a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004b36:	2302      	movs	r3, #2
 8004b38:	e0d3      	b.n	8004ce2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d101      	bne.n	8004b48 <HAL_I2C_Master_Transmit+0x50>
 8004b44:	2302      	movs	r3, #2
 8004b46:	e0cc      	b.n	8004ce2 <HAL_I2C_Master_Transmit+0x1ea>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0301 	and.w	r3, r3, #1
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d007      	beq.n	8004b6e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f042 0201 	orr.w	r2, r2, #1
 8004b6c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b7c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2221      	movs	r2, #33	@ 0x21
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2210      	movs	r2, #16
 8004b8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	893a      	ldrh	r2, [r7, #8]
 8004b9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	4a50      	ldr	r2, [pc, #320]	@ (8004cf0 <HAL_I2C_Master_Transmit+0x1f8>)
 8004bae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004bb0:	8979      	ldrh	r1, [r7, #10]
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	6a3a      	ldr	r2, [r7, #32]
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 ff10 	bl	80059dc <I2C_MasterRequestWrite>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d001      	beq.n	8004bc6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e08d      	b.n	8004ce2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	613b      	str	r3, [r7, #16]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	695b      	ldr	r3, [r3, #20]
 8004bd0:	613b      	str	r3, [r7, #16]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	699b      	ldr	r3, [r3, #24]
 8004bd8:	613b      	str	r3, [r7, #16]
 8004bda:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004bdc:	e066      	b.n	8004cac <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bde:	697a      	ldr	r2, [r7, #20]
 8004be0:	6a39      	ldr	r1, [r7, #32]
 8004be2:	68f8      	ldr	r0, [r7, #12]
 8004be4:	f001 fa9e 	bl	8006124 <I2C_WaitOnTXEFlagUntilTimeout>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00d      	beq.n	8004c0a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf2:	2b04      	cmp	r3, #4
 8004bf4:	d107      	bne.n	8004c06 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c04:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e06b      	b.n	8004ce2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c0e:	781a      	ldrb	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1a:	1c5a      	adds	r2, r3, #1
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	3b01      	subs	r3, #1
 8004c28:	b29a      	uxth	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c32:	3b01      	subs	r3, #1
 8004c34:	b29a      	uxth	r2, r3
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	695b      	ldr	r3, [r3, #20]
 8004c40:	f003 0304 	and.w	r3, r3, #4
 8004c44:	2b04      	cmp	r3, #4
 8004c46:	d11b      	bne.n	8004c80 <HAL_I2C_Master_Transmit+0x188>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d017      	beq.n	8004c80 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c54:	781a      	ldrb	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c60:	1c5a      	adds	r2, r3, #1
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	6a39      	ldr	r1, [r7, #32]
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f001 fa8e 	bl	80061a6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00d      	beq.n	8004cac <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c94:	2b04      	cmp	r3, #4
 8004c96:	d107      	bne.n	8004ca8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ca6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e01a      	b.n	8004ce2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d194      	bne.n	8004bde <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	e000      	b.n	8004ce2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004ce0:	2302      	movs	r3, #2
  }
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3718      	adds	r7, #24
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	00100002 	.word	0x00100002
 8004cf0:	ffff0000 	.word	0xffff0000

08004cf4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b08c      	sub	sp, #48	@ 0x30
 8004cf8:	af02      	add	r7, sp, #8
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	607a      	str	r2, [r7, #4]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	460b      	mov	r3, r1
 8004d02:	817b      	strh	r3, [r7, #10]
 8004d04:	4613      	mov	r3, r2
 8004d06:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d08:	f7ff f9fe 	bl	8004108 <HAL_GetTick>
 8004d0c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	2b20      	cmp	r3, #32
 8004d18:	f040 820b 	bne.w	8005132 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	2319      	movs	r3, #25
 8004d22:	2201      	movs	r2, #1
 8004d24:	497c      	ldr	r1, [pc, #496]	@ (8004f18 <HAL_I2C_Master_Receive+0x224>)
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f001 f926 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d001      	beq.n	8004d36 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004d32:	2302      	movs	r3, #2
 8004d34:	e1fe      	b.n	8005134 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d101      	bne.n	8004d44 <HAL_I2C_Master_Receive+0x50>
 8004d40:	2302      	movs	r3, #2
 8004d42:	e1f7      	b.n	8005134 <HAL_I2C_Master_Receive+0x440>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d007      	beq.n	8004d6a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f042 0201 	orr.w	r2, r2, #1
 8004d68:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d78:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2222      	movs	r2, #34	@ 0x22
 8004d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2210      	movs	r2, #16
 8004d86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	893a      	ldrh	r2, [r7, #8]
 8004d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da0:	b29a      	uxth	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	4a5c      	ldr	r2, [pc, #368]	@ (8004f1c <HAL_I2C_Master_Receive+0x228>)
 8004daa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004dac:	8979      	ldrh	r1, [r7, #10]
 8004dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	f000 fe94 	bl	8005ae0 <I2C_MasterRequestRead>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d001      	beq.n	8004dc2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e1b8      	b.n	8005134 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d113      	bne.n	8004df2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dca:	2300      	movs	r3, #0
 8004dcc:	623b      	str	r3, [r7, #32]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	695b      	ldr	r3, [r3, #20]
 8004dd4:	623b      	str	r3, [r7, #32]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	623b      	str	r3, [r7, #32]
 8004dde:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	e18c      	b.n	800510c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d11b      	bne.n	8004e32 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	61fb      	str	r3, [r7, #28]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	61fb      	str	r3, [r7, #28]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	699b      	ldr	r3, [r3, #24]
 8004e1c:	61fb      	str	r3, [r7, #28]
 8004e1e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e2e:	601a      	str	r2, [r3, #0]
 8004e30:	e16c      	b.n	800510c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d11b      	bne.n	8004e72 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e48:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	61bb      	str	r3, [r7, #24]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	695b      	ldr	r3, [r3, #20]
 8004e64:	61bb      	str	r3, [r7, #24]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	61bb      	str	r3, [r7, #24]
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	e14c      	b.n	800510c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e82:	2300      	movs	r3, #0
 8004e84:	617b      	str	r3, [r7, #20]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	617b      	str	r3, [r7, #20]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	699b      	ldr	r3, [r3, #24]
 8004e94:	617b      	str	r3, [r7, #20]
 8004e96:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004e98:	e138      	b.n	800510c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e9e:	2b03      	cmp	r3, #3
 8004ea0:	f200 80f1 	bhi.w	8005086 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d123      	bne.n	8004ef4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004eac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f001 f9b9 	bl	8006228 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d001      	beq.n	8004ec0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e139      	b.n	8005134 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	691a      	ldr	r2, [r3, #16]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eca:	b2d2      	uxtb	r2, r2
 8004ecc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed2:	1c5a      	adds	r2, r3, #1
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004edc:	3b01      	subs	r3, #1
 8004ede:	b29a      	uxth	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	3b01      	subs	r3, #1
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ef2:	e10b      	b.n	800510c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d14e      	bne.n	8004f9a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efe:	9300      	str	r3, [sp, #0]
 8004f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f02:	2200      	movs	r2, #0
 8004f04:	4906      	ldr	r1, [pc, #24]	@ (8004f20 <HAL_I2C_Master_Receive+0x22c>)
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f001 f836 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d008      	beq.n	8004f24 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e10e      	b.n	8005134 <HAL_I2C_Master_Receive+0x440>
 8004f16:	bf00      	nop
 8004f18:	00100002 	.word	0x00100002
 8004f1c:	ffff0000 	.word	0xffff0000
 8004f20:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	691a      	ldr	r2, [r3, #16]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f46:	1c5a      	adds	r2, r3, #1
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f50:	3b01      	subs	r3, #1
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	691a      	ldr	r2, [r3, #16]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f70:	b2d2      	uxtb	r2, r2
 8004f72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f78:	1c5a      	adds	r2, r3, #1
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f82:	3b01      	subs	r3, #1
 8004f84:	b29a      	uxth	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	3b01      	subs	r3, #1
 8004f92:	b29a      	uxth	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f98:	e0b8      	b.n	800510c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9c:	9300      	str	r3, [sp, #0]
 8004f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	4966      	ldr	r1, [pc, #408]	@ (800513c <HAL_I2C_Master_Receive+0x448>)
 8004fa4:	68f8      	ldr	r0, [r7, #12]
 8004fa6:	f000 ffe7 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d001      	beq.n	8004fb4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e0bf      	b.n	8005134 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	691a      	ldr	r2, [r3, #16]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fce:	b2d2      	uxtb	r2, r2
 8004fd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd6:	1c5a      	adds	r2, r3, #1
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	b29a      	uxth	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff8:	9300      	str	r3, [sp, #0]
 8004ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	494f      	ldr	r1, [pc, #316]	@ (800513c <HAL_I2C_Master_Receive+0x448>)
 8005000:	68f8      	ldr	r0, [r7, #12]
 8005002:	f000 ffb9 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d001      	beq.n	8005010 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e091      	b.n	8005134 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800501e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	691a      	ldr	r2, [r3, #16]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502a:	b2d2      	uxtb	r2, r2
 800502c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005032:	1c5a      	adds	r2, r3, #1
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800503c:	3b01      	subs	r3, #1
 800503e:	b29a      	uxth	r2, r3
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005048:	b29b      	uxth	r3, r3
 800504a:	3b01      	subs	r3, #1
 800504c:	b29a      	uxth	r2, r3
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	691a      	ldr	r2, [r3, #16]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800505c:	b2d2      	uxtb	r2, r2
 800505e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005064:	1c5a      	adds	r2, r3, #1
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800506e:	3b01      	subs	r3, #1
 8005070:	b29a      	uxth	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800507a:	b29b      	uxth	r3, r3
 800507c:	3b01      	subs	r3, #1
 800507e:	b29a      	uxth	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005084:	e042      	b.n	800510c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005086:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005088:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800508a:	68f8      	ldr	r0, [r7, #12]
 800508c:	f001 f8cc 	bl	8006228 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d001      	beq.n	800509a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e04c      	b.n	8005134 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	691a      	ldr	r2, [r3, #16]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a4:	b2d2      	uxtb	r2, r2
 80050a6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ac:	1c5a      	adds	r2, r3, #1
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b6:	3b01      	subs	r3, #1
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	3b01      	subs	r3, #1
 80050c6:	b29a      	uxth	r2, r3
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	695b      	ldr	r3, [r3, #20]
 80050d2:	f003 0304 	and.w	r3, r3, #4
 80050d6:	2b04      	cmp	r3, #4
 80050d8:	d118      	bne.n	800510c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ec:	1c5a      	adds	r2, r3, #1
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f6:	3b01      	subs	r3, #1
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005102:	b29b      	uxth	r3, r3
 8005104:	3b01      	subs	r3, #1
 8005106:	b29a      	uxth	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005110:	2b00      	cmp	r3, #0
 8005112:	f47f aec2 	bne.w	8004e9a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2220      	movs	r2, #32
 800511a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800512e:	2300      	movs	r3, #0
 8005130:	e000      	b.n	8005134 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005132:	2302      	movs	r3, #2
  }
}
 8005134:	4618      	mov	r0, r3
 8005136:	3728      	adds	r7, #40	@ 0x28
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	00010004 	.word	0x00010004

08005140 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b088      	sub	sp, #32
 8005144:	af02      	add	r7, sp, #8
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	4608      	mov	r0, r1
 800514a:	4611      	mov	r1, r2
 800514c:	461a      	mov	r2, r3
 800514e:	4603      	mov	r3, r0
 8005150:	817b      	strh	r3, [r7, #10]
 8005152:	460b      	mov	r3, r1
 8005154:	813b      	strh	r3, [r7, #8]
 8005156:	4613      	mov	r3, r2
 8005158:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800515a:	f7fe ffd5 	bl	8004108 <HAL_GetTick>
 800515e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005166:	b2db      	uxtb	r3, r3
 8005168:	2b20      	cmp	r3, #32
 800516a:	f040 80d9 	bne.w	8005320 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	9300      	str	r3, [sp, #0]
 8005172:	2319      	movs	r3, #25
 8005174:	2201      	movs	r2, #1
 8005176:	496d      	ldr	r1, [pc, #436]	@ (800532c <HAL_I2C_Mem_Write+0x1ec>)
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f000 fefd 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005184:	2302      	movs	r3, #2
 8005186:	e0cc      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800518e:	2b01      	cmp	r3, #1
 8005190:	d101      	bne.n	8005196 <HAL_I2C_Mem_Write+0x56>
 8005192:	2302      	movs	r3, #2
 8005194:	e0c5      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2201      	movs	r2, #1
 800519a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d007      	beq.n	80051bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0201 	orr.w	r2, r2, #1
 80051ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2221      	movs	r2, #33	@ 0x21
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2240      	movs	r2, #64	@ 0x40
 80051d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6a3a      	ldr	r2, [r7, #32]
 80051e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80051ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4a4d      	ldr	r2, [pc, #308]	@ (8005330 <HAL_I2C_Mem_Write+0x1f0>)
 80051fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80051fe:	88f8      	ldrh	r0, [r7, #6]
 8005200:	893a      	ldrh	r2, [r7, #8]
 8005202:	8979      	ldrh	r1, [r7, #10]
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	9301      	str	r3, [sp, #4]
 8005208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	4603      	mov	r3, r0
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f000 fd34 	bl	8005c7c <I2C_RequestMemoryWrite>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d052      	beq.n	80052c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e081      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800521e:	697a      	ldr	r2, [r7, #20]
 8005220:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f000 ff7e 	bl	8006124 <I2C_WaitOnTXEFlagUntilTimeout>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00d      	beq.n	800524a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005232:	2b04      	cmp	r3, #4
 8005234:	d107      	bne.n	8005246 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005244:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e06b      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524e:	781a      	ldrb	r2, [r3, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800525a:	1c5a      	adds	r2, r3, #1
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005264:	3b01      	subs	r3, #1
 8005266:	b29a      	uxth	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005270:	b29b      	uxth	r3, r3
 8005272:	3b01      	subs	r3, #1
 8005274:	b29a      	uxth	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	695b      	ldr	r3, [r3, #20]
 8005280:	f003 0304 	and.w	r3, r3, #4
 8005284:	2b04      	cmp	r3, #4
 8005286:	d11b      	bne.n	80052c0 <HAL_I2C_Mem_Write+0x180>
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800528c:	2b00      	cmp	r3, #0
 800528e:	d017      	beq.n	80052c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005294:	781a      	ldrb	r2, [r3, #0]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a0:	1c5a      	adds	r2, r3, #1
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052aa:	3b01      	subs	r3, #1
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	3b01      	subs	r3, #1
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1aa      	bne.n	800521e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052c8:	697a      	ldr	r2, [r7, #20]
 80052ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f000 ff6a 	bl	80061a6 <I2C_WaitOnBTFFlagUntilTimeout>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00d      	beq.n	80052f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d107      	bne.n	80052f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e016      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005302:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2220      	movs	r2, #32
 8005308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800531c:	2300      	movs	r3, #0
 800531e:	e000      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005320:	2302      	movs	r3, #2
  }
}
 8005322:	4618      	mov	r0, r3
 8005324:	3718      	adds	r7, #24
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	00100002 	.word	0x00100002
 8005330:	ffff0000 	.word	0xffff0000

08005334 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b08c      	sub	sp, #48	@ 0x30
 8005338:	af02      	add	r7, sp, #8
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	4608      	mov	r0, r1
 800533e:	4611      	mov	r1, r2
 8005340:	461a      	mov	r2, r3
 8005342:	4603      	mov	r3, r0
 8005344:	817b      	strh	r3, [r7, #10]
 8005346:	460b      	mov	r3, r1
 8005348:	813b      	strh	r3, [r7, #8]
 800534a:	4613      	mov	r3, r2
 800534c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800534e:	f7fe fedb 	bl	8004108 <HAL_GetTick>
 8005352:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800535a:	b2db      	uxtb	r3, r3
 800535c:	2b20      	cmp	r3, #32
 800535e:	f040 8208 	bne.w	8005772 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	2319      	movs	r3, #25
 8005368:	2201      	movs	r2, #1
 800536a:	497b      	ldr	r1, [pc, #492]	@ (8005558 <HAL_I2C_Mem_Read+0x224>)
 800536c:	68f8      	ldr	r0, [r7, #12]
 800536e:	f000 fe03 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d001      	beq.n	800537c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005378:	2302      	movs	r3, #2
 800537a:	e1fb      	b.n	8005774 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005382:	2b01      	cmp	r3, #1
 8005384:	d101      	bne.n	800538a <HAL_I2C_Mem_Read+0x56>
 8005386:	2302      	movs	r3, #2
 8005388:	e1f4      	b.n	8005774 <HAL_I2C_Mem_Read+0x440>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	2b01      	cmp	r3, #1
 800539e:	d007      	beq.n	80053b0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f042 0201 	orr.w	r2, r2, #1
 80053ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2222      	movs	r2, #34	@ 0x22
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2240      	movs	r2, #64	@ 0x40
 80053cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80053e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e6:	b29a      	uxth	r2, r3
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	4a5b      	ldr	r2, [pc, #364]	@ (800555c <HAL_I2C_Mem_Read+0x228>)
 80053f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80053f2:	88f8      	ldrh	r0, [r7, #6]
 80053f4:	893a      	ldrh	r2, [r7, #8]
 80053f6:	8979      	ldrh	r1, [r7, #10]
 80053f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fa:	9301      	str	r3, [sp, #4]
 80053fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	4603      	mov	r3, r0
 8005402:	68f8      	ldr	r0, [r7, #12]
 8005404:	f000 fcd0 	bl	8005da8 <I2C_RequestMemoryRead>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e1b0      	b.n	8005774 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005416:	2b00      	cmp	r3, #0
 8005418:	d113      	bne.n	8005442 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800541a:	2300      	movs	r3, #0
 800541c:	623b      	str	r3, [r7, #32]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	623b      	str	r3, [r7, #32]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	699b      	ldr	r3, [r3, #24]
 800542c:	623b      	str	r3, [r7, #32]
 800542e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800543e:	601a      	str	r2, [r3, #0]
 8005440:	e184      	b.n	800574c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005446:	2b01      	cmp	r3, #1
 8005448:	d11b      	bne.n	8005482 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005458:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800545a:	2300      	movs	r3, #0
 800545c:	61fb      	str	r3, [r7, #28]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	695b      	ldr	r3, [r3, #20]
 8005464:	61fb      	str	r3, [r7, #28]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	61fb      	str	r3, [r7, #28]
 800546e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	e164      	b.n	800574c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005486:	2b02      	cmp	r3, #2
 8005488:	d11b      	bne.n	80054c2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005498:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054aa:	2300      	movs	r3, #0
 80054ac:	61bb      	str	r3, [r7, #24]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	61bb      	str	r3, [r7, #24]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	61bb      	str	r3, [r7, #24]
 80054be:	69bb      	ldr	r3, [r7, #24]
 80054c0:	e144      	b.n	800574c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054c2:	2300      	movs	r3, #0
 80054c4:	617b      	str	r3, [r7, #20]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	617b      	str	r3, [r7, #20]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	617b      	str	r3, [r7, #20]
 80054d6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80054d8:	e138      	b.n	800574c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054de:	2b03      	cmp	r3, #3
 80054e0:	f200 80f1 	bhi.w	80056c6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d123      	bne.n	8005534 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ee:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 fe99 	bl	8006228 <I2C_WaitOnRXNEFlagUntilTimeout>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d001      	beq.n	8005500 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e139      	b.n	8005774 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	691a      	ldr	r2, [r3, #16]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550a:	b2d2      	uxtb	r2, r2
 800550c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005512:	1c5a      	adds	r2, r3, #1
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800551c:	3b01      	subs	r3, #1
 800551e:	b29a      	uxth	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005528:	b29b      	uxth	r3, r3
 800552a:	3b01      	subs	r3, #1
 800552c:	b29a      	uxth	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005532:	e10b      	b.n	800574c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005538:	2b02      	cmp	r3, #2
 800553a:	d14e      	bne.n	80055da <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800553c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800553e:	9300      	str	r3, [sp, #0]
 8005540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005542:	2200      	movs	r2, #0
 8005544:	4906      	ldr	r1, [pc, #24]	@ (8005560 <HAL_I2C_Mem_Read+0x22c>)
 8005546:	68f8      	ldr	r0, [r7, #12]
 8005548:	f000 fd16 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d008      	beq.n	8005564 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e10e      	b.n	8005774 <HAL_I2C_Mem_Read+0x440>
 8005556:	bf00      	nop
 8005558:	00100002 	.word	0x00100002
 800555c:	ffff0000 	.word	0xffff0000
 8005560:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005572:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	691a      	ldr	r2, [r3, #16]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557e:	b2d2      	uxtb	r2, r2
 8005580:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005586:	1c5a      	adds	r2, r3, #1
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005590:	3b01      	subs	r3, #1
 8005592:	b29a      	uxth	r2, r3
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800559c:	b29b      	uxth	r3, r3
 800559e:	3b01      	subs	r3, #1
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	691a      	ldr	r2, [r3, #16]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b0:	b2d2      	uxtb	r2, r2
 80055b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b8:	1c5a      	adds	r2, r3, #1
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055c2:	3b01      	subs	r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80055d8:	e0b8      	b.n	800574c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e0:	2200      	movs	r2, #0
 80055e2:	4966      	ldr	r1, [pc, #408]	@ (800577c <HAL_I2C_Mem_Read+0x448>)
 80055e4:	68f8      	ldr	r0, [r7, #12]
 80055e6:	f000 fcc7 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e0bf      	b.n	8005774 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005602:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	691a      	ldr	r2, [r3, #16]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560e:	b2d2      	uxtb	r2, r2
 8005610:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005616:	1c5a      	adds	r2, r3, #1
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005620:	3b01      	subs	r3, #1
 8005622:	b29a      	uxth	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800562c:	b29b      	uxth	r3, r3
 800562e:	3b01      	subs	r3, #1
 8005630:	b29a      	uxth	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563c:	2200      	movs	r2, #0
 800563e:	494f      	ldr	r1, [pc, #316]	@ (800577c <HAL_I2C_Mem_Read+0x448>)
 8005640:	68f8      	ldr	r0, [r7, #12]
 8005642:	f000 fc99 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d001      	beq.n	8005650 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	e091      	b.n	8005774 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800565e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	691a      	ldr	r2, [r3, #16]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566a:	b2d2      	uxtb	r2, r2
 800566c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005672:	1c5a      	adds	r2, r3, #1
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800567c:	3b01      	subs	r3, #1
 800567e:	b29a      	uxth	r2, r3
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005688:	b29b      	uxth	r3, r3
 800568a:	3b01      	subs	r3, #1
 800568c:	b29a      	uxth	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	691a      	ldr	r2, [r3, #16]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569c:	b2d2      	uxtb	r2, r2
 800569e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a4:	1c5a      	adds	r2, r3, #1
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056ae:	3b01      	subs	r3, #1
 80056b0:	b29a      	uxth	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	3b01      	subs	r3, #1
 80056be:	b29a      	uxth	r2, r3
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80056c4:	e042      	b.n	800574c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056c8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80056ca:	68f8      	ldr	r0, [r7, #12]
 80056cc:	f000 fdac 	bl	8006228 <I2C_WaitOnRXNEFlagUntilTimeout>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d001      	beq.n	80056da <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e04c      	b.n	8005774 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	691a      	ldr	r2, [r3, #16]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e4:	b2d2      	uxtb	r2, r2
 80056e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ec:	1c5a      	adds	r2, r3, #1
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f6:	3b01      	subs	r3, #1
 80056f8:	b29a      	uxth	r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005702:	b29b      	uxth	r3, r3
 8005704:	3b01      	subs	r3, #1
 8005706:	b29a      	uxth	r2, r3
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	f003 0304 	and.w	r3, r3, #4
 8005716:	2b04      	cmp	r3, #4
 8005718:	d118      	bne.n	800574c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	691a      	ldr	r2, [r3, #16]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005724:	b2d2      	uxtb	r2, r2
 8005726:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572c:	1c5a      	adds	r2, r3, #1
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005736:	3b01      	subs	r3, #1
 8005738:	b29a      	uxth	r2, r3
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005742:	b29b      	uxth	r3, r3
 8005744:	3b01      	subs	r3, #1
 8005746:	b29a      	uxth	r2, r3
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005750:	2b00      	cmp	r3, #0
 8005752:	f47f aec2 	bne.w	80054da <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2220      	movs	r2, #32
 800575a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800576e:	2300      	movs	r3, #0
 8005770:	e000      	b.n	8005774 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005772:	2302      	movs	r3, #2
  }
}
 8005774:	4618      	mov	r0, r3
 8005776:	3728      	adds	r7, #40	@ 0x28
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	00010004 	.word	0x00010004

08005780 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b08a      	sub	sp, #40	@ 0x28
 8005784:	af02      	add	r7, sp, #8
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	607a      	str	r2, [r7, #4]
 800578a:	603b      	str	r3, [r7, #0]
 800578c:	460b      	mov	r3, r1
 800578e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005790:	f7fe fcba 	bl	8004108 <HAL_GetTick>
 8005794:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005796:	2300      	movs	r3, #0
 8005798:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	2b20      	cmp	r3, #32
 80057a4:	f040 8111 	bne.w	80059ca <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	9300      	str	r3, [sp, #0]
 80057ac:	2319      	movs	r3, #25
 80057ae:	2201      	movs	r2, #1
 80057b0:	4988      	ldr	r1, [pc, #544]	@ (80059d4 <HAL_I2C_IsDeviceReady+0x254>)
 80057b2:	68f8      	ldr	r0, [r7, #12]
 80057b4:	f000 fbe0 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d001      	beq.n	80057c2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80057be:	2302      	movs	r3, #2
 80057c0:	e104      	b.n	80059cc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d101      	bne.n	80057d0 <HAL_I2C_IsDeviceReady+0x50>
 80057cc:	2302      	movs	r3, #2
 80057ce:	e0fd      	b.n	80059cc <HAL_I2C_IsDeviceReady+0x24c>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2201      	movs	r2, #1
 80057d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d007      	beq.n	80057f6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f042 0201 	orr.w	r2, r2, #1
 80057f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005804:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2224      	movs	r2, #36	@ 0x24
 800580a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	4a70      	ldr	r2, [pc, #448]	@ (80059d8 <HAL_I2C_IsDeviceReady+0x258>)
 8005818:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005828:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	2200      	movs	r2, #0
 8005832:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f000 fb9e 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00d      	beq.n	800585e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800584c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005850:	d103      	bne.n	800585a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005858:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800585a:	2303      	movs	r3, #3
 800585c:	e0b6      	b.n	80059cc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800585e:	897b      	ldrh	r3, [r7, #10]
 8005860:	b2db      	uxtb	r3, r3
 8005862:	461a      	mov	r2, r3
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800586c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800586e:	f7fe fc4b 	bl	8004108 <HAL_GetTick>
 8005872:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	695b      	ldr	r3, [r3, #20]
 800587a:	f003 0302 	and.w	r3, r3, #2
 800587e:	2b02      	cmp	r3, #2
 8005880:	bf0c      	ite	eq
 8005882:	2301      	moveq	r3, #1
 8005884:	2300      	movne	r3, #0
 8005886:	b2db      	uxtb	r3, r3
 8005888:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	695b      	ldr	r3, [r3, #20]
 8005890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005898:	bf0c      	ite	eq
 800589a:	2301      	moveq	r3, #1
 800589c:	2300      	movne	r3, #0
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80058a2:	e025      	b.n	80058f0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80058a4:	f7fe fc30 	bl	8004108 <HAL_GetTick>
 80058a8:	4602      	mov	r2, r0
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	683a      	ldr	r2, [r7, #0]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d302      	bcc.n	80058ba <HAL_I2C_IsDeviceReady+0x13a>
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d103      	bne.n	80058c2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	22a0      	movs	r2, #160	@ 0xa0
 80058be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	695b      	ldr	r3, [r3, #20]
 80058c8:	f003 0302 	and.w	r3, r3, #2
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	bf0c      	ite	eq
 80058d0:	2301      	moveq	r3, #1
 80058d2:	2300      	movne	r3, #0
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058e6:	bf0c      	ite	eq
 80058e8:	2301      	moveq	r3, #1
 80058ea:	2300      	movne	r3, #0
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2ba0      	cmp	r3, #160	@ 0xa0
 80058fa:	d005      	beq.n	8005908 <HAL_I2C_IsDeviceReady+0x188>
 80058fc:	7dfb      	ldrb	r3, [r7, #23]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d102      	bne.n	8005908 <HAL_I2C_IsDeviceReady+0x188>
 8005902:	7dbb      	ldrb	r3, [r7, #22]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d0cd      	beq.n	80058a4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2220      	movs	r2, #32
 800590c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	695b      	ldr	r3, [r3, #20]
 8005916:	f003 0302 	and.w	r3, r3, #2
 800591a:	2b02      	cmp	r3, #2
 800591c:	d129      	bne.n	8005972 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800592c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800592e:	2300      	movs	r3, #0
 8005930:	613b      	str	r3, [r7, #16]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	695b      	ldr	r3, [r3, #20]
 8005938:	613b      	str	r3, [r7, #16]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	699b      	ldr	r3, [r3, #24]
 8005940:	613b      	str	r3, [r7, #16]
 8005942:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	2319      	movs	r3, #25
 800594a:	2201      	movs	r2, #1
 800594c:	4921      	ldr	r1, [pc, #132]	@ (80059d4 <HAL_I2C_IsDeviceReady+0x254>)
 800594e:	68f8      	ldr	r0, [r7, #12]
 8005950:	f000 fb12 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d001      	beq.n	800595e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e036      	b.n	80059cc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2220      	movs	r2, #32
 8005962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800596e:	2300      	movs	r3, #0
 8005970:	e02c      	b.n	80059cc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005980:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800598a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	9300      	str	r3, [sp, #0]
 8005990:	2319      	movs	r3, #25
 8005992:	2201      	movs	r2, #1
 8005994:	490f      	ldr	r1, [pc, #60]	@ (80059d4 <HAL_I2C_IsDeviceReady+0x254>)
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f000 faee 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e012      	b.n	80059cc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	3301      	adds	r3, #1
 80059aa:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80059ac:	69ba      	ldr	r2, [r7, #24]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	f4ff af32 	bcc.w	800581a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2220      	movs	r2, #32
 80059ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e000      	b.n	80059cc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80059ca:	2302      	movs	r3, #2
  }
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3720      	adds	r7, #32
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	00100002 	.word	0x00100002
 80059d8:	ffff0000 	.word	0xffff0000

080059dc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b088      	sub	sp, #32
 80059e0:	af02      	add	r7, sp, #8
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	607a      	str	r2, [r7, #4]
 80059e6:	603b      	str	r3, [r7, #0]
 80059e8:	460b      	mov	r3, r1
 80059ea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	2b08      	cmp	r3, #8
 80059f6:	d006      	beq.n	8005a06 <I2C_MasterRequestWrite+0x2a>
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d003      	beq.n	8005a06 <I2C_MasterRequestWrite+0x2a>
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005a04:	d108      	bne.n	8005a18 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	e00b      	b.n	8005a30 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a1c:	2b12      	cmp	r3, #18
 8005a1e:	d107      	bne.n	8005a30 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a2e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 fa9b 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d00d      	beq.n	8005a64 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a56:	d103      	bne.n	8005a60 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a5e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	e035      	b.n	8005ad0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	691b      	ldr	r3, [r3, #16]
 8005a68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a6c:	d108      	bne.n	8005a80 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a6e:	897b      	ldrh	r3, [r7, #10]
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	461a      	mov	r2, r3
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005a7c:	611a      	str	r2, [r3, #16]
 8005a7e:	e01b      	b.n	8005ab8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a80:	897b      	ldrh	r3, [r7, #10]
 8005a82:	11db      	asrs	r3, r3, #7
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	f003 0306 	and.w	r3, r3, #6
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	f063 030f 	orn	r3, r3, #15
 8005a90:	b2da      	uxtb	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	490e      	ldr	r1, [pc, #56]	@ (8005ad8 <I2C_MasterRequestWrite+0xfc>)
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f000 fac1 	bl	8006026 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e010      	b.n	8005ad0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005aae:	897b      	ldrh	r3, [r7, #10]
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	4907      	ldr	r1, [pc, #28]	@ (8005adc <I2C_MasterRequestWrite+0x100>)
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	f000 fab1 	bl	8006026 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d001      	beq.n	8005ace <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e000      	b.n	8005ad0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005ace:	2300      	movs	r3, #0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3718      	adds	r7, #24
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	00010008 	.word	0x00010008
 8005adc:	00010002 	.word	0x00010002

08005ae0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b088      	sub	sp, #32
 8005ae4:	af02      	add	r7, sp, #8
 8005ae6:	60f8      	str	r0, [r7, #12]
 8005ae8:	607a      	str	r2, [r7, #4]
 8005aea:	603b      	str	r3, [r7, #0]
 8005aec:	460b      	mov	r3, r1
 8005aee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005b04:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	2b08      	cmp	r3, #8
 8005b0a:	d006      	beq.n	8005b1a <I2C_MasterRequestRead+0x3a>
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d003      	beq.n	8005b1a <I2C_MasterRequestRead+0x3a>
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b18:	d108      	bne.n	8005b2c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b28:	601a      	str	r2, [r3, #0]
 8005b2a:	e00b      	b.n	8005b44 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b30:	2b11      	cmp	r3, #17
 8005b32:	d107      	bne.n	8005b44 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b42:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	9300      	str	r3, [sp, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f000 fa11 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00d      	beq.n	8005b78 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b6a:	d103      	bne.n	8005b74 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b72:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b74:	2303      	movs	r3, #3
 8005b76:	e079      	b.n	8005c6c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	691b      	ldr	r3, [r3, #16]
 8005b7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b80:	d108      	bne.n	8005b94 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005b82:	897b      	ldrh	r3, [r7, #10]
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	f043 0301 	orr.w	r3, r3, #1
 8005b8a:	b2da      	uxtb	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	611a      	str	r2, [r3, #16]
 8005b92:	e05f      	b.n	8005c54 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b94:	897b      	ldrh	r3, [r7, #10]
 8005b96:	11db      	asrs	r3, r3, #7
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	f003 0306 	and.w	r3, r3, #6
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	f063 030f 	orn	r3, r3, #15
 8005ba4:	b2da      	uxtb	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	4930      	ldr	r1, [pc, #192]	@ (8005c74 <I2C_MasterRequestRead+0x194>)
 8005bb2:	68f8      	ldr	r0, [r7, #12]
 8005bb4:	f000 fa37 	bl	8006026 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d001      	beq.n	8005bc2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e054      	b.n	8005c6c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005bc2:	897b      	ldrh	r3, [r7, #10]
 8005bc4:	b2da      	uxtb	r2, r3
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	4929      	ldr	r1, [pc, #164]	@ (8005c78 <I2C_MasterRequestRead+0x198>)
 8005bd2:	68f8      	ldr	r0, [r7, #12]
 8005bd4:	f000 fa27 	bl	8006026 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d001      	beq.n	8005be2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e044      	b.n	8005c6c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005be2:	2300      	movs	r3, #0
 8005be4:	613b      	str	r3, [r7, #16]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	613b      	str	r3, [r7, #16]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	613b      	str	r3, [r7, #16]
 8005bf6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c06:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c14:	68f8      	ldr	r0, [r7, #12]
 8005c16:	f000 f9af 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d00d      	beq.n	8005c3c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c2e:	d103      	bne.n	8005c38 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c36:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e017      	b.n	8005c6c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005c3c:	897b      	ldrh	r3, [r7, #10]
 8005c3e:	11db      	asrs	r3, r3, #7
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	f003 0306 	and.w	r3, r3, #6
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	f063 030e 	orn	r3, r3, #14
 8005c4c:	b2da      	uxtb	r2, r3
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	4907      	ldr	r1, [pc, #28]	@ (8005c78 <I2C_MasterRequestRead+0x198>)
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f000 f9e3 	bl	8006026 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d001      	beq.n	8005c6a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e000      	b.n	8005c6c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3718      	adds	r7, #24
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	00010008 	.word	0x00010008
 8005c78:	00010002 	.word	0x00010002

08005c7c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b088      	sub	sp, #32
 8005c80:	af02      	add	r7, sp, #8
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	4608      	mov	r0, r1
 8005c86:	4611      	mov	r1, r2
 8005c88:	461a      	mov	r2, r3
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	817b      	strh	r3, [r7, #10]
 8005c8e:	460b      	mov	r3, r1
 8005c90:	813b      	strh	r3, [r7, #8]
 8005c92:	4613      	mov	r3, r2
 8005c94:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ca4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	6a3b      	ldr	r3, [r7, #32]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f000 f960 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00d      	beq.n	8005cda <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ccc:	d103      	bne.n	8005cd6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cd4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e05f      	b.n	8005d9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cda:	897b      	ldrh	r3, [r7, #10]
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	461a      	mov	r2, r3
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ce8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cec:	6a3a      	ldr	r2, [r7, #32]
 8005cee:	492d      	ldr	r1, [pc, #180]	@ (8005da4 <I2C_RequestMemoryWrite+0x128>)
 8005cf0:	68f8      	ldr	r0, [r7, #12]
 8005cf2:	f000 f998 	bl	8006026 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d001      	beq.n	8005d00 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e04c      	b.n	8005d9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d00:	2300      	movs	r3, #0
 8005d02:	617b      	str	r3, [r7, #20]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	617b      	str	r3, [r7, #20]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	617b      	str	r3, [r7, #20]
 8005d14:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d18:	6a39      	ldr	r1, [r7, #32]
 8005d1a:	68f8      	ldr	r0, [r7, #12]
 8005d1c:	f000 fa02 	bl	8006124 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d00d      	beq.n	8005d42 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2a:	2b04      	cmp	r3, #4
 8005d2c:	d107      	bne.n	8005d3e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d3c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e02b      	b.n	8005d9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d42:	88fb      	ldrh	r3, [r7, #6]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d105      	bne.n	8005d54 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d48:	893b      	ldrh	r3, [r7, #8]
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	611a      	str	r2, [r3, #16]
 8005d52:	e021      	b.n	8005d98 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d54:	893b      	ldrh	r3, [r7, #8]
 8005d56:	0a1b      	lsrs	r3, r3, #8
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	b2da      	uxtb	r2, r3
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d64:	6a39      	ldr	r1, [r7, #32]
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f000 f9dc 	bl	8006124 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00d      	beq.n	8005d8e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d76:	2b04      	cmp	r3, #4
 8005d78:	d107      	bne.n	8005d8a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d88:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e005      	b.n	8005d9a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d8e:	893b      	ldrh	r3, [r7, #8]
 8005d90:	b2da      	uxtb	r2, r3
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3718      	adds	r7, #24
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	00010002 	.word	0x00010002

08005da8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b088      	sub	sp, #32
 8005dac:	af02      	add	r7, sp, #8
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	4608      	mov	r0, r1
 8005db2:	4611      	mov	r1, r2
 8005db4:	461a      	mov	r2, r3
 8005db6:	4603      	mov	r3, r0
 8005db8:	817b      	strh	r3, [r7, #10]
 8005dba:	460b      	mov	r3, r1
 8005dbc:	813b      	strh	r3, [r7, #8]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005dd0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005de0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de4:	9300      	str	r3, [sp, #0]
 8005de6:	6a3b      	ldr	r3, [r7, #32]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	f000 f8c2 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00d      	beq.n	8005e16 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e08:	d103      	bne.n	8005e12 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e10:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e0aa      	b.n	8005f6c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e16:	897b      	ldrh	r3, [r7, #10]
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005e24:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e28:	6a3a      	ldr	r2, [r7, #32]
 8005e2a:	4952      	ldr	r1, [pc, #328]	@ (8005f74 <I2C_RequestMemoryRead+0x1cc>)
 8005e2c:	68f8      	ldr	r0, [r7, #12]
 8005e2e:	f000 f8fa 	bl	8006026 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d001      	beq.n	8005e3c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e097      	b.n	8005f6c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	617b      	str	r3, [r7, #20]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	695b      	ldr	r3, [r3, #20]
 8005e46:	617b      	str	r3, [r7, #20]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	617b      	str	r3, [r7, #20]
 8005e50:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e54:	6a39      	ldr	r1, [r7, #32]
 8005e56:	68f8      	ldr	r0, [r7, #12]
 8005e58:	f000 f964 	bl	8006124 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00d      	beq.n	8005e7e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e66:	2b04      	cmp	r3, #4
 8005e68:	d107      	bne.n	8005e7a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e78:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e076      	b.n	8005f6c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e7e:	88fb      	ldrh	r3, [r7, #6]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d105      	bne.n	8005e90 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e84:	893b      	ldrh	r3, [r7, #8]
 8005e86:	b2da      	uxtb	r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	611a      	str	r2, [r3, #16]
 8005e8e:	e021      	b.n	8005ed4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e90:	893b      	ldrh	r3, [r7, #8]
 8005e92:	0a1b      	lsrs	r3, r3, #8
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	b2da      	uxtb	r2, r3
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ea0:	6a39      	ldr	r1, [r7, #32]
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f000 f93e 	bl	8006124 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d00d      	beq.n	8005eca <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb2:	2b04      	cmp	r3, #4
 8005eb4:	d107      	bne.n	8005ec6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ec4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e050      	b.n	8005f6c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005eca:	893b      	ldrh	r3, [r7, #8]
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ed4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ed6:	6a39      	ldr	r1, [r7, #32]
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 f923 	bl	8006124 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d00d      	beq.n	8005f00 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ee8:	2b04      	cmp	r3, #4
 8005eea:	d107      	bne.n	8005efc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005efa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e035      	b.n	8005f6c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f0e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	2200      	movs	r2, #0
 8005f18:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f000 f82b 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d00d      	beq.n	8005f44 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f36:	d103      	bne.n	8005f40 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f3e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005f40:	2303      	movs	r3, #3
 8005f42:	e013      	b.n	8005f6c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005f44:	897b      	ldrh	r3, [r7, #10]
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	f043 0301 	orr.w	r3, r3, #1
 8005f4c:	b2da      	uxtb	r2, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f56:	6a3a      	ldr	r2, [r7, #32]
 8005f58:	4906      	ldr	r1, [pc, #24]	@ (8005f74 <I2C_RequestMemoryRead+0x1cc>)
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f000 f863 	bl	8006026 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d001      	beq.n	8005f6a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e000      	b.n	8005f6c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3718      	adds	r7, #24
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	00010002 	.word	0x00010002

08005f78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	603b      	str	r3, [r7, #0]
 8005f84:	4613      	mov	r3, r2
 8005f86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f88:	e025      	b.n	8005fd6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f90:	d021      	beq.n	8005fd6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f92:	f7fe f8b9 	bl	8004108 <HAL_GetTick>
 8005f96:	4602      	mov	r2, r0
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	1ad3      	subs	r3, r2, r3
 8005f9c:	683a      	ldr	r2, [r7, #0]
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d302      	bcc.n	8005fa8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d116      	bne.n	8005fd6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2200      	movs	r2, #0
 8005fac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc2:	f043 0220 	orr.w	r2, r3, #32
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e023      	b.n	800601e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	0c1b      	lsrs	r3, r3, #16
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d10d      	bne.n	8005ffc <I2C_WaitOnFlagUntilTimeout+0x84>
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	695b      	ldr	r3, [r3, #20]
 8005fe6:	43da      	mvns	r2, r3
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	4013      	ands	r3, r2
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	bf0c      	ite	eq
 8005ff2:	2301      	moveq	r3, #1
 8005ff4:	2300      	movne	r3, #0
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	e00c      	b.n	8006016 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	699b      	ldr	r3, [r3, #24]
 8006002:	43da      	mvns	r2, r3
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	4013      	ands	r3, r2
 8006008:	b29b      	uxth	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	bf0c      	ite	eq
 800600e:	2301      	moveq	r3, #1
 8006010:	2300      	movne	r3, #0
 8006012:	b2db      	uxtb	r3, r3
 8006014:	461a      	mov	r2, r3
 8006016:	79fb      	ldrb	r3, [r7, #7]
 8006018:	429a      	cmp	r2, r3
 800601a:	d0b6      	beq.n	8005f8a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b084      	sub	sp, #16
 800602a:	af00      	add	r7, sp, #0
 800602c:	60f8      	str	r0, [r7, #12]
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	607a      	str	r2, [r7, #4]
 8006032:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006034:	e051      	b.n	80060da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006040:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006044:	d123      	bne.n	800608e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006054:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800605e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2200      	movs	r2, #0
 8006064:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2220      	movs	r2, #32
 800606a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800607a:	f043 0204 	orr.w	r2, r3, #4
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e046      	b.n	800611c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006094:	d021      	beq.n	80060da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006096:	f7fe f837 	bl	8004108 <HAL_GetTick>
 800609a:	4602      	mov	r2, r0
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	1ad3      	subs	r3, r2, r3
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d302      	bcc.n	80060ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d116      	bne.n	80060da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2200      	movs	r2, #0
 80060b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2220      	movs	r2, #32
 80060b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c6:	f043 0220 	orr.w	r2, r3, #32
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e020      	b.n	800611c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	0c1b      	lsrs	r3, r3, #16
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d10c      	bne.n	80060fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	695b      	ldr	r3, [r3, #20]
 80060ea:	43da      	mvns	r2, r3
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	4013      	ands	r3, r2
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	bf14      	ite	ne
 80060f6:	2301      	movne	r3, #1
 80060f8:	2300      	moveq	r3, #0
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	e00b      	b.n	8006116 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	699b      	ldr	r3, [r3, #24]
 8006104:	43da      	mvns	r2, r3
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	4013      	ands	r3, r2
 800610a:	b29b      	uxth	r3, r3
 800610c:	2b00      	cmp	r3, #0
 800610e:	bf14      	ite	ne
 8006110:	2301      	movne	r3, #1
 8006112:	2300      	moveq	r3, #0
 8006114:	b2db      	uxtb	r3, r3
 8006116:	2b00      	cmp	r3, #0
 8006118:	d18d      	bne.n	8006036 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3710      	adds	r7, #16
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006130:	e02d      	b.n	800618e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006132:	68f8      	ldr	r0, [r7, #12]
 8006134:	f000 f8ce 	bl	80062d4 <I2C_IsAcknowledgeFailed>
 8006138:	4603      	mov	r3, r0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d001      	beq.n	8006142 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e02d      	b.n	800619e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006148:	d021      	beq.n	800618e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800614a:	f7fd ffdd 	bl	8004108 <HAL_GetTick>
 800614e:	4602      	mov	r2, r0
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	1ad3      	subs	r3, r2, r3
 8006154:	68ba      	ldr	r2, [r7, #8]
 8006156:	429a      	cmp	r2, r3
 8006158:	d302      	bcc.n	8006160 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d116      	bne.n	800618e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2200      	movs	r2, #0
 8006164:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2220      	movs	r2, #32
 800616a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800617a:	f043 0220 	orr.w	r2, r3, #32
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2200      	movs	r2, #0
 8006186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e007      	b.n	800619e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	695b      	ldr	r3, [r3, #20]
 8006194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006198:	2b80      	cmp	r3, #128	@ 0x80
 800619a:	d1ca      	bne.n	8006132 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b084      	sub	sp, #16
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	60f8      	str	r0, [r7, #12]
 80061ae:	60b9      	str	r1, [r7, #8]
 80061b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80061b2:	e02d      	b.n	8006210 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80061b4:	68f8      	ldr	r0, [r7, #12]
 80061b6:	f000 f88d 	bl	80062d4 <I2C_IsAcknowledgeFailed>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d001      	beq.n	80061c4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e02d      	b.n	8006220 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ca:	d021      	beq.n	8006210 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061cc:	f7fd ff9c 	bl	8004108 <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d302      	bcc.n	80061e2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d116      	bne.n	8006210 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2200      	movs	r2, #0
 80061e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2220      	movs	r2, #32
 80061ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fc:	f043 0220 	orr.w	r2, r3, #32
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2200      	movs	r2, #0
 8006208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800620c:	2301      	movs	r3, #1
 800620e:	e007      	b.n	8006220 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	695b      	ldr	r3, [r3, #20]
 8006216:	f003 0304 	and.w	r3, r3, #4
 800621a:	2b04      	cmp	r3, #4
 800621c:	d1ca      	bne.n	80061b4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	3710      	adds	r7, #16
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006234:	e042      	b.n	80062bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	f003 0310 	and.w	r3, r3, #16
 8006240:	2b10      	cmp	r3, #16
 8006242:	d119      	bne.n	8006278 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0210 	mvn.w	r2, #16
 800624c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2220      	movs	r2, #32
 8006258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2200      	movs	r2, #0
 8006270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	e029      	b.n	80062cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006278:	f7fd ff46 	bl	8004108 <HAL_GetTick>
 800627c:	4602      	mov	r2, r0
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	68ba      	ldr	r2, [r7, #8]
 8006284:	429a      	cmp	r2, r3
 8006286:	d302      	bcc.n	800628e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d116      	bne.n	80062bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2200      	movs	r2, #0
 8006292:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2220      	movs	r2, #32
 8006298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2200      	movs	r2, #0
 80062a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062a8:	f043 0220 	orr.w	r2, r3, #32
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e007      	b.n	80062cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	695b      	ldr	r3, [r3, #20]
 80062c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062c6:	2b40      	cmp	r3, #64	@ 0x40
 80062c8:	d1b5      	bne.n	8006236 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80062ca:	2300      	movs	r3, #0
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3710      	adds	r7, #16
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	695b      	ldr	r3, [r3, #20]
 80062e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062ea:	d11b      	bne.n	8006324 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80062f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2220      	movs	r2, #32
 8006300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006310:	f043 0204 	orr.w	r2, r3, #4
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e000      	b.n	8006326 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	370c      	adds	r7, #12
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr
	...

08006334 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d101      	bne.n	8006348 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e0cc      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006348:	4b68      	ldr	r3, [pc, #416]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 030f 	and.w	r3, r3, #15
 8006350:	683a      	ldr	r2, [r7, #0]
 8006352:	429a      	cmp	r2, r3
 8006354:	d90c      	bls.n	8006370 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006356:	4b65      	ldr	r3, [pc, #404]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 8006358:	683a      	ldr	r2, [r7, #0]
 800635a:	b2d2      	uxtb	r2, r2
 800635c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800635e:	4b63      	ldr	r3, [pc, #396]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 030f 	and.w	r3, r3, #15
 8006366:	683a      	ldr	r2, [r7, #0]
 8006368:	429a      	cmp	r2, r3
 800636a:	d001      	beq.n	8006370 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e0b8      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0302 	and.w	r3, r3, #2
 8006378:	2b00      	cmp	r3, #0
 800637a:	d020      	beq.n	80063be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0304 	and.w	r3, r3, #4
 8006384:	2b00      	cmp	r3, #0
 8006386:	d005      	beq.n	8006394 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006388:	4b59      	ldr	r3, [pc, #356]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	4a58      	ldr	r2, [pc, #352]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 800638e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006392:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 0308 	and.w	r3, r3, #8
 800639c:	2b00      	cmp	r3, #0
 800639e:	d005      	beq.n	80063ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063a0:	4b53      	ldr	r3, [pc, #332]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	4a52      	ldr	r2, [pc, #328]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80063aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063ac:	4b50      	ldr	r3, [pc, #320]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	494d      	ldr	r1, [pc, #308]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d044      	beq.n	8006454 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d107      	bne.n	80063e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063d2:	4b47      	ldr	r3, [pc, #284]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d119      	bne.n	8006412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	e07f      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d003      	beq.n	80063f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80063ee:	2b03      	cmp	r3, #3
 80063f0:	d107      	bne.n	8006402 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063f2:	4b3f      	ldr	r3, [pc, #252]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d109      	bne.n	8006412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e06f      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006402:	4b3b      	ldr	r3, [pc, #236]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0302 	and.w	r3, r3, #2
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e067      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006412:	4b37      	ldr	r3, [pc, #220]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f023 0203 	bic.w	r2, r3, #3
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	4934      	ldr	r1, [pc, #208]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006420:	4313      	orrs	r3, r2
 8006422:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006424:	f7fd fe70 	bl	8004108 <HAL_GetTick>
 8006428:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800642a:	e00a      	b.n	8006442 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800642c:	f7fd fe6c 	bl	8004108 <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800643a:	4293      	cmp	r3, r2
 800643c:	d901      	bls.n	8006442 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e04f      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006442:	4b2b      	ldr	r3, [pc, #172]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	f003 020c 	and.w	r2, r3, #12
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	429a      	cmp	r2, r3
 8006452:	d1eb      	bne.n	800642c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006454:	4b25      	ldr	r3, [pc, #148]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f003 030f 	and.w	r3, r3, #15
 800645c:	683a      	ldr	r2, [r7, #0]
 800645e:	429a      	cmp	r2, r3
 8006460:	d20c      	bcs.n	800647c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006462:	4b22      	ldr	r3, [pc, #136]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 8006464:	683a      	ldr	r2, [r7, #0]
 8006466:	b2d2      	uxtb	r2, r2
 8006468:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800646a:	4b20      	ldr	r3, [pc, #128]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 030f 	and.w	r3, r3, #15
 8006472:	683a      	ldr	r2, [r7, #0]
 8006474:	429a      	cmp	r2, r3
 8006476:	d001      	beq.n	800647c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e032      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0304 	and.w	r3, r3, #4
 8006484:	2b00      	cmp	r3, #0
 8006486:	d008      	beq.n	800649a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006488:	4b19      	ldr	r3, [pc, #100]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	4916      	ldr	r1, [pc, #88]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006496:	4313      	orrs	r3, r2
 8006498:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0308 	and.w	r3, r3, #8
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d009      	beq.n	80064ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064a6:	4b12      	ldr	r3, [pc, #72]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	00db      	lsls	r3, r3, #3
 80064b4:	490e      	ldr	r1, [pc, #56]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064b6:	4313      	orrs	r3, r2
 80064b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80064ba:	f000 f855 	bl	8006568 <HAL_RCC_GetSysClockFreq>
 80064be:	4602      	mov	r2, r0
 80064c0:	4b0b      	ldr	r3, [pc, #44]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	091b      	lsrs	r3, r3, #4
 80064c6:	f003 030f 	and.w	r3, r3, #15
 80064ca:	490a      	ldr	r1, [pc, #40]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c0>)
 80064cc:	5ccb      	ldrb	r3, [r1, r3]
 80064ce:	fa22 f303 	lsr.w	r3, r2, r3
 80064d2:	4a09      	ldr	r2, [pc, #36]	@ (80064f8 <HAL_RCC_ClockConfig+0x1c4>)
 80064d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80064d6:	4b09      	ldr	r3, [pc, #36]	@ (80064fc <HAL_RCC_ClockConfig+0x1c8>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4618      	mov	r0, r3
 80064dc:	f7fd fdd0 	bl	8004080 <HAL_InitTick>

  return HAL_OK;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	40023c00 	.word	0x40023c00
 80064f0:	40023800 	.word	0x40023800
 80064f4:	08009c88 	.word	0x08009c88
 80064f8:	20000054 	.word	0x20000054
 80064fc:	20000058 	.word	0x20000058

08006500 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006500:	b480      	push	{r7}
 8006502:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006504:	4b03      	ldr	r3, [pc, #12]	@ (8006514 <HAL_RCC_GetHCLKFreq+0x14>)
 8006506:	681b      	ldr	r3, [r3, #0]
}
 8006508:	4618      	mov	r0, r3
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr
 8006512:	bf00      	nop
 8006514:	20000054 	.word	0x20000054

08006518 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800651c:	f7ff fff0 	bl	8006500 <HAL_RCC_GetHCLKFreq>
 8006520:	4602      	mov	r2, r0
 8006522:	4b05      	ldr	r3, [pc, #20]	@ (8006538 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	0a9b      	lsrs	r3, r3, #10
 8006528:	f003 0307 	and.w	r3, r3, #7
 800652c:	4903      	ldr	r1, [pc, #12]	@ (800653c <HAL_RCC_GetPCLK1Freq+0x24>)
 800652e:	5ccb      	ldrb	r3, [r1, r3]
 8006530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006534:	4618      	mov	r0, r3
 8006536:	bd80      	pop	{r7, pc}
 8006538:	40023800 	.word	0x40023800
 800653c:	08009c98 	.word	0x08009c98

08006540 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006544:	f7ff ffdc 	bl	8006500 <HAL_RCC_GetHCLKFreq>
 8006548:	4602      	mov	r2, r0
 800654a:	4b05      	ldr	r3, [pc, #20]	@ (8006560 <HAL_RCC_GetPCLK2Freq+0x20>)
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	0b5b      	lsrs	r3, r3, #13
 8006550:	f003 0307 	and.w	r3, r3, #7
 8006554:	4903      	ldr	r1, [pc, #12]	@ (8006564 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006556:	5ccb      	ldrb	r3, [r1, r3]
 8006558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800655c:	4618      	mov	r0, r3
 800655e:	bd80      	pop	{r7, pc}
 8006560:	40023800 	.word	0x40023800
 8006564:	08009c98 	.word	0x08009c98

08006568 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006568:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800656c:	b0ae      	sub	sp, #184	@ 0xb8
 800656e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006570:	2300      	movs	r3, #0
 8006572:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8006576:	2300      	movs	r3, #0
 8006578:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800657c:	2300      	movs	r3, #0
 800657e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8006582:	2300      	movs	r3, #0
 8006584:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8006588:	2300      	movs	r3, #0
 800658a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800658e:	4bcb      	ldr	r3, [pc, #812]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x354>)
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	f003 030c 	and.w	r3, r3, #12
 8006596:	2b0c      	cmp	r3, #12
 8006598:	f200 8206 	bhi.w	80069a8 <HAL_RCC_GetSysClockFreq+0x440>
 800659c:	a201      	add	r2, pc, #4	@ (adr r2, 80065a4 <HAL_RCC_GetSysClockFreq+0x3c>)
 800659e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a2:	bf00      	nop
 80065a4:	080065d9 	.word	0x080065d9
 80065a8:	080069a9 	.word	0x080069a9
 80065ac:	080069a9 	.word	0x080069a9
 80065b0:	080069a9 	.word	0x080069a9
 80065b4:	080065e1 	.word	0x080065e1
 80065b8:	080069a9 	.word	0x080069a9
 80065bc:	080069a9 	.word	0x080069a9
 80065c0:	080069a9 	.word	0x080069a9
 80065c4:	080065e9 	.word	0x080065e9
 80065c8:	080069a9 	.word	0x080069a9
 80065cc:	080069a9 	.word	0x080069a9
 80065d0:	080069a9 	.word	0x080069a9
 80065d4:	080067d9 	.word	0x080067d9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80065d8:	4bb9      	ldr	r3, [pc, #740]	@ (80068c0 <HAL_RCC_GetSysClockFreq+0x358>)
 80065da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 80065de:	e1e7      	b.n	80069b0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80065e0:	4bb8      	ldr	r3, [pc, #736]	@ (80068c4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80065e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80065e6:	e1e3      	b.n	80069b0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80065e8:	4bb4      	ldr	r3, [pc, #720]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x354>)
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80065f4:	4bb1      	ldr	r3, [pc, #708]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x354>)
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d071      	beq.n	80066e4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006600:	4bae      	ldr	r3, [pc, #696]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x354>)
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	099b      	lsrs	r3, r3, #6
 8006606:	2200      	movs	r2, #0
 8006608:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800660c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8006610:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006614:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006618:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800661c:	2300      	movs	r3, #0
 800661e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006622:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006626:	4622      	mov	r2, r4
 8006628:	462b      	mov	r3, r5
 800662a:	f04f 0000 	mov.w	r0, #0
 800662e:	f04f 0100 	mov.w	r1, #0
 8006632:	0159      	lsls	r1, r3, #5
 8006634:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006638:	0150      	lsls	r0, r2, #5
 800663a:	4602      	mov	r2, r0
 800663c:	460b      	mov	r3, r1
 800663e:	4621      	mov	r1, r4
 8006640:	1a51      	subs	r1, r2, r1
 8006642:	6439      	str	r1, [r7, #64]	@ 0x40
 8006644:	4629      	mov	r1, r5
 8006646:	eb63 0301 	sbc.w	r3, r3, r1
 800664a:	647b      	str	r3, [r7, #68]	@ 0x44
 800664c:	f04f 0200 	mov.w	r2, #0
 8006650:	f04f 0300 	mov.w	r3, #0
 8006654:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8006658:	4649      	mov	r1, r9
 800665a:	018b      	lsls	r3, r1, #6
 800665c:	4641      	mov	r1, r8
 800665e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006662:	4641      	mov	r1, r8
 8006664:	018a      	lsls	r2, r1, #6
 8006666:	4641      	mov	r1, r8
 8006668:	1a51      	subs	r1, r2, r1
 800666a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800666c:	4649      	mov	r1, r9
 800666e:	eb63 0301 	sbc.w	r3, r3, r1
 8006672:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006674:	f04f 0200 	mov.w	r2, #0
 8006678:	f04f 0300 	mov.w	r3, #0
 800667c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8006680:	4649      	mov	r1, r9
 8006682:	00cb      	lsls	r3, r1, #3
 8006684:	4641      	mov	r1, r8
 8006686:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800668a:	4641      	mov	r1, r8
 800668c:	00ca      	lsls	r2, r1, #3
 800668e:	4610      	mov	r0, r2
 8006690:	4619      	mov	r1, r3
 8006692:	4603      	mov	r3, r0
 8006694:	4622      	mov	r2, r4
 8006696:	189b      	adds	r3, r3, r2
 8006698:	633b      	str	r3, [r7, #48]	@ 0x30
 800669a:	462b      	mov	r3, r5
 800669c:	460a      	mov	r2, r1
 800669e:	eb42 0303 	adc.w	r3, r2, r3
 80066a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80066a4:	f04f 0200 	mov.w	r2, #0
 80066a8:	f04f 0300 	mov.w	r3, #0
 80066ac:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80066b0:	4629      	mov	r1, r5
 80066b2:	024b      	lsls	r3, r1, #9
 80066b4:	4621      	mov	r1, r4
 80066b6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80066ba:	4621      	mov	r1, r4
 80066bc:	024a      	lsls	r2, r1, #9
 80066be:	4610      	mov	r0, r2
 80066c0:	4619      	mov	r1, r3
 80066c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066c6:	2200      	movs	r2, #0
 80066c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80066cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80066d0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80066d4:	f7fa faa4 	bl	8000c20 <__aeabi_uldivmod>
 80066d8:	4602      	mov	r2, r0
 80066da:	460b      	mov	r3, r1
 80066dc:	4613      	mov	r3, r2
 80066de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80066e2:	e067      	b.n	80067b4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066e4:	4b75      	ldr	r3, [pc, #468]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x354>)
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	099b      	lsrs	r3, r3, #6
 80066ea:	2200      	movs	r2, #0
 80066ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80066f0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80066f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80066f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80066fe:	2300      	movs	r3, #0
 8006700:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006702:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8006706:	4622      	mov	r2, r4
 8006708:	462b      	mov	r3, r5
 800670a:	f04f 0000 	mov.w	r0, #0
 800670e:	f04f 0100 	mov.w	r1, #0
 8006712:	0159      	lsls	r1, r3, #5
 8006714:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006718:	0150      	lsls	r0, r2, #5
 800671a:	4602      	mov	r2, r0
 800671c:	460b      	mov	r3, r1
 800671e:	4621      	mov	r1, r4
 8006720:	1a51      	subs	r1, r2, r1
 8006722:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006724:	4629      	mov	r1, r5
 8006726:	eb63 0301 	sbc.w	r3, r3, r1
 800672a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800672c:	f04f 0200 	mov.w	r2, #0
 8006730:	f04f 0300 	mov.w	r3, #0
 8006734:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8006738:	4649      	mov	r1, r9
 800673a:	018b      	lsls	r3, r1, #6
 800673c:	4641      	mov	r1, r8
 800673e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006742:	4641      	mov	r1, r8
 8006744:	018a      	lsls	r2, r1, #6
 8006746:	4641      	mov	r1, r8
 8006748:	ebb2 0a01 	subs.w	sl, r2, r1
 800674c:	4649      	mov	r1, r9
 800674e:	eb63 0b01 	sbc.w	fp, r3, r1
 8006752:	f04f 0200 	mov.w	r2, #0
 8006756:	f04f 0300 	mov.w	r3, #0
 800675a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800675e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006762:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006766:	4692      	mov	sl, r2
 8006768:	469b      	mov	fp, r3
 800676a:	4623      	mov	r3, r4
 800676c:	eb1a 0303 	adds.w	r3, sl, r3
 8006770:	623b      	str	r3, [r7, #32]
 8006772:	462b      	mov	r3, r5
 8006774:	eb4b 0303 	adc.w	r3, fp, r3
 8006778:	627b      	str	r3, [r7, #36]	@ 0x24
 800677a:	f04f 0200 	mov.w	r2, #0
 800677e:	f04f 0300 	mov.w	r3, #0
 8006782:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006786:	4629      	mov	r1, r5
 8006788:	028b      	lsls	r3, r1, #10
 800678a:	4621      	mov	r1, r4
 800678c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006790:	4621      	mov	r1, r4
 8006792:	028a      	lsls	r2, r1, #10
 8006794:	4610      	mov	r0, r2
 8006796:	4619      	mov	r1, r3
 8006798:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800679c:	2200      	movs	r2, #0
 800679e:	673b      	str	r3, [r7, #112]	@ 0x70
 80067a0:	677a      	str	r2, [r7, #116]	@ 0x74
 80067a2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80067a6:	f7fa fa3b 	bl	8000c20 <__aeabi_uldivmod>
 80067aa:	4602      	mov	r2, r0
 80067ac:	460b      	mov	r3, r1
 80067ae:	4613      	mov	r3, r2
 80067b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80067b4:	4b41      	ldr	r3, [pc, #260]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x354>)
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	0c1b      	lsrs	r3, r3, #16
 80067ba:	f003 0303 	and.w	r3, r3, #3
 80067be:	3301      	adds	r3, #1
 80067c0:	005b      	lsls	r3, r3, #1
 80067c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 80067c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80067ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80067ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80067d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80067d6:	e0eb      	b.n	80069b0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067d8:	4b38      	ldr	r3, [pc, #224]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x354>)
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067e4:	4b35      	ldr	r3, [pc, #212]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x354>)
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d06b      	beq.n	80068c8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067f0:	4b32      	ldr	r3, [pc, #200]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x354>)
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	099b      	lsrs	r3, r3, #6
 80067f6:	2200      	movs	r2, #0
 80067f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80067fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006802:	663b      	str	r3, [r7, #96]	@ 0x60
 8006804:	2300      	movs	r3, #0
 8006806:	667b      	str	r3, [r7, #100]	@ 0x64
 8006808:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800680c:	4622      	mov	r2, r4
 800680e:	462b      	mov	r3, r5
 8006810:	f04f 0000 	mov.w	r0, #0
 8006814:	f04f 0100 	mov.w	r1, #0
 8006818:	0159      	lsls	r1, r3, #5
 800681a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800681e:	0150      	lsls	r0, r2, #5
 8006820:	4602      	mov	r2, r0
 8006822:	460b      	mov	r3, r1
 8006824:	4621      	mov	r1, r4
 8006826:	1a51      	subs	r1, r2, r1
 8006828:	61b9      	str	r1, [r7, #24]
 800682a:	4629      	mov	r1, r5
 800682c:	eb63 0301 	sbc.w	r3, r3, r1
 8006830:	61fb      	str	r3, [r7, #28]
 8006832:	f04f 0200 	mov.w	r2, #0
 8006836:	f04f 0300 	mov.w	r3, #0
 800683a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800683e:	4659      	mov	r1, fp
 8006840:	018b      	lsls	r3, r1, #6
 8006842:	4651      	mov	r1, sl
 8006844:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006848:	4651      	mov	r1, sl
 800684a:	018a      	lsls	r2, r1, #6
 800684c:	4651      	mov	r1, sl
 800684e:	ebb2 0801 	subs.w	r8, r2, r1
 8006852:	4659      	mov	r1, fp
 8006854:	eb63 0901 	sbc.w	r9, r3, r1
 8006858:	f04f 0200 	mov.w	r2, #0
 800685c:	f04f 0300 	mov.w	r3, #0
 8006860:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006864:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006868:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800686c:	4690      	mov	r8, r2
 800686e:	4699      	mov	r9, r3
 8006870:	4623      	mov	r3, r4
 8006872:	eb18 0303 	adds.w	r3, r8, r3
 8006876:	613b      	str	r3, [r7, #16]
 8006878:	462b      	mov	r3, r5
 800687a:	eb49 0303 	adc.w	r3, r9, r3
 800687e:	617b      	str	r3, [r7, #20]
 8006880:	f04f 0200 	mov.w	r2, #0
 8006884:	f04f 0300 	mov.w	r3, #0
 8006888:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800688c:	4629      	mov	r1, r5
 800688e:	024b      	lsls	r3, r1, #9
 8006890:	4621      	mov	r1, r4
 8006892:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006896:	4621      	mov	r1, r4
 8006898:	024a      	lsls	r2, r1, #9
 800689a:	4610      	mov	r0, r2
 800689c:	4619      	mov	r1, r3
 800689e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068a2:	2200      	movs	r2, #0
 80068a4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068a6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80068a8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80068ac:	f7fa f9b8 	bl	8000c20 <__aeabi_uldivmod>
 80068b0:	4602      	mov	r2, r0
 80068b2:	460b      	mov	r3, r1
 80068b4:	4613      	mov	r3, r2
 80068b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068ba:	e065      	b.n	8006988 <HAL_RCC_GetSysClockFreq+0x420>
 80068bc:	40023800 	.word	0x40023800
 80068c0:	00f42400 	.word	0x00f42400
 80068c4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068c8:	4b3d      	ldr	r3, [pc, #244]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x458>)
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	099b      	lsrs	r3, r3, #6
 80068ce:	2200      	movs	r2, #0
 80068d0:	4618      	mov	r0, r3
 80068d2:	4611      	mov	r1, r2
 80068d4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80068d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80068da:	2300      	movs	r3, #0
 80068dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80068de:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80068e2:	4642      	mov	r2, r8
 80068e4:	464b      	mov	r3, r9
 80068e6:	f04f 0000 	mov.w	r0, #0
 80068ea:	f04f 0100 	mov.w	r1, #0
 80068ee:	0159      	lsls	r1, r3, #5
 80068f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80068f4:	0150      	lsls	r0, r2, #5
 80068f6:	4602      	mov	r2, r0
 80068f8:	460b      	mov	r3, r1
 80068fa:	4641      	mov	r1, r8
 80068fc:	1a51      	subs	r1, r2, r1
 80068fe:	60b9      	str	r1, [r7, #8]
 8006900:	4649      	mov	r1, r9
 8006902:	eb63 0301 	sbc.w	r3, r3, r1
 8006906:	60fb      	str	r3, [r7, #12]
 8006908:	f04f 0200 	mov.w	r2, #0
 800690c:	f04f 0300 	mov.w	r3, #0
 8006910:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006914:	4659      	mov	r1, fp
 8006916:	018b      	lsls	r3, r1, #6
 8006918:	4651      	mov	r1, sl
 800691a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800691e:	4651      	mov	r1, sl
 8006920:	018a      	lsls	r2, r1, #6
 8006922:	4651      	mov	r1, sl
 8006924:	1a54      	subs	r4, r2, r1
 8006926:	4659      	mov	r1, fp
 8006928:	eb63 0501 	sbc.w	r5, r3, r1
 800692c:	f04f 0200 	mov.w	r2, #0
 8006930:	f04f 0300 	mov.w	r3, #0
 8006934:	00eb      	lsls	r3, r5, #3
 8006936:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800693a:	00e2      	lsls	r2, r4, #3
 800693c:	4614      	mov	r4, r2
 800693e:	461d      	mov	r5, r3
 8006940:	4643      	mov	r3, r8
 8006942:	18e3      	adds	r3, r4, r3
 8006944:	603b      	str	r3, [r7, #0]
 8006946:	464b      	mov	r3, r9
 8006948:	eb45 0303 	adc.w	r3, r5, r3
 800694c:	607b      	str	r3, [r7, #4]
 800694e:	f04f 0200 	mov.w	r2, #0
 8006952:	f04f 0300 	mov.w	r3, #0
 8006956:	e9d7 4500 	ldrd	r4, r5, [r7]
 800695a:	4629      	mov	r1, r5
 800695c:	028b      	lsls	r3, r1, #10
 800695e:	4621      	mov	r1, r4
 8006960:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006964:	4621      	mov	r1, r4
 8006966:	028a      	lsls	r2, r1, #10
 8006968:	4610      	mov	r0, r2
 800696a:	4619      	mov	r1, r3
 800696c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006970:	2200      	movs	r2, #0
 8006972:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006974:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006976:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800697a:	f7fa f951 	bl	8000c20 <__aeabi_uldivmod>
 800697e:	4602      	mov	r2, r0
 8006980:	460b      	mov	r3, r1
 8006982:	4613      	mov	r3, r2
 8006984:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006988:	4b0d      	ldr	r3, [pc, #52]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x458>)
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	0f1b      	lsrs	r3, r3, #28
 800698e:	f003 0307 	and.w	r3, r3, #7
 8006992:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8006996:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800699a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800699e:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80069a6:	e003      	b.n	80069b0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069a8:	4b06      	ldr	r3, [pc, #24]	@ (80069c4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80069aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80069ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	37b8      	adds	r7, #184	@ 0xb8
 80069b8:	46bd      	mov	sp, r7
 80069ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069be:	bf00      	nop
 80069c0:	40023800 	.word	0x40023800
 80069c4:	00f42400 	.word	0x00f42400

080069c8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b086      	sub	sp, #24
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d101      	bne.n	80069da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e28d      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 0301 	and.w	r3, r3, #1
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 8083 	beq.w	8006aee <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80069e8:	4b94      	ldr	r3, [pc, #592]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	f003 030c 	and.w	r3, r3, #12
 80069f0:	2b04      	cmp	r3, #4
 80069f2:	d019      	beq.n	8006a28 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80069f4:	4b91      	ldr	r3, [pc, #580]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80069fc:	2b08      	cmp	r3, #8
 80069fe:	d106      	bne.n	8006a0e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006a00:	4b8e      	ldr	r3, [pc, #568]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a0c:	d00c      	beq.n	8006a28 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a0e:	4b8b      	ldr	r3, [pc, #556]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006a16:	2b0c      	cmp	r3, #12
 8006a18:	d112      	bne.n	8006a40 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a1a:	4b88      	ldr	r3, [pc, #544]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a26:	d10b      	bne.n	8006a40 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a28:	4b84      	ldr	r3, [pc, #528]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d05b      	beq.n	8006aec <HAL_RCC_OscConfig+0x124>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d157      	bne.n	8006aec <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e25a      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a48:	d106      	bne.n	8006a58 <HAL_RCC_OscConfig+0x90>
 8006a4a:	4b7c      	ldr	r3, [pc, #496]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a7b      	ldr	r2, [pc, #492]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a54:	6013      	str	r3, [r2, #0]
 8006a56:	e01d      	b.n	8006a94 <HAL_RCC_OscConfig+0xcc>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006a60:	d10c      	bne.n	8006a7c <HAL_RCC_OscConfig+0xb4>
 8006a62:	4b76      	ldr	r3, [pc, #472]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a75      	ldr	r2, [pc, #468]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006a6c:	6013      	str	r3, [r2, #0]
 8006a6e:	4b73      	ldr	r3, [pc, #460]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a72      	ldr	r2, [pc, #456]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a78:	6013      	str	r3, [r2, #0]
 8006a7a:	e00b      	b.n	8006a94 <HAL_RCC_OscConfig+0xcc>
 8006a7c:	4b6f      	ldr	r3, [pc, #444]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a6e      	ldr	r2, [pc, #440]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a86:	6013      	str	r3, [r2, #0]
 8006a88:	4b6c      	ldr	r3, [pc, #432]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a6b      	ldr	r2, [pc, #428]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006a8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006a92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d013      	beq.n	8006ac4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a9c:	f7fd fb34 	bl	8004108 <HAL_GetTick>
 8006aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006aa2:	e008      	b.n	8006ab6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006aa4:	f7fd fb30 	bl	8004108 <HAL_GetTick>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	2b64      	cmp	r3, #100	@ 0x64
 8006ab0:	d901      	bls.n	8006ab6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	e21f      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ab6:	4b61      	ldr	r3, [pc, #388]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d0f0      	beq.n	8006aa4 <HAL_RCC_OscConfig+0xdc>
 8006ac2:	e014      	b.n	8006aee <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ac4:	f7fd fb20 	bl	8004108 <HAL_GetTick>
 8006ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006aca:	e008      	b.n	8006ade <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006acc:	f7fd fb1c 	bl	8004108 <HAL_GetTick>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	1ad3      	subs	r3, r2, r3
 8006ad6:	2b64      	cmp	r3, #100	@ 0x64
 8006ad8:	d901      	bls.n	8006ade <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006ada:	2303      	movs	r3, #3
 8006adc:	e20b      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ade:	4b57      	ldr	r3, [pc, #348]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d1f0      	bne.n	8006acc <HAL_RCC_OscConfig+0x104>
 8006aea:	e000      	b.n	8006aee <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 0302 	and.w	r3, r3, #2
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d06f      	beq.n	8006bda <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006afa:	4b50      	ldr	r3, [pc, #320]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	f003 030c 	and.w	r3, r3, #12
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d017      	beq.n	8006b36 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006b06:	4b4d      	ldr	r3, [pc, #308]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006b0e:	2b08      	cmp	r3, #8
 8006b10:	d105      	bne.n	8006b1e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006b12:	4b4a      	ldr	r3, [pc, #296]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d00b      	beq.n	8006b36 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b1e:	4b47      	ldr	r3, [pc, #284]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006b26:	2b0c      	cmp	r3, #12
 8006b28:	d11c      	bne.n	8006b64 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b2a:	4b44      	ldr	r3, [pc, #272]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d116      	bne.n	8006b64 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b36:	4b41      	ldr	r3, [pc, #260]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 0302 	and.w	r3, r3, #2
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d005      	beq.n	8006b4e <HAL_RCC_OscConfig+0x186>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d001      	beq.n	8006b4e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e1d3      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b4e:	4b3b      	ldr	r3, [pc, #236]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	691b      	ldr	r3, [r3, #16]
 8006b5a:	00db      	lsls	r3, r3, #3
 8006b5c:	4937      	ldr	r1, [pc, #220]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b62:	e03a      	b.n	8006bda <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d020      	beq.n	8006bae <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b6c:	4b34      	ldr	r3, [pc, #208]	@ (8006c40 <HAL_RCC_OscConfig+0x278>)
 8006b6e:	2201      	movs	r2, #1
 8006b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b72:	f7fd fac9 	bl	8004108 <HAL_GetTick>
 8006b76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b78:	e008      	b.n	8006b8c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b7a:	f7fd fac5 	bl	8004108 <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	d901      	bls.n	8006b8c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e1b4      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b8c:	4b2b      	ldr	r3, [pc, #172]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f003 0302 	and.w	r3, r3, #2
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d0f0      	beq.n	8006b7a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b98:	4b28      	ldr	r3, [pc, #160]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	691b      	ldr	r3, [r3, #16]
 8006ba4:	00db      	lsls	r3, r3, #3
 8006ba6:	4925      	ldr	r1, [pc, #148]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	600b      	str	r3, [r1, #0]
 8006bac:	e015      	b.n	8006bda <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006bae:	4b24      	ldr	r3, [pc, #144]	@ (8006c40 <HAL_RCC_OscConfig+0x278>)
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bb4:	f7fd faa8 	bl	8004108 <HAL_GetTick>
 8006bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bba:	e008      	b.n	8006bce <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006bbc:	f7fd faa4 	bl	8004108 <HAL_GetTick>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	2b02      	cmp	r3, #2
 8006bc8:	d901      	bls.n	8006bce <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006bca:	2303      	movs	r3, #3
 8006bcc:	e193      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bce:	4b1b      	ldr	r3, [pc, #108]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f003 0302 	and.w	r3, r3, #2
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d1f0      	bne.n	8006bbc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 0308 	and.w	r3, r3, #8
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d036      	beq.n	8006c54 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	695b      	ldr	r3, [r3, #20]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d016      	beq.n	8006c1c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006bee:	4b15      	ldr	r3, [pc, #84]	@ (8006c44 <HAL_RCC_OscConfig+0x27c>)
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bf4:	f7fd fa88 	bl	8004108 <HAL_GetTick>
 8006bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bfa:	e008      	b.n	8006c0e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006bfc:	f7fd fa84 	bl	8004108 <HAL_GetTick>
 8006c00:	4602      	mov	r2, r0
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	1ad3      	subs	r3, r2, r3
 8006c06:	2b02      	cmp	r3, #2
 8006c08:	d901      	bls.n	8006c0e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8006c0a:	2303      	movs	r3, #3
 8006c0c:	e173      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8006c3c <HAL_RCC_OscConfig+0x274>)
 8006c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c12:	f003 0302 	and.w	r3, r3, #2
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d0f0      	beq.n	8006bfc <HAL_RCC_OscConfig+0x234>
 8006c1a:	e01b      	b.n	8006c54 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c1c:	4b09      	ldr	r3, [pc, #36]	@ (8006c44 <HAL_RCC_OscConfig+0x27c>)
 8006c1e:	2200      	movs	r2, #0
 8006c20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c22:	f7fd fa71 	bl	8004108 <HAL_GetTick>
 8006c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c28:	e00e      	b.n	8006c48 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c2a:	f7fd fa6d 	bl	8004108 <HAL_GetTick>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	1ad3      	subs	r3, r2, r3
 8006c34:	2b02      	cmp	r3, #2
 8006c36:	d907      	bls.n	8006c48 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006c38:	2303      	movs	r3, #3
 8006c3a:	e15c      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
 8006c3c:	40023800 	.word	0x40023800
 8006c40:	42470000 	.word	0x42470000
 8006c44:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c48:	4b8a      	ldr	r3, [pc, #552]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006c4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c4c:	f003 0302 	and.w	r3, r3, #2
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d1ea      	bne.n	8006c2a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0304 	and.w	r3, r3, #4
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f000 8097 	beq.w	8006d90 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c62:	2300      	movs	r3, #0
 8006c64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c66:	4b83      	ldr	r3, [pc, #524]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10f      	bne.n	8006c92 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c72:	2300      	movs	r3, #0
 8006c74:	60bb      	str	r3, [r7, #8]
 8006c76:	4b7f      	ldr	r3, [pc, #508]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c7a:	4a7e      	ldr	r2, [pc, #504]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006c7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c80:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c82:	4b7c      	ldr	r3, [pc, #496]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c8a:	60bb      	str	r3, [r7, #8]
 8006c8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c92:	4b79      	ldr	r3, [pc, #484]	@ (8006e78 <HAL_RCC_OscConfig+0x4b0>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d118      	bne.n	8006cd0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c9e:	4b76      	ldr	r3, [pc, #472]	@ (8006e78 <HAL_RCC_OscConfig+0x4b0>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a75      	ldr	r2, [pc, #468]	@ (8006e78 <HAL_RCC_OscConfig+0x4b0>)
 8006ca4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ca8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006caa:	f7fd fa2d 	bl	8004108 <HAL_GetTick>
 8006cae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cb0:	e008      	b.n	8006cc4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006cb2:	f7fd fa29 	bl	8004108 <HAL_GetTick>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	2b02      	cmp	r3, #2
 8006cbe:	d901      	bls.n	8006cc4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006cc0:	2303      	movs	r3, #3
 8006cc2:	e118      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cc4:	4b6c      	ldr	r3, [pc, #432]	@ (8006e78 <HAL_RCC_OscConfig+0x4b0>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d0f0      	beq.n	8006cb2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	689b      	ldr	r3, [r3, #8]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d106      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x31e>
 8006cd8:	4b66      	ldr	r3, [pc, #408]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cdc:	4a65      	ldr	r2, [pc, #404]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006cde:	f043 0301 	orr.w	r3, r3, #1
 8006ce2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ce4:	e01c      	b.n	8006d20 <HAL_RCC_OscConfig+0x358>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	2b05      	cmp	r3, #5
 8006cec:	d10c      	bne.n	8006d08 <HAL_RCC_OscConfig+0x340>
 8006cee:	4b61      	ldr	r3, [pc, #388]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cf2:	4a60      	ldr	r2, [pc, #384]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006cf4:	f043 0304 	orr.w	r3, r3, #4
 8006cf8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006cfa:	4b5e      	ldr	r3, [pc, #376]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cfe:	4a5d      	ldr	r2, [pc, #372]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006d00:	f043 0301 	orr.w	r3, r3, #1
 8006d04:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d06:	e00b      	b.n	8006d20 <HAL_RCC_OscConfig+0x358>
 8006d08:	4b5a      	ldr	r3, [pc, #360]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006d0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d0c:	4a59      	ldr	r2, [pc, #356]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006d0e:	f023 0301 	bic.w	r3, r3, #1
 8006d12:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d14:	4b57      	ldr	r3, [pc, #348]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d18:	4a56      	ldr	r2, [pc, #344]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006d1a:	f023 0304 	bic.w	r3, r3, #4
 8006d1e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d015      	beq.n	8006d54 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d28:	f7fd f9ee 	bl	8004108 <HAL_GetTick>
 8006d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d2e:	e00a      	b.n	8006d46 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d30:	f7fd f9ea 	bl	8004108 <HAL_GetTick>
 8006d34:	4602      	mov	r2, r0
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d901      	bls.n	8006d46 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006d42:	2303      	movs	r3, #3
 8006d44:	e0d7      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d46:	4b4b      	ldr	r3, [pc, #300]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d4a:	f003 0302 	and.w	r3, r3, #2
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d0ee      	beq.n	8006d30 <HAL_RCC_OscConfig+0x368>
 8006d52:	e014      	b.n	8006d7e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d54:	f7fd f9d8 	bl	8004108 <HAL_GetTick>
 8006d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d5a:	e00a      	b.n	8006d72 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d5c:	f7fd f9d4 	bl	8004108 <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d901      	bls.n	8006d72 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006d6e:	2303      	movs	r3, #3
 8006d70:	e0c1      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d72:	4b40      	ldr	r3, [pc, #256]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d76:	f003 0302 	and.w	r3, r3, #2
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d1ee      	bne.n	8006d5c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d7e:	7dfb      	ldrb	r3, [r7, #23]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d105      	bne.n	8006d90 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d84:	4b3b      	ldr	r3, [pc, #236]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d88:	4a3a      	ldr	r2, [pc, #232]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006d8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d8e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	699b      	ldr	r3, [r3, #24]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	f000 80ad 	beq.w	8006ef4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d9a:	4b36      	ldr	r3, [pc, #216]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	f003 030c 	and.w	r3, r3, #12
 8006da2:	2b08      	cmp	r3, #8
 8006da4:	d060      	beq.n	8006e68 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	699b      	ldr	r3, [r3, #24]
 8006daa:	2b02      	cmp	r3, #2
 8006dac:	d145      	bne.n	8006e3a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dae:	4b33      	ldr	r3, [pc, #204]	@ (8006e7c <HAL_RCC_OscConfig+0x4b4>)
 8006db0:	2200      	movs	r2, #0
 8006db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006db4:	f7fd f9a8 	bl	8004108 <HAL_GetTick>
 8006db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dba:	e008      	b.n	8006dce <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006dbc:	f7fd f9a4 	bl	8004108 <HAL_GetTick>
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	1ad3      	subs	r3, r2, r3
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d901      	bls.n	8006dce <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	e093      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dce:	4b29      	ldr	r3, [pc, #164]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1f0      	bne.n	8006dbc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	69da      	ldr	r2, [r3, #28]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	431a      	orrs	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006de8:	019b      	lsls	r3, r3, #6
 8006dea:	431a      	orrs	r2, r3
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006df0:	085b      	lsrs	r3, r3, #1
 8006df2:	3b01      	subs	r3, #1
 8006df4:	041b      	lsls	r3, r3, #16
 8006df6:	431a      	orrs	r2, r3
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dfc:	061b      	lsls	r3, r3, #24
 8006dfe:	431a      	orrs	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e04:	071b      	lsls	r3, r3, #28
 8006e06:	491b      	ldr	r1, [pc, #108]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8006e7c <HAL_RCC_OscConfig+0x4b4>)
 8006e0e:	2201      	movs	r2, #1
 8006e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e12:	f7fd f979 	bl	8004108 <HAL_GetTick>
 8006e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e18:	e008      	b.n	8006e2c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e1a:	f7fd f975 	bl	8004108 <HAL_GetTick>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	1ad3      	subs	r3, r2, r3
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d901      	bls.n	8006e2c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006e28:	2303      	movs	r3, #3
 8006e2a:	e064      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e2c:	4b11      	ldr	r3, [pc, #68]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d0f0      	beq.n	8006e1a <HAL_RCC_OscConfig+0x452>
 8006e38:	e05c      	b.n	8006ef4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e3a:	4b10      	ldr	r3, [pc, #64]	@ (8006e7c <HAL_RCC_OscConfig+0x4b4>)
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e40:	f7fd f962 	bl	8004108 <HAL_GetTick>
 8006e44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e46:	e008      	b.n	8006e5a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e48:	f7fd f95e 	bl	8004108 <HAL_GetTick>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	2b02      	cmp	r3, #2
 8006e54:	d901      	bls.n	8006e5a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e04d      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e5a:	4b06      	ldr	r3, [pc, #24]	@ (8006e74 <HAL_RCC_OscConfig+0x4ac>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1f0      	bne.n	8006e48 <HAL_RCC_OscConfig+0x480>
 8006e66:	e045      	b.n	8006ef4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d107      	bne.n	8006e80 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006e70:	2301      	movs	r3, #1
 8006e72:	e040      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
 8006e74:	40023800 	.word	0x40023800
 8006e78:	40007000 	.word	0x40007000
 8006e7c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006e80:	4b1f      	ldr	r3, [pc, #124]	@ (8006f00 <HAL_RCC_OscConfig+0x538>)
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	699b      	ldr	r3, [r3, #24]
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d030      	beq.n	8006ef0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d129      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d122      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006eaa:	68fa      	ldr	r2, [r7, #12]
 8006eac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006eb0:	4013      	ands	r3, r2
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006eb6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d119      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec6:	085b      	lsrs	r3, r3, #1
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d10f      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eda:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d107      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eea:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d001      	beq.n	8006ef4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e000      	b.n	8006ef6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3718      	adds	r7, #24
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	40023800 	.word	0x40023800

08006f04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b082      	sub	sp, #8
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d101      	bne.n	8006f16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e041      	b.n	8006f9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d106      	bne.n	8006f30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f7fc ff30 	bl	8003d90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2202      	movs	r2, #2
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	3304      	adds	r3, #4
 8006f40:	4619      	mov	r1, r3
 8006f42:	4610      	mov	r0, r2
 8006f44:	f000 f9ce 	bl	80072e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f98:	2300      	movs	r3, #0
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3708      	adds	r7, #8
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}
	...

08006fa4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b085      	sub	sp, #20
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d001      	beq.n	8006fbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e04e      	b.n	800705a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2202      	movs	r2, #2
 8006fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	68da      	ldr	r2, [r3, #12]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f042 0201 	orr.w	r2, r2, #1
 8006fd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a23      	ldr	r2, [pc, #140]	@ (8007068 <HAL_TIM_Base_Start_IT+0xc4>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d022      	beq.n	8007024 <HAL_TIM_Base_Start_IT+0x80>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fe6:	d01d      	beq.n	8007024 <HAL_TIM_Base_Start_IT+0x80>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a1f      	ldr	r2, [pc, #124]	@ (800706c <HAL_TIM_Base_Start_IT+0xc8>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d018      	beq.n	8007024 <HAL_TIM_Base_Start_IT+0x80>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a1e      	ldr	r2, [pc, #120]	@ (8007070 <HAL_TIM_Base_Start_IT+0xcc>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d013      	beq.n	8007024 <HAL_TIM_Base_Start_IT+0x80>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a1c      	ldr	r2, [pc, #112]	@ (8007074 <HAL_TIM_Base_Start_IT+0xd0>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d00e      	beq.n	8007024 <HAL_TIM_Base_Start_IT+0x80>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a1b      	ldr	r2, [pc, #108]	@ (8007078 <HAL_TIM_Base_Start_IT+0xd4>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d009      	beq.n	8007024 <HAL_TIM_Base_Start_IT+0x80>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a19      	ldr	r2, [pc, #100]	@ (800707c <HAL_TIM_Base_Start_IT+0xd8>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d004      	beq.n	8007024 <HAL_TIM_Base_Start_IT+0x80>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a18      	ldr	r2, [pc, #96]	@ (8007080 <HAL_TIM_Base_Start_IT+0xdc>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d111      	bne.n	8007048 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	f003 0307 	and.w	r3, r3, #7
 800702e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2b06      	cmp	r3, #6
 8007034:	d010      	beq.n	8007058 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f042 0201 	orr.w	r2, r2, #1
 8007044:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007046:	e007      	b.n	8007058 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f042 0201 	orr.w	r2, r2, #1
 8007056:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007058:	2300      	movs	r3, #0
}
 800705a:	4618      	mov	r0, r3
 800705c:	3714      	adds	r7, #20
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr
 8007066:	bf00      	nop
 8007068:	40010000 	.word	0x40010000
 800706c:	40000400 	.word	0x40000400
 8007070:	40000800 	.word	0x40000800
 8007074:	40000c00 	.word	0x40000c00
 8007078:	40010400 	.word	0x40010400
 800707c:	40014000 	.word	0x40014000
 8007080:	40001800 	.word	0x40001800

08007084 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b082      	sub	sp, #8
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	691b      	ldr	r3, [r3, #16]
 8007092:	f003 0302 	and.w	r3, r3, #2
 8007096:	2b02      	cmp	r3, #2
 8007098:	d122      	bne.n	80070e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	f003 0302 	and.w	r3, r3, #2
 80070a4:	2b02      	cmp	r3, #2
 80070a6:	d11b      	bne.n	80070e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f06f 0202 	mvn.w	r2, #2
 80070b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2201      	movs	r2, #1
 80070b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	699b      	ldr	r3, [r3, #24]
 80070be:	f003 0303 	and.w	r3, r3, #3
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d003      	beq.n	80070ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 f8ee 	bl	80072a8 <HAL_TIM_IC_CaptureCallback>
 80070cc:	e005      	b.n	80070da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f000 f8e0 	bl	8007294 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 f8f1 	bl	80072bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	f003 0304 	and.w	r3, r3, #4
 80070ea:	2b04      	cmp	r3, #4
 80070ec:	d122      	bne.n	8007134 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	f003 0304 	and.w	r3, r3, #4
 80070f8:	2b04      	cmp	r3, #4
 80070fa:	d11b      	bne.n	8007134 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f06f 0204 	mvn.w	r2, #4
 8007104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2202      	movs	r2, #2
 800710a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007116:	2b00      	cmp	r3, #0
 8007118:	d003      	beq.n	8007122 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f8c4 	bl	80072a8 <HAL_TIM_IC_CaptureCallback>
 8007120:	e005      	b.n	800712e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 f8b6 	bl	8007294 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 f8c7 	bl	80072bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	f003 0308 	and.w	r3, r3, #8
 800713e:	2b08      	cmp	r3, #8
 8007140:	d122      	bne.n	8007188 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	f003 0308 	and.w	r3, r3, #8
 800714c:	2b08      	cmp	r3, #8
 800714e:	d11b      	bne.n	8007188 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f06f 0208 	mvn.w	r2, #8
 8007158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2204      	movs	r2, #4
 800715e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	69db      	ldr	r3, [r3, #28]
 8007166:	f003 0303 	and.w	r3, r3, #3
 800716a:	2b00      	cmp	r3, #0
 800716c:	d003      	beq.n	8007176 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 f89a 	bl	80072a8 <HAL_TIM_IC_CaptureCallback>
 8007174:	e005      	b.n	8007182 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f88c 	bl	8007294 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 f89d 	bl	80072bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	691b      	ldr	r3, [r3, #16]
 800718e:	f003 0310 	and.w	r3, r3, #16
 8007192:	2b10      	cmp	r3, #16
 8007194:	d122      	bne.n	80071dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	f003 0310 	and.w	r3, r3, #16
 80071a0:	2b10      	cmp	r3, #16
 80071a2:	d11b      	bne.n	80071dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f06f 0210 	mvn.w	r2, #16
 80071ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2208      	movs	r2, #8
 80071b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	69db      	ldr	r3, [r3, #28]
 80071ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d003      	beq.n	80071ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 f870 	bl	80072a8 <HAL_TIM_IC_CaptureCallback>
 80071c8:	e005      	b.n	80071d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f000 f862 	bl	8007294 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 f873 	bl	80072bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	691b      	ldr	r3, [r3, #16]
 80071e2:	f003 0301 	and.w	r3, r3, #1
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d10e      	bne.n	8007208 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	68db      	ldr	r3, [r3, #12]
 80071f0:	f003 0301 	and.w	r3, r3, #1
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d107      	bne.n	8007208 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f06f 0201 	mvn.w	r2, #1
 8007200:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f7fb fd8a 	bl	8002d1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007212:	2b80      	cmp	r3, #128	@ 0x80
 8007214:	d10e      	bne.n	8007234 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007220:	2b80      	cmp	r3, #128	@ 0x80
 8007222:	d107      	bne.n	8007234 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800722c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f000 f97e 	bl	8007530 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	691b      	ldr	r3, [r3, #16]
 800723a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800723e:	2b40      	cmp	r3, #64	@ 0x40
 8007240:	d10e      	bne.n	8007260 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800724c:	2b40      	cmp	r3, #64	@ 0x40
 800724e:	d107      	bne.n	8007260 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 f838 	bl	80072d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	f003 0320 	and.w	r3, r3, #32
 800726a:	2b20      	cmp	r3, #32
 800726c:	d10e      	bne.n	800728c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	f003 0320 	and.w	r3, r3, #32
 8007278:	2b20      	cmp	r3, #32
 800727a:	d107      	bne.n	800728c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f06f 0220 	mvn.w	r2, #32
 8007284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f000 f948 	bl	800751c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800728c:	bf00      	nop
 800728e:	3708      	adds	r7, #8
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80072c4:	bf00      	nop
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80072d8:	bf00      	nop
 80072da:	370c      	adds	r7, #12
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	4a40      	ldr	r2, [pc, #256]	@ (80073f8 <TIM_Base_SetConfig+0x114>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d013      	beq.n	8007324 <TIM_Base_SetConfig+0x40>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007302:	d00f      	beq.n	8007324 <TIM_Base_SetConfig+0x40>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a3d      	ldr	r2, [pc, #244]	@ (80073fc <TIM_Base_SetConfig+0x118>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d00b      	beq.n	8007324 <TIM_Base_SetConfig+0x40>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a3c      	ldr	r2, [pc, #240]	@ (8007400 <TIM_Base_SetConfig+0x11c>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d007      	beq.n	8007324 <TIM_Base_SetConfig+0x40>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a3b      	ldr	r2, [pc, #236]	@ (8007404 <TIM_Base_SetConfig+0x120>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d003      	beq.n	8007324 <TIM_Base_SetConfig+0x40>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	4a3a      	ldr	r2, [pc, #232]	@ (8007408 <TIM_Base_SetConfig+0x124>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d108      	bne.n	8007336 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800732a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	4313      	orrs	r3, r2
 8007334:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	4a2f      	ldr	r2, [pc, #188]	@ (80073f8 <TIM_Base_SetConfig+0x114>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d02b      	beq.n	8007396 <TIM_Base_SetConfig+0xb2>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007344:	d027      	beq.n	8007396 <TIM_Base_SetConfig+0xb2>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a2c      	ldr	r2, [pc, #176]	@ (80073fc <TIM_Base_SetConfig+0x118>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d023      	beq.n	8007396 <TIM_Base_SetConfig+0xb2>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a2b      	ldr	r2, [pc, #172]	@ (8007400 <TIM_Base_SetConfig+0x11c>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d01f      	beq.n	8007396 <TIM_Base_SetConfig+0xb2>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a2a      	ldr	r2, [pc, #168]	@ (8007404 <TIM_Base_SetConfig+0x120>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d01b      	beq.n	8007396 <TIM_Base_SetConfig+0xb2>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a29      	ldr	r2, [pc, #164]	@ (8007408 <TIM_Base_SetConfig+0x124>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d017      	beq.n	8007396 <TIM_Base_SetConfig+0xb2>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a28      	ldr	r2, [pc, #160]	@ (800740c <TIM_Base_SetConfig+0x128>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d013      	beq.n	8007396 <TIM_Base_SetConfig+0xb2>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a27      	ldr	r2, [pc, #156]	@ (8007410 <TIM_Base_SetConfig+0x12c>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d00f      	beq.n	8007396 <TIM_Base_SetConfig+0xb2>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a26      	ldr	r2, [pc, #152]	@ (8007414 <TIM_Base_SetConfig+0x130>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d00b      	beq.n	8007396 <TIM_Base_SetConfig+0xb2>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a25      	ldr	r2, [pc, #148]	@ (8007418 <TIM_Base_SetConfig+0x134>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d007      	beq.n	8007396 <TIM_Base_SetConfig+0xb2>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a24      	ldr	r2, [pc, #144]	@ (800741c <TIM_Base_SetConfig+0x138>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d003      	beq.n	8007396 <TIM_Base_SetConfig+0xb2>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a23      	ldr	r2, [pc, #140]	@ (8007420 <TIM_Base_SetConfig+0x13c>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d108      	bne.n	80073a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800739c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	68fa      	ldr	r2, [r7, #12]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	695b      	ldr	r3, [r3, #20]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	68fa      	ldr	r2, [r7, #12]
 80073ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	689a      	ldr	r2, [r3, #8]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a0a      	ldr	r2, [pc, #40]	@ (80073f8 <TIM_Base_SetConfig+0x114>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d003      	beq.n	80073dc <TIM_Base_SetConfig+0xf8>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a0c      	ldr	r2, [pc, #48]	@ (8007408 <TIM_Base_SetConfig+0x124>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d103      	bne.n	80073e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	691a      	ldr	r2, [r3, #16]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	615a      	str	r2, [r3, #20]
}
 80073ea:	bf00      	nop
 80073ec:	3714      	adds	r7, #20
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	40010000 	.word	0x40010000
 80073fc:	40000400 	.word	0x40000400
 8007400:	40000800 	.word	0x40000800
 8007404:	40000c00 	.word	0x40000c00
 8007408:	40010400 	.word	0x40010400
 800740c:	40014000 	.word	0x40014000
 8007410:	40014400 	.word	0x40014400
 8007414:	40014800 	.word	0x40014800
 8007418:	40001800 	.word	0x40001800
 800741c:	40001c00 	.word	0x40001c00
 8007420:	40002000 	.word	0x40002000

08007424 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007424:	b480      	push	{r7}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007434:	2b01      	cmp	r3, #1
 8007436:	d101      	bne.n	800743c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007438:	2302      	movs	r3, #2
 800743a:	e05a      	b.n	80074f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2202      	movs	r2, #2
 8007448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007462:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68fa      	ldr	r2, [r7, #12]
 800746a:	4313      	orrs	r3, r2
 800746c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68fa      	ldr	r2, [r7, #12]
 8007474:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a21      	ldr	r2, [pc, #132]	@ (8007500 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d022      	beq.n	80074c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007488:	d01d      	beq.n	80074c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a1d      	ldr	r2, [pc, #116]	@ (8007504 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d018      	beq.n	80074c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a1b      	ldr	r2, [pc, #108]	@ (8007508 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d013      	beq.n	80074c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a1a      	ldr	r2, [pc, #104]	@ (800750c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d00e      	beq.n	80074c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a18      	ldr	r2, [pc, #96]	@ (8007510 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d009      	beq.n	80074c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a17      	ldr	r2, [pc, #92]	@ (8007514 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d004      	beq.n	80074c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a15      	ldr	r2, [pc, #84]	@ (8007518 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d10c      	bne.n	80074e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80074cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	68ba      	ldr	r2, [r7, #8]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3714      	adds	r7, #20
 80074f6:	46bd      	mov	sp, r7
 80074f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fc:	4770      	bx	lr
 80074fe:	bf00      	nop
 8007500:	40010000 	.word	0x40010000
 8007504:	40000400 	.word	0x40000400
 8007508:	40000800 	.word	0x40000800
 800750c:	40000c00 	.word	0x40000c00
 8007510:	40010400 	.word	0x40010400
 8007514:	40014000 	.word	0x40014000
 8007518:	40001800 	.word	0x40001800

0800751c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800751c:	b480      	push	{r7}
 800751e:	b083      	sub	sp, #12
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007524:	bf00      	nop
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e03f      	b.n	80075d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800755c:	b2db      	uxtb	r3, r3
 800755e:	2b00      	cmp	r3, #0
 8007560:	d106      	bne.n	8007570 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f7fc fc56 	bl	8003e1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2224      	movs	r2, #36	@ 0x24
 8007574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68da      	ldr	r2, [r3, #12]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007586:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 fddf 	bl	800814c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	691a      	ldr	r2, [r3, #16]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800759c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	695a      	ldr	r2, [r3, #20]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80075ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	68da      	ldr	r2, [r3, #12]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80075bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2200      	movs	r2, #0
 80075c2:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2220      	movs	r2, #32
 80075c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2220      	movs	r2, #32
 80075d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80075d4:	2300      	movs	r3, #0
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3708      	adds	r7, #8
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}

080075de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b08a      	sub	sp, #40	@ 0x28
 80075e2:	af02      	add	r7, sp, #8
 80075e4:	60f8      	str	r0, [r7, #12]
 80075e6:	60b9      	str	r1, [r7, #8]
 80075e8:	603b      	str	r3, [r7, #0]
 80075ea:	4613      	mov	r3, r2
 80075ec:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80075ee:	2300      	movs	r3, #0
 80075f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b20      	cmp	r3, #32
 80075fc:	d17c      	bne.n	80076f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d002      	beq.n	800760a <HAL_UART_Transmit+0x2c>
 8007604:	88fb      	ldrh	r3, [r7, #6]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d101      	bne.n	800760e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	e075      	b.n	80076fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007614:	2b01      	cmp	r3, #1
 8007616:	d101      	bne.n	800761c <HAL_UART_Transmit+0x3e>
 8007618:	2302      	movs	r3, #2
 800761a:	e06e      	b.n	80076fa <HAL_UART_Transmit+0x11c>
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2200      	movs	r2, #0
 8007628:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2221      	movs	r2, #33	@ 0x21
 800762e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007632:	f7fc fd69 	bl	8004108 <HAL_GetTick>
 8007636:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	88fa      	ldrh	r2, [r7, #6]
 800763c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	88fa      	ldrh	r2, [r7, #6]
 8007642:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800764c:	d108      	bne.n	8007660 <HAL_UART_Transmit+0x82>
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d104      	bne.n	8007660 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007656:	2300      	movs	r3, #0
 8007658:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	61bb      	str	r3, [r7, #24]
 800765e:	e003      	b.n	8007668 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007664:	2300      	movs	r3, #0
 8007666:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2200      	movs	r2, #0
 800766c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8007670:	e02a      	b.n	80076c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	9300      	str	r3, [sp, #0]
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	2200      	movs	r2, #0
 800767a:	2180      	movs	r1, #128	@ 0x80
 800767c:	68f8      	ldr	r0, [r7, #12]
 800767e:	f000 fb1f 	bl	8007cc0 <UART_WaitOnFlagUntilTimeout>
 8007682:	4603      	mov	r3, r0
 8007684:	2b00      	cmp	r3, #0
 8007686:	d001      	beq.n	800768c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007688:	2303      	movs	r3, #3
 800768a:	e036      	b.n	80076fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d10b      	bne.n	80076aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	881b      	ldrh	r3, [r3, #0]
 8007696:	461a      	mov	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	3302      	adds	r3, #2
 80076a6:	61bb      	str	r3, [r7, #24]
 80076a8:	e007      	b.n	80076ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80076aa:	69fb      	ldr	r3, [r7, #28]
 80076ac:	781a      	ldrb	r2, [r3, #0]
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	3301      	adds	r3, #1
 80076b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80076be:	b29b      	uxth	r3, r3
 80076c0:	3b01      	subs	r3, #1
 80076c2:	b29a      	uxth	r2, r3
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80076cc:	b29b      	uxth	r3, r3
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1cf      	bne.n	8007672 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	9300      	str	r3, [sp, #0]
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	2200      	movs	r2, #0
 80076da:	2140      	movs	r1, #64	@ 0x40
 80076dc:	68f8      	ldr	r0, [r7, #12]
 80076de:	f000 faef 	bl	8007cc0 <UART_WaitOnFlagUntilTimeout>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d001      	beq.n	80076ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80076e8:	2303      	movs	r3, #3
 80076ea:	e006      	b.n	80076fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2220      	movs	r2, #32
 80076f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80076f4:	2300      	movs	r3, #0
 80076f6:	e000      	b.n	80076fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80076f8:	2302      	movs	r3, #2
  }
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3720      	adds	r7, #32
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}

08007702 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007702:	b580      	push	{r7, lr}
 8007704:	b084      	sub	sp, #16
 8007706:	af00      	add	r7, sp, #0
 8007708:	60f8      	str	r0, [r7, #12]
 800770a:	60b9      	str	r1, [r7, #8]
 800770c:	4613      	mov	r3, r2
 800770e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007716:	b2db      	uxtb	r3, r3
 8007718:	2b20      	cmp	r3, #32
 800771a:	d11d      	bne.n	8007758 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d002      	beq.n	8007728 <HAL_UART_Receive_IT+0x26>
 8007722:	88fb      	ldrh	r3, [r7, #6]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d101      	bne.n	800772c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007728:	2301      	movs	r3, #1
 800772a:	e016      	b.n	800775a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007732:	2b01      	cmp	r3, #1
 8007734:	d101      	bne.n	800773a <HAL_UART_Receive_IT+0x38>
 8007736:	2302      	movs	r3, #2
 8007738:	e00f      	b.n	800775a <HAL_UART_Receive_IT+0x58>
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2200      	movs	r2, #0
 8007746:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007748:	88fb      	ldrh	r3, [r7, #6]
 800774a:	461a      	mov	r2, r3
 800774c:	68b9      	ldr	r1, [r7, #8]
 800774e:	68f8      	ldr	r0, [r7, #12]
 8007750:	f000 fb24 	bl	8007d9c <UART_Start_Receive_IT>
 8007754:	4603      	mov	r3, r0
 8007756:	e000      	b.n	800775a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007758:	2302      	movs	r3, #2
  }
}
 800775a:	4618      	mov	r0, r3
 800775c:	3710      	adds	r7, #16
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
	...

08007764 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b0ba      	sub	sp, #232	@ 0xe8
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68db      	ldr	r3, [r3, #12]
 800777c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	695b      	ldr	r3, [r3, #20]
 8007786:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800778a:	2300      	movs	r3, #0
 800778c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007790:	2300      	movs	r3, #0
 8007792:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800779a:	f003 030f 	and.w	r3, r3, #15
 800779e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80077a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10f      	bne.n	80077ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80077aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077ae:	f003 0320 	and.w	r3, r3, #32
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d009      	beq.n	80077ca <HAL_UART_IRQHandler+0x66>
 80077b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077ba:	f003 0320 	and.w	r3, r3, #32
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d003      	beq.n	80077ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f000 fc07 	bl	8007fd6 <UART_Receive_IT>
      return;
 80077c8:	e256      	b.n	8007c78 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80077ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	f000 80de 	beq.w	8007990 <HAL_UART_IRQHandler+0x22c>
 80077d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077d8:	f003 0301 	and.w	r3, r3, #1
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d106      	bne.n	80077ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80077e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077e4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	f000 80d1 	beq.w	8007990 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80077ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077f2:	f003 0301 	and.w	r3, r3, #1
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d00b      	beq.n	8007812 <HAL_UART_IRQHandler+0xae>
 80077fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007802:	2b00      	cmp	r3, #0
 8007804:	d005      	beq.n	8007812 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800780a:	f043 0201 	orr.w	r2, r3, #1
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007816:	f003 0304 	and.w	r3, r3, #4
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00b      	beq.n	8007836 <HAL_UART_IRQHandler+0xd2>
 800781e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007822:	f003 0301 	and.w	r3, r3, #1
 8007826:	2b00      	cmp	r3, #0
 8007828:	d005      	beq.n	8007836 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800782e:	f043 0202 	orr.w	r2, r3, #2
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800783a:	f003 0302 	and.w	r3, r3, #2
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00b      	beq.n	800785a <HAL_UART_IRQHandler+0xf6>
 8007842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007846:	f003 0301 	and.w	r3, r3, #1
 800784a:	2b00      	cmp	r3, #0
 800784c:	d005      	beq.n	800785a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007852:	f043 0204 	orr.w	r2, r3, #4
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800785a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800785e:	f003 0308 	and.w	r3, r3, #8
 8007862:	2b00      	cmp	r3, #0
 8007864:	d011      	beq.n	800788a <HAL_UART_IRQHandler+0x126>
 8007866:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800786a:	f003 0320 	and.w	r3, r3, #32
 800786e:	2b00      	cmp	r3, #0
 8007870:	d105      	bne.n	800787e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007876:	f003 0301 	and.w	r3, r3, #1
 800787a:	2b00      	cmp	r3, #0
 800787c:	d005      	beq.n	800788a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007882:	f043 0208 	orr.w	r2, r3, #8
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800788e:	2b00      	cmp	r3, #0
 8007890:	f000 81ed 	beq.w	8007c6e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007898:	f003 0320 	and.w	r3, r3, #32
 800789c:	2b00      	cmp	r3, #0
 800789e:	d008      	beq.n	80078b2 <HAL_UART_IRQHandler+0x14e>
 80078a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078a4:	f003 0320 	and.w	r3, r3, #32
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d002      	beq.n	80078b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f000 fb92 	bl	8007fd6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	695b      	ldr	r3, [r3, #20]
 80078b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078bc:	2b40      	cmp	r3, #64	@ 0x40
 80078be:	bf0c      	ite	eq
 80078c0:	2301      	moveq	r3, #1
 80078c2:	2300      	movne	r3, #0
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ce:	f003 0308 	and.w	r3, r3, #8
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d103      	bne.n	80078de <HAL_UART_IRQHandler+0x17a>
 80078d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d04f      	beq.n	800797e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 fa9a 	bl	8007e18 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	695b      	ldr	r3, [r3, #20]
 80078ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078ee:	2b40      	cmp	r3, #64	@ 0x40
 80078f0:	d141      	bne.n	8007976 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	3314      	adds	r3, #20
 80078f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007900:	e853 3f00 	ldrex	r3, [r3]
 8007904:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007908:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800790c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007910:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	3314      	adds	r3, #20
 800791a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800791e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007922:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007926:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800792a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800792e:	e841 2300 	strex	r3, r2, [r1]
 8007932:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007936:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1d9      	bne.n	80078f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007942:	2b00      	cmp	r3, #0
 8007944:	d013      	beq.n	800796e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800794a:	4a7d      	ldr	r2, [pc, #500]	@ (8007b40 <HAL_UART_IRQHandler+0x3dc>)
 800794c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007952:	4618      	mov	r0, r3
 8007954:	f7fc fd89 	bl	800446a <HAL_DMA_Abort_IT>
 8007958:	4603      	mov	r3, r0
 800795a:	2b00      	cmp	r3, #0
 800795c:	d016      	beq.n	800798c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007962:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007968:	4610      	mov	r0, r2
 800796a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800796c:	e00e      	b.n	800798c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 f990 	bl	8007c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007974:	e00a      	b.n	800798c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f000 f98c 	bl	8007c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800797c:	e006      	b.n	800798c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 f988 	bl	8007c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800798a:	e170      	b.n	8007c6e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800798c:	bf00      	nop
    return;
 800798e:	e16e      	b.n	8007c6e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007994:	2b01      	cmp	r3, #1
 8007996:	f040 814a 	bne.w	8007c2e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800799a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800799e:	f003 0310 	and.w	r3, r3, #16
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	f000 8143 	beq.w	8007c2e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80079a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079ac:	f003 0310 	and.w	r3, r3, #16
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f000 813c 	beq.w	8007c2e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80079b6:	2300      	movs	r3, #0
 80079b8:	60bb      	str	r3, [r7, #8]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	60bb      	str	r3, [r7, #8]
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	60bb      	str	r3, [r7, #8]
 80079ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	695b      	ldr	r3, [r3, #20]
 80079d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079d6:	2b40      	cmp	r3, #64	@ 0x40
 80079d8:	f040 80b4 	bne.w	8007b44 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80079e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f000 8140 	beq.w	8007c72 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80079f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079fa:	429a      	cmp	r2, r3
 80079fc:	f080 8139 	bcs.w	8007c72 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a06:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a0c:	69db      	ldr	r3, [r3, #28]
 8007a0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a12:	f000 8088 	beq.w	8007b26 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	330c      	adds	r3, #12
 8007a1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a24:	e853 3f00 	ldrex	r3, [r3]
 8007a28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a34:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	330c      	adds	r3, #12
 8007a3e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007a42:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007a46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a4a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007a4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a52:	e841 2300 	strex	r3, r2, [r1]
 8007a56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007a5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d1d9      	bne.n	8007a16 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	3314      	adds	r3, #20
 8007a68:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a6c:	e853 3f00 	ldrex	r3, [r3]
 8007a70:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007a72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a74:	f023 0301 	bic.w	r3, r3, #1
 8007a78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	3314      	adds	r3, #20
 8007a82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a86:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007a8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a92:	e841 2300 	strex	r3, r2, [r1]
 8007a96:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d1e1      	bne.n	8007a62 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	3314      	adds	r3, #20
 8007aa4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007aa8:	e853 3f00 	ldrex	r3, [r3]
 8007aac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007aae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ab0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ab4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	3314      	adds	r3, #20
 8007abe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007ac2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007ac4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007ac8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007aca:	e841 2300 	strex	r3, r2, [r1]
 8007ace:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007ad0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1e3      	bne.n	8007a9e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	330c      	adds	r3, #12
 8007aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007aee:	e853 3f00 	ldrex	r3, [r3]
 8007af2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007af4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007af6:	f023 0310 	bic.w	r3, r3, #16
 8007afa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	330c      	adds	r3, #12
 8007b04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007b08:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007b0a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007b0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b10:	e841 2300 	strex	r3, r2, [r1]
 8007b14:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007b16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1e3      	bne.n	8007ae4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b20:	4618      	mov	r0, r3
 8007b22:	f7fc fc32 	bl	800438a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	1ad3      	subs	r3, r2, r3
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	4619      	mov	r1, r3
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 f8b6 	bl	8007ca8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007b3c:	e099      	b.n	8007c72 <HAL_UART_IRQHandler+0x50e>
 8007b3e:	bf00      	nop
 8007b40:	08007edf 	.word	0x08007edf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	1ad3      	subs	r3, r2, r3
 8007b50:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f000 808b 	beq.w	8007c76 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007b60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	f000 8086 	beq.w	8007c76 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	330c      	adds	r3, #12
 8007b70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b74:	e853 3f00 	ldrex	r3, [r3]
 8007b78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	330c      	adds	r3, #12
 8007b8a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007b8e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007b90:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b96:	e841 2300 	strex	r3, r2, [r1]
 8007b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1e3      	bne.n	8007b6a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	3314      	adds	r3, #20
 8007ba8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bac:	e853 3f00 	ldrex	r3, [r3]
 8007bb0:	623b      	str	r3, [r7, #32]
   return(result);
 8007bb2:	6a3b      	ldr	r3, [r7, #32]
 8007bb4:	f023 0301 	bic.w	r3, r3, #1
 8007bb8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	3314      	adds	r3, #20
 8007bc2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007bc6:	633a      	str	r2, [r7, #48]	@ 0x30
 8007bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007bcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bce:	e841 2300 	strex	r3, r2, [r1]
 8007bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d1e3      	bne.n	8007ba2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2220      	movs	r2, #32
 8007bde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2200      	movs	r2, #0
 8007be6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	330c      	adds	r3, #12
 8007bee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	e853 3f00 	ldrex	r3, [r3]
 8007bf6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f023 0310 	bic.w	r3, r3, #16
 8007bfe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	330c      	adds	r3, #12
 8007c08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007c0c:	61fa      	str	r2, [r7, #28]
 8007c0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c10:	69b9      	ldr	r1, [r7, #24]
 8007c12:	69fa      	ldr	r2, [r7, #28]
 8007c14:	e841 2300 	strex	r3, r2, [r1]
 8007c18:	617b      	str	r3, [r7, #20]
   return(result);
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d1e3      	bne.n	8007be8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c24:	4619      	mov	r1, r3
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 f83e 	bl	8007ca8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007c2c:	e023      	b.n	8007c76 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d009      	beq.n	8007c4e <HAL_UART_IRQHandler+0x4ea>
 8007c3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d003      	beq.n	8007c4e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 f95d 	bl	8007f06 <UART_Transmit_IT>
    return;
 8007c4c:	e014      	b.n	8007c78 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00e      	beq.n	8007c78 <HAL_UART_IRQHandler+0x514>
 8007c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d008      	beq.n	8007c78 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 f99d 	bl	8007fa6 <UART_EndTransmit_IT>
    return;
 8007c6c:	e004      	b.n	8007c78 <HAL_UART_IRQHandler+0x514>
    return;
 8007c6e:	bf00      	nop
 8007c70:	e002      	b.n	8007c78 <HAL_UART_IRQHandler+0x514>
      return;
 8007c72:	bf00      	nop
 8007c74:	e000      	b.n	8007c78 <HAL_UART_IRQHandler+0x514>
      return;
 8007c76:	bf00      	nop
  }
}
 8007c78:	37e8      	adds	r7, #232	@ 0xe8
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop

08007c80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007c88:	bf00      	nop
 8007c8a:	370c      	adds	r7, #12
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b083      	sub	sp, #12
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007c9c:	bf00      	nop
 8007c9e:	370c      	adds	r7, #12
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007cb4:	bf00      	nop
 8007cb6:	370c      	adds	r7, #12
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr

08007cc0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b090      	sub	sp, #64	@ 0x40
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	603b      	str	r3, [r7, #0]
 8007ccc:	4613      	mov	r3, r2
 8007cce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cd0:	e050      	b.n	8007d74 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cd8:	d04c      	beq.n	8007d74 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007cda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d007      	beq.n	8007cf0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ce0:	f7fc fa12 	bl	8004108 <HAL_GetTick>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	1ad3      	subs	r3, r2, r3
 8007cea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d241      	bcs.n	8007d74 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	330c      	adds	r3, #12
 8007cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cfa:	e853 3f00 	ldrex	r3, [r3]
 8007cfe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d02:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8007d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	330c      	adds	r3, #12
 8007d0e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007d10:	637a      	str	r2, [r7, #52]	@ 0x34
 8007d12:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d14:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007d16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007d18:	e841 2300 	strex	r3, r2, [r1]
 8007d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d1e5      	bne.n	8007cf0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	3314      	adds	r3, #20
 8007d2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	e853 3f00 	ldrex	r3, [r3]
 8007d32:	613b      	str	r3, [r7, #16]
   return(result);
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	f023 0301 	bic.w	r3, r3, #1
 8007d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3314      	adds	r3, #20
 8007d42:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007d44:	623a      	str	r2, [r7, #32]
 8007d46:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d48:	69f9      	ldr	r1, [r7, #28]
 8007d4a:	6a3a      	ldr	r2, [r7, #32]
 8007d4c:	e841 2300 	strex	r3, r2, [r1]
 8007d50:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d1e5      	bne.n	8007d24 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2220      	movs	r2, #32
 8007d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2220      	movs	r2, #32
 8007d64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8007d70:	2303      	movs	r3, #3
 8007d72:	e00f      	b.n	8007d94 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	4013      	ands	r3, r2
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	bf0c      	ite	eq
 8007d84:	2301      	moveq	r3, #1
 8007d86:	2300      	movne	r3, #0
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	79fb      	ldrb	r3, [r7, #7]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d09f      	beq.n	8007cd2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007d92:	2300      	movs	r3, #0
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3740      	adds	r7, #64	@ 0x40
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	60f8      	str	r0, [r7, #12]
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	4613      	mov	r3, r2
 8007da8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	68ba      	ldr	r2, [r7, #8]
 8007dae:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	88fa      	ldrh	r2, [r7, #6]
 8007db4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	88fa      	ldrh	r2, [r7, #6]
 8007dba:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2222      	movs	r2, #34	@ 0x22
 8007dc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	691b      	ldr	r3, [r3, #16]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d007      	beq.n	8007dea <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	68da      	ldr	r2, [r3, #12]
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007de8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	695a      	ldr	r2, [r3, #20]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f042 0201 	orr.w	r2, r2, #1
 8007df8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68da      	ldr	r2, [r3, #12]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f042 0220 	orr.w	r2, r2, #32
 8007e08:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007e0a:	2300      	movs	r3, #0
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3714      	adds	r7, #20
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr

08007e18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b095      	sub	sp, #84	@ 0x54
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	330c      	adds	r3, #12
 8007e26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e2a:	e853 3f00 	ldrex	r3, [r3]
 8007e2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	330c      	adds	r3, #12
 8007e3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007e40:	643a      	str	r2, [r7, #64]	@ 0x40
 8007e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e48:	e841 2300 	strex	r3, r2, [r1]
 8007e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d1e5      	bne.n	8007e20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	3314      	adds	r3, #20
 8007e5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e5c:	6a3b      	ldr	r3, [r7, #32]
 8007e5e:	e853 3f00 	ldrex	r3, [r3]
 8007e62:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	f023 0301 	bic.w	r3, r3, #1
 8007e6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	3314      	adds	r3, #20
 8007e72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e74:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e7c:	e841 2300 	strex	r3, r2, [r1]
 8007e80:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d1e5      	bne.n	8007e54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d119      	bne.n	8007ec4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	330c      	adds	r3, #12
 8007e96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	e853 3f00 	ldrex	r3, [r3]
 8007e9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	f023 0310 	bic.w	r3, r3, #16
 8007ea6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	330c      	adds	r3, #12
 8007eae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007eb0:	61ba      	str	r2, [r7, #24]
 8007eb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb4:	6979      	ldr	r1, [r7, #20]
 8007eb6:	69ba      	ldr	r2, [r7, #24]
 8007eb8:	e841 2300 	strex	r3, r2, [r1]
 8007ebc:	613b      	str	r3, [r7, #16]
   return(result);
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d1e5      	bne.n	8007e90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2220      	movs	r2, #32
 8007ec8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007ed2:	bf00      	nop
 8007ed4:	3754      	adds	r7, #84	@ 0x54
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr

08007ede <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ede:	b580      	push	{r7, lr}
 8007ee0:	b084      	sub	sp, #16
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ef8:	68f8      	ldr	r0, [r7, #12]
 8007efa:	f7ff fecb 	bl	8007c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007efe:	bf00      	nop
 8007f00:	3710      	adds	r7, #16
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}

08007f06 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007f06:	b480      	push	{r7}
 8007f08:	b085      	sub	sp, #20
 8007f0a:	af00      	add	r7, sp, #0
 8007f0c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f14:	b2db      	uxtb	r3, r3
 8007f16:	2b21      	cmp	r3, #33	@ 0x21
 8007f18:	d13e      	bne.n	8007f98 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	689b      	ldr	r3, [r3, #8]
 8007f1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f22:	d114      	bne.n	8007f4e <UART_Transmit_IT+0x48>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	691b      	ldr	r3, [r3, #16]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d110      	bne.n	8007f4e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6a1b      	ldr	r3, [r3, #32]
 8007f30:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	881b      	ldrh	r3, [r3, #0]
 8007f36:	461a      	mov	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f40:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6a1b      	ldr	r3, [r3, #32]
 8007f46:	1c9a      	adds	r2, r3, #2
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	621a      	str	r2, [r3, #32]
 8007f4c:	e008      	b.n	8007f60 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6a1b      	ldr	r3, [r3, #32]
 8007f52:	1c59      	adds	r1, r3, #1
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	6211      	str	r1, [r2, #32]
 8007f58:	781a      	ldrb	r2, [r3, #0]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	3b01      	subs	r3, #1
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d10f      	bne.n	8007f94 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	68da      	ldr	r2, [r3, #12]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f82:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	68da      	ldr	r2, [r3, #12]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f92:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007f94:	2300      	movs	r3, #0
 8007f96:	e000      	b.n	8007f9a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007f98:	2302      	movs	r3, #2
  }
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3714      	adds	r7, #20
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr

08007fa6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007fa6:	b580      	push	{r7, lr}
 8007fa8:	b082      	sub	sp, #8
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	68da      	ldr	r2, [r3, #12]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fbc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2220      	movs	r2, #32
 8007fc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f7ff fe5a 	bl	8007c80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007fcc:	2300      	movs	r3, #0
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3708      	adds	r7, #8
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}

08007fd6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007fd6:	b580      	push	{r7, lr}
 8007fd8:	b08c      	sub	sp, #48	@ 0x30
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	2b22      	cmp	r3, #34	@ 0x22
 8007fe8:	f040 80ab 	bne.w	8008142 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	689b      	ldr	r3, [r3, #8]
 8007ff0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ff4:	d117      	bne.n	8008026 <UART_Receive_IT+0x50>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	691b      	ldr	r3, [r3, #16]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d113      	bne.n	8008026 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007ffe:	2300      	movs	r3, #0
 8008000:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008006:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	b29b      	uxth	r3, r3
 8008010:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008014:	b29a      	uxth	r2, r3
 8008016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008018:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800801e:	1c9a      	adds	r2, r3, #2
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	629a      	str	r2, [r3, #40]	@ 0x28
 8008024:	e026      	b.n	8008074 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800802a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800802c:	2300      	movs	r3, #0
 800802e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008038:	d007      	beq.n	800804a <UART_Receive_IT+0x74>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	689b      	ldr	r3, [r3, #8]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d10a      	bne.n	8008058 <UART_Receive_IT+0x82>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d106      	bne.n	8008058 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	b2da      	uxtb	r2, r3
 8008052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008054:	701a      	strb	r2, [r3, #0]
 8008056:	e008      	b.n	800806a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	b2db      	uxtb	r3, r3
 8008060:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008064:	b2da      	uxtb	r2, r3
 8008066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008068:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800806e:	1c5a      	adds	r2, r3, #1
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008078:	b29b      	uxth	r3, r3
 800807a:	3b01      	subs	r3, #1
 800807c:	b29b      	uxth	r3, r3
 800807e:	687a      	ldr	r2, [r7, #4]
 8008080:	4619      	mov	r1, r3
 8008082:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008084:	2b00      	cmp	r3, #0
 8008086:	d15a      	bne.n	800813e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68da      	ldr	r2, [r3, #12]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f022 0220 	bic.w	r2, r2, #32
 8008096:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	68da      	ldr	r2, [r3, #12]
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80080a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	695a      	ldr	r2, [r3, #20]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f022 0201 	bic.w	r2, r2, #1
 80080b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2220      	movs	r2, #32
 80080bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d135      	bne.n	8008134 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	330c      	adds	r3, #12
 80080d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	e853 3f00 	ldrex	r3, [r3]
 80080dc:	613b      	str	r3, [r7, #16]
   return(result);
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	f023 0310 	bic.w	r3, r3, #16
 80080e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	330c      	adds	r3, #12
 80080ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080ee:	623a      	str	r2, [r7, #32]
 80080f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f2:	69f9      	ldr	r1, [r7, #28]
 80080f4:	6a3a      	ldr	r2, [r7, #32]
 80080f6:	e841 2300 	strex	r3, r2, [r1]
 80080fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80080fc:	69bb      	ldr	r3, [r7, #24]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d1e5      	bne.n	80080ce <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 0310 	and.w	r3, r3, #16
 800810c:	2b10      	cmp	r3, #16
 800810e:	d10a      	bne.n	8008126 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008110:	2300      	movs	r3, #0
 8008112:	60fb      	str	r3, [r7, #12]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	60fb      	str	r3, [r7, #12]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	685b      	ldr	r3, [r3, #4]
 8008122:	60fb      	str	r3, [r7, #12]
 8008124:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800812a:	4619      	mov	r1, r3
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f7ff fdbb 	bl	8007ca8 <HAL_UARTEx_RxEventCallback>
 8008132:	e002      	b.n	800813a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f7fa fdbd 	bl	8002cb4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800813a:	2300      	movs	r3, #0
 800813c:	e002      	b.n	8008144 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800813e:	2300      	movs	r3, #0
 8008140:	e000      	b.n	8008144 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008142:	2302      	movs	r3, #2
  }
}
 8008144:	4618      	mov	r0, r3
 8008146:	3730      	adds	r7, #48	@ 0x30
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800814c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008150:	b0c0      	sub	sp, #256	@ 0x100
 8008152:	af00      	add	r7, sp, #0
 8008154:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008168:	68d9      	ldr	r1, [r3, #12]
 800816a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	ea40 0301 	orr.w	r3, r0, r1
 8008174:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800817a:	689a      	ldr	r2, [r3, #8]
 800817c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008180:	691b      	ldr	r3, [r3, #16]
 8008182:	431a      	orrs	r2, r3
 8008184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008188:	695b      	ldr	r3, [r3, #20]
 800818a:	431a      	orrs	r2, r3
 800818c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008190:	69db      	ldr	r3, [r3, #28]
 8008192:	4313      	orrs	r3, r2
 8008194:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	68db      	ldr	r3, [r3, #12]
 80081a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80081a4:	f021 010c 	bic.w	r1, r1, #12
 80081a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081ac:	681a      	ldr	r2, [r3, #0]
 80081ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80081b2:	430b      	orrs	r3, r1
 80081b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80081b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	695b      	ldr	r3, [r3, #20]
 80081be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80081c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081c6:	6999      	ldr	r1, [r3, #24]
 80081c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081cc:	681a      	ldr	r2, [r3, #0]
 80081ce:	ea40 0301 	orr.w	r3, r0, r1
 80081d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80081d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	4b8f      	ldr	r3, [pc, #572]	@ (8008418 <UART_SetConfig+0x2cc>)
 80081dc:	429a      	cmp	r2, r3
 80081de:	d005      	beq.n	80081ec <UART_SetConfig+0xa0>
 80081e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	4b8d      	ldr	r3, [pc, #564]	@ (800841c <UART_SetConfig+0x2d0>)
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d104      	bne.n	80081f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80081ec:	f7fe f9a8 	bl	8006540 <HAL_RCC_GetPCLK2Freq>
 80081f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80081f4:	e003      	b.n	80081fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80081f6:	f7fe f98f 	bl	8006518 <HAL_RCC_GetPCLK1Freq>
 80081fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008202:	69db      	ldr	r3, [r3, #28]
 8008204:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008208:	f040 810c 	bne.w	8008424 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800820c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008210:	2200      	movs	r2, #0
 8008212:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008216:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800821a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800821e:	4622      	mov	r2, r4
 8008220:	462b      	mov	r3, r5
 8008222:	1891      	adds	r1, r2, r2
 8008224:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008226:	415b      	adcs	r3, r3
 8008228:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800822a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800822e:	4621      	mov	r1, r4
 8008230:	eb12 0801 	adds.w	r8, r2, r1
 8008234:	4629      	mov	r1, r5
 8008236:	eb43 0901 	adc.w	r9, r3, r1
 800823a:	f04f 0200 	mov.w	r2, #0
 800823e:	f04f 0300 	mov.w	r3, #0
 8008242:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008246:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800824a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800824e:	4690      	mov	r8, r2
 8008250:	4699      	mov	r9, r3
 8008252:	4623      	mov	r3, r4
 8008254:	eb18 0303 	adds.w	r3, r8, r3
 8008258:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800825c:	462b      	mov	r3, r5
 800825e:	eb49 0303 	adc.w	r3, r9, r3
 8008262:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008272:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008276:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800827a:	460b      	mov	r3, r1
 800827c:	18db      	adds	r3, r3, r3
 800827e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008280:	4613      	mov	r3, r2
 8008282:	eb42 0303 	adc.w	r3, r2, r3
 8008286:	657b      	str	r3, [r7, #84]	@ 0x54
 8008288:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800828c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008290:	f7f8 fcc6 	bl	8000c20 <__aeabi_uldivmod>
 8008294:	4602      	mov	r2, r0
 8008296:	460b      	mov	r3, r1
 8008298:	4b61      	ldr	r3, [pc, #388]	@ (8008420 <UART_SetConfig+0x2d4>)
 800829a:	fba3 2302 	umull	r2, r3, r3, r2
 800829e:	095b      	lsrs	r3, r3, #5
 80082a0:	011c      	lsls	r4, r3, #4
 80082a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082a6:	2200      	movs	r2, #0
 80082a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80082ac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80082b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80082b4:	4642      	mov	r2, r8
 80082b6:	464b      	mov	r3, r9
 80082b8:	1891      	adds	r1, r2, r2
 80082ba:	64b9      	str	r1, [r7, #72]	@ 0x48
 80082bc:	415b      	adcs	r3, r3
 80082be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80082c4:	4641      	mov	r1, r8
 80082c6:	eb12 0a01 	adds.w	sl, r2, r1
 80082ca:	4649      	mov	r1, r9
 80082cc:	eb43 0b01 	adc.w	fp, r3, r1
 80082d0:	f04f 0200 	mov.w	r2, #0
 80082d4:	f04f 0300 	mov.w	r3, #0
 80082d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80082dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80082e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80082e4:	4692      	mov	sl, r2
 80082e6:	469b      	mov	fp, r3
 80082e8:	4643      	mov	r3, r8
 80082ea:	eb1a 0303 	adds.w	r3, sl, r3
 80082ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80082f2:	464b      	mov	r3, r9
 80082f4:	eb4b 0303 	adc.w	r3, fp, r3
 80082f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80082fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	2200      	movs	r2, #0
 8008304:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008308:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800830c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008310:	460b      	mov	r3, r1
 8008312:	18db      	adds	r3, r3, r3
 8008314:	643b      	str	r3, [r7, #64]	@ 0x40
 8008316:	4613      	mov	r3, r2
 8008318:	eb42 0303 	adc.w	r3, r2, r3
 800831c:	647b      	str	r3, [r7, #68]	@ 0x44
 800831e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008322:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008326:	f7f8 fc7b 	bl	8000c20 <__aeabi_uldivmod>
 800832a:	4602      	mov	r2, r0
 800832c:	460b      	mov	r3, r1
 800832e:	4611      	mov	r1, r2
 8008330:	4b3b      	ldr	r3, [pc, #236]	@ (8008420 <UART_SetConfig+0x2d4>)
 8008332:	fba3 2301 	umull	r2, r3, r3, r1
 8008336:	095b      	lsrs	r3, r3, #5
 8008338:	2264      	movs	r2, #100	@ 0x64
 800833a:	fb02 f303 	mul.w	r3, r2, r3
 800833e:	1acb      	subs	r3, r1, r3
 8008340:	00db      	lsls	r3, r3, #3
 8008342:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008346:	4b36      	ldr	r3, [pc, #216]	@ (8008420 <UART_SetConfig+0x2d4>)
 8008348:	fba3 2302 	umull	r2, r3, r3, r2
 800834c:	095b      	lsrs	r3, r3, #5
 800834e:	005b      	lsls	r3, r3, #1
 8008350:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008354:	441c      	add	r4, r3
 8008356:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800835a:	2200      	movs	r2, #0
 800835c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008360:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008364:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008368:	4642      	mov	r2, r8
 800836a:	464b      	mov	r3, r9
 800836c:	1891      	adds	r1, r2, r2
 800836e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008370:	415b      	adcs	r3, r3
 8008372:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008374:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008378:	4641      	mov	r1, r8
 800837a:	1851      	adds	r1, r2, r1
 800837c:	6339      	str	r1, [r7, #48]	@ 0x30
 800837e:	4649      	mov	r1, r9
 8008380:	414b      	adcs	r3, r1
 8008382:	637b      	str	r3, [r7, #52]	@ 0x34
 8008384:	f04f 0200 	mov.w	r2, #0
 8008388:	f04f 0300 	mov.w	r3, #0
 800838c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008390:	4659      	mov	r1, fp
 8008392:	00cb      	lsls	r3, r1, #3
 8008394:	4651      	mov	r1, sl
 8008396:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800839a:	4651      	mov	r1, sl
 800839c:	00ca      	lsls	r2, r1, #3
 800839e:	4610      	mov	r0, r2
 80083a0:	4619      	mov	r1, r3
 80083a2:	4603      	mov	r3, r0
 80083a4:	4642      	mov	r2, r8
 80083a6:	189b      	adds	r3, r3, r2
 80083a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083ac:	464b      	mov	r3, r9
 80083ae:	460a      	mov	r2, r1
 80083b0:	eb42 0303 	adc.w	r3, r2, r3
 80083b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	2200      	movs	r2, #0
 80083c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80083c4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80083c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80083cc:	460b      	mov	r3, r1
 80083ce:	18db      	adds	r3, r3, r3
 80083d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083d2:	4613      	mov	r3, r2
 80083d4:	eb42 0303 	adc.w	r3, r2, r3
 80083d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80083de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80083e2:	f7f8 fc1d 	bl	8000c20 <__aeabi_uldivmod>
 80083e6:	4602      	mov	r2, r0
 80083e8:	460b      	mov	r3, r1
 80083ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008420 <UART_SetConfig+0x2d4>)
 80083ec:	fba3 1302 	umull	r1, r3, r3, r2
 80083f0:	095b      	lsrs	r3, r3, #5
 80083f2:	2164      	movs	r1, #100	@ 0x64
 80083f4:	fb01 f303 	mul.w	r3, r1, r3
 80083f8:	1ad3      	subs	r3, r2, r3
 80083fa:	00db      	lsls	r3, r3, #3
 80083fc:	3332      	adds	r3, #50	@ 0x32
 80083fe:	4a08      	ldr	r2, [pc, #32]	@ (8008420 <UART_SetConfig+0x2d4>)
 8008400:	fba2 2303 	umull	r2, r3, r2, r3
 8008404:	095b      	lsrs	r3, r3, #5
 8008406:	f003 0207 	and.w	r2, r3, #7
 800840a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4422      	add	r2, r4
 8008412:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008414:	e106      	b.n	8008624 <UART_SetConfig+0x4d8>
 8008416:	bf00      	nop
 8008418:	40011000 	.word	0x40011000
 800841c:	40011400 	.word	0x40011400
 8008420:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008424:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008428:	2200      	movs	r2, #0
 800842a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800842e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008432:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008436:	4642      	mov	r2, r8
 8008438:	464b      	mov	r3, r9
 800843a:	1891      	adds	r1, r2, r2
 800843c:	6239      	str	r1, [r7, #32]
 800843e:	415b      	adcs	r3, r3
 8008440:	627b      	str	r3, [r7, #36]	@ 0x24
 8008442:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008446:	4641      	mov	r1, r8
 8008448:	1854      	adds	r4, r2, r1
 800844a:	4649      	mov	r1, r9
 800844c:	eb43 0501 	adc.w	r5, r3, r1
 8008450:	f04f 0200 	mov.w	r2, #0
 8008454:	f04f 0300 	mov.w	r3, #0
 8008458:	00eb      	lsls	r3, r5, #3
 800845a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800845e:	00e2      	lsls	r2, r4, #3
 8008460:	4614      	mov	r4, r2
 8008462:	461d      	mov	r5, r3
 8008464:	4643      	mov	r3, r8
 8008466:	18e3      	adds	r3, r4, r3
 8008468:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800846c:	464b      	mov	r3, r9
 800846e:	eb45 0303 	adc.w	r3, r5, r3
 8008472:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008482:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008486:	f04f 0200 	mov.w	r2, #0
 800848a:	f04f 0300 	mov.w	r3, #0
 800848e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008492:	4629      	mov	r1, r5
 8008494:	008b      	lsls	r3, r1, #2
 8008496:	4621      	mov	r1, r4
 8008498:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800849c:	4621      	mov	r1, r4
 800849e:	008a      	lsls	r2, r1, #2
 80084a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80084a4:	f7f8 fbbc 	bl	8000c20 <__aeabi_uldivmod>
 80084a8:	4602      	mov	r2, r0
 80084aa:	460b      	mov	r3, r1
 80084ac:	4b60      	ldr	r3, [pc, #384]	@ (8008630 <UART_SetConfig+0x4e4>)
 80084ae:	fba3 2302 	umull	r2, r3, r3, r2
 80084b2:	095b      	lsrs	r3, r3, #5
 80084b4:	011c      	lsls	r4, r3, #4
 80084b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084ba:	2200      	movs	r2, #0
 80084bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80084c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80084c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80084c8:	4642      	mov	r2, r8
 80084ca:	464b      	mov	r3, r9
 80084cc:	1891      	adds	r1, r2, r2
 80084ce:	61b9      	str	r1, [r7, #24]
 80084d0:	415b      	adcs	r3, r3
 80084d2:	61fb      	str	r3, [r7, #28]
 80084d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084d8:	4641      	mov	r1, r8
 80084da:	1851      	adds	r1, r2, r1
 80084dc:	6139      	str	r1, [r7, #16]
 80084de:	4649      	mov	r1, r9
 80084e0:	414b      	adcs	r3, r1
 80084e2:	617b      	str	r3, [r7, #20]
 80084e4:	f04f 0200 	mov.w	r2, #0
 80084e8:	f04f 0300 	mov.w	r3, #0
 80084ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80084f0:	4659      	mov	r1, fp
 80084f2:	00cb      	lsls	r3, r1, #3
 80084f4:	4651      	mov	r1, sl
 80084f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80084fa:	4651      	mov	r1, sl
 80084fc:	00ca      	lsls	r2, r1, #3
 80084fe:	4610      	mov	r0, r2
 8008500:	4619      	mov	r1, r3
 8008502:	4603      	mov	r3, r0
 8008504:	4642      	mov	r2, r8
 8008506:	189b      	adds	r3, r3, r2
 8008508:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800850c:	464b      	mov	r3, r9
 800850e:	460a      	mov	r2, r1
 8008510:	eb42 0303 	adc.w	r3, r2, r3
 8008514:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008522:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008524:	f04f 0200 	mov.w	r2, #0
 8008528:	f04f 0300 	mov.w	r3, #0
 800852c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008530:	4649      	mov	r1, r9
 8008532:	008b      	lsls	r3, r1, #2
 8008534:	4641      	mov	r1, r8
 8008536:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800853a:	4641      	mov	r1, r8
 800853c:	008a      	lsls	r2, r1, #2
 800853e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008542:	f7f8 fb6d 	bl	8000c20 <__aeabi_uldivmod>
 8008546:	4602      	mov	r2, r0
 8008548:	460b      	mov	r3, r1
 800854a:	4611      	mov	r1, r2
 800854c:	4b38      	ldr	r3, [pc, #224]	@ (8008630 <UART_SetConfig+0x4e4>)
 800854e:	fba3 2301 	umull	r2, r3, r3, r1
 8008552:	095b      	lsrs	r3, r3, #5
 8008554:	2264      	movs	r2, #100	@ 0x64
 8008556:	fb02 f303 	mul.w	r3, r2, r3
 800855a:	1acb      	subs	r3, r1, r3
 800855c:	011b      	lsls	r3, r3, #4
 800855e:	3332      	adds	r3, #50	@ 0x32
 8008560:	4a33      	ldr	r2, [pc, #204]	@ (8008630 <UART_SetConfig+0x4e4>)
 8008562:	fba2 2303 	umull	r2, r3, r2, r3
 8008566:	095b      	lsrs	r3, r3, #5
 8008568:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800856c:	441c      	add	r4, r3
 800856e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008572:	2200      	movs	r2, #0
 8008574:	673b      	str	r3, [r7, #112]	@ 0x70
 8008576:	677a      	str	r2, [r7, #116]	@ 0x74
 8008578:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800857c:	4642      	mov	r2, r8
 800857e:	464b      	mov	r3, r9
 8008580:	1891      	adds	r1, r2, r2
 8008582:	60b9      	str	r1, [r7, #8]
 8008584:	415b      	adcs	r3, r3
 8008586:	60fb      	str	r3, [r7, #12]
 8008588:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800858c:	4641      	mov	r1, r8
 800858e:	1851      	adds	r1, r2, r1
 8008590:	6039      	str	r1, [r7, #0]
 8008592:	4649      	mov	r1, r9
 8008594:	414b      	adcs	r3, r1
 8008596:	607b      	str	r3, [r7, #4]
 8008598:	f04f 0200 	mov.w	r2, #0
 800859c:	f04f 0300 	mov.w	r3, #0
 80085a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80085a4:	4659      	mov	r1, fp
 80085a6:	00cb      	lsls	r3, r1, #3
 80085a8:	4651      	mov	r1, sl
 80085aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085ae:	4651      	mov	r1, sl
 80085b0:	00ca      	lsls	r2, r1, #3
 80085b2:	4610      	mov	r0, r2
 80085b4:	4619      	mov	r1, r3
 80085b6:	4603      	mov	r3, r0
 80085b8:	4642      	mov	r2, r8
 80085ba:	189b      	adds	r3, r3, r2
 80085bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80085be:	464b      	mov	r3, r9
 80085c0:	460a      	mov	r2, r1
 80085c2:	eb42 0303 	adc.w	r3, r2, r3
 80085c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80085c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085cc:	685b      	ldr	r3, [r3, #4]
 80085ce:	2200      	movs	r2, #0
 80085d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80085d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80085d4:	f04f 0200 	mov.w	r2, #0
 80085d8:	f04f 0300 	mov.w	r3, #0
 80085dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80085e0:	4649      	mov	r1, r9
 80085e2:	008b      	lsls	r3, r1, #2
 80085e4:	4641      	mov	r1, r8
 80085e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085ea:	4641      	mov	r1, r8
 80085ec:	008a      	lsls	r2, r1, #2
 80085ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80085f2:	f7f8 fb15 	bl	8000c20 <__aeabi_uldivmod>
 80085f6:	4602      	mov	r2, r0
 80085f8:	460b      	mov	r3, r1
 80085fa:	4b0d      	ldr	r3, [pc, #52]	@ (8008630 <UART_SetConfig+0x4e4>)
 80085fc:	fba3 1302 	umull	r1, r3, r3, r2
 8008600:	095b      	lsrs	r3, r3, #5
 8008602:	2164      	movs	r1, #100	@ 0x64
 8008604:	fb01 f303 	mul.w	r3, r1, r3
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	011b      	lsls	r3, r3, #4
 800860c:	3332      	adds	r3, #50	@ 0x32
 800860e:	4a08      	ldr	r2, [pc, #32]	@ (8008630 <UART_SetConfig+0x4e4>)
 8008610:	fba2 2303 	umull	r2, r3, r2, r3
 8008614:	095b      	lsrs	r3, r3, #5
 8008616:	f003 020f 	and.w	r2, r3, #15
 800861a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4422      	add	r2, r4
 8008622:	609a      	str	r2, [r3, #8]
}
 8008624:	bf00      	nop
 8008626:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800862a:	46bd      	mov	sp, r7
 800862c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008630:	51eb851f 	.word	0x51eb851f

08008634 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008638:	4904      	ldr	r1, [pc, #16]	@ (800864c <MX_FATFS_Init+0x18>)
 800863a:	4805      	ldr	r0, [pc, #20]	@ (8008650 <MX_FATFS_Init+0x1c>)
 800863c:	f000 f8b0 	bl	80087a0 <FATFS_LinkDriver>
 8008640:	4603      	mov	r3, r0
 8008642:	461a      	mov	r2, r3
 8008644:	4b03      	ldr	r3, [pc, #12]	@ (8008654 <MX_FATFS_Init+0x20>)
 8008646:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008648:	bf00      	nop
 800864a:	bd80      	pop	{r7, pc}
 800864c:	20000468 	.word	0x20000468
 8008650:	20000060 	.word	0x20000060
 8008654:	20000464 	.word	0x20000464

08008658 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008658:	b480      	push	{r7}
 800865a:	b083      	sub	sp, #12
 800865c:	af00      	add	r7, sp, #0
 800865e:	4603      	mov	r3, r0
 8008660:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8008662:	4b06      	ldr	r3, [pc, #24]	@ (800867c <USER_initialize+0x24>)
 8008664:	2201      	movs	r2, #1
 8008666:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008668:	4b04      	ldr	r3, [pc, #16]	@ (800867c <USER_initialize+0x24>)
 800866a:	781b      	ldrb	r3, [r3, #0]
 800866c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800866e:	4618      	mov	r0, r3
 8008670:	370c      	adds	r7, #12
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr
 800867a:	bf00      	nop
 800867c:	2000005d 	.word	0x2000005d

08008680 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008680:	b480      	push	{r7}
 8008682:	b083      	sub	sp, #12
 8008684:	af00      	add	r7, sp, #0
 8008686:	4603      	mov	r3, r0
 8008688:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800868a:	4b06      	ldr	r3, [pc, #24]	@ (80086a4 <USER_status+0x24>)
 800868c:	2201      	movs	r2, #1
 800868e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008690:	4b04      	ldr	r3, [pc, #16]	@ (80086a4 <USER_status+0x24>)
 8008692:	781b      	ldrb	r3, [r3, #0]
 8008694:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8008696:	4618      	mov	r0, r3
 8008698:	370c      	adds	r7, #12
 800869a:	46bd      	mov	sp, r7
 800869c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a0:	4770      	bx	lr
 80086a2:	bf00      	nop
 80086a4:	2000005d 	.word	0x2000005d

080086a8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60b9      	str	r1, [r7, #8]
 80086b0:	607a      	str	r2, [r7, #4]
 80086b2:	603b      	str	r3, [r7, #0]
 80086b4:	4603      	mov	r3, r0
 80086b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 80086b8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3714      	adds	r7, #20
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr

080086c6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80086c6:	b480      	push	{r7}
 80086c8:	b085      	sub	sp, #20
 80086ca:	af00      	add	r7, sp, #0
 80086cc:	60b9      	str	r1, [r7, #8]
 80086ce:	607a      	str	r2, [r7, #4]
 80086d0:	603b      	str	r3, [r7, #0]
 80086d2:	4603      	mov	r3, r0
 80086d4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 80086d6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3714      	adds	r7, #20
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr

080086e4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b085      	sub	sp, #20
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	4603      	mov	r3, r0
 80086ec:	603a      	str	r2, [r7, #0]
 80086ee:	71fb      	strb	r3, [r7, #7]
 80086f0:	460b      	mov	r3, r1
 80086f2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	73fb      	strb	r3, [r7, #15]
    return res;
 80086f8:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3714      	adds	r7, #20
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr
	...

08008708 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008708:	b480      	push	{r7}
 800870a:	b087      	sub	sp, #28
 800870c:	af00      	add	r7, sp, #0
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	60b9      	str	r1, [r7, #8]
 8008712:	4613      	mov	r3, r2
 8008714:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008716:	2301      	movs	r3, #1
 8008718:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800871a:	2300      	movs	r3, #0
 800871c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800871e:	4b1f      	ldr	r3, [pc, #124]	@ (800879c <FATFS_LinkDriverEx+0x94>)
 8008720:	7a5b      	ldrb	r3, [r3, #9]
 8008722:	b2db      	uxtb	r3, r3
 8008724:	2b00      	cmp	r3, #0
 8008726:	d131      	bne.n	800878c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008728:	4b1c      	ldr	r3, [pc, #112]	@ (800879c <FATFS_LinkDriverEx+0x94>)
 800872a:	7a5b      	ldrb	r3, [r3, #9]
 800872c:	b2db      	uxtb	r3, r3
 800872e:	461a      	mov	r2, r3
 8008730:	4b1a      	ldr	r3, [pc, #104]	@ (800879c <FATFS_LinkDriverEx+0x94>)
 8008732:	2100      	movs	r1, #0
 8008734:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008736:	4b19      	ldr	r3, [pc, #100]	@ (800879c <FATFS_LinkDriverEx+0x94>)
 8008738:	7a5b      	ldrb	r3, [r3, #9]
 800873a:	b2db      	uxtb	r3, r3
 800873c:	4a17      	ldr	r2, [pc, #92]	@ (800879c <FATFS_LinkDriverEx+0x94>)
 800873e:	009b      	lsls	r3, r3, #2
 8008740:	4413      	add	r3, r2
 8008742:	68fa      	ldr	r2, [r7, #12]
 8008744:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008746:	4b15      	ldr	r3, [pc, #84]	@ (800879c <FATFS_LinkDriverEx+0x94>)
 8008748:	7a5b      	ldrb	r3, [r3, #9]
 800874a:	b2db      	uxtb	r3, r3
 800874c:	461a      	mov	r2, r3
 800874e:	4b13      	ldr	r3, [pc, #76]	@ (800879c <FATFS_LinkDriverEx+0x94>)
 8008750:	4413      	add	r3, r2
 8008752:	79fa      	ldrb	r2, [r7, #7]
 8008754:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008756:	4b11      	ldr	r3, [pc, #68]	@ (800879c <FATFS_LinkDriverEx+0x94>)
 8008758:	7a5b      	ldrb	r3, [r3, #9]
 800875a:	b2db      	uxtb	r3, r3
 800875c:	1c5a      	adds	r2, r3, #1
 800875e:	b2d1      	uxtb	r1, r2
 8008760:	4a0e      	ldr	r2, [pc, #56]	@ (800879c <FATFS_LinkDriverEx+0x94>)
 8008762:	7251      	strb	r1, [r2, #9]
 8008764:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008766:	7dbb      	ldrb	r3, [r7, #22]
 8008768:	3330      	adds	r3, #48	@ 0x30
 800876a:	b2da      	uxtb	r2, r3
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	3301      	adds	r3, #1
 8008774:	223a      	movs	r2, #58	@ 0x3a
 8008776:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	3302      	adds	r3, #2
 800877c:	222f      	movs	r2, #47	@ 0x2f
 800877e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	3303      	adds	r3, #3
 8008784:	2200      	movs	r2, #0
 8008786:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008788:	2300      	movs	r3, #0
 800878a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800878c:	7dfb      	ldrb	r3, [r7, #23]
}
 800878e:	4618      	mov	r0, r3
 8008790:	371c      	adds	r7, #28
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr
 800879a:	bf00      	nop
 800879c:	2000046c 	.word	0x2000046c

080087a0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b082      	sub	sp, #8
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
 80087a8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80087aa:	2200      	movs	r2, #0
 80087ac:	6839      	ldr	r1, [r7, #0]
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f7ff ffaa 	bl	8008708 <FATFS_LinkDriverEx>
 80087b4:	4603      	mov	r3, r0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3708      	adds	r7, #8
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
	...

080087c0 <malloc>:
 80087c0:	4b02      	ldr	r3, [pc, #8]	@ (80087cc <malloc+0xc>)
 80087c2:	4601      	mov	r1, r0
 80087c4:	6818      	ldr	r0, [r3, #0]
 80087c6:	f000 b82d 	b.w	8008824 <_malloc_r>
 80087ca:	bf00      	nop
 80087cc:	20000074 	.word	0x20000074

080087d0 <free>:
 80087d0:	4b02      	ldr	r3, [pc, #8]	@ (80087dc <free+0xc>)
 80087d2:	4601      	mov	r1, r0
 80087d4:	6818      	ldr	r0, [r3, #0]
 80087d6:	f000 b903 	b.w	80089e0 <_free_r>
 80087da:	bf00      	nop
 80087dc:	20000074 	.word	0x20000074

080087e0 <sbrk_aligned>:
 80087e0:	b570      	push	{r4, r5, r6, lr}
 80087e2:	4e0f      	ldr	r6, [pc, #60]	@ (8008820 <sbrk_aligned+0x40>)
 80087e4:	460c      	mov	r4, r1
 80087e6:	6831      	ldr	r1, [r6, #0]
 80087e8:	4605      	mov	r5, r0
 80087ea:	b911      	cbnz	r1, 80087f2 <sbrk_aligned+0x12>
 80087ec:	f000 f8ae 	bl	800894c <_sbrk_r>
 80087f0:	6030      	str	r0, [r6, #0]
 80087f2:	4621      	mov	r1, r4
 80087f4:	4628      	mov	r0, r5
 80087f6:	f000 f8a9 	bl	800894c <_sbrk_r>
 80087fa:	1c43      	adds	r3, r0, #1
 80087fc:	d103      	bne.n	8008806 <sbrk_aligned+0x26>
 80087fe:	f04f 34ff 	mov.w	r4, #4294967295
 8008802:	4620      	mov	r0, r4
 8008804:	bd70      	pop	{r4, r5, r6, pc}
 8008806:	1cc4      	adds	r4, r0, #3
 8008808:	f024 0403 	bic.w	r4, r4, #3
 800880c:	42a0      	cmp	r0, r4
 800880e:	d0f8      	beq.n	8008802 <sbrk_aligned+0x22>
 8008810:	1a21      	subs	r1, r4, r0
 8008812:	4628      	mov	r0, r5
 8008814:	f000 f89a 	bl	800894c <_sbrk_r>
 8008818:	3001      	adds	r0, #1
 800881a:	d1f2      	bne.n	8008802 <sbrk_aligned+0x22>
 800881c:	e7ef      	b.n	80087fe <sbrk_aligned+0x1e>
 800881e:	bf00      	nop
 8008820:	20000478 	.word	0x20000478

08008824 <_malloc_r>:
 8008824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008828:	1ccd      	adds	r5, r1, #3
 800882a:	f025 0503 	bic.w	r5, r5, #3
 800882e:	3508      	adds	r5, #8
 8008830:	2d0c      	cmp	r5, #12
 8008832:	bf38      	it	cc
 8008834:	250c      	movcc	r5, #12
 8008836:	2d00      	cmp	r5, #0
 8008838:	4606      	mov	r6, r0
 800883a:	db01      	blt.n	8008840 <_malloc_r+0x1c>
 800883c:	42a9      	cmp	r1, r5
 800883e:	d904      	bls.n	800884a <_malloc_r+0x26>
 8008840:	230c      	movs	r3, #12
 8008842:	6033      	str	r3, [r6, #0]
 8008844:	2000      	movs	r0, #0
 8008846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800884a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008920 <_malloc_r+0xfc>
 800884e:	f000 f869 	bl	8008924 <__malloc_lock>
 8008852:	f8d8 3000 	ldr.w	r3, [r8]
 8008856:	461c      	mov	r4, r3
 8008858:	bb44      	cbnz	r4, 80088ac <_malloc_r+0x88>
 800885a:	4629      	mov	r1, r5
 800885c:	4630      	mov	r0, r6
 800885e:	f7ff ffbf 	bl	80087e0 <sbrk_aligned>
 8008862:	1c43      	adds	r3, r0, #1
 8008864:	4604      	mov	r4, r0
 8008866:	d158      	bne.n	800891a <_malloc_r+0xf6>
 8008868:	f8d8 4000 	ldr.w	r4, [r8]
 800886c:	4627      	mov	r7, r4
 800886e:	2f00      	cmp	r7, #0
 8008870:	d143      	bne.n	80088fa <_malloc_r+0xd6>
 8008872:	2c00      	cmp	r4, #0
 8008874:	d04b      	beq.n	800890e <_malloc_r+0xea>
 8008876:	6823      	ldr	r3, [r4, #0]
 8008878:	4639      	mov	r1, r7
 800887a:	4630      	mov	r0, r6
 800887c:	eb04 0903 	add.w	r9, r4, r3
 8008880:	f000 f864 	bl	800894c <_sbrk_r>
 8008884:	4581      	cmp	r9, r0
 8008886:	d142      	bne.n	800890e <_malloc_r+0xea>
 8008888:	6821      	ldr	r1, [r4, #0]
 800888a:	1a6d      	subs	r5, r5, r1
 800888c:	4629      	mov	r1, r5
 800888e:	4630      	mov	r0, r6
 8008890:	f7ff ffa6 	bl	80087e0 <sbrk_aligned>
 8008894:	3001      	adds	r0, #1
 8008896:	d03a      	beq.n	800890e <_malloc_r+0xea>
 8008898:	6823      	ldr	r3, [r4, #0]
 800889a:	442b      	add	r3, r5
 800889c:	6023      	str	r3, [r4, #0]
 800889e:	f8d8 3000 	ldr.w	r3, [r8]
 80088a2:	685a      	ldr	r2, [r3, #4]
 80088a4:	bb62      	cbnz	r2, 8008900 <_malloc_r+0xdc>
 80088a6:	f8c8 7000 	str.w	r7, [r8]
 80088aa:	e00f      	b.n	80088cc <_malloc_r+0xa8>
 80088ac:	6822      	ldr	r2, [r4, #0]
 80088ae:	1b52      	subs	r2, r2, r5
 80088b0:	d420      	bmi.n	80088f4 <_malloc_r+0xd0>
 80088b2:	2a0b      	cmp	r2, #11
 80088b4:	d917      	bls.n	80088e6 <_malloc_r+0xc2>
 80088b6:	1961      	adds	r1, r4, r5
 80088b8:	42a3      	cmp	r3, r4
 80088ba:	6025      	str	r5, [r4, #0]
 80088bc:	bf18      	it	ne
 80088be:	6059      	strne	r1, [r3, #4]
 80088c0:	6863      	ldr	r3, [r4, #4]
 80088c2:	bf08      	it	eq
 80088c4:	f8c8 1000 	streq.w	r1, [r8]
 80088c8:	5162      	str	r2, [r4, r5]
 80088ca:	604b      	str	r3, [r1, #4]
 80088cc:	4630      	mov	r0, r6
 80088ce:	f000 f82f 	bl	8008930 <__malloc_unlock>
 80088d2:	f104 000b 	add.w	r0, r4, #11
 80088d6:	1d23      	adds	r3, r4, #4
 80088d8:	f020 0007 	bic.w	r0, r0, #7
 80088dc:	1ac2      	subs	r2, r0, r3
 80088de:	bf1c      	itt	ne
 80088e0:	1a1b      	subne	r3, r3, r0
 80088e2:	50a3      	strne	r3, [r4, r2]
 80088e4:	e7af      	b.n	8008846 <_malloc_r+0x22>
 80088e6:	6862      	ldr	r2, [r4, #4]
 80088e8:	42a3      	cmp	r3, r4
 80088ea:	bf0c      	ite	eq
 80088ec:	f8c8 2000 	streq.w	r2, [r8]
 80088f0:	605a      	strne	r2, [r3, #4]
 80088f2:	e7eb      	b.n	80088cc <_malloc_r+0xa8>
 80088f4:	4623      	mov	r3, r4
 80088f6:	6864      	ldr	r4, [r4, #4]
 80088f8:	e7ae      	b.n	8008858 <_malloc_r+0x34>
 80088fa:	463c      	mov	r4, r7
 80088fc:	687f      	ldr	r7, [r7, #4]
 80088fe:	e7b6      	b.n	800886e <_malloc_r+0x4a>
 8008900:	461a      	mov	r2, r3
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	42a3      	cmp	r3, r4
 8008906:	d1fb      	bne.n	8008900 <_malloc_r+0xdc>
 8008908:	2300      	movs	r3, #0
 800890a:	6053      	str	r3, [r2, #4]
 800890c:	e7de      	b.n	80088cc <_malloc_r+0xa8>
 800890e:	230c      	movs	r3, #12
 8008910:	6033      	str	r3, [r6, #0]
 8008912:	4630      	mov	r0, r6
 8008914:	f000 f80c 	bl	8008930 <__malloc_unlock>
 8008918:	e794      	b.n	8008844 <_malloc_r+0x20>
 800891a:	6005      	str	r5, [r0, #0]
 800891c:	e7d6      	b.n	80088cc <_malloc_r+0xa8>
 800891e:	bf00      	nop
 8008920:	2000047c 	.word	0x2000047c

08008924 <__malloc_lock>:
 8008924:	4801      	ldr	r0, [pc, #4]	@ (800892c <__malloc_lock+0x8>)
 8008926:	f000 b84b 	b.w	80089c0 <__retarget_lock_acquire_recursive>
 800892a:	bf00      	nop
 800892c:	200005bc 	.word	0x200005bc

08008930 <__malloc_unlock>:
 8008930:	4801      	ldr	r0, [pc, #4]	@ (8008938 <__malloc_unlock+0x8>)
 8008932:	f000 b846 	b.w	80089c2 <__retarget_lock_release_recursive>
 8008936:	bf00      	nop
 8008938:	200005bc 	.word	0x200005bc

0800893c <memset>:
 800893c:	4402      	add	r2, r0
 800893e:	4603      	mov	r3, r0
 8008940:	4293      	cmp	r3, r2
 8008942:	d100      	bne.n	8008946 <memset+0xa>
 8008944:	4770      	bx	lr
 8008946:	f803 1b01 	strb.w	r1, [r3], #1
 800894a:	e7f9      	b.n	8008940 <memset+0x4>

0800894c <_sbrk_r>:
 800894c:	b538      	push	{r3, r4, r5, lr}
 800894e:	4d06      	ldr	r5, [pc, #24]	@ (8008968 <_sbrk_r+0x1c>)
 8008950:	2300      	movs	r3, #0
 8008952:	4604      	mov	r4, r0
 8008954:	4608      	mov	r0, r1
 8008956:	602b      	str	r3, [r5, #0]
 8008958:	f7fb fafe 	bl	8003f58 <_sbrk>
 800895c:	1c43      	adds	r3, r0, #1
 800895e:	d102      	bne.n	8008966 <_sbrk_r+0x1a>
 8008960:	682b      	ldr	r3, [r5, #0]
 8008962:	b103      	cbz	r3, 8008966 <_sbrk_r+0x1a>
 8008964:	6023      	str	r3, [r4, #0]
 8008966:	bd38      	pop	{r3, r4, r5, pc}
 8008968:	200005b8 	.word	0x200005b8

0800896c <__errno>:
 800896c:	4b01      	ldr	r3, [pc, #4]	@ (8008974 <__errno+0x8>)
 800896e:	6818      	ldr	r0, [r3, #0]
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	20000074 	.word	0x20000074

08008978 <__libc_init_array>:
 8008978:	b570      	push	{r4, r5, r6, lr}
 800897a:	4d0d      	ldr	r5, [pc, #52]	@ (80089b0 <__libc_init_array+0x38>)
 800897c:	4c0d      	ldr	r4, [pc, #52]	@ (80089b4 <__libc_init_array+0x3c>)
 800897e:	1b64      	subs	r4, r4, r5
 8008980:	10a4      	asrs	r4, r4, #2
 8008982:	2600      	movs	r6, #0
 8008984:	42a6      	cmp	r6, r4
 8008986:	d109      	bne.n	800899c <__libc_init_array+0x24>
 8008988:	4d0b      	ldr	r5, [pc, #44]	@ (80089b8 <__libc_init_array+0x40>)
 800898a:	4c0c      	ldr	r4, [pc, #48]	@ (80089bc <__libc_init_array+0x44>)
 800898c:	f001 f96e 	bl	8009c6c <_init>
 8008990:	1b64      	subs	r4, r4, r5
 8008992:	10a4      	asrs	r4, r4, #2
 8008994:	2600      	movs	r6, #0
 8008996:	42a6      	cmp	r6, r4
 8008998:	d105      	bne.n	80089a6 <__libc_init_array+0x2e>
 800899a:	bd70      	pop	{r4, r5, r6, pc}
 800899c:	f855 3b04 	ldr.w	r3, [r5], #4
 80089a0:	4798      	blx	r3
 80089a2:	3601      	adds	r6, #1
 80089a4:	e7ee      	b.n	8008984 <__libc_init_array+0xc>
 80089a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80089aa:	4798      	blx	r3
 80089ac:	3601      	adds	r6, #1
 80089ae:	e7f2      	b.n	8008996 <__libc_init_array+0x1e>
 80089b0:	08009d10 	.word	0x08009d10
 80089b4:	08009d10 	.word	0x08009d10
 80089b8:	08009d10 	.word	0x08009d10
 80089bc:	08009d14 	.word	0x08009d14

080089c0 <__retarget_lock_acquire_recursive>:
 80089c0:	4770      	bx	lr

080089c2 <__retarget_lock_release_recursive>:
 80089c2:	4770      	bx	lr

080089c4 <memcpy>:
 80089c4:	440a      	add	r2, r1
 80089c6:	4291      	cmp	r1, r2
 80089c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80089cc:	d100      	bne.n	80089d0 <memcpy+0xc>
 80089ce:	4770      	bx	lr
 80089d0:	b510      	push	{r4, lr}
 80089d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089da:	4291      	cmp	r1, r2
 80089dc:	d1f9      	bne.n	80089d2 <memcpy+0xe>
 80089de:	bd10      	pop	{r4, pc}

080089e0 <_free_r>:
 80089e0:	b538      	push	{r3, r4, r5, lr}
 80089e2:	4605      	mov	r5, r0
 80089e4:	2900      	cmp	r1, #0
 80089e6:	d041      	beq.n	8008a6c <_free_r+0x8c>
 80089e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089ec:	1f0c      	subs	r4, r1, #4
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	bfb8      	it	lt
 80089f2:	18e4      	addlt	r4, r4, r3
 80089f4:	f7ff ff96 	bl	8008924 <__malloc_lock>
 80089f8:	4a1d      	ldr	r2, [pc, #116]	@ (8008a70 <_free_r+0x90>)
 80089fa:	6813      	ldr	r3, [r2, #0]
 80089fc:	b933      	cbnz	r3, 8008a0c <_free_r+0x2c>
 80089fe:	6063      	str	r3, [r4, #4]
 8008a00:	6014      	str	r4, [r2, #0]
 8008a02:	4628      	mov	r0, r5
 8008a04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a08:	f7ff bf92 	b.w	8008930 <__malloc_unlock>
 8008a0c:	42a3      	cmp	r3, r4
 8008a0e:	d908      	bls.n	8008a22 <_free_r+0x42>
 8008a10:	6820      	ldr	r0, [r4, #0]
 8008a12:	1821      	adds	r1, r4, r0
 8008a14:	428b      	cmp	r3, r1
 8008a16:	bf01      	itttt	eq
 8008a18:	6819      	ldreq	r1, [r3, #0]
 8008a1a:	685b      	ldreq	r3, [r3, #4]
 8008a1c:	1809      	addeq	r1, r1, r0
 8008a1e:	6021      	streq	r1, [r4, #0]
 8008a20:	e7ed      	b.n	80089fe <_free_r+0x1e>
 8008a22:	461a      	mov	r2, r3
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	b10b      	cbz	r3, 8008a2c <_free_r+0x4c>
 8008a28:	42a3      	cmp	r3, r4
 8008a2a:	d9fa      	bls.n	8008a22 <_free_r+0x42>
 8008a2c:	6811      	ldr	r1, [r2, #0]
 8008a2e:	1850      	adds	r0, r2, r1
 8008a30:	42a0      	cmp	r0, r4
 8008a32:	d10b      	bne.n	8008a4c <_free_r+0x6c>
 8008a34:	6820      	ldr	r0, [r4, #0]
 8008a36:	4401      	add	r1, r0
 8008a38:	1850      	adds	r0, r2, r1
 8008a3a:	4283      	cmp	r3, r0
 8008a3c:	6011      	str	r1, [r2, #0]
 8008a3e:	d1e0      	bne.n	8008a02 <_free_r+0x22>
 8008a40:	6818      	ldr	r0, [r3, #0]
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	6053      	str	r3, [r2, #4]
 8008a46:	4408      	add	r0, r1
 8008a48:	6010      	str	r0, [r2, #0]
 8008a4a:	e7da      	b.n	8008a02 <_free_r+0x22>
 8008a4c:	d902      	bls.n	8008a54 <_free_r+0x74>
 8008a4e:	230c      	movs	r3, #12
 8008a50:	602b      	str	r3, [r5, #0]
 8008a52:	e7d6      	b.n	8008a02 <_free_r+0x22>
 8008a54:	6820      	ldr	r0, [r4, #0]
 8008a56:	1821      	adds	r1, r4, r0
 8008a58:	428b      	cmp	r3, r1
 8008a5a:	bf04      	itt	eq
 8008a5c:	6819      	ldreq	r1, [r3, #0]
 8008a5e:	685b      	ldreq	r3, [r3, #4]
 8008a60:	6063      	str	r3, [r4, #4]
 8008a62:	bf04      	itt	eq
 8008a64:	1809      	addeq	r1, r1, r0
 8008a66:	6021      	streq	r1, [r4, #0]
 8008a68:	6054      	str	r4, [r2, #4]
 8008a6a:	e7ca      	b.n	8008a02 <_free_r+0x22>
 8008a6c:	bd38      	pop	{r3, r4, r5, pc}
 8008a6e:	bf00      	nop
 8008a70:	2000047c 	.word	0x2000047c

08008a74 <pow>:
 8008a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a76:	ed2d 8b02 	vpush	{d8}
 8008a7a:	eeb0 8a40 	vmov.f32	s16, s0
 8008a7e:	eef0 8a60 	vmov.f32	s17, s1
 8008a82:	ec55 4b11 	vmov	r4, r5, d1
 8008a86:	f000 f893 	bl	8008bb0 <__ieee754_pow>
 8008a8a:	4622      	mov	r2, r4
 8008a8c:	462b      	mov	r3, r5
 8008a8e:	4620      	mov	r0, r4
 8008a90:	4629      	mov	r1, r5
 8008a92:	ec57 6b10 	vmov	r6, r7, d0
 8008a96:	f7f8 f80d 	bl	8000ab4 <__aeabi_dcmpun>
 8008a9a:	2800      	cmp	r0, #0
 8008a9c:	d13b      	bne.n	8008b16 <pow+0xa2>
 8008a9e:	ec51 0b18 	vmov	r0, r1, d8
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	f7f7 ffd3 	bl	8000a50 <__aeabi_dcmpeq>
 8008aaa:	b1b8      	cbz	r0, 8008adc <pow+0x68>
 8008aac:	2200      	movs	r2, #0
 8008aae:	2300      	movs	r3, #0
 8008ab0:	4620      	mov	r0, r4
 8008ab2:	4629      	mov	r1, r5
 8008ab4:	f7f7 ffcc 	bl	8000a50 <__aeabi_dcmpeq>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	d146      	bne.n	8008b4a <pow+0xd6>
 8008abc:	ec45 4b10 	vmov	d0, r4, r5
 8008ac0:	f000 f868 	bl	8008b94 <finite>
 8008ac4:	b338      	cbz	r0, 8008b16 <pow+0xa2>
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	2300      	movs	r3, #0
 8008aca:	4620      	mov	r0, r4
 8008acc:	4629      	mov	r1, r5
 8008ace:	f7f7 ffc9 	bl	8000a64 <__aeabi_dcmplt>
 8008ad2:	b300      	cbz	r0, 8008b16 <pow+0xa2>
 8008ad4:	f7ff ff4a 	bl	800896c <__errno>
 8008ad8:	2322      	movs	r3, #34	@ 0x22
 8008ada:	e01b      	b.n	8008b14 <pow+0xa0>
 8008adc:	ec47 6b10 	vmov	d0, r6, r7
 8008ae0:	f000 f858 	bl	8008b94 <finite>
 8008ae4:	b9e0      	cbnz	r0, 8008b20 <pow+0xac>
 8008ae6:	eeb0 0a48 	vmov.f32	s0, s16
 8008aea:	eef0 0a68 	vmov.f32	s1, s17
 8008aee:	f000 f851 	bl	8008b94 <finite>
 8008af2:	b1a8      	cbz	r0, 8008b20 <pow+0xac>
 8008af4:	ec45 4b10 	vmov	d0, r4, r5
 8008af8:	f000 f84c 	bl	8008b94 <finite>
 8008afc:	b180      	cbz	r0, 8008b20 <pow+0xac>
 8008afe:	4632      	mov	r2, r6
 8008b00:	463b      	mov	r3, r7
 8008b02:	4630      	mov	r0, r6
 8008b04:	4639      	mov	r1, r7
 8008b06:	f7f7 ffd5 	bl	8000ab4 <__aeabi_dcmpun>
 8008b0a:	2800      	cmp	r0, #0
 8008b0c:	d0e2      	beq.n	8008ad4 <pow+0x60>
 8008b0e:	f7ff ff2d 	bl	800896c <__errno>
 8008b12:	2321      	movs	r3, #33	@ 0x21
 8008b14:	6003      	str	r3, [r0, #0]
 8008b16:	ecbd 8b02 	vpop	{d8}
 8008b1a:	ec47 6b10 	vmov	d0, r6, r7
 8008b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b20:	2200      	movs	r2, #0
 8008b22:	2300      	movs	r3, #0
 8008b24:	4630      	mov	r0, r6
 8008b26:	4639      	mov	r1, r7
 8008b28:	f7f7 ff92 	bl	8000a50 <__aeabi_dcmpeq>
 8008b2c:	2800      	cmp	r0, #0
 8008b2e:	d0f2      	beq.n	8008b16 <pow+0xa2>
 8008b30:	eeb0 0a48 	vmov.f32	s0, s16
 8008b34:	eef0 0a68 	vmov.f32	s1, s17
 8008b38:	f000 f82c 	bl	8008b94 <finite>
 8008b3c:	2800      	cmp	r0, #0
 8008b3e:	d0ea      	beq.n	8008b16 <pow+0xa2>
 8008b40:	ec45 4b10 	vmov	d0, r4, r5
 8008b44:	f000 f826 	bl	8008b94 <finite>
 8008b48:	e7c3      	b.n	8008ad2 <pow+0x5e>
 8008b4a:	4f01      	ldr	r7, [pc, #4]	@ (8008b50 <pow+0xdc>)
 8008b4c:	2600      	movs	r6, #0
 8008b4e:	e7e2      	b.n	8008b16 <pow+0xa2>
 8008b50:	3ff00000 	.word	0x3ff00000

08008b54 <atan2f>:
 8008b54:	f000 bd78 	b.w	8009648 <__ieee754_atan2f>

08008b58 <sqrtf>:
 8008b58:	b508      	push	{r3, lr}
 8008b5a:	ed2d 8b02 	vpush	{d8}
 8008b5e:	eeb0 8a40 	vmov.f32	s16, s0
 8008b62:	f000 f822 	bl	8008baa <__ieee754_sqrtf>
 8008b66:	eeb4 8a48 	vcmp.f32	s16, s16
 8008b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b6e:	d60c      	bvs.n	8008b8a <sqrtf+0x32>
 8008b70:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8008b90 <sqrtf+0x38>
 8008b74:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b7c:	d505      	bpl.n	8008b8a <sqrtf+0x32>
 8008b7e:	f7ff fef5 	bl	800896c <__errno>
 8008b82:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8008b86:	2321      	movs	r3, #33	@ 0x21
 8008b88:	6003      	str	r3, [r0, #0]
 8008b8a:	ecbd 8b02 	vpop	{d8}
 8008b8e:	bd08      	pop	{r3, pc}
 8008b90:	00000000 	.word	0x00000000

08008b94 <finite>:
 8008b94:	b082      	sub	sp, #8
 8008b96:	ed8d 0b00 	vstr	d0, [sp]
 8008b9a:	9801      	ldr	r0, [sp, #4]
 8008b9c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8008ba0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8008ba4:	0fc0      	lsrs	r0, r0, #31
 8008ba6:	b002      	add	sp, #8
 8008ba8:	4770      	bx	lr

08008baa <__ieee754_sqrtf>:
 8008baa:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008bae:	4770      	bx	lr

08008bb0 <__ieee754_pow>:
 8008bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bb4:	b091      	sub	sp, #68	@ 0x44
 8008bb6:	ed8d 1b00 	vstr	d1, [sp]
 8008bba:	e9dd 1900 	ldrd	r1, r9, [sp]
 8008bbe:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8008bc2:	ea5a 0001 	orrs.w	r0, sl, r1
 8008bc6:	ec57 6b10 	vmov	r6, r7, d0
 8008bca:	d113      	bne.n	8008bf4 <__ieee754_pow+0x44>
 8008bcc:	19b3      	adds	r3, r6, r6
 8008bce:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8008bd2:	4152      	adcs	r2, r2
 8008bd4:	4298      	cmp	r0, r3
 8008bd6:	4b98      	ldr	r3, [pc, #608]	@ (8008e38 <__ieee754_pow+0x288>)
 8008bd8:	4193      	sbcs	r3, r2
 8008bda:	f080 84ea 	bcs.w	80095b2 <__ieee754_pow+0xa02>
 8008bde:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008be2:	4630      	mov	r0, r6
 8008be4:	4639      	mov	r1, r7
 8008be6:	f7f7 fb15 	bl	8000214 <__adddf3>
 8008bea:	ec41 0b10 	vmov	d0, r0, r1
 8008bee:	b011      	add	sp, #68	@ 0x44
 8008bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf4:	4a91      	ldr	r2, [pc, #580]	@ (8008e3c <__ieee754_pow+0x28c>)
 8008bf6:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8008bfa:	4590      	cmp	r8, r2
 8008bfc:	463d      	mov	r5, r7
 8008bfe:	4633      	mov	r3, r6
 8008c00:	d806      	bhi.n	8008c10 <__ieee754_pow+0x60>
 8008c02:	d101      	bne.n	8008c08 <__ieee754_pow+0x58>
 8008c04:	2e00      	cmp	r6, #0
 8008c06:	d1ea      	bne.n	8008bde <__ieee754_pow+0x2e>
 8008c08:	4592      	cmp	sl, r2
 8008c0a:	d801      	bhi.n	8008c10 <__ieee754_pow+0x60>
 8008c0c:	d10e      	bne.n	8008c2c <__ieee754_pow+0x7c>
 8008c0e:	b169      	cbz	r1, 8008c2c <__ieee754_pow+0x7c>
 8008c10:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8008c14:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8008c18:	431d      	orrs	r5, r3
 8008c1a:	d1e0      	bne.n	8008bde <__ieee754_pow+0x2e>
 8008c1c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008c20:	18db      	adds	r3, r3, r3
 8008c22:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8008c26:	4152      	adcs	r2, r2
 8008c28:	429d      	cmp	r5, r3
 8008c2a:	e7d4      	b.n	8008bd6 <__ieee754_pow+0x26>
 8008c2c:	2d00      	cmp	r5, #0
 8008c2e:	46c3      	mov	fp, r8
 8008c30:	da3a      	bge.n	8008ca8 <__ieee754_pow+0xf8>
 8008c32:	4a83      	ldr	r2, [pc, #524]	@ (8008e40 <__ieee754_pow+0x290>)
 8008c34:	4592      	cmp	sl, r2
 8008c36:	d84d      	bhi.n	8008cd4 <__ieee754_pow+0x124>
 8008c38:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8008c3c:	4592      	cmp	sl, r2
 8008c3e:	f240 84c7 	bls.w	80095d0 <__ieee754_pow+0xa20>
 8008c42:	ea4f 522a 	mov.w	r2, sl, asr #20
 8008c46:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8008c4a:	2a14      	cmp	r2, #20
 8008c4c:	dd0f      	ble.n	8008c6e <__ieee754_pow+0xbe>
 8008c4e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8008c52:	fa21 f402 	lsr.w	r4, r1, r2
 8008c56:	fa04 f202 	lsl.w	r2, r4, r2
 8008c5a:	428a      	cmp	r2, r1
 8008c5c:	f040 84b8 	bne.w	80095d0 <__ieee754_pow+0xa20>
 8008c60:	f004 0401 	and.w	r4, r4, #1
 8008c64:	f1c4 0402 	rsb	r4, r4, #2
 8008c68:	2900      	cmp	r1, #0
 8008c6a:	d158      	bne.n	8008d1e <__ieee754_pow+0x16e>
 8008c6c:	e00e      	b.n	8008c8c <__ieee754_pow+0xdc>
 8008c6e:	2900      	cmp	r1, #0
 8008c70:	d154      	bne.n	8008d1c <__ieee754_pow+0x16c>
 8008c72:	f1c2 0214 	rsb	r2, r2, #20
 8008c76:	fa4a f402 	asr.w	r4, sl, r2
 8008c7a:	fa04 f202 	lsl.w	r2, r4, r2
 8008c7e:	4552      	cmp	r2, sl
 8008c80:	f040 84a3 	bne.w	80095ca <__ieee754_pow+0xa1a>
 8008c84:	f004 0401 	and.w	r4, r4, #1
 8008c88:	f1c4 0402 	rsb	r4, r4, #2
 8008c8c:	4a6d      	ldr	r2, [pc, #436]	@ (8008e44 <__ieee754_pow+0x294>)
 8008c8e:	4592      	cmp	sl, r2
 8008c90:	d12e      	bne.n	8008cf0 <__ieee754_pow+0x140>
 8008c92:	f1b9 0f00 	cmp.w	r9, #0
 8008c96:	f280 8494 	bge.w	80095c2 <__ieee754_pow+0xa12>
 8008c9a:	496a      	ldr	r1, [pc, #424]	@ (8008e44 <__ieee754_pow+0x294>)
 8008c9c:	4632      	mov	r2, r6
 8008c9e:	463b      	mov	r3, r7
 8008ca0:	2000      	movs	r0, #0
 8008ca2:	f7f7 fd97 	bl	80007d4 <__aeabi_ddiv>
 8008ca6:	e7a0      	b.n	8008bea <__ieee754_pow+0x3a>
 8008ca8:	2400      	movs	r4, #0
 8008caa:	bbc1      	cbnz	r1, 8008d1e <__ieee754_pow+0x16e>
 8008cac:	4a63      	ldr	r2, [pc, #396]	@ (8008e3c <__ieee754_pow+0x28c>)
 8008cae:	4592      	cmp	sl, r2
 8008cb0:	d1ec      	bne.n	8008c8c <__ieee754_pow+0xdc>
 8008cb2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8008cb6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8008cba:	431a      	orrs	r2, r3
 8008cbc:	f000 8479 	beq.w	80095b2 <__ieee754_pow+0xa02>
 8008cc0:	4b61      	ldr	r3, [pc, #388]	@ (8008e48 <__ieee754_pow+0x298>)
 8008cc2:	4598      	cmp	r8, r3
 8008cc4:	d908      	bls.n	8008cd8 <__ieee754_pow+0x128>
 8008cc6:	f1b9 0f00 	cmp.w	r9, #0
 8008cca:	f2c0 8476 	blt.w	80095ba <__ieee754_pow+0xa0a>
 8008cce:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cd2:	e78a      	b.n	8008bea <__ieee754_pow+0x3a>
 8008cd4:	2402      	movs	r4, #2
 8008cd6:	e7e8      	b.n	8008caa <__ieee754_pow+0xfa>
 8008cd8:	f1b9 0f00 	cmp.w	r9, #0
 8008cdc:	f04f 0000 	mov.w	r0, #0
 8008ce0:	f04f 0100 	mov.w	r1, #0
 8008ce4:	da81      	bge.n	8008bea <__ieee754_pow+0x3a>
 8008ce6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008cea:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8008cee:	e77c      	b.n	8008bea <__ieee754_pow+0x3a>
 8008cf0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8008cf4:	d106      	bne.n	8008d04 <__ieee754_pow+0x154>
 8008cf6:	4632      	mov	r2, r6
 8008cf8:	463b      	mov	r3, r7
 8008cfa:	4630      	mov	r0, r6
 8008cfc:	4639      	mov	r1, r7
 8008cfe:	f7f7 fc3f 	bl	8000580 <__aeabi_dmul>
 8008d02:	e772      	b.n	8008bea <__ieee754_pow+0x3a>
 8008d04:	4a51      	ldr	r2, [pc, #324]	@ (8008e4c <__ieee754_pow+0x29c>)
 8008d06:	4591      	cmp	r9, r2
 8008d08:	d109      	bne.n	8008d1e <__ieee754_pow+0x16e>
 8008d0a:	2d00      	cmp	r5, #0
 8008d0c:	db07      	blt.n	8008d1e <__ieee754_pow+0x16e>
 8008d0e:	ec47 6b10 	vmov	d0, r6, r7
 8008d12:	b011      	add	sp, #68	@ 0x44
 8008d14:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d18:	f000 bece 	b.w	8009ab8 <__ieee754_sqrt>
 8008d1c:	2400      	movs	r4, #0
 8008d1e:	ec47 6b10 	vmov	d0, r6, r7
 8008d22:	9302      	str	r3, [sp, #8]
 8008d24:	f000 fc88 	bl	8009638 <fabs>
 8008d28:	9b02      	ldr	r3, [sp, #8]
 8008d2a:	ec51 0b10 	vmov	r0, r1, d0
 8008d2e:	bb53      	cbnz	r3, 8008d86 <__ieee754_pow+0x1d6>
 8008d30:	4b44      	ldr	r3, [pc, #272]	@ (8008e44 <__ieee754_pow+0x294>)
 8008d32:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d002      	beq.n	8008d40 <__ieee754_pow+0x190>
 8008d3a:	f1b8 0f00 	cmp.w	r8, #0
 8008d3e:	d122      	bne.n	8008d86 <__ieee754_pow+0x1d6>
 8008d40:	f1b9 0f00 	cmp.w	r9, #0
 8008d44:	da05      	bge.n	8008d52 <__ieee754_pow+0x1a2>
 8008d46:	4602      	mov	r2, r0
 8008d48:	460b      	mov	r3, r1
 8008d4a:	2000      	movs	r0, #0
 8008d4c:	493d      	ldr	r1, [pc, #244]	@ (8008e44 <__ieee754_pow+0x294>)
 8008d4e:	f7f7 fd41 	bl	80007d4 <__aeabi_ddiv>
 8008d52:	2d00      	cmp	r5, #0
 8008d54:	f6bf af49 	bge.w	8008bea <__ieee754_pow+0x3a>
 8008d58:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8008d5c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8008d60:	ea58 0804 	orrs.w	r8, r8, r4
 8008d64:	d108      	bne.n	8008d78 <__ieee754_pow+0x1c8>
 8008d66:	4602      	mov	r2, r0
 8008d68:	460b      	mov	r3, r1
 8008d6a:	4610      	mov	r0, r2
 8008d6c:	4619      	mov	r1, r3
 8008d6e:	f7f7 fa4f 	bl	8000210 <__aeabi_dsub>
 8008d72:	4602      	mov	r2, r0
 8008d74:	460b      	mov	r3, r1
 8008d76:	e794      	b.n	8008ca2 <__ieee754_pow+0xf2>
 8008d78:	2c01      	cmp	r4, #1
 8008d7a:	f47f af36 	bne.w	8008bea <__ieee754_pow+0x3a>
 8008d7e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008d82:	4619      	mov	r1, r3
 8008d84:	e731      	b.n	8008bea <__ieee754_pow+0x3a>
 8008d86:	0feb      	lsrs	r3, r5, #31
 8008d88:	3b01      	subs	r3, #1
 8008d8a:	ea53 0204 	orrs.w	r2, r3, r4
 8008d8e:	d102      	bne.n	8008d96 <__ieee754_pow+0x1e6>
 8008d90:	4632      	mov	r2, r6
 8008d92:	463b      	mov	r3, r7
 8008d94:	e7e9      	b.n	8008d6a <__ieee754_pow+0x1ba>
 8008d96:	3c01      	subs	r4, #1
 8008d98:	431c      	orrs	r4, r3
 8008d9a:	d016      	beq.n	8008dca <__ieee754_pow+0x21a>
 8008d9c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8008e28 <__ieee754_pow+0x278>
 8008da0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8008da4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008da8:	f240 8112 	bls.w	8008fd0 <__ieee754_pow+0x420>
 8008dac:	4b28      	ldr	r3, [pc, #160]	@ (8008e50 <__ieee754_pow+0x2a0>)
 8008dae:	459a      	cmp	sl, r3
 8008db0:	4b25      	ldr	r3, [pc, #148]	@ (8008e48 <__ieee754_pow+0x298>)
 8008db2:	d916      	bls.n	8008de2 <__ieee754_pow+0x232>
 8008db4:	4598      	cmp	r8, r3
 8008db6:	d80b      	bhi.n	8008dd0 <__ieee754_pow+0x220>
 8008db8:	f1b9 0f00 	cmp.w	r9, #0
 8008dbc:	da0b      	bge.n	8008dd6 <__ieee754_pow+0x226>
 8008dbe:	2000      	movs	r0, #0
 8008dc0:	b011      	add	sp, #68	@ 0x44
 8008dc2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc6:	f000 be6f 	b.w	8009aa8 <__math_oflow>
 8008dca:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8008e30 <__ieee754_pow+0x280>
 8008dce:	e7e7      	b.n	8008da0 <__ieee754_pow+0x1f0>
 8008dd0:	f1b9 0f00 	cmp.w	r9, #0
 8008dd4:	dcf3      	bgt.n	8008dbe <__ieee754_pow+0x20e>
 8008dd6:	2000      	movs	r0, #0
 8008dd8:	b011      	add	sp, #68	@ 0x44
 8008dda:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dde:	f000 be5b 	b.w	8009a98 <__math_uflow>
 8008de2:	4598      	cmp	r8, r3
 8008de4:	d20c      	bcs.n	8008e00 <__ieee754_pow+0x250>
 8008de6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008dea:	2200      	movs	r2, #0
 8008dec:	2300      	movs	r3, #0
 8008dee:	f7f7 fe39 	bl	8000a64 <__aeabi_dcmplt>
 8008df2:	3800      	subs	r0, #0
 8008df4:	bf18      	it	ne
 8008df6:	2001      	movne	r0, #1
 8008df8:	f1b9 0f00 	cmp.w	r9, #0
 8008dfc:	daec      	bge.n	8008dd8 <__ieee754_pow+0x228>
 8008dfe:	e7df      	b.n	8008dc0 <__ieee754_pow+0x210>
 8008e00:	4b10      	ldr	r3, [pc, #64]	@ (8008e44 <__ieee754_pow+0x294>)
 8008e02:	4598      	cmp	r8, r3
 8008e04:	f04f 0200 	mov.w	r2, #0
 8008e08:	d924      	bls.n	8008e54 <__ieee754_pow+0x2a4>
 8008e0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e0e:	2300      	movs	r3, #0
 8008e10:	f7f7 fe28 	bl	8000a64 <__aeabi_dcmplt>
 8008e14:	3800      	subs	r0, #0
 8008e16:	bf18      	it	ne
 8008e18:	2001      	movne	r0, #1
 8008e1a:	f1b9 0f00 	cmp.w	r9, #0
 8008e1e:	dccf      	bgt.n	8008dc0 <__ieee754_pow+0x210>
 8008e20:	e7da      	b.n	8008dd8 <__ieee754_pow+0x228>
 8008e22:	bf00      	nop
 8008e24:	f3af 8000 	nop.w
 8008e28:	00000000 	.word	0x00000000
 8008e2c:	3ff00000 	.word	0x3ff00000
 8008e30:	00000000 	.word	0x00000000
 8008e34:	bff00000 	.word	0xbff00000
 8008e38:	fff00000 	.word	0xfff00000
 8008e3c:	7ff00000 	.word	0x7ff00000
 8008e40:	433fffff 	.word	0x433fffff
 8008e44:	3ff00000 	.word	0x3ff00000
 8008e48:	3fefffff 	.word	0x3fefffff
 8008e4c:	3fe00000 	.word	0x3fe00000
 8008e50:	43f00000 	.word	0x43f00000
 8008e54:	4b5a      	ldr	r3, [pc, #360]	@ (8008fc0 <__ieee754_pow+0x410>)
 8008e56:	f7f7 f9db 	bl	8000210 <__aeabi_dsub>
 8008e5a:	a351      	add	r3, pc, #324	@ (adr r3, 8008fa0 <__ieee754_pow+0x3f0>)
 8008e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e60:	4604      	mov	r4, r0
 8008e62:	460d      	mov	r5, r1
 8008e64:	f7f7 fb8c 	bl	8000580 <__aeabi_dmul>
 8008e68:	a34f      	add	r3, pc, #316	@ (adr r3, 8008fa8 <__ieee754_pow+0x3f8>)
 8008e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e6e:	4606      	mov	r6, r0
 8008e70:	460f      	mov	r7, r1
 8008e72:	4620      	mov	r0, r4
 8008e74:	4629      	mov	r1, r5
 8008e76:	f7f7 fb83 	bl	8000580 <__aeabi_dmul>
 8008e7a:	4b52      	ldr	r3, [pc, #328]	@ (8008fc4 <__ieee754_pow+0x414>)
 8008e7c:	4682      	mov	sl, r0
 8008e7e:	468b      	mov	fp, r1
 8008e80:	2200      	movs	r2, #0
 8008e82:	4620      	mov	r0, r4
 8008e84:	4629      	mov	r1, r5
 8008e86:	f7f7 fb7b 	bl	8000580 <__aeabi_dmul>
 8008e8a:	4602      	mov	r2, r0
 8008e8c:	460b      	mov	r3, r1
 8008e8e:	a148      	add	r1, pc, #288	@ (adr r1, 8008fb0 <__ieee754_pow+0x400>)
 8008e90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e94:	f7f7 f9bc 	bl	8000210 <__aeabi_dsub>
 8008e98:	4622      	mov	r2, r4
 8008e9a:	462b      	mov	r3, r5
 8008e9c:	f7f7 fb70 	bl	8000580 <__aeabi_dmul>
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	460b      	mov	r3, r1
 8008ea4:	2000      	movs	r0, #0
 8008ea6:	4948      	ldr	r1, [pc, #288]	@ (8008fc8 <__ieee754_pow+0x418>)
 8008ea8:	f7f7 f9b2 	bl	8000210 <__aeabi_dsub>
 8008eac:	4622      	mov	r2, r4
 8008eae:	4680      	mov	r8, r0
 8008eb0:	4689      	mov	r9, r1
 8008eb2:	462b      	mov	r3, r5
 8008eb4:	4620      	mov	r0, r4
 8008eb6:	4629      	mov	r1, r5
 8008eb8:	f7f7 fb62 	bl	8000580 <__aeabi_dmul>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	460b      	mov	r3, r1
 8008ec0:	4640      	mov	r0, r8
 8008ec2:	4649      	mov	r1, r9
 8008ec4:	f7f7 fb5c 	bl	8000580 <__aeabi_dmul>
 8008ec8:	a33b      	add	r3, pc, #236	@ (adr r3, 8008fb8 <__ieee754_pow+0x408>)
 8008eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ece:	f7f7 fb57 	bl	8000580 <__aeabi_dmul>
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	4650      	mov	r0, sl
 8008ed8:	4659      	mov	r1, fp
 8008eda:	f7f7 f999 	bl	8000210 <__aeabi_dsub>
 8008ede:	4602      	mov	r2, r0
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	4680      	mov	r8, r0
 8008ee4:	4689      	mov	r9, r1
 8008ee6:	4630      	mov	r0, r6
 8008ee8:	4639      	mov	r1, r7
 8008eea:	f7f7 f993 	bl	8000214 <__adddf3>
 8008eee:	2400      	movs	r4, #0
 8008ef0:	4632      	mov	r2, r6
 8008ef2:	463b      	mov	r3, r7
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	460d      	mov	r5, r1
 8008ef8:	f7f7 f98a 	bl	8000210 <__aeabi_dsub>
 8008efc:	4602      	mov	r2, r0
 8008efe:	460b      	mov	r3, r1
 8008f00:	4640      	mov	r0, r8
 8008f02:	4649      	mov	r1, r9
 8008f04:	f7f7 f984 	bl	8000210 <__aeabi_dsub>
 8008f08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f0c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008f10:	2300      	movs	r3, #0
 8008f12:	9304      	str	r3, [sp, #16]
 8008f14:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008f18:	4606      	mov	r6, r0
 8008f1a:	460f      	mov	r7, r1
 8008f1c:	4652      	mov	r2, sl
 8008f1e:	465b      	mov	r3, fp
 8008f20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f24:	f7f7 f974 	bl	8000210 <__aeabi_dsub>
 8008f28:	4622      	mov	r2, r4
 8008f2a:	462b      	mov	r3, r5
 8008f2c:	f7f7 fb28 	bl	8000580 <__aeabi_dmul>
 8008f30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f34:	4680      	mov	r8, r0
 8008f36:	4689      	mov	r9, r1
 8008f38:	4630      	mov	r0, r6
 8008f3a:	4639      	mov	r1, r7
 8008f3c:	f7f7 fb20 	bl	8000580 <__aeabi_dmul>
 8008f40:	4602      	mov	r2, r0
 8008f42:	460b      	mov	r3, r1
 8008f44:	4640      	mov	r0, r8
 8008f46:	4649      	mov	r1, r9
 8008f48:	f7f7 f964 	bl	8000214 <__adddf3>
 8008f4c:	4652      	mov	r2, sl
 8008f4e:	465b      	mov	r3, fp
 8008f50:	4606      	mov	r6, r0
 8008f52:	460f      	mov	r7, r1
 8008f54:	4620      	mov	r0, r4
 8008f56:	4629      	mov	r1, r5
 8008f58:	f7f7 fb12 	bl	8000580 <__aeabi_dmul>
 8008f5c:	460b      	mov	r3, r1
 8008f5e:	4602      	mov	r2, r0
 8008f60:	4680      	mov	r8, r0
 8008f62:	4689      	mov	r9, r1
 8008f64:	4630      	mov	r0, r6
 8008f66:	4639      	mov	r1, r7
 8008f68:	f7f7 f954 	bl	8000214 <__adddf3>
 8008f6c:	4b17      	ldr	r3, [pc, #92]	@ (8008fcc <__ieee754_pow+0x41c>)
 8008f6e:	4299      	cmp	r1, r3
 8008f70:	4604      	mov	r4, r0
 8008f72:	460d      	mov	r5, r1
 8008f74:	468a      	mov	sl, r1
 8008f76:	468b      	mov	fp, r1
 8008f78:	f340 82ef 	ble.w	800955a <__ieee754_pow+0x9aa>
 8008f7c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8008f80:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8008f84:	4303      	orrs	r3, r0
 8008f86:	f000 81e8 	beq.w	800935a <__ieee754_pow+0x7aa>
 8008f8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	2300      	movs	r3, #0
 8008f92:	f7f7 fd67 	bl	8000a64 <__aeabi_dcmplt>
 8008f96:	3800      	subs	r0, #0
 8008f98:	bf18      	it	ne
 8008f9a:	2001      	movne	r0, #1
 8008f9c:	e710      	b.n	8008dc0 <__ieee754_pow+0x210>
 8008f9e:	bf00      	nop
 8008fa0:	60000000 	.word	0x60000000
 8008fa4:	3ff71547 	.word	0x3ff71547
 8008fa8:	f85ddf44 	.word	0xf85ddf44
 8008fac:	3e54ae0b 	.word	0x3e54ae0b
 8008fb0:	55555555 	.word	0x55555555
 8008fb4:	3fd55555 	.word	0x3fd55555
 8008fb8:	652b82fe 	.word	0x652b82fe
 8008fbc:	3ff71547 	.word	0x3ff71547
 8008fc0:	3ff00000 	.word	0x3ff00000
 8008fc4:	3fd00000 	.word	0x3fd00000
 8008fc8:	3fe00000 	.word	0x3fe00000
 8008fcc:	408fffff 	.word	0x408fffff
 8008fd0:	4bd5      	ldr	r3, [pc, #852]	@ (8009328 <__ieee754_pow+0x778>)
 8008fd2:	402b      	ands	r3, r5
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	b92b      	cbnz	r3, 8008fe4 <__ieee754_pow+0x434>
 8008fd8:	4bd4      	ldr	r3, [pc, #848]	@ (800932c <__ieee754_pow+0x77c>)
 8008fda:	f7f7 fad1 	bl	8000580 <__aeabi_dmul>
 8008fde:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8008fe2:	468b      	mov	fp, r1
 8008fe4:	ea4f 532b 	mov.w	r3, fp, asr #20
 8008fe8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008fec:	4413      	add	r3, r2
 8008fee:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ff0:	4bcf      	ldr	r3, [pc, #828]	@ (8009330 <__ieee754_pow+0x780>)
 8008ff2:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8008ff6:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8008ffa:	459b      	cmp	fp, r3
 8008ffc:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009000:	dd08      	ble.n	8009014 <__ieee754_pow+0x464>
 8009002:	4bcc      	ldr	r3, [pc, #816]	@ (8009334 <__ieee754_pow+0x784>)
 8009004:	459b      	cmp	fp, r3
 8009006:	f340 81a5 	ble.w	8009354 <__ieee754_pow+0x7a4>
 800900a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800900c:	3301      	adds	r3, #1
 800900e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009010:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009014:	f04f 0a00 	mov.w	sl, #0
 8009018:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800901c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800901e:	4bc6      	ldr	r3, [pc, #792]	@ (8009338 <__ieee754_pow+0x788>)
 8009020:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009024:	ed93 7b00 	vldr	d7, [r3]
 8009028:	4629      	mov	r1, r5
 800902a:	ec53 2b17 	vmov	r2, r3, d7
 800902e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009032:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009036:	f7f7 f8eb 	bl	8000210 <__aeabi_dsub>
 800903a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800903e:	4606      	mov	r6, r0
 8009040:	460f      	mov	r7, r1
 8009042:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009046:	f7f7 f8e5 	bl	8000214 <__adddf3>
 800904a:	4602      	mov	r2, r0
 800904c:	460b      	mov	r3, r1
 800904e:	2000      	movs	r0, #0
 8009050:	49ba      	ldr	r1, [pc, #744]	@ (800933c <__ieee754_pow+0x78c>)
 8009052:	f7f7 fbbf 	bl	80007d4 <__aeabi_ddiv>
 8009056:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800905a:	4602      	mov	r2, r0
 800905c:	460b      	mov	r3, r1
 800905e:	4630      	mov	r0, r6
 8009060:	4639      	mov	r1, r7
 8009062:	f7f7 fa8d 	bl	8000580 <__aeabi_dmul>
 8009066:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800906a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800906e:	106d      	asrs	r5, r5, #1
 8009070:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009074:	f04f 0b00 	mov.w	fp, #0
 8009078:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800907c:	4661      	mov	r1, ip
 800907e:	2200      	movs	r2, #0
 8009080:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009084:	4658      	mov	r0, fp
 8009086:	46e1      	mov	r9, ip
 8009088:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800908c:	4614      	mov	r4, r2
 800908e:	461d      	mov	r5, r3
 8009090:	f7f7 fa76 	bl	8000580 <__aeabi_dmul>
 8009094:	4602      	mov	r2, r0
 8009096:	460b      	mov	r3, r1
 8009098:	4630      	mov	r0, r6
 800909a:	4639      	mov	r1, r7
 800909c:	f7f7 f8b8 	bl	8000210 <__aeabi_dsub>
 80090a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80090a4:	4606      	mov	r6, r0
 80090a6:	460f      	mov	r7, r1
 80090a8:	4620      	mov	r0, r4
 80090aa:	4629      	mov	r1, r5
 80090ac:	f7f7 f8b0 	bl	8000210 <__aeabi_dsub>
 80090b0:	4602      	mov	r2, r0
 80090b2:	460b      	mov	r3, r1
 80090b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80090b8:	f7f7 f8aa 	bl	8000210 <__aeabi_dsub>
 80090bc:	465a      	mov	r2, fp
 80090be:	464b      	mov	r3, r9
 80090c0:	f7f7 fa5e 	bl	8000580 <__aeabi_dmul>
 80090c4:	4602      	mov	r2, r0
 80090c6:	460b      	mov	r3, r1
 80090c8:	4630      	mov	r0, r6
 80090ca:	4639      	mov	r1, r7
 80090cc:	f7f7 f8a0 	bl	8000210 <__aeabi_dsub>
 80090d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80090d4:	f7f7 fa54 	bl	8000580 <__aeabi_dmul>
 80090d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80090e0:	4610      	mov	r0, r2
 80090e2:	4619      	mov	r1, r3
 80090e4:	f7f7 fa4c 	bl	8000580 <__aeabi_dmul>
 80090e8:	a37d      	add	r3, pc, #500	@ (adr r3, 80092e0 <__ieee754_pow+0x730>)
 80090ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ee:	4604      	mov	r4, r0
 80090f0:	460d      	mov	r5, r1
 80090f2:	f7f7 fa45 	bl	8000580 <__aeabi_dmul>
 80090f6:	a37c      	add	r3, pc, #496	@ (adr r3, 80092e8 <__ieee754_pow+0x738>)
 80090f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090fc:	f7f7 f88a 	bl	8000214 <__adddf3>
 8009100:	4622      	mov	r2, r4
 8009102:	462b      	mov	r3, r5
 8009104:	f7f7 fa3c 	bl	8000580 <__aeabi_dmul>
 8009108:	a379      	add	r3, pc, #484	@ (adr r3, 80092f0 <__ieee754_pow+0x740>)
 800910a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910e:	f7f7 f881 	bl	8000214 <__adddf3>
 8009112:	4622      	mov	r2, r4
 8009114:	462b      	mov	r3, r5
 8009116:	f7f7 fa33 	bl	8000580 <__aeabi_dmul>
 800911a:	a377      	add	r3, pc, #476	@ (adr r3, 80092f8 <__ieee754_pow+0x748>)
 800911c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009120:	f7f7 f878 	bl	8000214 <__adddf3>
 8009124:	4622      	mov	r2, r4
 8009126:	462b      	mov	r3, r5
 8009128:	f7f7 fa2a 	bl	8000580 <__aeabi_dmul>
 800912c:	a374      	add	r3, pc, #464	@ (adr r3, 8009300 <__ieee754_pow+0x750>)
 800912e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009132:	f7f7 f86f 	bl	8000214 <__adddf3>
 8009136:	4622      	mov	r2, r4
 8009138:	462b      	mov	r3, r5
 800913a:	f7f7 fa21 	bl	8000580 <__aeabi_dmul>
 800913e:	a372      	add	r3, pc, #456	@ (adr r3, 8009308 <__ieee754_pow+0x758>)
 8009140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009144:	f7f7 f866 	bl	8000214 <__adddf3>
 8009148:	4622      	mov	r2, r4
 800914a:	4606      	mov	r6, r0
 800914c:	460f      	mov	r7, r1
 800914e:	462b      	mov	r3, r5
 8009150:	4620      	mov	r0, r4
 8009152:	4629      	mov	r1, r5
 8009154:	f7f7 fa14 	bl	8000580 <__aeabi_dmul>
 8009158:	4602      	mov	r2, r0
 800915a:	460b      	mov	r3, r1
 800915c:	4630      	mov	r0, r6
 800915e:	4639      	mov	r1, r7
 8009160:	f7f7 fa0e 	bl	8000580 <__aeabi_dmul>
 8009164:	465a      	mov	r2, fp
 8009166:	4604      	mov	r4, r0
 8009168:	460d      	mov	r5, r1
 800916a:	464b      	mov	r3, r9
 800916c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009170:	f7f7 f850 	bl	8000214 <__adddf3>
 8009174:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009178:	f7f7 fa02 	bl	8000580 <__aeabi_dmul>
 800917c:	4622      	mov	r2, r4
 800917e:	462b      	mov	r3, r5
 8009180:	f7f7 f848 	bl	8000214 <__adddf3>
 8009184:	465a      	mov	r2, fp
 8009186:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800918a:	464b      	mov	r3, r9
 800918c:	4658      	mov	r0, fp
 800918e:	4649      	mov	r1, r9
 8009190:	f7f7 f9f6 	bl	8000580 <__aeabi_dmul>
 8009194:	4b6a      	ldr	r3, [pc, #424]	@ (8009340 <__ieee754_pow+0x790>)
 8009196:	2200      	movs	r2, #0
 8009198:	4606      	mov	r6, r0
 800919a:	460f      	mov	r7, r1
 800919c:	f7f7 f83a 	bl	8000214 <__adddf3>
 80091a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80091a4:	f7f7 f836 	bl	8000214 <__adddf3>
 80091a8:	46d8      	mov	r8, fp
 80091aa:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80091ae:	460d      	mov	r5, r1
 80091b0:	465a      	mov	r2, fp
 80091b2:	460b      	mov	r3, r1
 80091b4:	4640      	mov	r0, r8
 80091b6:	4649      	mov	r1, r9
 80091b8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80091bc:	f7f7 f9e0 	bl	8000580 <__aeabi_dmul>
 80091c0:	465c      	mov	r4, fp
 80091c2:	4680      	mov	r8, r0
 80091c4:	4689      	mov	r9, r1
 80091c6:	4b5e      	ldr	r3, [pc, #376]	@ (8009340 <__ieee754_pow+0x790>)
 80091c8:	2200      	movs	r2, #0
 80091ca:	4620      	mov	r0, r4
 80091cc:	4629      	mov	r1, r5
 80091ce:	f7f7 f81f 	bl	8000210 <__aeabi_dsub>
 80091d2:	4632      	mov	r2, r6
 80091d4:	463b      	mov	r3, r7
 80091d6:	f7f7 f81b 	bl	8000210 <__aeabi_dsub>
 80091da:	4602      	mov	r2, r0
 80091dc:	460b      	mov	r3, r1
 80091de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80091e2:	f7f7 f815 	bl	8000210 <__aeabi_dsub>
 80091e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091ea:	f7f7 f9c9 	bl	8000580 <__aeabi_dmul>
 80091ee:	4622      	mov	r2, r4
 80091f0:	4606      	mov	r6, r0
 80091f2:	460f      	mov	r7, r1
 80091f4:	462b      	mov	r3, r5
 80091f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091fa:	f7f7 f9c1 	bl	8000580 <__aeabi_dmul>
 80091fe:	4602      	mov	r2, r0
 8009200:	460b      	mov	r3, r1
 8009202:	4630      	mov	r0, r6
 8009204:	4639      	mov	r1, r7
 8009206:	f7f7 f805 	bl	8000214 <__adddf3>
 800920a:	4606      	mov	r6, r0
 800920c:	460f      	mov	r7, r1
 800920e:	4602      	mov	r2, r0
 8009210:	460b      	mov	r3, r1
 8009212:	4640      	mov	r0, r8
 8009214:	4649      	mov	r1, r9
 8009216:	f7f6 fffd 	bl	8000214 <__adddf3>
 800921a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800921e:	a33c      	add	r3, pc, #240	@ (adr r3, 8009310 <__ieee754_pow+0x760>)
 8009220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009224:	4658      	mov	r0, fp
 8009226:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800922a:	460d      	mov	r5, r1
 800922c:	f7f7 f9a8 	bl	8000580 <__aeabi_dmul>
 8009230:	465c      	mov	r4, fp
 8009232:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009236:	4642      	mov	r2, r8
 8009238:	464b      	mov	r3, r9
 800923a:	4620      	mov	r0, r4
 800923c:	4629      	mov	r1, r5
 800923e:	f7f6 ffe7 	bl	8000210 <__aeabi_dsub>
 8009242:	4602      	mov	r2, r0
 8009244:	460b      	mov	r3, r1
 8009246:	4630      	mov	r0, r6
 8009248:	4639      	mov	r1, r7
 800924a:	f7f6 ffe1 	bl	8000210 <__aeabi_dsub>
 800924e:	a332      	add	r3, pc, #200	@ (adr r3, 8009318 <__ieee754_pow+0x768>)
 8009250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009254:	f7f7 f994 	bl	8000580 <__aeabi_dmul>
 8009258:	a331      	add	r3, pc, #196	@ (adr r3, 8009320 <__ieee754_pow+0x770>)
 800925a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925e:	4606      	mov	r6, r0
 8009260:	460f      	mov	r7, r1
 8009262:	4620      	mov	r0, r4
 8009264:	4629      	mov	r1, r5
 8009266:	f7f7 f98b 	bl	8000580 <__aeabi_dmul>
 800926a:	4602      	mov	r2, r0
 800926c:	460b      	mov	r3, r1
 800926e:	4630      	mov	r0, r6
 8009270:	4639      	mov	r1, r7
 8009272:	f7f6 ffcf 	bl	8000214 <__adddf3>
 8009276:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009278:	4b32      	ldr	r3, [pc, #200]	@ (8009344 <__ieee754_pow+0x794>)
 800927a:	4413      	add	r3, r2
 800927c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009280:	f7f6 ffc8 	bl	8000214 <__adddf3>
 8009284:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009288:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800928a:	f7f7 f90f 	bl	80004ac <__aeabi_i2d>
 800928e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009290:	4b2d      	ldr	r3, [pc, #180]	@ (8009348 <__ieee754_pow+0x798>)
 8009292:	4413      	add	r3, r2
 8009294:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009298:	4606      	mov	r6, r0
 800929a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800929e:	460f      	mov	r7, r1
 80092a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092a4:	f7f6 ffb6 	bl	8000214 <__adddf3>
 80092a8:	4642      	mov	r2, r8
 80092aa:	464b      	mov	r3, r9
 80092ac:	f7f6 ffb2 	bl	8000214 <__adddf3>
 80092b0:	4632      	mov	r2, r6
 80092b2:	463b      	mov	r3, r7
 80092b4:	f7f6 ffae 	bl	8000214 <__adddf3>
 80092b8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80092bc:	4632      	mov	r2, r6
 80092be:	463b      	mov	r3, r7
 80092c0:	4658      	mov	r0, fp
 80092c2:	460d      	mov	r5, r1
 80092c4:	f7f6 ffa4 	bl	8000210 <__aeabi_dsub>
 80092c8:	4642      	mov	r2, r8
 80092ca:	464b      	mov	r3, r9
 80092cc:	f7f6 ffa0 	bl	8000210 <__aeabi_dsub>
 80092d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092d4:	f7f6 ff9c 	bl	8000210 <__aeabi_dsub>
 80092d8:	465c      	mov	r4, fp
 80092da:	4602      	mov	r2, r0
 80092dc:	e036      	b.n	800934c <__ieee754_pow+0x79c>
 80092de:	bf00      	nop
 80092e0:	4a454eef 	.word	0x4a454eef
 80092e4:	3fca7e28 	.word	0x3fca7e28
 80092e8:	93c9db65 	.word	0x93c9db65
 80092ec:	3fcd864a 	.word	0x3fcd864a
 80092f0:	a91d4101 	.word	0xa91d4101
 80092f4:	3fd17460 	.word	0x3fd17460
 80092f8:	518f264d 	.word	0x518f264d
 80092fc:	3fd55555 	.word	0x3fd55555
 8009300:	db6fabff 	.word	0xdb6fabff
 8009304:	3fdb6db6 	.word	0x3fdb6db6
 8009308:	33333303 	.word	0x33333303
 800930c:	3fe33333 	.word	0x3fe33333
 8009310:	e0000000 	.word	0xe0000000
 8009314:	3feec709 	.word	0x3feec709
 8009318:	dc3a03fd 	.word	0xdc3a03fd
 800931c:	3feec709 	.word	0x3feec709
 8009320:	145b01f5 	.word	0x145b01f5
 8009324:	be3e2fe0 	.word	0xbe3e2fe0
 8009328:	7ff00000 	.word	0x7ff00000
 800932c:	43400000 	.word	0x43400000
 8009330:	0003988e 	.word	0x0003988e
 8009334:	000bb679 	.word	0x000bb679
 8009338:	08009cc0 	.word	0x08009cc0
 800933c:	3ff00000 	.word	0x3ff00000
 8009340:	40080000 	.word	0x40080000
 8009344:	08009ca0 	.word	0x08009ca0
 8009348:	08009cb0 	.word	0x08009cb0
 800934c:	460b      	mov	r3, r1
 800934e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009352:	e5d7      	b.n	8008f04 <__ieee754_pow+0x354>
 8009354:	f04f 0a01 	mov.w	sl, #1
 8009358:	e65e      	b.n	8009018 <__ieee754_pow+0x468>
 800935a:	a3b4      	add	r3, pc, #720	@ (adr r3, 800962c <__ieee754_pow+0xa7c>)
 800935c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009360:	4630      	mov	r0, r6
 8009362:	4639      	mov	r1, r7
 8009364:	f7f6 ff56 	bl	8000214 <__adddf3>
 8009368:	4642      	mov	r2, r8
 800936a:	e9cd 0100 	strd	r0, r1, [sp]
 800936e:	464b      	mov	r3, r9
 8009370:	4620      	mov	r0, r4
 8009372:	4629      	mov	r1, r5
 8009374:	f7f6 ff4c 	bl	8000210 <__aeabi_dsub>
 8009378:	4602      	mov	r2, r0
 800937a:	460b      	mov	r3, r1
 800937c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009380:	f7f7 fb8e 	bl	8000aa0 <__aeabi_dcmpgt>
 8009384:	2800      	cmp	r0, #0
 8009386:	f47f ae00 	bne.w	8008f8a <__ieee754_pow+0x3da>
 800938a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800938e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009392:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8009396:	fa43 fa0a 	asr.w	sl, r3, sl
 800939a:	44da      	add	sl, fp
 800939c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80093a0:	489d      	ldr	r0, [pc, #628]	@ (8009618 <__ieee754_pow+0xa68>)
 80093a2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80093a6:	4108      	asrs	r0, r1
 80093a8:	ea00 030a 	and.w	r3, r0, sl
 80093ac:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80093b0:	f1c1 0114 	rsb	r1, r1, #20
 80093b4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80093b8:	fa4a fa01 	asr.w	sl, sl, r1
 80093bc:	f1bb 0f00 	cmp.w	fp, #0
 80093c0:	4640      	mov	r0, r8
 80093c2:	4649      	mov	r1, r9
 80093c4:	f04f 0200 	mov.w	r2, #0
 80093c8:	bfb8      	it	lt
 80093ca:	f1ca 0a00 	rsblt	sl, sl, #0
 80093ce:	f7f6 ff1f 	bl	8000210 <__aeabi_dsub>
 80093d2:	4680      	mov	r8, r0
 80093d4:	4689      	mov	r9, r1
 80093d6:	4632      	mov	r2, r6
 80093d8:	463b      	mov	r3, r7
 80093da:	4640      	mov	r0, r8
 80093dc:	4649      	mov	r1, r9
 80093de:	f7f6 ff19 	bl	8000214 <__adddf3>
 80093e2:	2400      	movs	r4, #0
 80093e4:	a37c      	add	r3, pc, #496	@ (adr r3, 80095d8 <__ieee754_pow+0xa28>)
 80093e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ea:	4620      	mov	r0, r4
 80093ec:	460d      	mov	r5, r1
 80093ee:	f7f7 f8c7 	bl	8000580 <__aeabi_dmul>
 80093f2:	4642      	mov	r2, r8
 80093f4:	e9cd 0100 	strd	r0, r1, [sp]
 80093f8:	464b      	mov	r3, r9
 80093fa:	4620      	mov	r0, r4
 80093fc:	4629      	mov	r1, r5
 80093fe:	f7f6 ff07 	bl	8000210 <__aeabi_dsub>
 8009402:	4602      	mov	r2, r0
 8009404:	460b      	mov	r3, r1
 8009406:	4630      	mov	r0, r6
 8009408:	4639      	mov	r1, r7
 800940a:	f7f6 ff01 	bl	8000210 <__aeabi_dsub>
 800940e:	a374      	add	r3, pc, #464	@ (adr r3, 80095e0 <__ieee754_pow+0xa30>)
 8009410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009414:	f7f7 f8b4 	bl	8000580 <__aeabi_dmul>
 8009418:	a373      	add	r3, pc, #460	@ (adr r3, 80095e8 <__ieee754_pow+0xa38>)
 800941a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800941e:	4680      	mov	r8, r0
 8009420:	4689      	mov	r9, r1
 8009422:	4620      	mov	r0, r4
 8009424:	4629      	mov	r1, r5
 8009426:	f7f7 f8ab 	bl	8000580 <__aeabi_dmul>
 800942a:	4602      	mov	r2, r0
 800942c:	460b      	mov	r3, r1
 800942e:	4640      	mov	r0, r8
 8009430:	4649      	mov	r1, r9
 8009432:	f7f6 feef 	bl	8000214 <__adddf3>
 8009436:	4604      	mov	r4, r0
 8009438:	460d      	mov	r5, r1
 800943a:	4602      	mov	r2, r0
 800943c:	460b      	mov	r3, r1
 800943e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009442:	f7f6 fee7 	bl	8000214 <__adddf3>
 8009446:	e9dd 2300 	ldrd	r2, r3, [sp]
 800944a:	4680      	mov	r8, r0
 800944c:	4689      	mov	r9, r1
 800944e:	f7f6 fedf 	bl	8000210 <__aeabi_dsub>
 8009452:	4602      	mov	r2, r0
 8009454:	460b      	mov	r3, r1
 8009456:	4620      	mov	r0, r4
 8009458:	4629      	mov	r1, r5
 800945a:	f7f6 fed9 	bl	8000210 <__aeabi_dsub>
 800945e:	4642      	mov	r2, r8
 8009460:	4606      	mov	r6, r0
 8009462:	460f      	mov	r7, r1
 8009464:	464b      	mov	r3, r9
 8009466:	4640      	mov	r0, r8
 8009468:	4649      	mov	r1, r9
 800946a:	f7f7 f889 	bl	8000580 <__aeabi_dmul>
 800946e:	a360      	add	r3, pc, #384	@ (adr r3, 80095f0 <__ieee754_pow+0xa40>)
 8009470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009474:	4604      	mov	r4, r0
 8009476:	460d      	mov	r5, r1
 8009478:	f7f7 f882 	bl	8000580 <__aeabi_dmul>
 800947c:	a35e      	add	r3, pc, #376	@ (adr r3, 80095f8 <__ieee754_pow+0xa48>)
 800947e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009482:	f7f6 fec5 	bl	8000210 <__aeabi_dsub>
 8009486:	4622      	mov	r2, r4
 8009488:	462b      	mov	r3, r5
 800948a:	f7f7 f879 	bl	8000580 <__aeabi_dmul>
 800948e:	a35c      	add	r3, pc, #368	@ (adr r3, 8009600 <__ieee754_pow+0xa50>)
 8009490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009494:	f7f6 febe 	bl	8000214 <__adddf3>
 8009498:	4622      	mov	r2, r4
 800949a:	462b      	mov	r3, r5
 800949c:	f7f7 f870 	bl	8000580 <__aeabi_dmul>
 80094a0:	a359      	add	r3, pc, #356	@ (adr r3, 8009608 <__ieee754_pow+0xa58>)
 80094a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a6:	f7f6 feb3 	bl	8000210 <__aeabi_dsub>
 80094aa:	4622      	mov	r2, r4
 80094ac:	462b      	mov	r3, r5
 80094ae:	f7f7 f867 	bl	8000580 <__aeabi_dmul>
 80094b2:	a357      	add	r3, pc, #348	@ (adr r3, 8009610 <__ieee754_pow+0xa60>)
 80094b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b8:	f7f6 feac 	bl	8000214 <__adddf3>
 80094bc:	4622      	mov	r2, r4
 80094be:	462b      	mov	r3, r5
 80094c0:	f7f7 f85e 	bl	8000580 <__aeabi_dmul>
 80094c4:	4602      	mov	r2, r0
 80094c6:	460b      	mov	r3, r1
 80094c8:	4640      	mov	r0, r8
 80094ca:	4649      	mov	r1, r9
 80094cc:	f7f6 fea0 	bl	8000210 <__aeabi_dsub>
 80094d0:	4604      	mov	r4, r0
 80094d2:	460d      	mov	r5, r1
 80094d4:	4602      	mov	r2, r0
 80094d6:	460b      	mov	r3, r1
 80094d8:	4640      	mov	r0, r8
 80094da:	4649      	mov	r1, r9
 80094dc:	f7f7 f850 	bl	8000580 <__aeabi_dmul>
 80094e0:	2200      	movs	r2, #0
 80094e2:	e9cd 0100 	strd	r0, r1, [sp]
 80094e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80094ea:	4620      	mov	r0, r4
 80094ec:	4629      	mov	r1, r5
 80094ee:	f7f6 fe8f 	bl	8000210 <__aeabi_dsub>
 80094f2:	4602      	mov	r2, r0
 80094f4:	460b      	mov	r3, r1
 80094f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094fa:	f7f7 f96b 	bl	80007d4 <__aeabi_ddiv>
 80094fe:	4632      	mov	r2, r6
 8009500:	4604      	mov	r4, r0
 8009502:	460d      	mov	r5, r1
 8009504:	463b      	mov	r3, r7
 8009506:	4640      	mov	r0, r8
 8009508:	4649      	mov	r1, r9
 800950a:	f7f7 f839 	bl	8000580 <__aeabi_dmul>
 800950e:	4632      	mov	r2, r6
 8009510:	463b      	mov	r3, r7
 8009512:	f7f6 fe7f 	bl	8000214 <__adddf3>
 8009516:	4602      	mov	r2, r0
 8009518:	460b      	mov	r3, r1
 800951a:	4620      	mov	r0, r4
 800951c:	4629      	mov	r1, r5
 800951e:	f7f6 fe77 	bl	8000210 <__aeabi_dsub>
 8009522:	4642      	mov	r2, r8
 8009524:	464b      	mov	r3, r9
 8009526:	f7f6 fe73 	bl	8000210 <__aeabi_dsub>
 800952a:	460b      	mov	r3, r1
 800952c:	4602      	mov	r2, r0
 800952e:	493b      	ldr	r1, [pc, #236]	@ (800961c <__ieee754_pow+0xa6c>)
 8009530:	2000      	movs	r0, #0
 8009532:	f7f6 fe6d 	bl	8000210 <__aeabi_dsub>
 8009536:	ec41 0b10 	vmov	d0, r0, r1
 800953a:	ee10 3a90 	vmov	r3, s1
 800953e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009542:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009546:	da30      	bge.n	80095aa <__ieee754_pow+0x9fa>
 8009548:	4650      	mov	r0, sl
 800954a:	f000 f9f9 	bl	8009940 <scalbn>
 800954e:	ec51 0b10 	vmov	r0, r1, d0
 8009552:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009556:	f7ff bbd2 	b.w	8008cfe <__ieee754_pow+0x14e>
 800955a:	4c31      	ldr	r4, [pc, #196]	@ (8009620 <__ieee754_pow+0xa70>)
 800955c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009560:	42a3      	cmp	r3, r4
 8009562:	d91a      	bls.n	800959a <__ieee754_pow+0x9ea>
 8009564:	4b2f      	ldr	r3, [pc, #188]	@ (8009624 <__ieee754_pow+0xa74>)
 8009566:	440b      	add	r3, r1
 8009568:	4303      	orrs	r3, r0
 800956a:	d009      	beq.n	8009580 <__ieee754_pow+0x9d0>
 800956c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009570:	2200      	movs	r2, #0
 8009572:	2300      	movs	r3, #0
 8009574:	f7f7 fa76 	bl	8000a64 <__aeabi_dcmplt>
 8009578:	3800      	subs	r0, #0
 800957a:	bf18      	it	ne
 800957c:	2001      	movne	r0, #1
 800957e:	e42b      	b.n	8008dd8 <__ieee754_pow+0x228>
 8009580:	4642      	mov	r2, r8
 8009582:	464b      	mov	r3, r9
 8009584:	f7f6 fe44 	bl	8000210 <__aeabi_dsub>
 8009588:	4632      	mov	r2, r6
 800958a:	463b      	mov	r3, r7
 800958c:	f7f7 fa7e 	bl	8000a8c <__aeabi_dcmpge>
 8009590:	2800      	cmp	r0, #0
 8009592:	d1eb      	bne.n	800956c <__ieee754_pow+0x9bc>
 8009594:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8009634 <__ieee754_pow+0xa84>
 8009598:	e6f7      	b.n	800938a <__ieee754_pow+0x7da>
 800959a:	469a      	mov	sl, r3
 800959c:	4b22      	ldr	r3, [pc, #136]	@ (8009628 <__ieee754_pow+0xa78>)
 800959e:	459a      	cmp	sl, r3
 80095a0:	f63f aef3 	bhi.w	800938a <__ieee754_pow+0x7da>
 80095a4:	f8dd a010 	ldr.w	sl, [sp, #16]
 80095a8:	e715      	b.n	80093d6 <__ieee754_pow+0x826>
 80095aa:	ec51 0b10 	vmov	r0, r1, d0
 80095ae:	4619      	mov	r1, r3
 80095b0:	e7cf      	b.n	8009552 <__ieee754_pow+0x9a2>
 80095b2:	491a      	ldr	r1, [pc, #104]	@ (800961c <__ieee754_pow+0xa6c>)
 80095b4:	2000      	movs	r0, #0
 80095b6:	f7ff bb18 	b.w	8008bea <__ieee754_pow+0x3a>
 80095ba:	2000      	movs	r0, #0
 80095bc:	2100      	movs	r1, #0
 80095be:	f7ff bb14 	b.w	8008bea <__ieee754_pow+0x3a>
 80095c2:	4630      	mov	r0, r6
 80095c4:	4639      	mov	r1, r7
 80095c6:	f7ff bb10 	b.w	8008bea <__ieee754_pow+0x3a>
 80095ca:	460c      	mov	r4, r1
 80095cc:	f7ff bb5e 	b.w	8008c8c <__ieee754_pow+0xdc>
 80095d0:	2400      	movs	r4, #0
 80095d2:	f7ff bb49 	b.w	8008c68 <__ieee754_pow+0xb8>
 80095d6:	bf00      	nop
 80095d8:	00000000 	.word	0x00000000
 80095dc:	3fe62e43 	.word	0x3fe62e43
 80095e0:	fefa39ef 	.word	0xfefa39ef
 80095e4:	3fe62e42 	.word	0x3fe62e42
 80095e8:	0ca86c39 	.word	0x0ca86c39
 80095ec:	be205c61 	.word	0xbe205c61
 80095f0:	72bea4d0 	.word	0x72bea4d0
 80095f4:	3e663769 	.word	0x3e663769
 80095f8:	c5d26bf1 	.word	0xc5d26bf1
 80095fc:	3ebbbd41 	.word	0x3ebbbd41
 8009600:	af25de2c 	.word	0xaf25de2c
 8009604:	3f11566a 	.word	0x3f11566a
 8009608:	16bebd93 	.word	0x16bebd93
 800960c:	3f66c16c 	.word	0x3f66c16c
 8009610:	5555553e 	.word	0x5555553e
 8009614:	3fc55555 	.word	0x3fc55555
 8009618:	fff00000 	.word	0xfff00000
 800961c:	3ff00000 	.word	0x3ff00000
 8009620:	4090cbff 	.word	0x4090cbff
 8009624:	3f6f3400 	.word	0x3f6f3400
 8009628:	3fe00000 	.word	0x3fe00000
 800962c:	652b82fe 	.word	0x652b82fe
 8009630:	3c971547 	.word	0x3c971547
 8009634:	4090cc00 	.word	0x4090cc00

08009638 <fabs>:
 8009638:	ec51 0b10 	vmov	r0, r1, d0
 800963c:	4602      	mov	r2, r0
 800963e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009642:	ec43 2b10 	vmov	d0, r2, r3
 8009646:	4770      	bx	lr

08009648 <__ieee754_atan2f>:
 8009648:	ee10 2a90 	vmov	r2, s1
 800964c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8009650:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009654:	b510      	push	{r4, lr}
 8009656:	eef0 7a40 	vmov.f32	s15, s0
 800965a:	d806      	bhi.n	800966a <__ieee754_atan2f+0x22>
 800965c:	ee10 0a10 	vmov	r0, s0
 8009660:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009664:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009668:	d904      	bls.n	8009674 <__ieee754_atan2f+0x2c>
 800966a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800966e:	eeb0 0a67 	vmov.f32	s0, s15
 8009672:	bd10      	pop	{r4, pc}
 8009674:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8009678:	d103      	bne.n	8009682 <__ieee754_atan2f+0x3a>
 800967a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800967e:	f000 b883 	b.w	8009788 <atanf>
 8009682:	1794      	asrs	r4, r2, #30
 8009684:	f004 0402 	and.w	r4, r4, #2
 8009688:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800968c:	b943      	cbnz	r3, 80096a0 <__ieee754_atan2f+0x58>
 800968e:	2c02      	cmp	r4, #2
 8009690:	d05e      	beq.n	8009750 <__ieee754_atan2f+0x108>
 8009692:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009764 <__ieee754_atan2f+0x11c>
 8009696:	2c03      	cmp	r4, #3
 8009698:	bf08      	it	eq
 800969a:	eef0 7a47 	vmoveq.f32	s15, s14
 800969e:	e7e6      	b.n	800966e <__ieee754_atan2f+0x26>
 80096a0:	b941      	cbnz	r1, 80096b4 <__ieee754_atan2f+0x6c>
 80096a2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8009768 <__ieee754_atan2f+0x120>
 80096a6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800976c <__ieee754_atan2f+0x124>
 80096aa:	2800      	cmp	r0, #0
 80096ac:	bfb8      	it	lt
 80096ae:	eef0 7a47 	vmovlt.f32	s15, s14
 80096b2:	e7dc      	b.n	800966e <__ieee754_atan2f+0x26>
 80096b4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80096b8:	d110      	bne.n	80096dc <__ieee754_atan2f+0x94>
 80096ba:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80096be:	f104 34ff 	add.w	r4, r4, #4294967295
 80096c2:	d107      	bne.n	80096d4 <__ieee754_atan2f+0x8c>
 80096c4:	2c02      	cmp	r4, #2
 80096c6:	d846      	bhi.n	8009756 <__ieee754_atan2f+0x10e>
 80096c8:	4b29      	ldr	r3, [pc, #164]	@ (8009770 <__ieee754_atan2f+0x128>)
 80096ca:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80096ce:	edd3 7a00 	vldr	s15, [r3]
 80096d2:	e7cc      	b.n	800966e <__ieee754_atan2f+0x26>
 80096d4:	2c02      	cmp	r4, #2
 80096d6:	d841      	bhi.n	800975c <__ieee754_atan2f+0x114>
 80096d8:	4b26      	ldr	r3, [pc, #152]	@ (8009774 <__ieee754_atan2f+0x12c>)
 80096da:	e7f6      	b.n	80096ca <__ieee754_atan2f+0x82>
 80096dc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80096e0:	d0df      	beq.n	80096a2 <__ieee754_atan2f+0x5a>
 80096e2:	1a5b      	subs	r3, r3, r1
 80096e4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80096e8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80096ec:	da1a      	bge.n	8009724 <__ieee754_atan2f+0xdc>
 80096ee:	2a00      	cmp	r2, #0
 80096f0:	da01      	bge.n	80096f6 <__ieee754_atan2f+0xae>
 80096f2:	313c      	adds	r1, #60	@ 0x3c
 80096f4:	db19      	blt.n	800972a <__ieee754_atan2f+0xe2>
 80096f6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80096fa:	f000 f919 	bl	8009930 <fabsf>
 80096fe:	f000 f843 	bl	8009788 <atanf>
 8009702:	eef0 7a40 	vmov.f32	s15, s0
 8009706:	2c01      	cmp	r4, #1
 8009708:	d012      	beq.n	8009730 <__ieee754_atan2f+0xe8>
 800970a:	2c02      	cmp	r4, #2
 800970c:	d017      	beq.n	800973e <__ieee754_atan2f+0xf6>
 800970e:	2c00      	cmp	r4, #0
 8009710:	d0ad      	beq.n	800966e <__ieee754_atan2f+0x26>
 8009712:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8009778 <__ieee754_atan2f+0x130>
 8009716:	ee77 7a87 	vadd.f32	s15, s15, s14
 800971a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800977c <__ieee754_atan2f+0x134>
 800971e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009722:	e7a4      	b.n	800966e <__ieee754_atan2f+0x26>
 8009724:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8009768 <__ieee754_atan2f+0x120>
 8009728:	e7ed      	b.n	8009706 <__ieee754_atan2f+0xbe>
 800972a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8009780 <__ieee754_atan2f+0x138>
 800972e:	e7ea      	b.n	8009706 <__ieee754_atan2f+0xbe>
 8009730:	ee17 3a90 	vmov	r3, s15
 8009734:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009738:	ee07 3a90 	vmov	s15, r3
 800973c:	e797      	b.n	800966e <__ieee754_atan2f+0x26>
 800973e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8009778 <__ieee754_atan2f+0x130>
 8009742:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009746:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800977c <__ieee754_atan2f+0x134>
 800974a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800974e:	e78e      	b.n	800966e <__ieee754_atan2f+0x26>
 8009750:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800977c <__ieee754_atan2f+0x134>
 8009754:	e78b      	b.n	800966e <__ieee754_atan2f+0x26>
 8009756:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8009784 <__ieee754_atan2f+0x13c>
 800975a:	e788      	b.n	800966e <__ieee754_atan2f+0x26>
 800975c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8009780 <__ieee754_atan2f+0x138>
 8009760:	e785      	b.n	800966e <__ieee754_atan2f+0x26>
 8009762:	bf00      	nop
 8009764:	c0490fdb 	.word	0xc0490fdb
 8009768:	3fc90fdb 	.word	0x3fc90fdb
 800976c:	bfc90fdb 	.word	0xbfc90fdb
 8009770:	08009cdc 	.word	0x08009cdc
 8009774:	08009cd0 	.word	0x08009cd0
 8009778:	33bbbd2e 	.word	0x33bbbd2e
 800977c:	40490fdb 	.word	0x40490fdb
 8009780:	00000000 	.word	0x00000000
 8009784:	3f490fdb 	.word	0x3f490fdb

08009788 <atanf>:
 8009788:	b538      	push	{r3, r4, r5, lr}
 800978a:	ee10 5a10 	vmov	r5, s0
 800978e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8009792:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8009796:	eef0 7a40 	vmov.f32	s15, s0
 800979a:	d310      	bcc.n	80097be <atanf+0x36>
 800979c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80097a0:	d904      	bls.n	80097ac <atanf+0x24>
 80097a2:	ee70 7a00 	vadd.f32	s15, s0, s0
 80097a6:	eeb0 0a67 	vmov.f32	s0, s15
 80097aa:	bd38      	pop	{r3, r4, r5, pc}
 80097ac:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80098e4 <atanf+0x15c>
 80097b0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80098e8 <atanf+0x160>
 80097b4:	2d00      	cmp	r5, #0
 80097b6:	bfc8      	it	gt
 80097b8:	eef0 7a47 	vmovgt.f32	s15, s14
 80097bc:	e7f3      	b.n	80097a6 <atanf+0x1e>
 80097be:	4b4b      	ldr	r3, [pc, #300]	@ (80098ec <atanf+0x164>)
 80097c0:	429c      	cmp	r4, r3
 80097c2:	d810      	bhi.n	80097e6 <atanf+0x5e>
 80097c4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80097c8:	d20a      	bcs.n	80097e0 <atanf+0x58>
 80097ca:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80098f0 <atanf+0x168>
 80097ce:	ee30 7a07 	vadd.f32	s14, s0, s14
 80097d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80097d6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80097da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097de:	dce2      	bgt.n	80097a6 <atanf+0x1e>
 80097e0:	f04f 33ff 	mov.w	r3, #4294967295
 80097e4:	e013      	b.n	800980e <atanf+0x86>
 80097e6:	f000 f8a3 	bl	8009930 <fabsf>
 80097ea:	4b42      	ldr	r3, [pc, #264]	@ (80098f4 <atanf+0x16c>)
 80097ec:	429c      	cmp	r4, r3
 80097ee:	d84f      	bhi.n	8009890 <atanf+0x108>
 80097f0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80097f4:	429c      	cmp	r4, r3
 80097f6:	d841      	bhi.n	800987c <atanf+0xf4>
 80097f8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80097fc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009800:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009804:	2300      	movs	r3, #0
 8009806:	ee30 0a27 	vadd.f32	s0, s0, s15
 800980a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800980e:	1c5a      	adds	r2, r3, #1
 8009810:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8009814:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80098f8 <atanf+0x170>
 8009818:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80098fc <atanf+0x174>
 800981c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8009900 <atanf+0x178>
 8009820:	ee66 6a06 	vmul.f32	s13, s12, s12
 8009824:	eee6 5a87 	vfma.f32	s11, s13, s14
 8009828:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8009904 <atanf+0x17c>
 800982c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009830:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8009908 <atanf+0x180>
 8009834:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009838:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800990c <atanf+0x184>
 800983c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009840:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009910 <atanf+0x188>
 8009844:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009848:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8009914 <atanf+0x18c>
 800984c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8009850:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009918 <atanf+0x190>
 8009854:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009858:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800991c <atanf+0x194>
 800985c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8009860:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8009920 <atanf+0x198>
 8009864:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009868:	ee27 7a26 	vmul.f32	s14, s14, s13
 800986c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8009870:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009874:	d121      	bne.n	80098ba <atanf+0x132>
 8009876:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800987a:	e794      	b.n	80097a6 <atanf+0x1e>
 800987c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009880:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009884:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009888:	2301      	movs	r3, #1
 800988a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800988e:	e7be      	b.n	800980e <atanf+0x86>
 8009890:	4b24      	ldr	r3, [pc, #144]	@ (8009924 <atanf+0x19c>)
 8009892:	429c      	cmp	r4, r3
 8009894:	d80b      	bhi.n	80098ae <atanf+0x126>
 8009896:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800989a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800989e:	eea0 7a27 	vfma.f32	s14, s0, s15
 80098a2:	2302      	movs	r3, #2
 80098a4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80098a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80098ac:	e7af      	b.n	800980e <atanf+0x86>
 80098ae:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80098b2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80098b6:	2303      	movs	r3, #3
 80098b8:	e7a9      	b.n	800980e <atanf+0x86>
 80098ba:	4a1b      	ldr	r2, [pc, #108]	@ (8009928 <atanf+0x1a0>)
 80098bc:	491b      	ldr	r1, [pc, #108]	@ (800992c <atanf+0x1a4>)
 80098be:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80098c2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80098c6:	edd3 6a00 	vldr	s13, [r3]
 80098ca:	ee37 7a66 	vsub.f32	s14, s14, s13
 80098ce:	2d00      	cmp	r5, #0
 80098d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80098d4:	edd2 7a00 	vldr	s15, [r2]
 80098d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80098dc:	bfb8      	it	lt
 80098de:	eef1 7a67 	vneglt.f32	s15, s15
 80098e2:	e760      	b.n	80097a6 <atanf+0x1e>
 80098e4:	bfc90fdb 	.word	0xbfc90fdb
 80098e8:	3fc90fdb 	.word	0x3fc90fdb
 80098ec:	3edfffff 	.word	0x3edfffff
 80098f0:	7149f2ca 	.word	0x7149f2ca
 80098f4:	3f97ffff 	.word	0x3f97ffff
 80098f8:	3c8569d7 	.word	0x3c8569d7
 80098fc:	3d4bda59 	.word	0x3d4bda59
 8009900:	bd6ef16b 	.word	0xbd6ef16b
 8009904:	3d886b35 	.word	0x3d886b35
 8009908:	3dba2e6e 	.word	0x3dba2e6e
 800990c:	3e124925 	.word	0x3e124925
 8009910:	3eaaaaab 	.word	0x3eaaaaab
 8009914:	bd15a221 	.word	0xbd15a221
 8009918:	bd9d8795 	.word	0xbd9d8795
 800991c:	bde38e38 	.word	0xbde38e38
 8009920:	be4ccccd 	.word	0xbe4ccccd
 8009924:	401bffff 	.word	0x401bffff
 8009928:	08009cf8 	.word	0x08009cf8
 800992c:	08009ce8 	.word	0x08009ce8

08009930 <fabsf>:
 8009930:	ee10 3a10 	vmov	r3, s0
 8009934:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009938:	ee00 3a10 	vmov	s0, r3
 800993c:	4770      	bx	lr
	...

08009940 <scalbn>:
 8009940:	b570      	push	{r4, r5, r6, lr}
 8009942:	ec55 4b10 	vmov	r4, r5, d0
 8009946:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800994a:	4606      	mov	r6, r0
 800994c:	462b      	mov	r3, r5
 800994e:	b991      	cbnz	r1, 8009976 <scalbn+0x36>
 8009950:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009954:	4323      	orrs	r3, r4
 8009956:	d03d      	beq.n	80099d4 <scalbn+0x94>
 8009958:	4b35      	ldr	r3, [pc, #212]	@ (8009a30 <scalbn+0xf0>)
 800995a:	4620      	mov	r0, r4
 800995c:	4629      	mov	r1, r5
 800995e:	2200      	movs	r2, #0
 8009960:	f7f6 fe0e 	bl	8000580 <__aeabi_dmul>
 8009964:	4b33      	ldr	r3, [pc, #204]	@ (8009a34 <scalbn+0xf4>)
 8009966:	429e      	cmp	r6, r3
 8009968:	4604      	mov	r4, r0
 800996a:	460d      	mov	r5, r1
 800996c:	da0f      	bge.n	800998e <scalbn+0x4e>
 800996e:	a328      	add	r3, pc, #160	@ (adr r3, 8009a10 <scalbn+0xd0>)
 8009970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009974:	e01e      	b.n	80099b4 <scalbn+0x74>
 8009976:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800997a:	4291      	cmp	r1, r2
 800997c:	d10b      	bne.n	8009996 <scalbn+0x56>
 800997e:	4622      	mov	r2, r4
 8009980:	4620      	mov	r0, r4
 8009982:	4629      	mov	r1, r5
 8009984:	f7f6 fc46 	bl	8000214 <__adddf3>
 8009988:	4604      	mov	r4, r0
 800998a:	460d      	mov	r5, r1
 800998c:	e022      	b.n	80099d4 <scalbn+0x94>
 800998e:	460b      	mov	r3, r1
 8009990:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009994:	3936      	subs	r1, #54	@ 0x36
 8009996:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800999a:	4296      	cmp	r6, r2
 800999c:	dd0d      	ble.n	80099ba <scalbn+0x7a>
 800999e:	2d00      	cmp	r5, #0
 80099a0:	a11d      	add	r1, pc, #116	@ (adr r1, 8009a18 <scalbn+0xd8>)
 80099a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099a6:	da02      	bge.n	80099ae <scalbn+0x6e>
 80099a8:	a11d      	add	r1, pc, #116	@ (adr r1, 8009a20 <scalbn+0xe0>)
 80099aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099ae:	a31a      	add	r3, pc, #104	@ (adr r3, 8009a18 <scalbn+0xd8>)
 80099b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b4:	f7f6 fde4 	bl	8000580 <__aeabi_dmul>
 80099b8:	e7e6      	b.n	8009988 <scalbn+0x48>
 80099ba:	1872      	adds	r2, r6, r1
 80099bc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80099c0:	428a      	cmp	r2, r1
 80099c2:	dcec      	bgt.n	800999e <scalbn+0x5e>
 80099c4:	2a00      	cmp	r2, #0
 80099c6:	dd08      	ble.n	80099da <scalbn+0x9a>
 80099c8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80099cc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80099d0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80099d4:	ec45 4b10 	vmov	d0, r4, r5
 80099d8:	bd70      	pop	{r4, r5, r6, pc}
 80099da:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80099de:	da08      	bge.n	80099f2 <scalbn+0xb2>
 80099e0:	2d00      	cmp	r5, #0
 80099e2:	a10b      	add	r1, pc, #44	@ (adr r1, 8009a10 <scalbn+0xd0>)
 80099e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099e8:	dac1      	bge.n	800996e <scalbn+0x2e>
 80099ea:	a10f      	add	r1, pc, #60	@ (adr r1, 8009a28 <scalbn+0xe8>)
 80099ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099f0:	e7bd      	b.n	800996e <scalbn+0x2e>
 80099f2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80099f6:	3236      	adds	r2, #54	@ 0x36
 80099f8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80099fc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009a00:	4620      	mov	r0, r4
 8009a02:	4b0d      	ldr	r3, [pc, #52]	@ (8009a38 <scalbn+0xf8>)
 8009a04:	4629      	mov	r1, r5
 8009a06:	2200      	movs	r2, #0
 8009a08:	e7d4      	b.n	80099b4 <scalbn+0x74>
 8009a0a:	bf00      	nop
 8009a0c:	f3af 8000 	nop.w
 8009a10:	c2f8f359 	.word	0xc2f8f359
 8009a14:	01a56e1f 	.word	0x01a56e1f
 8009a18:	8800759c 	.word	0x8800759c
 8009a1c:	7e37e43c 	.word	0x7e37e43c
 8009a20:	8800759c 	.word	0x8800759c
 8009a24:	fe37e43c 	.word	0xfe37e43c
 8009a28:	c2f8f359 	.word	0xc2f8f359
 8009a2c:	81a56e1f 	.word	0x81a56e1f
 8009a30:	43500000 	.word	0x43500000
 8009a34:	ffff3cb0 	.word	0xffff3cb0
 8009a38:	3c900000 	.word	0x3c900000

08009a3c <with_errno>:
 8009a3c:	b510      	push	{r4, lr}
 8009a3e:	ed2d 8b02 	vpush	{d8}
 8009a42:	eeb0 8a40 	vmov.f32	s16, s0
 8009a46:	eef0 8a60 	vmov.f32	s17, s1
 8009a4a:	4604      	mov	r4, r0
 8009a4c:	f7fe ff8e 	bl	800896c <__errno>
 8009a50:	eeb0 0a48 	vmov.f32	s0, s16
 8009a54:	eef0 0a68 	vmov.f32	s1, s17
 8009a58:	ecbd 8b02 	vpop	{d8}
 8009a5c:	6004      	str	r4, [r0, #0]
 8009a5e:	bd10      	pop	{r4, pc}

08009a60 <xflow>:
 8009a60:	4603      	mov	r3, r0
 8009a62:	b507      	push	{r0, r1, r2, lr}
 8009a64:	ec51 0b10 	vmov	r0, r1, d0
 8009a68:	b183      	cbz	r3, 8009a8c <xflow+0x2c>
 8009a6a:	4602      	mov	r2, r0
 8009a6c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009a70:	e9cd 2300 	strd	r2, r3, [sp]
 8009a74:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a78:	f7f6 fd82 	bl	8000580 <__aeabi_dmul>
 8009a7c:	ec41 0b10 	vmov	d0, r0, r1
 8009a80:	2022      	movs	r0, #34	@ 0x22
 8009a82:	b003      	add	sp, #12
 8009a84:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a88:	f7ff bfd8 	b.w	8009a3c <with_errno>
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	460b      	mov	r3, r1
 8009a90:	e7ee      	b.n	8009a70 <xflow+0x10>
 8009a92:	0000      	movs	r0, r0
 8009a94:	0000      	movs	r0, r0
	...

08009a98 <__math_uflow>:
 8009a98:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009aa0 <__math_uflow+0x8>
 8009a9c:	f7ff bfe0 	b.w	8009a60 <xflow>
 8009aa0:	00000000 	.word	0x00000000
 8009aa4:	10000000 	.word	0x10000000

08009aa8 <__math_oflow>:
 8009aa8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009ab0 <__math_oflow+0x8>
 8009aac:	f7ff bfd8 	b.w	8009a60 <xflow>
 8009ab0:	00000000 	.word	0x00000000
 8009ab4:	70000000 	.word	0x70000000

08009ab8 <__ieee754_sqrt>:
 8009ab8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009abc:	4a68      	ldr	r2, [pc, #416]	@ (8009c60 <__ieee754_sqrt+0x1a8>)
 8009abe:	ec55 4b10 	vmov	r4, r5, d0
 8009ac2:	43aa      	bics	r2, r5
 8009ac4:	462b      	mov	r3, r5
 8009ac6:	4621      	mov	r1, r4
 8009ac8:	d110      	bne.n	8009aec <__ieee754_sqrt+0x34>
 8009aca:	4622      	mov	r2, r4
 8009acc:	4620      	mov	r0, r4
 8009ace:	4629      	mov	r1, r5
 8009ad0:	f7f6 fd56 	bl	8000580 <__aeabi_dmul>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	460b      	mov	r3, r1
 8009ad8:	4620      	mov	r0, r4
 8009ada:	4629      	mov	r1, r5
 8009adc:	f7f6 fb9a 	bl	8000214 <__adddf3>
 8009ae0:	4604      	mov	r4, r0
 8009ae2:	460d      	mov	r5, r1
 8009ae4:	ec45 4b10 	vmov	d0, r4, r5
 8009ae8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aec:	2d00      	cmp	r5, #0
 8009aee:	dc0e      	bgt.n	8009b0e <__ieee754_sqrt+0x56>
 8009af0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009af4:	4322      	orrs	r2, r4
 8009af6:	d0f5      	beq.n	8009ae4 <__ieee754_sqrt+0x2c>
 8009af8:	b19d      	cbz	r5, 8009b22 <__ieee754_sqrt+0x6a>
 8009afa:	4622      	mov	r2, r4
 8009afc:	4620      	mov	r0, r4
 8009afe:	4629      	mov	r1, r5
 8009b00:	f7f6 fb86 	bl	8000210 <__aeabi_dsub>
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	f7f6 fe64 	bl	80007d4 <__aeabi_ddiv>
 8009b0c:	e7e8      	b.n	8009ae0 <__ieee754_sqrt+0x28>
 8009b0e:	152a      	asrs	r2, r5, #20
 8009b10:	d115      	bne.n	8009b3e <__ieee754_sqrt+0x86>
 8009b12:	2000      	movs	r0, #0
 8009b14:	e009      	b.n	8009b2a <__ieee754_sqrt+0x72>
 8009b16:	0acb      	lsrs	r3, r1, #11
 8009b18:	3a15      	subs	r2, #21
 8009b1a:	0549      	lsls	r1, r1, #21
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d0fa      	beq.n	8009b16 <__ieee754_sqrt+0x5e>
 8009b20:	e7f7      	b.n	8009b12 <__ieee754_sqrt+0x5a>
 8009b22:	462a      	mov	r2, r5
 8009b24:	e7fa      	b.n	8009b1c <__ieee754_sqrt+0x64>
 8009b26:	005b      	lsls	r3, r3, #1
 8009b28:	3001      	adds	r0, #1
 8009b2a:	02dc      	lsls	r4, r3, #11
 8009b2c:	d5fb      	bpl.n	8009b26 <__ieee754_sqrt+0x6e>
 8009b2e:	1e44      	subs	r4, r0, #1
 8009b30:	1b12      	subs	r2, r2, r4
 8009b32:	f1c0 0420 	rsb	r4, r0, #32
 8009b36:	fa21 f404 	lsr.w	r4, r1, r4
 8009b3a:	4323      	orrs	r3, r4
 8009b3c:	4081      	lsls	r1, r0
 8009b3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b42:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8009b46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009b4a:	07d2      	lsls	r2, r2, #31
 8009b4c:	bf5c      	itt	pl
 8009b4e:	005b      	lslpl	r3, r3, #1
 8009b50:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009b54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009b58:	bf58      	it	pl
 8009b5a:	0049      	lslpl	r1, r1, #1
 8009b5c:	2600      	movs	r6, #0
 8009b5e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009b62:	106d      	asrs	r5, r5, #1
 8009b64:	0049      	lsls	r1, r1, #1
 8009b66:	2016      	movs	r0, #22
 8009b68:	4632      	mov	r2, r6
 8009b6a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009b6e:	1917      	adds	r7, r2, r4
 8009b70:	429f      	cmp	r7, r3
 8009b72:	bfde      	ittt	le
 8009b74:	193a      	addle	r2, r7, r4
 8009b76:	1bdb      	suble	r3, r3, r7
 8009b78:	1936      	addle	r6, r6, r4
 8009b7a:	0fcf      	lsrs	r7, r1, #31
 8009b7c:	3801      	subs	r0, #1
 8009b7e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8009b82:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009b86:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009b8a:	d1f0      	bne.n	8009b6e <__ieee754_sqrt+0xb6>
 8009b8c:	4604      	mov	r4, r0
 8009b8e:	2720      	movs	r7, #32
 8009b90:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009b94:	429a      	cmp	r2, r3
 8009b96:	eb00 0e0c 	add.w	lr, r0, ip
 8009b9a:	db02      	blt.n	8009ba2 <__ieee754_sqrt+0xea>
 8009b9c:	d113      	bne.n	8009bc6 <__ieee754_sqrt+0x10e>
 8009b9e:	458e      	cmp	lr, r1
 8009ba0:	d811      	bhi.n	8009bc6 <__ieee754_sqrt+0x10e>
 8009ba2:	f1be 0f00 	cmp.w	lr, #0
 8009ba6:	eb0e 000c 	add.w	r0, lr, ip
 8009baa:	da42      	bge.n	8009c32 <__ieee754_sqrt+0x17a>
 8009bac:	2800      	cmp	r0, #0
 8009bae:	db40      	blt.n	8009c32 <__ieee754_sqrt+0x17a>
 8009bb0:	f102 0801 	add.w	r8, r2, #1
 8009bb4:	1a9b      	subs	r3, r3, r2
 8009bb6:	458e      	cmp	lr, r1
 8009bb8:	bf88      	it	hi
 8009bba:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009bbe:	eba1 010e 	sub.w	r1, r1, lr
 8009bc2:	4464      	add	r4, ip
 8009bc4:	4642      	mov	r2, r8
 8009bc6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009bca:	3f01      	subs	r7, #1
 8009bcc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009bd0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009bd4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009bd8:	d1dc      	bne.n	8009b94 <__ieee754_sqrt+0xdc>
 8009bda:	4319      	orrs	r1, r3
 8009bdc:	d01b      	beq.n	8009c16 <__ieee754_sqrt+0x15e>
 8009bde:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8009c64 <__ieee754_sqrt+0x1ac>
 8009be2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8009c68 <__ieee754_sqrt+0x1b0>
 8009be6:	e9da 0100 	ldrd	r0, r1, [sl]
 8009bea:	e9db 2300 	ldrd	r2, r3, [fp]
 8009bee:	f7f6 fb0f 	bl	8000210 <__aeabi_dsub>
 8009bf2:	e9da 8900 	ldrd	r8, r9, [sl]
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	4640      	mov	r0, r8
 8009bfc:	4649      	mov	r1, r9
 8009bfe:	f7f6 ff3b 	bl	8000a78 <__aeabi_dcmple>
 8009c02:	b140      	cbz	r0, 8009c16 <__ieee754_sqrt+0x15e>
 8009c04:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009c08:	e9da 0100 	ldrd	r0, r1, [sl]
 8009c0c:	e9db 2300 	ldrd	r2, r3, [fp]
 8009c10:	d111      	bne.n	8009c36 <__ieee754_sqrt+0x17e>
 8009c12:	3601      	adds	r6, #1
 8009c14:	463c      	mov	r4, r7
 8009c16:	1072      	asrs	r2, r6, #1
 8009c18:	0863      	lsrs	r3, r4, #1
 8009c1a:	07f1      	lsls	r1, r6, #31
 8009c1c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8009c20:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8009c24:	bf48      	it	mi
 8009c26:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8009c2a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8009c2e:	4618      	mov	r0, r3
 8009c30:	e756      	b.n	8009ae0 <__ieee754_sqrt+0x28>
 8009c32:	4690      	mov	r8, r2
 8009c34:	e7be      	b.n	8009bb4 <__ieee754_sqrt+0xfc>
 8009c36:	f7f6 faed 	bl	8000214 <__adddf3>
 8009c3a:	e9da 8900 	ldrd	r8, r9, [sl]
 8009c3e:	4602      	mov	r2, r0
 8009c40:	460b      	mov	r3, r1
 8009c42:	4640      	mov	r0, r8
 8009c44:	4649      	mov	r1, r9
 8009c46:	f7f6 ff0d 	bl	8000a64 <__aeabi_dcmplt>
 8009c4a:	b120      	cbz	r0, 8009c56 <__ieee754_sqrt+0x19e>
 8009c4c:	1ca0      	adds	r0, r4, #2
 8009c4e:	bf08      	it	eq
 8009c50:	3601      	addeq	r6, #1
 8009c52:	3402      	adds	r4, #2
 8009c54:	e7df      	b.n	8009c16 <__ieee754_sqrt+0x15e>
 8009c56:	1c63      	adds	r3, r4, #1
 8009c58:	f023 0401 	bic.w	r4, r3, #1
 8009c5c:	e7db      	b.n	8009c16 <__ieee754_sqrt+0x15e>
 8009c5e:	bf00      	nop
 8009c60:	7ff00000 	.word	0x7ff00000
 8009c64:	200000d0 	.word	0x200000d0
 8009c68:	200000c8 	.word	0x200000c8

08009c6c <_init>:
 8009c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c6e:	bf00      	nop
 8009c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c72:	bc08      	pop	{r3}
 8009c74:	469e      	mov	lr, r3
 8009c76:	4770      	bx	lr

08009c78 <_fini>:
 8009c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c7a:	bf00      	nop
 8009c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c7e:	bc08      	pop	{r3}
 8009c80:	469e      	mov	lr, r3
 8009c82:	4770      	bx	lr
