<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element ddr2.avl
   {
      datum baseAddress
      {
         value = "1073741824";
         type = "String";
      }
   }
   element clk_50
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element dma.control_port_slave
   {
      datum baseAddress
      {
         value = "16448";
         type = "String";
      }
   }
   element sgdma.csr
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
      datum baseAddress
      {
         value = "16384";
         type = "String";
      }
   }
   element ddr2
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element dma
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element sgdma.m_write
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element onchip
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element pcie_ip
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element pcie_ip.reconfig_busy
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element onchip.s1
   {
      datum baseAddress
      {
         value = "536870912";
         type = "String";
      }
   }
   element sgdma
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element pcie_ip.txs
   {
      datum baseAddress
      {
         value = "2147483648";
         type = "long";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4SGX530KH40C2" />
 <parameter name="deviceFamily" value="Stratix IV" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="pcie_tutorial.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="pcie_ip_refclk"
   internal="pcie_ip.refclk"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_test_in"
   internal="pcie_ip.test_in"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_pcie_rstn"
   internal="pcie_ip.pcie_rstn"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_clocks_sim"
   internal="pcie_ip.clocks_sim"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_reconfig_busy"
   internal="pcie_ip.reconfig_busy"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_pipe_ext"
   internal="pcie_ip.pipe_ext"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_rx_in"
   internal="pcie_ip.rx_in"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_reconfig_togxb"
   internal="pcie_ip.reconfig_togxb"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_tx_out"
   internal="pcie_ip.tx_out"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_reconfig_gxbclk"
   internal="pcie_ip.reconfig_gxbclk"
   type="clock"
   dir="end" />
 <interface
   name="pcie_ip_reconfig_fromgxb_0"
   internal="pcie_ip.reconfig_fromgxb_0"
   type="conduit"
   dir="end" />
 <interface name="clk" internal="clk_50.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_50.clk_in_reset" type="reset" dir="end" />
 <interface
   name="pcie_ip_fixedclk"
   internal="pcie_ip.fixedclk"
   type="clock"
   dir="end" />
 <interface name="memory" internal="ddr2.memory" type="conduit" dir="end" />
 <interface name="oct" internal="ddr2.oct" type="conduit" dir="end" />
 <module kind="clock_source" version="14.0" enabled="1" name="clk_50">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="altera_pcie_hard_ip" version="14.0" enabled="1" name="pcie_ip">
  <parameter name="under_test" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="my_gen2_lane_rate_mode" value="false" />
  <parameter name="max_link_width" value="4" />
  <parameter name="p_pcie_txrx_clock" value="100 MHz" />
  <parameter name="p_pcie_app_clk" value="0" />
  <parameter name="p_pcie_test_out_width" value="None" />
  <parameter name="no_soft_reset" value="false" />
  <parameter name="p_pcie_version" value="2.0" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="bar0_io_space" value="false" />
  <parameter name="bar1_io_space" value="false" />
  <parameter name="bar2_io_space" value="false" />
  <parameter name="bar3_io_space" value="false" />
  <parameter name="bar4_io_space" value="false" />
  <parameter name="bar5_io_space" value="false" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="BAR Type">32 bit Non-Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used</parameter>
  <parameter name="vendor_id" value="4466" />
  <parameter name="device_id" value="3556" />
  <parameter name="revision_id" value="1" />
  <parameter name="class_code" value="0" />
  <parameter name="subsystem_vendor_id" value="4466" />
  <parameter name="subsystem_device_id" value="4" />
  <parameter name="port_link_number" value="1" />
  <parameter name="msi_function_count" value="0" />
  <parameter name="enable_msi_64bit_addressing" value="true" />
  <parameter name="enable_function_msix_support" value="false" />
  <parameter name="eie_before_nfts_count" value="4" />
  <parameter name="enable_completion_timeout_disable" value="false" />
  <parameter name="completion_timeout" value="NONE" />
  <parameter name="enable_adapter_half_rate_mode" value="false" />
  <parameter name="msix_pba_bir" value="0" />
  <parameter name="msix_pba_offset" value="0" />
  <parameter name="msix_table_bir" value="0" />
  <parameter name="msix_table_offset" value="0" />
  <parameter name="msix_table_size" value="0" />
  <parameter name="use_crc_forwarding" value="false" />
  <parameter name="surprise_down_error_support" value="false" />
  <parameter name="dll_active_report_support" value="false" />
  <parameter name="bar_io_window_size" value="32BIT" />
  <parameter name="bar_prefetchable" value="32" />
  <parameter name="hot_plug_support" value="0" />
  <parameter name="no_command_completed" value="true" />
  <parameter name="slot_power_limit" value="0" />
  <parameter name="slot_power_scale" value="0" />
  <parameter name="slot_number" value="0" />
  <parameter name="enable_slot_register" value="false" />
  <parameter name="link_common_clock" value="1" />
  <parameter name="advanced_errors" value="false" />
  <parameter name="enable_ecrc_check" value="false" />
  <parameter name="enable_ecrc_gen" value="false" />
  <parameter name="my_advanced_errors" value="false" />
  <parameter name="my_enable_ecrc_check" value="false" />
  <parameter name="my_enable_ecrc_gen" value="false" />
  <parameter name="max_payload_size" value="0" />
  <parameter name="p_pcie_target_performance_preset" value="Maximum" />
  <parameter name="credit_buffer_allocation_aux" value="ABSOLUTE" />
  <parameter name="RX_BUF" value="9" />
  <parameter name="RH_NUM" value="7" />
  <parameter name="G_TAG_NUM0" value="32" />
  <parameter name="endpoint_l0_latency" value="0" />
  <parameter name="endpoint_l1_latency" value="0" />
  <parameter name="enable_l1_aspm" value="false" />
  <parameter name="l01_entry_latency" value="31" />
  <parameter name="diffclock_nfts_count" value="255" />
  <parameter name="sameclock_nfts_count" value="255" />
  <parameter name="l1_exit_latency_sameclock" value="7" />
  <parameter name="l1_exit_latency_diffclock" value="7" />
  <parameter name="l0_exit_latency_sameclock" value="7" />
  <parameter name="l0_exit_latency_diffclock" value="7" />
  <parameter name="gen2_diffclock_nfts_count" value="255" />
  <parameter name="gen2_sameclock_nfts_count" value="255" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="20" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="CG_NO_CPL_REORDERING" value="0" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="p_user_msi_enable" value="0" />
  <parameter name="CG_IRQ_BIT_ENA" value="65535" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="31" />
  <parameter name="PCIe Address 63:32">0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000</parameter>
  <parameter name="PCIe Address 31:0">0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000</parameter>
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="CB_TXS_ADDRESS_WIDTH" value="7" />
  <parameter name="TL_SELECTION" value="1" />
  <parameter name="pcie_mode" value="SHARED_MODE" />
  <parameter name="enable_coreclk_out_half_rate" value="false" />
  <parameter name="low_priority_vc" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="15" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_1_0" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_3_2" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_5_4" value="0" />
  <parameter name="deviceFamily" value="Stratix IV" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_CAL_BLK_CLK_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
 </module>
 <module kind="altera_avalon_sgdma" version="14.0" enabled="1" name="sgdma">
  <parameter name="addressWidth" value="32" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="true" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="readBlockDataWidth" value="64" />
  <parameter name="readBurstcountWidth" value="8" />
  <parameter name="sinkErrorWidth" value="0" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="transferMode" value="MEMORY_TO_MEMORY" />
  <parameter name="writeBurstcountWidth" value="8" />
  <parameter name="deviceFamilyString" value="Stratix IV" />
 </module>
 <module kind="altera_avalon_dma" version="14.0" enabled="1" name="dma">
  <parameter name="allowByteTransactions" value="false" />
  <parameter name="allowDoubleWordTransactions" value="true" />
  <parameter name="allowHalfWordTransactions" value="false" />
  <parameter name="allowQuadWordTransactions" value="false" />
  <parameter name="allowWordTransactions" value="false" />
  <parameter name="bigEndian" value="false" />
  <parameter name="burstEnable" value="true" />
  <parameter name="fifoDepth" value="4096" />
  <parameter name="maxBurstSize" value="1024" />
  <parameter name="minimumDmaTransactionRegisterWidth" value="14" />
  <parameter name="useRegistersForFIFO" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="readAddressMap"><![CDATA[<address-map><slave name='onchip.s1' start='0x20000000' end='0x200C0000' /><slave name='ddr2.avl' start='0x40000000' end='0x80000000' /><slave name='pcie_ip.txs' start='0x80000000' end='0x100000000' /></address-map>]]></parameter>
  <parameter name="readSlaveAddressWidthMax" value="32" />
  <parameter name="readSlaveDataWidthMax" value="256" />
  <parameter name="writeAddressMap"><![CDATA[<address-map><slave name='onchip.s1' start='0x20000000' end='0x200C0000' /><slave name='ddr2.avl' start='0x40000000' end='0x80000000' /><slave name='pcie_ip.txs' start='0x80000000' end='0x100000000' /></address-map>]]></parameter>
  <parameter name="writeSlaveAddressWidthMax" value="32" />
  <parameter name="writeSlaveDataWidthMax" value="256" />
 </module>
 <module kind="altera_mem_if_ddr2_emif" version="14.0" enabled="1" name="ddr2">
  <parameter name="RATE" value="Half" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MEM_VENDOR" value="Hynix" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_CK_WIDTH" value="3" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_RTT_NOM" value="75" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="TIMING_TIS" value="175" />
  <parameter name="TIMING_TIH" value="250" />
  <parameter name="TIMING_TDS" value="50" />
  <parameter name="TIMING_TDH" value="125" />
  <parameter name="TIMING_TDQSQ" value="120" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="TIMING_TDQSCK" value="400" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="MEM_TINIT_US" value="499" />
  <parameter name="MEM_TMRD_CK" value="3" />
  <parameter name="MEM_TRAS_NS" value="40.0" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="MEM_TREFI_US" value="7.0" />
  <parameter name="MEM_TRFC_NS" value="75.0" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="AVL_MAX_SIZE" value="64" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="ADVANCED_CK_PHASES" value="true" />
  <parameter name="COMMAND_PHASE" value="-20.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="14.0"
   enabled="1"
   name="onchip">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="64" />
  <parameter name="dualPort" value="true" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="786432" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="autoInitializationFileName" value="$${FILENAME}_onchip" />
  <parameter name="deviceFamily" value="Stratix IV" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <connection kind="avalon" version="14.0" start="pcie_ip.bar2" end="sgdma.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x4000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="sgdma.descriptor_read"
   end="pcie_ip.txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="sgdma.descriptor_write"
   end="pcie_ip.txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="14.0" start="sgdma.m_read" end="pcie_ip.txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="14.0" start="sgdma.m_write" end="pcie_ip.txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="14.0"
   start="pcie_ip.rxm_irq"
   end="sgdma.csr_irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="avalon" version="14.0" start="pcie_ip.bar2" end="pcie_ip.cra">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_ip.bar2"
   end="dma.control_port_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x4040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="interrupt" version="14.0" start="pcie_ip.rxm_irq" end="dma.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="reset"
   version="14.0"
   start="pcie_ip.pcie_core_reset"
   end="ddr2.global_reset" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_ip.pcie_core_reset"
   end="ddr2.soft_reset" />
 <connection kind="clock" version="14.0" start="clk_50.clk" end="ddr2.pll_ref_clk" />
 <connection kind="avalon" version="14.0" start="dma.write_master" end="onchip.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x20000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="14.0" start="dma.read_master" end="onchip.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x20000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="14.0"
   start="pcie_ip.pcie_core_reset"
   end="onchip.reset1" />
 <connection kind="avalon" version="14.0" start="sgdma.m_write" end="onchip.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x20000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="14.0" start="sgdma.m_read" end="onchip.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x20000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="14.0"
   start="pcie_ip.pcie_core_reset"
   end="onchip.reset2" />
 <connection kind="avalon" version="14.0" start="dma.write_master" end="ddr2.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="14.0" start="dma.read_master" end="ddr2.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="14.0" start="sgdma.m_write" end="ddr2.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="14.0" start="sgdma.m_read" end="ddr2.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="14.0" start="ddr2.afi_clk" end="dma.clk" />
 <connection kind="clock" version="14.0" start="ddr2.afi_clk" end="sgdma.clk" />
 <connection
   kind="clock"
   version="14.0"
   start="ddr2.afi_clk"
   end="pcie_ip.cal_blk_clk" />
 <connection
   kind="reset"
   version="14.0"
   start="ddr2.afi_reset"
   end="onchip.reset1" />
 <connection kind="reset" version="14.0" start="ddr2.afi_reset" end="dma.reset" />
 <connection kind="reset" version="14.0" start="ddr2.afi_reset" end="sgdma.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_ip.pcie_core_reset"
   end="sgdma.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_ip.pcie_core_reset"
   end="dma.reset" />
 <connection kind="clock" version="14.0" start="ddr2.afi_clk" end="onchip.clk1" />
 <connection kind="clock" version="14.0" start="ddr2.afi_clk" end="onchip.clk2" />
 <connection
   kind="reset"
   version="14.0"
   start="ddr2.afi_reset"
   end="onchip.reset2" />
 <connection
   kind="avalon"
   version="14.0"
   start="dma.write_master"
   end="pcie_ip.txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="dma.read_master"
   end="pcie_ip.txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="sgdma.descriptor_read"
   end="ddr2.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="sgdma.descriptor_write"
   end="ddr2.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="sgdma.descriptor_write"
   end="onchip.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x20000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="sgdma.descriptor_read"
   end="onchip.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x20000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
