// Seed: 1482127273
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input wand id_3,
    output wand id_4,
    input uwire id_5,
    input wire id_6,
    input supply0 id_7
);
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wor id_2
);
  assign id_1 = id_0 ? id_0 : {1 > 1, 1};
  assign id_1 = 1;
  module_0(
      id_2, id_0, id_0, id_0, id_2, id_0, id_0, id_0
  );
  assign {id_0} = 1;
  wire id_4 = id_4, id_5;
endmodule
