0.6
2019.2
Nov  6 2019
21:42:20
/home/skillet/git/ECE433/lab6/lab6.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/ROM2021FallTB.v,1638264741,verilog,,,,ROM2020FallTB,,,../../../../lab6.srcs/sources_1/ip/clk80Gen,,,,,
/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1638265604,verilog,,/home/skillet/git/ECE433/lab6/lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/ROM2021FallTB.v,,blk_mem_gen_0,,,../../../../lab6.srcs/sources_1/ip/clk80Gen,,,,,
