INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Documents/FPGA_mini_projects/Binary_to_7_Segment/Binary_to_7_Segment.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
