TimeQuest Timing Analyzer report for LoQritas
Thu Jun 27 19:13:26 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|CAPclk'
 14. Slow 1200mV 85C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 15. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 16. Slow 1200mV 85C Model Setup: 'GPIO1D4'
 17. Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 18. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 19. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 20. Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 23. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 24. Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 25. Slow 1200mV 85C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 26. Slow 1200mV 85C Model Hold: 'GPIO1D4'
 27. Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|CAPclk'
 28. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
 29. Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 31. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1D4'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Slow 1200mV 85C Model Metastability Report
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'
 57. Slow 1200mV 0C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 58. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 59. Slow 1200mV 0C Model Setup: 'GPIO1D4'
 60. Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 61. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 62. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 63. Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 66. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 67. Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 68. Slow 1200mV 0C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 69. Slow 1200mV 0C Model Hold: 'GPIO1D4'
 70. Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'
 71. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
 72. Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 73. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 74. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1D4'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Propagation Delay
 90. Minimum Propagation Delay
 91. Slow 1200mV 0C Model Metastability Report
 92. Fast 1200mV 0C Model Setup Summary
 93. Fast 1200mV 0C Model Hold Summary
 94. Fast 1200mV 0C Model Recovery Summary
 95. Fast 1200mV 0C Model Removal Summary
 96. Fast 1200mV 0C Model Minimum Pulse Width Summary
 97. Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'
 99. Fast 1200mV 0C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
100. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
101. Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
102. Fast 1200mV 0C Model Setup: 'CLOCK_50'
103. Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
104. Fast 1200mV 0C Model Setup: 'GPIO1D4'
105. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
106. Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
108. Fast 1200mV 0C Model Hold: 'CLOCK_50'
109. Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
110. Fast 1200mV 0C Model Hold: 'GPIO1D4'
111. Fast 1200mV 0C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
112. Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'
113. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
114. Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
116. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1D4'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
127. Setup Times
128. Hold Times
129. Clock to Output Times
130. Minimum Clock to Output Times
131. Propagation Delay
132. Minimum Propagation Delay
133. Fast 1200mV 0C Model Metastability Report
134. Multicorner Timing Analysis Summary
135. Setup Times
136. Hold Times
137. Clock to Output Times
138. Minimum Clock to Output Times
139. Propagation Delay
140. Minimum Propagation Delay
141. Board Trace Model Assignments
142. Input Transition Times
143. Slow Corner Signal Integrity Metrics
144. Fast Corner Signal Integrity Metrics
145. Setup Transfers
146. Hold Transfers
147. Recovery Transfers
148. Removal Transfers
149. Report TCCS
150. Report RSKM
151. Unconstrained Paths
152. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; LoQritas                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPonce:CAP11|CAPclk                                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPonce:CAP11|CAPclk }                                ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPonce:CAP11|Z_1:DEPHASE|Qd[1] }                     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833  ; 48.0 MHz   ; 0.000 ; 10.416  ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.864  ; 50.34 MHz  ; 0.000 ; 9.932   ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_25M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { COMdriver:uCOM|div_clk:DIV|Clk_aux }                  ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 625.000 ; 1.6 MHz    ; 0.000 ; 312.500 ; 50.00      ; 125       ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DIV800|altpll_component|auto_generated|pll1|inclk[0]  ; { DIV800|altpll_component|auto_generated|pll1|clk[0] }  ;
; GPIO1D4                                             ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1D4 }                                             ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400 }                         ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 58.32 MHz   ; 58.32 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 129.33 MHz  ; 129.33 MHz      ; CAPonce:CAP11|CAPclk                                ;                                                               ;
; 223.02 MHz  ; 223.02 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 287.36 MHz  ; 287.36 MHz      ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;                                                               ;
; 312.79 MHz  ; 250.0 MHz       ; CLOCK_50                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 348.8 MHz   ; 348.8 MHz       ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 718.39 MHz  ; 250.0 MHz       ; GPIO1D4                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 500.0 MHz       ; SCCBdrive:SCCBdriver|clk400                         ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.257 ; -4.257        ;
; CAPonce:CAP11|CAPclk                                ; -3.943 ; -615.838      ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -2.574 ; -49.277       ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.867 ; -34.720       ;
; GPIO1D4                                             ; -0.196 ; -0.768        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.065 ; -0.065        ;
; CLOCK_50                                            ; 0.013  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.139  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.245  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.599 ; -1.747        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.281 ; -1.038        ;
; CLOCK_50                                            ; -0.066 ; -0.066        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.059  ; 0.000         ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 0.343  ; 0.000         ;
; GPIO1D4                                             ; 0.361  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.381  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.385  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.399  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.623 ; -9.824        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.149 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1D4                                             ; -3.000  ; -15.000       ;
; CAPonce:CAP11|CAPclk                                ; -2.174  ; -339.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -1.000  ; -34.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.413   ; 0.000         ;
; CLOCK_50                                            ; 4.689   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.634   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.254 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -4.257 ; centroID:cID|lastLocX[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.338     ; 2.872      ;
; -4.116 ; centroID:cID|lastLocX[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.338     ; 2.731      ;
; -4.067 ; centroID:cID|lastLocX[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.338     ; 2.682      ;
; -4.065 ; centroID:cID|lastLocY[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.334     ; 2.684      ;
; -4.051 ; centroID:cID|lastLocY[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.334     ; 2.670      ;
; -4.047 ; centroID:cID|lastLocY[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.334     ; 2.666      ;
; -4.043 ; centroID:cID|lastLocX[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.338     ; 2.658      ;
; -4.028 ; centroID:cID|lastLocY[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.334     ; 2.647      ;
; -4.016 ; centroID:cID|lastLocY[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.334     ; 2.635      ;
; -3.997 ; centroID:cID|lastLocY[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.334     ; 2.616      ;
; -3.887 ; centroID:cID|lastLocX[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.338     ; 2.502      ;
; -3.869 ; centroID:cID|lastLocY[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.334     ; 2.488      ;
; -3.845 ; centroID:cID|lastLocY[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.334     ; 2.464      ;
; -3.838 ; centroID:cID|lastLocX[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.338     ; 2.453      ;
; -3.789 ; centroID:cID|lastLocX[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.338     ; 2.404      ;
; -3.762 ; centroID:cID|lastLocX[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.338     ; 2.377      ;
; -3.731 ; centroID:cID|lastLocX[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.338     ; 2.346      ;
; -3.435 ; centroID:cID|lastLocY[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.335     ; 2.053      ;
; -3.356 ; centroID:cID|lastLocX[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.338     ; 1.971      ;
; 1.358  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.810     ; 5.749      ;
; 1.366  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.814     ; 5.737      ;
; 1.406  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.825     ; 5.686      ;
; 1.417  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.815     ; 5.685      ;
; 1.424  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.810     ; 5.683      ;
; 1.558  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.826     ; 5.533      ;
; 1.561  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.826     ; 5.530      ;
; 1.574  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.812     ; 5.531      ;
; 1.611  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.825     ; 5.481      ;
; 1.663  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.810     ; 5.444      ;
; 1.666  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.810     ; 5.441      ;
; 1.671  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.814     ; 5.432      ;
; 1.674  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.814     ; 5.429      ;
; 1.722  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.815     ; 5.380      ;
; 1.725  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.815     ; 5.377      ;
; 1.727  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.807     ; 5.383      ;
; 1.728  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.847     ; 5.342      ;
; 1.729  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.810     ; 5.378      ;
; 1.732  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.810     ; 5.375      ;
; 1.752  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.819     ; 5.346      ;
; 1.788  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.836     ; 5.293      ;
; 1.820  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.827     ; 5.270      ;
; 1.830  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.843     ; 5.244      ;
; 1.846  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.854     ; 5.217      ;
; 1.863  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.825     ; 5.229      ;
; 1.864  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.825     ; 5.228      ;
; 1.865  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.823     ; 5.229      ;
; 1.867  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.838     ; 5.212      ;
; 1.879  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.812     ; 5.226      ;
; 1.882  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.812     ; 5.223      ;
; 1.916  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.825     ; 5.176      ;
; 1.919  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.825     ; 5.173      ;
; 1.931  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.826     ; 5.160      ;
; 1.970  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.836     ; 5.111      ;
; 1.979  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.840     ; 5.098      ;
; 1.982  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.833     ; 5.102      ;
; 2.012  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.826     ; 5.079      ;
; 2.013  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.826     ; 5.078      ;
; 2.015  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.826     ; 5.076      ;
; 2.016  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.826     ; 5.075      ;
; 2.018  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.821     ; 5.078      ;
; 2.039  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.847     ; 5.031      ;
; 2.039  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.847     ; 5.031      ;
; 2.057  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.819     ; 5.041      ;
; 2.060  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.819     ; 5.038      ;
; 2.068  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.827     ; 5.022      ;
; 2.093  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.836     ; 4.988      ;
; 2.096  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.836     ; 4.985      ;
; 2.109  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.836     ; 4.972      ;
; 2.137  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.837     ; 4.943      ;
; 2.141  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.843     ; 4.933      ;
; 2.141  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.843     ; 4.933      ;
; 2.145  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.854     ; 4.918      ;
; 2.157  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.854     ; 4.906      ;
; 2.157  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.854     ; 4.906      ;
; 2.162  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.819     ; 4.936      ;
; 2.166  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.824     ; 4.927      ;
; 2.178  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.838     ; 4.901      ;
; 2.178  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.838     ; 4.901      ;
; 2.181  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.807     ; 4.929      ;
; 2.182  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.807     ; 4.928      ;
; 2.277  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.849     ; 4.791      ;
; 2.277  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.827     ; 4.813      ;
; 2.278  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.827     ; 4.812      ;
; 2.290  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.840     ; 4.787      ;
; 2.290  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.840     ; 4.787      ;
; 2.313  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.816     ; 4.788      ;
; 2.319  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.823     ; 4.775      ;
; 2.320  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.823     ; 4.774      ;
; 2.388  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.826     ; 4.703      ;
; 2.389  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.826     ; 4.702      ;
; 2.427  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.836     ; 4.654      ;
; 2.428  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.836     ; 4.653      ;
; 2.439  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.833     ; 4.645      ;
; 2.440  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.851     ; 4.626      ;
; 2.440  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.833     ; 4.644      ;
; 2.456  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.854     ; 4.607      ;
; 2.456  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.854     ; 4.607      ;
; 2.472  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.821     ; 4.624      ;
; 2.473  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.821     ; 4.623      ;
; 2.525  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.827     ; 4.565      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                            ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                     ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; -3.943 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.457      ;
; -3.943 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.457      ;
; -3.943 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.457      ;
; -3.943 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.457      ;
; -3.943 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.457      ;
; -3.943 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.457      ;
; -3.943 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.457      ;
; -3.943 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.457      ;
; -3.823 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.337      ;
; -3.823 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.337      ;
; -3.823 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.337      ;
; -3.823 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.337      ;
; -3.823 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.337      ;
; -3.823 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.337      ;
; -3.823 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.337      ;
; -3.823 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.337      ;
; -3.814 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.343      ;
; -3.814 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.343      ;
; -3.814 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.343      ;
; -3.814 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.343      ;
; -3.814 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.343      ;
; -3.814 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.343      ;
; -3.814 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.343      ;
; -3.814 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.343      ;
; -3.814 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.343      ;
; -3.814 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.343      ;
; -3.800 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.313      ;
; -3.800 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.313      ;
; -3.800 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.313      ;
; -3.800 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.313      ;
; -3.800 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.313      ;
; -3.800 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.313      ;
; -3.800 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.313      ;
; -3.800 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.313      ;
; -3.800 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.313      ;
; -3.800 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.313      ;
; -3.800 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.313      ;
; -3.792 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.321      ;
; -3.792 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.321      ;
; -3.792 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.321      ;
; -3.792 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.321      ;
; -3.792 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.321      ;
; -3.792 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.321      ;
; -3.792 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.321      ;
; -3.792 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.321      ;
; -3.792 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.321      ;
; -3.792 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.321      ;
; -3.709 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.223      ;
; -3.709 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.223      ;
; -3.709 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.223      ;
; -3.709 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.223      ;
; -3.709 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.223      ;
; -3.709 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.223      ;
; -3.709 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.223      ;
; -3.709 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 2.223      ;
; -3.680 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.193      ;
; -3.680 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.193      ;
; -3.680 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.193      ;
; -3.680 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.193      ;
; -3.680 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.193      ;
; -3.680 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.193      ;
; -3.680 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.193      ;
; -3.680 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.193      ;
; -3.680 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.193      ;
; -3.680 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.193      ;
; -3.680 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.193      ;
; -3.671 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.200      ;
; -3.671 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.200      ;
; -3.671 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.200      ;
; -3.671 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.200      ;
; -3.671 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.200      ;
; -3.671 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.200      ;
; -3.671 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.200      ;
; -3.671 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.200      ;
; -3.671 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.200      ;
; -3.671 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.956     ; 2.200      ;
; -3.648 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.517      ;
; -3.648 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.517      ;
; -3.648 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.517      ;
; -3.648 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.517      ;
; -3.648 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.517      ;
; -3.648 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.517      ;
; -3.648 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.517      ;
; -3.648 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.517      ;
; -3.648 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.517      ;
; -3.566 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.079      ;
; -3.566 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.079      ;
; -3.566 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.079      ;
; -3.566 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.079      ;
; -3.566 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.079      ;
; -3.566 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.079      ;
; -3.566 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.079      ;
; -3.566 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.079      ;
; -3.566 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.079      ;
; -3.566 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.079      ;
; -3.566 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.972     ; 2.079      ;
; -3.550 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.645     ; 2.423      ;
; -3.550 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.419      ;
; -3.550 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.419      ;
; -3.550 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.616     ; 2.419      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                                       ;
+--------+-----------------------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -2.574 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.466      ;
; -2.574 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.466      ;
; -2.574 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.466      ;
; -2.574 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.466      ;
; -2.574 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.466      ;
; -2.518 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.410      ;
; -2.518 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.410      ;
; -2.518 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.410      ;
; -2.518 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.410      ;
; -2.518 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.410      ;
; -2.402 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.294      ;
; -2.402 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.294      ;
; -2.402 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.294      ;
; -2.402 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.294      ;
; -2.402 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.294      ;
; -2.380 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.272      ;
; -2.376 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.268      ;
; -2.376 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.268      ;
; -2.324 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.216      ;
; -2.320 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.212      ;
; -2.320 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.212      ;
; -2.271 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.163      ;
; -2.271 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.163      ;
; -2.271 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.163      ;
; -2.271 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.163      ;
; -2.271 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.163      ;
; -2.218 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.110      ;
; -2.218 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.110      ;
; -2.218 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.110      ;
; -2.218 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.110      ;
; -2.218 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.110      ;
; -2.208 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.100      ;
; -2.204 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.096      ;
; -2.204 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.096      ;
; -2.200 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.092      ;
; -2.200 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.092      ;
; -2.200 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.092      ;
; -2.200 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.092      ;
; -2.200 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 2.092      ;
; -2.077 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.969      ;
; -2.073 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.965      ;
; -2.073 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.965      ;
; -2.024 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.916      ;
; -2.020 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.912      ;
; -2.020 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.912      ;
; -2.006 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.898      ;
; -2.002 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.894      ;
; -2.002 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.894      ;
; -1.890 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.782      ;
; -1.890 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.782      ;
; -1.890 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.782      ;
; -1.890 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.782      ;
; -1.890 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.782      ;
; -1.864 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.797      ;
; -1.864 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.797      ;
; -1.863 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.796      ;
; -1.863 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.796      ;
; -1.698 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.631      ;
; -1.697 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.630      ;
; -1.696 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.588      ;
; -1.692 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.584      ;
; -1.692 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.584      ;
; -1.590 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.523      ;
; -1.589 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.522      ;
; -1.545 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.478      ;
; -1.545 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.478      ;
; -1.544 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.477      ;
; -1.544 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.477      ;
; -1.488 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_Y|data_out     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.046     ; 2.437      ;
; -1.449 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.341      ;
; -1.441 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.374      ;
; -1.440 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.373      ;
; -1.440 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.332      ;
; -1.418 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; COMdriver:uCOM|com_serie:COM_X|data_out     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.351      ;
; -1.394 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.061     ; 2.328      ;
; -1.394 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.061     ; 2.328      ;
; -1.393 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.061     ; 2.327      ;
; -1.384 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[9]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.061     ; 2.318      ;
; -1.384 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.061     ; 2.318      ;
; -1.379 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[9]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.061     ; 2.313      ;
; -1.358 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|data_out     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.046     ; 2.307      ;
; -1.341 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.061     ; 2.275      ;
; -1.264 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[9]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.061     ; 2.198      ;
; -1.262 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|data_out     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.046     ; 2.211      ;
; -1.250 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_Y|data_out     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.046     ; 2.199      ;
; -1.246 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[9]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.061     ; 2.180      ;
; -1.241 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.603     ; 1.133      ;
; -1.240 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.003     ; 1.732      ;
; -1.240 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.003     ; 1.732      ;
; -1.240 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.003     ; 1.732      ;
; -1.240 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.003     ; 1.732      ;
; -1.240 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.003     ; 1.732      ;
; -1.240 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.003     ; 1.732      ;
; -1.240 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.003     ; 1.732      ;
; -1.240 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.003     ; 1.732      ;
; -1.226 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.061     ; 2.160      ;
; -1.167 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.046     ; 2.116      ;
; -1.167 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.046     ; 2.116      ;
; -1.167 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.046     ; 2.116      ;
; -1.167 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.046     ; 2.116      ;
+--------+-----------------------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.867 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.800      ;
; -1.787 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.957     ; 0.825      ;
; -1.719 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.652      ;
; -1.693 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.957     ; 0.731      ;
; -1.647 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.580      ;
; -1.624 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.557      ;
; -1.597 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.530      ;
; -1.593 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.526      ;
; -1.575 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.508      ;
; -1.543 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.476      ;
; -1.528 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.461      ;
; -1.470 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.403      ;
; -1.456 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.389      ;
; -1.396 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.330      ;
; -1.380 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.313      ;
; -1.331 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.264      ;
; -1.246 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.179      ;
; -1.230 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.163      ;
; -1.114 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.047      ;
; -1.076 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.008      ;
; -1.017 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.950      ;
; -0.952 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.885      ;
; -0.885 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.818      ;
; -0.854 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.787      ;
; -0.830 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.763      ;
; -0.829 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.762      ;
; -0.789 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.722      ;
; -0.715 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.648      ;
; -0.683 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.616      ;
; -0.474 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.407      ;
; -0.471 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.404      ;
; -0.471 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.404      ;
; -0.462 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.395      ;
; -0.431 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.364      ;
; -0.431 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.364      ;
; -0.430 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.363      ;
; -0.426 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.359      ;
; -0.423 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.356      ;
; -0.422 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.355      ;
; -0.421 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.354      ;
; -0.419 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.352      ;
; -0.407 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.340      ;
; -0.405 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.338      ;
; -0.403 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.336      ;
; -0.401 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.334      ;
; -0.396 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.329      ;
; -0.396 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.329      ;
; -0.391 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.324      ;
; -0.390 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.300      ;
; -0.390 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.323      ;
; -0.370 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.303      ;
; -0.356 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.289      ;
; -0.241 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.151      ;
; -0.220 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.130      ;
; -0.204 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.114      ;
; -0.199 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.132      ;
; -0.177 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.110      ;
; -0.176 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.109      ;
; -0.176 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.109      ;
; -0.175 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.108      ;
; -0.175 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.108      ;
; -0.173 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.106      ;
; -0.170 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.103      ;
; -0.169 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.102      ;
; -0.167 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.100      ;
; -0.166 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.076      ;
; -0.166 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.099      ;
; -0.163 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.096      ;
; -0.163 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.096      ;
; -0.162 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.095      ;
; -0.160 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.070      ;
; -0.159 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.092      ;
; -0.158 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.068      ;
; -0.147 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.057      ;
; -0.130 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.063      ;
; -0.128 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.038      ;
; -0.128 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.061      ;
; -0.111 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.044      ;
; -0.109 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.042      ;
; -0.106 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.016      ;
; -0.105 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.015      ;
; -0.105 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.015      ;
; -0.103 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.036      ;
; -0.103 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.036      ;
; -0.097 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.007      ;
; -0.096 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.029      ;
; -0.090 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 3.000      ;
; -0.087 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 2.997      ;
; -0.082 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 2.992      ;
; -0.072 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 2.982      ;
; -0.064 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.997      ;
; -0.061 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.995      ; 2.971      ;
; -0.041 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.974      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; 0.000  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.933      ;
; 0.003  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.930      ;
; 0.003  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.930      ;
; 0.005  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.928      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1D4'                                                                                                           ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.196 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.135      ; 0.826      ;
; -0.192 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.135      ; 0.822      ;
; -0.191 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.135      ; 0.821      ;
; -0.189 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.135      ; 0.819      ;
; -0.058 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.135      ; 0.688      ;
; -0.057 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.135      ; 0.687      ;
; -0.057 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.135      ; 0.687      ;
; -0.057 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.135      ; 0.687      ;
; 0.262  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.043     ; 0.690      ;
; 0.265  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.043     ; 0.687      ;
; 0.274  ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.062     ; 0.659      ;
; 0.298  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.038     ; 0.659      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; -0.065 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.276      ; 3.045      ;
; 0.483  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.276      ; 2.997      ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.013 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.500        ; 2.332      ; 3.003      ;
; 0.563 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 1.000        ; 2.332      ; 2.953      ;
; 6.803 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 3.131      ;
; 6.851 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 3.083      ;
; 6.856 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 3.078      ;
; 6.923 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 3.011      ;
; 7.034 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.900      ;
; 7.075 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.859      ;
; 7.131 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.803      ;
; 7.173 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.761      ;
; 7.190 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.744      ;
; 7.255 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.679      ;
; 7.310 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.624      ;
; 7.405 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.529      ;
; 7.458 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.476      ;
; 7.464 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.470      ;
; 7.466 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.468      ;
; 7.496 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.438      ;
; 7.575 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.359      ;
; 7.577 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.357      ;
; 7.581 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.353      ;
; 7.591 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.343      ;
; 7.608 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.326      ;
; 7.667 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.267      ;
; 7.692 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.242      ;
; 7.699 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.235      ;
; 7.705 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.229      ;
; 7.706 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.228      ;
; 7.707 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.227      ;
; 7.780 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.154      ;
; 7.795 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.139      ;
; 7.803 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.131      ;
; 7.811 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.123      ;
; 7.819 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.115      ;
; 7.820 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.114      ;
; 7.820 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.114      ;
; 7.822 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.112      ;
; 7.838 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.096      ;
; 7.895 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.039      ;
; 7.924 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.010      ;
; 7.935 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.999      ;
; 7.937 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.997      ;
; 7.955 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.979      ;
; 7.961 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.973      ;
; 8.085 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.849      ;
; 8.118 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.816      ;
; 8.120 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.814      ;
; 8.121 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.813      ;
; 8.164 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.770      ;
; 8.169 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.765      ;
; 8.172 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.762      ;
; 8.180 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.754      ;
; 8.187 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.747      ;
; 8.196 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.738      ;
; 8.199 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.735      ;
; 8.202 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.732      ;
; 8.243 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.691      ;
; 8.275 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.659      ;
; 8.277 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.657      ;
; 8.281 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.653      ;
; 8.281 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.653      ;
; 8.282 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.652      ;
; 8.303 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.631      ;
; 8.308 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.626      ;
; 8.309 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.625      ;
; 8.311 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.623      ;
; 8.314 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.620      ;
; 8.314 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.620      ;
; 8.317 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.617      ;
; 8.319 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.615      ;
; 8.351 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.583      ;
; 8.385 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.549      ;
; 8.392 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.542      ;
; 8.396 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.538      ;
; 8.428 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.506      ;
; 8.431 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.503      ;
; 8.433 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.501      ;
; 8.455 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.479      ;
; 8.490 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.444      ;
; 8.503 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.431      ;
; 8.509 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.425      ;
; 8.509 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.425      ;
; 8.510 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.424      ;
; 8.511 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.423      ;
; 8.511 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.423      ;
; 8.511 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.423      ;
; 8.512 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.422      ;
; 8.512 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.422      ;
; 8.546 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.388      ;
; 8.547 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.387      ;
; 8.586 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.348      ;
; 8.631 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.303      ;
; 8.786 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.148      ;
; 8.786 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.148      ;
; 8.940 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 0.994      ;
; 8.940 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 0.994      ;
; 8.941 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 0.993      ;
; 8.944 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 0.990      ;
; 8.958 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 0.976      ;
; 8.963 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 0.971      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.139 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.207     ; 0.659      ;
; 0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.038     ; 0.659      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.245   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.308      ; 0.707      ;
; 0.283   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.308      ; 0.659      ;
; 0.327   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.309      ; 0.626      ;
; 0.794   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.309      ; 0.659      ;
; 0.810   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.308      ; 0.642      ;
; 0.816   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.308      ; 0.626      ;
; 310.258 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 2.174      ;
; 310.270 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 2.162      ;
; 310.811 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.622      ;
; 311.267 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 1.167      ;
; 311.269 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 1.165      ;
; 311.293 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 1.141      ;
; 311.298 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 1.136      ;
; 311.310 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 1.124      ;
; 311.407 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 1.027      ;
; 311.410 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.023      ;
; 623.304 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 1.629      ;
; 623.336 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 1.598      ;
; 623.580 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 1.354      ;
; 623.580 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 1.354      ;
; 624.113 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 0.820      ;
; 624.220 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.714      ;
; 624.275 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.659      ;
; 624.297 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.637      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.599  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 0.580      ;
; -0.581  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.724      ; 0.599      ;
; -0.567  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 0.612      ;
; -0.100  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.724      ; 0.580      ;
; -0.080  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.723      ; 0.599      ;
; -0.014  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.723      ; 0.665      ;
; 0.359   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.394   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.510   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.729      ;
; 1.032   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.250      ;
; 1.037   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.255      ;
; 1.193   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.411      ;
; 1.225   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.444      ;
; 313.149 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.063      ; 0.889      ;
; 313.181 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.063      ; 0.921      ;
; 313.183 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.063      ; 0.923      ;
; 313.191 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.930      ;
; 313.250 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.063      ; 0.990      ;
; 313.267 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.063      ; 1.007      ;
; 313.268 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.063      ; 1.008      ;
; 313.745 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 1.484      ;
; 314.266 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.061      ; 2.004      ;
; 314.274 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.061      ; 2.012      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.281 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.540      ; 2.496      ;
; -0.273 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.540      ; 2.504      ;
; -0.149 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.629      ;
; -0.142 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.636      ;
; -0.130 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.648      ;
; -0.116 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.662      ;
; -0.109 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.669      ;
; -0.104 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.674      ;
; -0.094 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.684      ;
; -0.076 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.702      ;
; -0.069 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.709      ;
; -0.065 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.713      ;
; -0.063 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.715      ;
; -0.058 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.720      ;
; -0.057 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.721      ;
; -0.021 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.757      ;
; -0.019 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.759      ;
; -0.009 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.769      ;
; -0.004 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.774      ;
; 0.003  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.781      ;
; 0.006  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.784      ;
; 0.032  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.810      ;
; 0.084  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.862      ;
; 0.092  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.870      ;
; 0.109  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.887      ;
; 0.158  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.936      ;
; 0.174  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 2.952      ;
; 0.206  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.207      ; 0.580      ;
; 0.299  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.541      ; 3.077      ;
; 0.372  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.591      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.376  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.595      ;
; 0.385  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.478  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.503  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.722      ;
; 0.506  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.725      ;
; 0.507  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.726      ;
; 0.507  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.726      ;
; 0.508  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.727      ;
; 0.509  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.728      ;
; 0.511  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.730      ;
; 0.533  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.752      ;
; 0.551  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.770      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.556  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.557  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.776      ;
; 0.662  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.881      ;
; 0.664  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.883      ;
; 0.670  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.889      ;
; 0.679  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.898      ;
; 0.679  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.898      ;
; 0.686  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.905      ;
; 0.689  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.908      ;
; 0.690  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.909      ;
; 0.692  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.911      ;
; 0.693  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.912      ;
; 0.730  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.949      ;
; 0.748  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.967      ;
; 0.749  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.968      ;
; 0.750  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.969      ;
; 0.751  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.970      ;
; 0.756  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.975      ;
; 0.758  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.977      ;
; 0.762  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.981      ;
; 0.763  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.982      ;
; 0.765  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.984      ;
; 0.766  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.985      ;
; 0.767  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.986      ;
; 0.767  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.986      ;
; 0.874  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.093      ;
; 0.922  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.141      ;
; 0.923  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.142      ;
; 0.923  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.142      ;
; 0.930  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.149      ;
; 0.932  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.151      ;
; 0.935  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.154      ;
; 0.936  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.155      ;
; 0.938  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.157      ;
; 0.982  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.201      ;
; 0.983  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.202      ;
; 0.984  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.203      ;
; 0.985  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.204      ;
; 0.985  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.204      ;
; 0.988  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.207      ;
; 0.990  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.209      ;
; 0.990  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.209      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                               ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -0.066 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.000        ; 2.415      ; 2.735      ;
; 0.464  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; -0.500       ; 2.415      ; 2.765      ;
; 0.557  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.775      ;
; 0.561  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.561  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.562  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.562  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.579  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.797      ;
; 0.811  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.029      ;
; 0.812  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.030      ;
; 0.818  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.036      ;
; 0.819  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.037      ;
; 0.832  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.050      ;
; 0.848  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.848  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.849  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.067      ;
; 0.850  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.068      ;
; 0.851  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.069      ;
; 0.859  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.077      ;
; 0.859  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.077      ;
; 0.860  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.927  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.145      ;
; 0.927  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.145      ;
; 0.934  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.152      ;
; 0.935  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.153      ;
; 0.947  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.165      ;
; 0.958  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.176      ;
; 0.960  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.178      ;
; 0.961  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.179      ;
; 0.963  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.181      ;
; 0.969  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.187      ;
; 0.982  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.200      ;
; 0.983  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.201      ;
; 0.985  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.203      ;
; 0.996  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.214      ;
; 1.001  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.219      ;
; 1.031  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.249      ;
; 1.031  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.249      ;
; 1.034  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.252      ;
; 1.035  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.253      ;
; 1.055  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.273      ;
; 1.056  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.274      ;
; 1.056  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.274      ;
; 1.057  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.275      ;
; 1.069  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.287      ;
; 1.069  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.287      ;
; 1.073  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.291      ;
; 1.074  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.292      ;
; 1.079  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.297      ;
; 1.081  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.299      ;
; 1.082  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.300      ;
; 1.083  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.301      ;
; 1.084  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.302      ;
; 1.085  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.303      ;
; 1.088  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.306      ;
; 1.089  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.307      ;
; 1.111  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.329      ;
; 1.137  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.355      ;
; 1.139  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.357      ;
; 1.166  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.384      ;
; 1.172  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.390      ;
; 1.173  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.391      ;
; 1.181  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.399      ;
; 1.182  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.400      ;
; 1.184  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.402      ;
; 1.184  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.402      ;
; 1.188  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.406      ;
; 1.192  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.410      ;
; 1.193  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.411      ;
; 1.220  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.438      ;
; 1.221  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.439      ;
; 1.223  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.441      ;
; 1.240  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.458      ;
; 1.261  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.479      ;
; 1.261  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.479      ;
; 1.287  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.505      ;
; 1.290  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.508      ;
; 1.290  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.508      ;
; 1.294  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.512      ;
; 1.305  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.523      ;
; 1.337  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.555      ;
; 1.339  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.557      ;
; 1.341  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.559      ;
; 1.370  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.588      ;
; 1.381  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.599      ;
; 1.387  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.605      ;
; 1.415  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.633      ;
; 1.451  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.669      ;
; 1.452  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.670      ;
; 2.041  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.259      ;
; 2.154  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.372      ;
; 2.233  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.451      ;
; 2.254  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.472      ;
; 2.308  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.526      ;
; 2.337  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.555      ;
; 2.392  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.610      ;
; 2.505  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.723      ;
; 2.535  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.753      ;
; 2.552  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.770      ;
; 2.596  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.814      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.059 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.389      ; 2.814      ;
; 0.599 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.389      ; 2.854      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                                         ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.343 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.077      ; 0.577      ;
; 0.358 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.060      ; 0.577      ;
; 0.361 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 0.580      ;
; 0.380 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.446      ; 0.983      ;
; 0.504 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.446      ; 1.107      ;
; 0.560 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.778      ;
; 0.562 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.781      ;
; 0.577 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.796      ;
; 0.686 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.446      ; 1.289      ;
; 0.754 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 0.973      ;
; 0.798 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.017      ;
; 0.844 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.063      ;
; 0.849 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.067      ;
; 0.850 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.069      ;
; 0.851 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.069      ;
; 0.852 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.070      ;
; 0.853 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.071      ;
; 0.854 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.072      ;
; 0.870 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.088      ;
; 0.870 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.088      ;
; 0.872 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.090      ;
; 0.882 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.101      ;
; 0.884 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.103      ;
; 0.905 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.078      ; 1.140      ;
; 0.906 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.078      ; 1.141      ;
; 0.918 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.137      ;
; 0.960 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.178      ;
; 0.962 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.180      ;
; 0.963 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.181      ;
; 0.964 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.182      ;
; 0.964 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.182      ;
; 0.965 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.183      ;
; 0.965 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.184      ;
; 0.965 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.184      ;
; 0.969 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.187      ;
; 0.979 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.197      ;
; 0.982 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.200      ;
; 0.984 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.202      ;
; 0.995 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.214      ;
; 1.002 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.220      ;
; 1.003 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.221      ;
; 1.015 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; 0.489      ; 1.181      ;
; 1.019 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.237      ;
; 1.021 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.240      ;
; 1.034 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.059      ; 1.250      ;
; 1.052 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.059      ; 1.268      ;
; 1.073 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.291      ;
; 1.075 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.293      ;
; 1.076 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.294      ;
; 1.080 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.299      ;
; 1.087 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.306      ;
; 1.096 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.314      ;
; 1.120 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.338      ;
; 1.121 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.339      ;
; 1.121 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.339      ;
; 1.129 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.347      ;
; 1.140 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.359      ;
; 1.145 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.363      ;
; 1.152 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.371      ;
; 1.184 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.403      ;
; 1.186 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.404      ;
; 1.187 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.078      ; 1.422      ;
; 1.206 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.424      ;
; 1.213 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.431      ;
; 1.249 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.467      ;
; 1.249 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.059      ; 1.465      ;
; 1.255 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.473      ;
; 1.257 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.476      ;
; 1.259 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.477      ;
; 1.271 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.059      ; 1.487      ;
; 1.275 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.059      ; 1.491      ;
; 1.287 ; centroID:cID|lastLocY[7]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.363     ; 0.601      ;
; 1.292 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.511      ;
; 1.300 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.519      ;
; 1.305 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.059      ; 1.521      ;
; 1.345 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.563      ;
; 1.361 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.579      ;
; 1.362 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.580      ;
; 1.364 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.582      ;
; 1.368 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.586      ;
; 1.370 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.588      ;
; 1.401 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; 0.105      ; 1.183      ;
; 1.401 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; 0.105      ; 1.183      ;
; 1.413 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.078      ; 1.648      ;
; 1.421 ; centroID:cID|lastLocY[6]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.363     ; 0.735      ;
; 1.423 ; centroID:cID|lastLocY[4]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.363     ; 0.737      ;
; 1.423 ; centroID:cID|lastLocY[1]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.363     ; 0.737      ;
; 1.428 ; centroID:cID|lastLocY[2]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.363     ; 0.742      ;
; 1.430 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; -0.307     ; 1.280      ;
; 1.441 ; centroID:cID|lastLocY[0]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.363     ; 0.755      ;
; 1.442 ; centroID:cID|lastLocY[5]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.363     ; 0.756      ;
; 1.462 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.078      ; 1.697      ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1D4'                                                                                                           ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.361 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.062      ; 0.580      ;
; 0.385 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.038      ; 0.580      ;
; 0.392 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.043      ; 0.592      ;
; 0.395 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.043      ; 0.595      ;
; 0.655 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.260      ; 0.592      ;
; 0.656 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.260      ; 0.593      ;
; 0.656 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.260      ; 0.593      ;
; 0.656 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.260      ; 0.593      ;
; 0.781 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.260      ; 0.718      ;
; 0.781 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.260      ; 0.718      ;
; 0.782 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.260      ; 0.719      ;
; 0.784 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.260      ; 0.721      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                       ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.381 ; CAPonce:CAP11|enawRAMclk   ; CAPonce:CAP11|enawRAMclk                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.039      ; 0.577      ;
; 0.398 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.616      ;
; 0.398 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.617      ;
; 0.486 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.712      ; 0.905      ;
; 0.489 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.712      ; 0.908      ;
; 0.500 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.712      ; 0.919      ;
; 0.503 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.712      ; 0.922      ;
; 0.507 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.712      ; 0.926      ;
; 0.508 ; CAPonce:CAP11|RAM_adr[10]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.712      ; 0.927      ;
; 0.512 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.712      ; 0.931      ;
; 0.514 ; CAPonce:CAP11|RAM_adr[9]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.712      ; 0.933      ;
; 0.527 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.712      ; 0.946      ;
; 0.534 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.712      ; 0.953      ;
; 0.555 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.777      ;
; 0.560 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.779      ;
; 0.568 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.576 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.794      ;
; 0.576 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.795      ;
; 0.578 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|h_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.798      ;
; 0.580 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.800      ;
; 0.590 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.808      ;
; 0.591 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.812      ;
; 0.596 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.814      ;
; 0.598 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.816      ;
; 0.603 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.821      ;
; 0.606 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.825      ;
; 0.611 ; CAPonce:CAP11|h_count[4]   ; centroID:cID|firstWhite[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.764      ; 1.052      ;
; 0.612 ; CAPonce:CAP11|h_count[1]   ; centroID:cID|firstWhite[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.764      ; 1.053      ;
; 0.668 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.702      ; 1.077      ;
; 0.668 ; CAPonce:CAP11|h_count[3]   ; centroID:cID|firstWhite[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.764      ; 1.109      ;
; 0.673 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.703      ; 1.083      ;
; 0.682 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.703      ; 1.092      ;
; 0.695 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.703      ; 1.105      ;
; 0.702 ; CAPonce:CAP11|h_count[2]   ; centroID:cID|firstWhite[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.764      ; 1.143      ;
; 0.703 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.922      ;
; 0.709 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.927      ;
; 0.715 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|h_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.933      ;
; 0.716 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.934      ;
; 0.719 ; CAPonce:CAP11|RAM_adr[9]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.703      ; 1.129      ;
; 0.723 ; centroID:cID|whiteCount[7] ; centroID:cID|lastWhite[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.942      ;
; 0.734 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.953      ;
; 0.736 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|h_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.954      ;
; 0.736 ; CAPonce:CAP11|h_count[0]   ; CAPonce:CAP11|h_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.954      ;
; 0.740 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.707      ; 1.154      ;
; 0.743 ; centroID:cID|whiteCount[2] ; centroID:cID|lastWhite[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.962      ;
; 0.746 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.719      ; 1.172      ;
; 0.755 ; CAPonce:CAP11|RAM_adr[4]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.719      ; 1.181      ;
; 0.761 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.719      ; 1.187      ;
; 0.765 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.711      ; 1.183      ;
; 0.765 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.719      ; 1.191      ;
; 0.766 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.725      ; 1.198      ;
; 0.766 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.719      ; 1.192      ;
; 0.768 ; centroID:cID|mostCount[0]  ; centroID:cID|mostCount[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.987      ;
; 0.768 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.719      ; 1.194      ;
; 0.769 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.713      ; 1.189      ;
; 0.772 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.707      ; 1.186      ;
; 0.772 ; CAPonce:CAP11|RAM_adr[4]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.707      ; 1.186      ;
; 0.775 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.707      ; 1.189      ;
; 0.778 ; centroID:cID|mostLocY[7]   ; centroID:cID|lastLocY[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.072      ; 1.007      ;
; 0.778 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.711      ; 1.196      ;
; 0.779 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.707      ; 1.193      ;
; 0.780 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.718      ; 1.205      ;
; 0.782 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.713      ; 1.202      ;
; 0.783 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.713      ; 1.203      ;
; 0.783 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.713      ; 1.203      ;
; 0.784 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.707      ; 1.198      ;
; 0.787 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.713      ; 1.207      ;
; 0.787 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.706      ; 1.200      ;
; 0.787 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.707      ; 1.201      ;
; 0.787 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.713      ; 1.207      ;
; 0.788 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.711      ; 1.206      ;
; 0.789 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.713      ; 1.209      ;
; 0.791 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.725      ; 1.223      ;
; 0.792 ; CAPonce:CAP11|RAM_adr[9]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.711      ; 1.210      ;
; 0.793 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.711      ; 1.211      ;
; 0.795 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.707      ; 1.209      ;
; 0.796 ; CAPonce:CAP11|RAM_adr[4]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.713      ; 1.216      ;
; 0.797 ; CAPonce:CAP11|RAM_adr[10]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.711      ; 1.215      ;
; 0.798 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.719      ; 1.224      ;
; 0.799 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.725      ; 1.231      ;
; 0.799 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.713      ; 1.219      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.038      ; 0.580      ;
; 0.462 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.049     ; 0.580      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.399 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.617      ;
; 0.403 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.506 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.724      ;
; 0.511 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.745      ;
; 0.535 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.753      ;
; 0.568 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.579 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.581 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.582 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.582 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.591 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.595 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.813      ;
; 0.597 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.815      ;
; 0.601 ; VGA_generator:VGApart|isColor      ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.864      ;
; 0.619 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.837      ;
; 0.630 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.848      ;
; 0.717 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.936      ;
; 0.722 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.940      ;
; 0.723 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.941      ;
; 0.749 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.968      ;
; 0.768 ; VGA_generator:VGApart|set_color    ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.031      ;
; 0.775 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.993      ;
; 0.810 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.038      ;
; 0.810 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.026      ;
; 0.813 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.040      ;
; 0.813 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.022      ;
; 0.830 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.049      ;
; 0.838 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.047      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.867 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.867 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.869 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.087      ;
; 0.869 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.087      ;
; 0.869 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.087      ;
; 0.869 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.087      ;
; 0.871 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.089      ;
; 0.872 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.872 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.873 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.091      ;
; 0.878 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.723     ; 1.395      ;
; -1.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.592     ; 1.395      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.256 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.854      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.221 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.819      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.190 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.788      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.115 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.854      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.080 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.819      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.049 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.788      ;
; -0.007 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.604      ;
; 0.134  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.233      ; 1.604      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.203  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.103      ; 1.395      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.395      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.395      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.395      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.395      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.395      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.395      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.234      ; 1.395      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.149 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.264 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.257      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.440      ; 1.479      ;
; 0.487 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.315      ; 1.479      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.658      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.676      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.596 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.704      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.658      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.683 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.676      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.704      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.704      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.704      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.704      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.704      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.704      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1D4'                                                               ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1D4 ; Rise       ; GPIO1D4                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.055  ; 0.271        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.055  ; 0.271        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.055  ; 0.271        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.055  ; 0.271        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.074  ; 0.258        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.074  ; 0.258        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.074  ; 0.258        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.240  ; 0.240        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; 0.289  ; 0.289        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.289  ; 0.289        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.295  ; 0.295        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.295  ; 0.295        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.295  ; 0.295        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.295  ; 0.295        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.295  ; 0.295        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.295  ; 0.295        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.295  ; 0.295        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.295  ; 0.295        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.295  ; 0.295        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.525  ; 0.741        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.525  ; 0.741        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.525  ; 0.741        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.539  ; 0.723        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.539  ; 0.723        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.539  ; 0.723        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.539  ; 0.723        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.701  ; 0.701        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.701  ; 0.701        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.701  ; 0.701        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.701  ; 0.701        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.701  ; 0.701        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.701  ; 0.701        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.701  ; 0.701        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.701  ; 0.701        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.701  ; 0.701        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; 0.708  ; 0.708        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.708  ; 0.708        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.750  ; 0.750        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; 0.759  ; 0.759        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
; 0.764  ; 0.764        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.764  ; 0.764        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.764  ; 0.764        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                      ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.150  ; 0.334        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.312  ; 0.312        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.441  ; 0.657        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.681  ; 0.681        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.574  ; 0.574        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.578  ; 0.578        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|dataa   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|dataa   ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 4.689 ; 4.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 4.817 ; 4.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.817 ; 4.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.842 ; 4.842        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.850 ; 4.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 4.850 ; 4.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 4.850 ; 4.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 4.850 ; 4.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 4.850 ; 4.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 4.850 ; 4.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 4.850 ; 4.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 4.850 ; 4.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 4.851 ; 4.851        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 4.851 ; 4.851        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 4.851 ; 4.851        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 4.851 ; 4.851        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 4.856 ; 4.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.856 ; 4.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 4.909 ; 5.125        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 4.909 ; 5.125        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 4.909 ; 5.125        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 4.909 ; 5.125        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 4.910 ; 5.126        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 4.910 ; 5.126        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 4.910 ; 5.126        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 4.910 ; 5.126        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 4.910 ; 5.126        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 4.910 ; 5.126        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 4.910 ; 5.126        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 4.910 ; 5.126        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.143 ; 5.143        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.143 ; 5.143        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 5.149 ; 5.149        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 5.157 ; 5.157        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.180 ; 5.180        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.180 ; 5.180        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.296 ; 312.512      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.296 ; 312.512      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.296 ; 312.512      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.300 ; 312.484      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.300 ; 312.484      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.300 ; 312.484      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.384 ; 3.884 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; 3.384 ; 3.884 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.538 ; 3.971 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; 3.538 ; 3.965 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; 3.529 ; 3.971 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; 5.090 ; 5.687 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; 5.090 ; 5.529 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; 3.654 ; 4.259 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; 3.904 ; 4.438 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; 4.591 ; 5.160 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; 5.016 ; 5.687 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; 3.665 ; 4.241 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.091 ; 0.647 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.153 ; 0.705 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.430 ; 1.045 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.128 ; 0.778 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; -2.957 ; -3.410 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; -2.957 ; -3.410 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; -3.083 ; -3.530 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; -3.083 ; -3.530 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; -3.129 ; -3.541 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; -2.509 ; -3.037 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; -3.087 ; -3.567 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; -2.986 ; -3.572 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; -2.813 ; -3.293 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; -2.746 ; -3.204 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; -2.835 ; -3.335 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; -2.509 ; -3.037 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.378  ; -0.167 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.332  ; -0.199 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.055  ; -0.547 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.355  ; -0.270 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 2.189 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 2.189 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 2.138 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 2.138 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 6.154 ; 6.151 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 5.251 ; 5.270 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 5.777 ; 5.800 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 5.592 ; 5.664 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 6.154 ; 6.151 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 6.111 ; 6.173 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 5.392 ; 5.388 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 5.724 ; 5.851 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 6.111 ; 6.173 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 5.856 ; 5.913 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 5.085 ; 5.087 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 6.204 ; 6.226 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 5.312 ; 5.351 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 5.626 ; 5.708 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 5.837 ; 5.911 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 6.204 ; 6.226 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 4.819 ; 4.822 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 5.897 ; 5.900 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.809 ; 6.889 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.262 ; 6.292 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 5.065 ; 5.200 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 5.065 ; 5.200 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.605 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.605 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 4.649 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 4.649 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 4.164 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 4.164 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 5.263 ; 5.144 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 4.212 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 5.263 ; 5.144 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 6.180 ; 6.203 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 6.180 ; 6.203 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.394 ; 5.275 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.394 ; 5.275 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 1.817 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 1.817 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.767 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.767 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 4.863 ; 4.882 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 4.863 ; 4.882 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 5.367 ; 5.390 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 5.190 ; 5.259 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 5.729 ; 5.726 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 5.000 ; 4.995 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 5.000 ; 4.995 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 5.317 ; 5.438 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 5.688 ; 5.747 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 5.444 ; 5.498 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 4.704 ; 4.706 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 4.922 ; 4.959 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 4.922 ; 4.959 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 5.222 ; 5.300 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 5.425 ; 5.496 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 5.779 ; 5.799 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 4.449 ; 4.451 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 5.739 ; 5.740 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.613 ; 6.688 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.088 ; 6.115 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 4.573 ; 4.702 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 4.573 ; 4.702 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.504 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.504 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 4.548 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 4.548 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 4.083 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 4.083 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 5.128 ; 4.126 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 4.126 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 5.128 ; 5.012 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.995 ; 5.999 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.995 ; 5.999 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.253 ; 5.137 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.253 ; 5.137 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.173 ;    ;    ; 6.554 ;
; SW[3]      ; GPIO0_D[14] ; 6.235 ;    ;    ; 6.628 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.036 ;    ;    ; 6.405 ;
; SW[3]      ; GPIO0_D[14] ; 6.095 ;    ;    ; 6.476 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 64.64 MHz   ; 64.64 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 143.64 MHz  ; 143.64 MHz      ; CAPonce:CAP11|CAPclk                                ;                                                               ;
; 246.91 MHz  ; 246.91 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 316.66 MHz  ; 316.66 MHz      ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;                                                               ;
; 347.22 MHz  ; 250.0 MHz       ; CLOCK_50                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 383.29 MHz  ; 383.29 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 877.19 MHz  ; 250.0 MHz       ; GPIO1D4                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 500.0 MHz       ; SCCBdrive:SCCBdriver|clk400                         ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -3.806 ; -3.806        ;
; CAPonce:CAP11|CAPclk                                ; -3.603 ; -546.148      ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -2.278 ; -41.839       ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.609 ; -25.377       ;
; GPIO1D4                                             ; -0.070 ; -0.265        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.056  ; 0.000         ;
; CLOCK_50                                            ; 0.133  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.231  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.375  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.638 ; -1.887        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.169 ; -0.248        ;
; CLOCK_50                                            ; -0.113 ; -0.113        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.017  ; 0.000         ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 0.300  ; 0.000         ;
; GPIO1D4                                             ; 0.320  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.333  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.341  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.353  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.412 ; -7.224        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.203 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1D4                                             ; -3.000  ; -15.000       ;
; CAPonce:CAP11|CAPclk                                ; -2.174  ; -339.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -1.000  ; -34.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.473   ; 0.000         ;
; CLOCK_50                                            ; 4.684   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.664   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.249 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -3.806 ; centroID:cID|lastLocX[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.147     ; 2.612      ;
; -3.642 ; centroID:cID|lastLocX[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.147     ; 2.448      ;
; -3.629 ; centroID:cID|lastLocY[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 2.439      ;
; -3.589 ; centroID:cID|lastLocY[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 2.399      ;
; -3.582 ; centroID:cID|lastLocX[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.147     ; 2.388      ;
; -3.581 ; centroID:cID|lastLocX[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.147     ; 2.387      ;
; -3.551 ; centroID:cID|lastLocY[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 2.361      ;
; -3.542 ; centroID:cID|lastLocY[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 2.352      ;
; -3.537 ; centroID:cID|lastLocY[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 2.347      ;
; -3.508 ; centroID:cID|lastLocY[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 2.318      ;
; -3.444 ; centroID:cID|lastLocX[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.147     ; 2.250      ;
; -3.422 ; centroID:cID|lastLocY[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 2.232      ;
; -3.403 ; centroID:cID|lastLocX[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.147     ; 2.209      ;
; -3.367 ; centroID:cID|lastLocY[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 2.177      ;
; -3.337 ; centroID:cID|lastLocX[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.147     ; 2.143      ;
; -3.312 ; centroID:cID|lastLocX[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.147     ; 2.118      ;
; -3.277 ; centroID:cID|lastLocX[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.147     ; 2.083      ;
; -3.017 ; centroID:cID|lastLocY[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.144     ; 1.826      ;
; -2.943 ; centroID:cID|lastLocX[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.147     ; 1.749      ;
; 2.197  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.521     ; 5.199      ;
; 2.231  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.519     ; 5.167      ;
; 2.266  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.519     ; 5.132      ;
; 2.299  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.525     ; 5.093      ;
; 2.307  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.523     ; 5.087      ;
; 2.413  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.533     ; 4.971      ;
; 2.428  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.520     ; 4.969      ;
; 2.437  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.533     ; 4.947      ;
; 2.473  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.521     ; 4.923      ;
; 2.474  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.521     ; 4.922      ;
; 2.485  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.532     ; 4.900      ;
; 2.507  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.519     ; 4.891      ;
; 2.508  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.519     ; 4.890      ;
; 2.542  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.519     ; 4.856      ;
; 2.543  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.519     ; 4.855      ;
; 2.559  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.516     ; 4.842      ;
; 2.579  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.523     ; 4.815      ;
; 2.581  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.523     ; 4.813      ;
; 2.590  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.555     ; 4.772      ;
; 2.617  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.528     ; 4.772      ;
; 2.628  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.544     ; 4.745      ;
; 2.653  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.552     ; 4.712      ;
; 2.655  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.546     ; 4.716      ;
; 2.669  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.722      ;
; 2.692  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.563     ; 4.662      ;
; 2.704  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.520     ; 4.693      ;
; 2.705  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.520     ; 4.692      ;
; 2.706  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.530     ; 4.681      ;
; 2.715  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.525     ; 4.677      ;
; 2.716  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.525     ; 4.676      ;
; 2.744  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.647      ;
; 2.757  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.532     ; 4.628      ;
; 2.759  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.532     ; 4.626      ;
; 2.798  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.534     ; 4.585      ;
; 2.798  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.548     ; 4.571      ;
; 2.805  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.532     ; 4.580      ;
; 2.825  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.528     ; 4.564      ;
; 2.826  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.533     ; 4.558      ;
; 2.827  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.533     ; 4.557      ;
; 2.850  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.533     ; 4.534      ;
; 2.851  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.533     ; 4.533      ;
; 2.867  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.555     ; 4.495      ;
; 2.867  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.555     ; 4.495      ;
; 2.889  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.528     ; 4.500      ;
; 2.889  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.502      ;
; 2.891  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.528     ; 4.498      ;
; 2.904  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.544     ; 4.469      ;
; 2.905  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.544     ; 4.468      ;
; 2.923  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.536     ; 4.458      ;
; 2.930  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.552     ; 4.435      ;
; 2.930  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.552     ; 4.435      ;
; 2.933  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.546     ; 4.438      ;
; 2.934  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.546     ; 4.437      ;
; 2.939  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.537     ; 4.441      ;
; 2.945  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.560     ; 4.412      ;
; 2.958  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.516     ; 4.443      ;
; 2.958  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.516     ; 4.443      ;
; 2.961  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.532     ; 4.424      ;
; 2.969  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.563     ; 4.385      ;
; 2.969  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.563     ; 4.385      ;
; 2.976  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.528     ; 4.413      ;
; 3.066  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.557     ; 4.294      ;
; 3.076  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.548     ; 4.293      ;
; 3.077  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.548     ; 4.292      ;
; 3.085  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.306      ;
; 3.086  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.305      ;
; 3.101  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.525     ; 4.291      ;
; 3.119  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.530     ; 4.268      ;
; 3.120  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.530     ; 4.267      ;
; 3.160  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.231      ;
; 3.161  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.230      ;
; 3.207  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.559     ; 4.151      ;
; 3.208  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.532     ; 4.177      ;
; 3.210  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.532     ; 4.175      ;
; 3.214  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.534     ; 4.169      ;
; 3.215  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.534     ; 4.168      ;
; 3.222  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.560     ; 4.135      ;
; 3.222  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.560     ; 4.135      ;
; 3.238  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.528     ; 4.151      ;
; 3.239  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.528     ; 4.150      ;
; 3.294  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.097      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                             ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                     ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; -3.603 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.206      ;
; -3.603 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.206      ;
; -3.603 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.206      ;
; -3.603 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.206      ;
; -3.603 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.206      ;
; -3.603 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.206      ;
; -3.603 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.206      ;
; -3.603 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.206      ;
; -3.505 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.108      ;
; -3.505 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.108      ;
; -3.505 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.108      ;
; -3.505 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.108      ;
; -3.505 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.108      ;
; -3.505 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.108      ;
; -3.505 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.108      ;
; -3.505 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.108      ;
; -3.496 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.115      ;
; -3.496 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.115      ;
; -3.496 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.115      ;
; -3.496 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.115      ;
; -3.496 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.115      ;
; -3.496 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.115      ;
; -3.496 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.115      ;
; -3.496 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.115      ;
; -3.496 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.115      ;
; -3.496 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.115      ;
; -3.477 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.096      ;
; -3.477 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.096      ;
; -3.477 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.096      ;
; -3.477 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.096      ;
; -3.477 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.096      ;
; -3.477 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.096      ;
; -3.477 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.096      ;
; -3.477 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.096      ;
; -3.477 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.096      ;
; -3.477 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 2.096      ;
; -3.473 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 2.075      ;
; -3.473 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 2.075      ;
; -3.473 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 2.075      ;
; -3.473 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 2.075      ;
; -3.473 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 2.075      ;
; -3.473 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 2.075      ;
; -3.473 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 2.075      ;
; -3.473 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 2.075      ;
; -3.473 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 2.075      ;
; -3.473 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 2.075      ;
; -3.473 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 2.075      ;
; -3.397 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.000      ;
; -3.397 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.000      ;
; -3.397 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.000      ;
; -3.397 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.000      ;
; -3.397 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.000      ;
; -3.397 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.000      ;
; -3.397 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.000      ;
; -3.397 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.882     ; 2.000      ;
; -3.375 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.977      ;
; -3.375 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.977      ;
; -3.375 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.977      ;
; -3.375 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.977      ;
; -3.375 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.977      ;
; -3.375 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.977      ;
; -3.375 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.977      ;
; -3.375 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.977      ;
; -3.375 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.977      ;
; -3.375 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.977      ;
; -3.375 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.977      ;
; -3.374 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 1.993      ;
; -3.374 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 1.993      ;
; -3.374 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 1.993      ;
; -3.374 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 1.993      ;
; -3.374 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 1.993      ;
; -3.374 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 1.993      ;
; -3.374 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 1.993      ;
; -3.374 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 1.993      ;
; -3.374 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 1.993      ;
; -3.374 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.866     ; 1.993      ;
; -3.357 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.285      ;
; -3.357 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.285      ;
; -3.357 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.285      ;
; -3.357 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.285      ;
; -3.357 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.285      ;
; -3.357 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.285      ;
; -3.357 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.285      ;
; -3.357 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.285      ;
; -3.357 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.285      ;
; -3.277 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.596     ; 2.191      ;
; -3.274 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.202      ;
; -3.274 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.202      ;
; -3.274 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.202      ;
; -3.274 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.202      ;
; -3.274 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.202      ;
; -3.274 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.202      ;
; -3.274 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.202      ;
; -3.274 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.202      ;
; -3.274 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.557     ; 2.202      ;
; -3.273 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.590     ; 2.193      ;
; -3.267 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.869      ;
; -3.267 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.869      ;
; -3.267 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.869      ;
; -3.267 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.883     ; 1.869      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                                          ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -2.278 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.213      ;
; -2.278 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.213      ;
; -2.278 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.213      ;
; -2.278 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.213      ;
; -2.278 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.213      ;
; -2.230 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.165      ;
; -2.230 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.165      ;
; -2.230 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.165      ;
; -2.230 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.165      ;
; -2.230 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.165      ;
; -2.122 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.057      ;
; -2.122 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.057      ;
; -2.122 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.057      ;
; -2.122 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.057      ;
; -2.122 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.057      ;
; -2.084 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.019      ;
; -2.081 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.016      ;
; -2.081 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 2.016      ;
; -2.036 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.971      ;
; -2.033 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.968      ;
; -2.033 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.968      ;
; -2.009 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.944      ;
; -2.009 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.944      ;
; -2.009 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.944      ;
; -2.009 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.944      ;
; -2.009 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.944      ;
; -1.961 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.896      ;
; -1.961 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.896      ;
; -1.961 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.896      ;
; -1.961 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.896      ;
; -1.961 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.896      ;
; -1.943 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.878      ;
; -1.943 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.878      ;
; -1.943 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.878      ;
; -1.943 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.878      ;
; -1.943 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.878      ;
; -1.928 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.863      ;
; -1.925 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.860      ;
; -1.925 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.860      ;
; -1.815 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.750      ;
; -1.812 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.747      ;
; -1.812 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.747      ;
; -1.767 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.702      ;
; -1.764 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.699      ;
; -1.764 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.699      ;
; -1.749 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.684      ;
; -1.746 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.681      ;
; -1.746 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.681      ;
; -1.667 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.602      ;
; -1.667 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.602      ;
; -1.667 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.602      ;
; -1.667 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.602      ;
; -1.667 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.602      ;
; -1.594 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.533      ;
; -1.594 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.533      ;
; -1.584 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.523      ;
; -1.584 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.523      ;
; -1.473 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.408      ;
; -1.470 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.405      ;
; -1.470 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.405      ;
; -1.452 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.391      ;
; -1.452 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.391      ;
; -1.356 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.295      ;
; -1.356 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.295      ;
; -1.295 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.234      ;
; -1.294 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.233      ;
; -1.293 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.232      ;
; -1.292 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.231      ;
; -1.247 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.182      ;
; -1.243 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.178      ;
; -1.223 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 2.181      ;
; -1.199 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.138      ;
; -1.198 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.056     ; 2.137      ;
; -1.161 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.054     ; 2.102      ;
; -1.160 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.054     ; 2.101      ;
; -1.160 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.054     ; 2.101      ;
; -1.152 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.055     ; 2.092      ;
; -1.150 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.054     ; 2.091      ;
; -1.110 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 2.068      ;
; -1.105 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.054     ; 2.046      ;
; -1.097 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.054     ; 2.038      ;
; -1.087 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.054     ; 2.028      ;
; -1.079 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.023     ; 1.551      ;
; -1.079 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.023     ; 1.551      ;
; -1.079 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.023     ; 1.551      ;
; -1.079 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.023     ; 1.551      ;
; -1.079 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.023     ; 1.551      ;
; -1.079 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.023     ; 1.551      ;
; -1.079 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.023     ; 1.551      ;
; -1.079 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.023     ; 1.551      ;
; -1.066 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.560     ; 1.001      ;
; -1.030 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.988      ;
; -1.022 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.980      ;
; -1.021 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.041     ; 1.475      ;
; -1.018 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.054     ; 1.959      ;
; -0.997 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.054     ; 1.938      ;
; -0.987 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.024     ; 1.458      ;
; -0.987 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.024     ; 1.458      ;
; -0.986 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.054     ; 1.927      ;
; -0.969 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.024     ; 1.440      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.609 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.550      ;
; -1.506 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.765     ; 0.736      ;
; -1.462 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.403      ;
; -1.427 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.765     ; 0.657      ;
; -1.371 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.312      ;
; -1.366 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.307      ;
; -1.332 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.273      ;
; -1.332 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.273      ;
; -1.330 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.271      ;
; -1.322 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.263      ;
; -1.238 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.179      ;
; -1.227 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.168      ;
; -1.218 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.159      ;
; -1.156 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.098      ;
; -1.134 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.075      ;
; -1.089 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.030      ;
; -1.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.996      ;
; -1.037 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.978      ;
; -0.894 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.834      ;
; -0.887 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.828      ;
; -0.787 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.728      ;
; -0.759 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.699      ;
; -0.678 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.619      ;
; -0.647 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.587      ;
; -0.638 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.578      ;
; -0.636 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.577      ;
; -0.624 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.565      ;
; -0.536 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.477      ;
; -0.533 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.473      ;
; -0.363 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.998      ;
; -0.306 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.247      ;
; -0.306 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.247      ;
; -0.303 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.244      ;
; -0.292 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.233      ;
; -0.267 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.208      ;
; -0.267 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.208      ;
; -0.266 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.207      ;
; -0.262 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.203      ;
; -0.260 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.201      ;
; -0.258 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.199      ;
; -0.257 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.198      ;
; -0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.196      ;
; -0.249 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.190      ;
; -0.248 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.189      ;
; -0.247 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.188      ;
; -0.246 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.187      ;
; -0.238 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.179      ;
; -0.238 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.179      ;
; -0.233 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.174      ;
; -0.233 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.174      ;
; -0.221 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.856      ;
; -0.218 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.159      ;
; -0.210 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.151      ;
; -0.208 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.843      ;
; -0.183 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.818      ;
; -0.151 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.786      ;
; -0.131 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.766      ;
; -0.119 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.754      ;
; -0.100 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.735      ;
; -0.088 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.723      ;
; -0.088 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.723      ;
; -0.074 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.709      ;
; -0.061 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.002      ;
; -0.052 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.687      ;
; -0.049 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.684      ;
; -0.048 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.683      ;
; -0.047 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.682      ;
; -0.047 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.988      ;
; -0.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.987      ;
; -0.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.987      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.986      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.986      ;
; -0.043 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.984      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.980      ;
; -0.038 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.979      ;
; -0.038 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.979      ;
; -0.033 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.974      ;
; -0.033 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.974      ;
; -0.032 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.667      ;
; -0.032 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.973      ;
; -0.030 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.971      ;
; -0.026 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.967      ;
; -0.025 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.660      ;
; -0.020 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.655      ;
; -0.014 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.649      ;
; 0.003  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.938      ;
; 0.004  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.937      ;
; 0.010  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.931      ;
; 0.011  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.930      ;
; 0.018  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.923      ;
; 0.019  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.922      ;
; 0.025  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.610      ;
; 0.025  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.916      ;
; 0.034  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.601      ;
; 0.055  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.580      ;
; 0.061  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.574      ;
; 0.063  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.878      ;
; 0.068  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.567      ;
; 0.071  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.564      ;
; 0.072  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.720      ; 2.563      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1D4'                                                                                                            ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.070 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.177      ; 0.742      ;
; -0.066 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.177      ; 0.738      ;
; -0.066 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.177      ; 0.738      ;
; -0.063 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.177      ; 0.735      ;
; 0.062  ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.177      ; 0.610      ;
; 0.063  ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.177      ; 0.609      ;
; 0.063  ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.177      ; 0.609      ;
; 0.063  ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.177      ; 0.609      ;
; 0.343  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.040     ; 0.612      ;
; 0.346  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.040     ; 0.609      ;
; 0.357  ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.055     ; 0.583      ;
; 0.378  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.034     ; 0.583      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.056 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.113      ; 2.742      ;
; 0.567 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.113      ; 2.731      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.133 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.500        ; 2.153      ; 2.685      ;
; 0.615 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 1.000        ; 2.153      ; 2.703      ;
; 7.120 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.820      ;
; 7.167 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.773      ;
; 7.196 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.744      ;
; 7.256 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.684      ;
; 7.320 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.620      ;
; 7.345 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.595      ;
; 7.440 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.500      ;
; 7.448 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.492      ;
; 7.449 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.491      ;
; 7.548 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.392      ;
; 7.577 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.363      ;
; 7.653 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.287      ;
; 7.758 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.182      ;
; 7.758 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.182      ;
; 7.768 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.172      ;
; 7.788 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.152      ;
; 7.853 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.087      ;
; 7.857 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.083      ;
; 7.864 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.076      ;
; 7.867 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.073      ;
; 7.883 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.057      ;
; 7.939 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 2.001      ;
; 7.955 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.985      ;
; 7.963 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.977      ;
; 7.969 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.971      ;
; 7.972 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.968      ;
; 7.979 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.961      ;
; 8.038 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.902      ;
; 8.049 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.891      ;
; 8.050 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.890      ;
; 8.063 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.877      ;
; 8.064 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.876      ;
; 8.071 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.869      ;
; 8.074 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.866      ;
; 8.078 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.862      ;
; 8.082 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.858      ;
; 8.136 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.804      ;
; 8.155 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.785      ;
; 8.164 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.776      ;
; 8.171 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.769      ;
; 8.193 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.747      ;
; 8.211 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.729      ;
; 8.306 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.634      ;
; 8.316 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.624      ;
; 8.328 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.612      ;
; 8.328 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.612      ;
; 8.367 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.573      ;
; 8.370 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.570      ;
; 8.374 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.566      ;
; 8.374 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.566      ;
; 8.393 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.547      ;
; 8.404 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.536      ;
; 8.405 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.535      ;
; 8.422 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.518      ;
; 8.425 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.515      ;
; 8.466 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.474      ;
; 8.466 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.474      ;
; 8.469 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.471      ;
; 8.473 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.467      ;
; 8.486 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.454      ;
; 8.487 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.453      ;
; 8.493 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.447      ;
; 8.497 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.443      ;
; 8.499 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.441      ;
; 8.505 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.435      ;
; 8.508 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.432      ;
; 8.511 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.429      ;
; 8.517 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.423      ;
; 8.528 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.412      ;
; 8.564 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.376      ;
; 8.571 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.369      ;
; 8.574 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.366      ;
; 8.604 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.336      ;
; 8.606 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.334      ;
; 8.606 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.334      ;
; 8.611 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.329      ;
; 8.657 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.283      ;
; 8.657 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.283      ;
; 8.659 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.281      ;
; 8.660 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.280      ;
; 8.665 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.275      ;
; 8.666 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.274      ;
; 8.671 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.269      ;
; 8.672 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.268      ;
; 8.673 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.267      ;
; 8.674 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.266      ;
; 8.702 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.238      ;
; 8.705 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.235      ;
; 8.730 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.210      ;
; 8.757 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.183      ;
; 8.915 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.025      ;
; 8.916 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.024      ;
; 9.059 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.881      ;
; 9.059 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.881      ;
; 9.061 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.879      ;
; 9.062 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.878      ;
; 9.066 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.874      ;
; 9.070 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.870      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.231 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.191     ; 0.583      ;
; 0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.034     ; 0.583      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.375   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.377      ; 0.627      ;
; 0.399   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 0.583      ;
; 0.445   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 0.559      ;
; 0.919   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.377      ; 0.583      ;
; 0.921   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.379      ; 0.583      ;
; 0.923   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.367      ; 0.559      ;
; 310.475 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.067     ; 1.953      ;
; 310.475 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.067     ; 1.953      ;
; 310.981 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 1.448      ;
; 311.415 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 1.038      ;
; 311.427 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 1.026      ;
; 311.441 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 1.011      ;
; 311.449 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 1.004      ;
; 311.455 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 0.997      ;
; 311.523 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 0.906      ;
; 311.543 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 0.910      ;
; 623.490 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 1.451      ;
; 623.526 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 1.415      ;
; 623.727 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 1.214      ;
; 623.735 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 1.206      ;
; 624.212 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 0.728      ;
; 624.299 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.642      ;
; 624.358 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.583      ;
; 624.379 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.562      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.638  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 0.519      ;
; -0.637  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 0.532      ;
; -0.612  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 0.556      ;
; -0.150  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.745      ; 0.519      ;
; -0.125  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.733      ; 0.532      ;
; -0.076  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.744      ; 0.592      ;
; 0.313   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.351   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.549      ;
; 0.471   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.669      ;
; 0.943   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.141      ;
; 0.950   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.148      ;
; 1.085   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.283      ;
; 1.117   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.315      ;
; 313.078 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.809      ;
; 313.112 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.843      ;
; 313.114 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.845      ;
; 313.151 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.045      ; 0.860      ;
; 313.164 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.895      ;
; 313.175 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.906      ;
; 313.176 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.907      ;
; 313.665 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.044      ; 1.373      ;
; 314.116 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.042      ; 1.822      ;
; 314.117 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.042      ; 1.823      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.169 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.203      ; 2.258      ;
; -0.167 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.203      ; 2.260      ;
; -0.041 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.205      ; 2.388      ;
; -0.036 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.205      ; 2.393      ;
; -0.031 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.205      ; 2.398      ;
; -0.016 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.205      ; 2.413      ;
; -0.002 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.426      ;
; 0.009  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.437      ;
; 0.009  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.437      ;
; 0.023  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.451      ;
; 0.027  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.455      ;
; 0.028  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.456      ;
; 0.029  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.457      ;
; 0.033  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.461      ;
; 0.033  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.461      ;
; 0.048  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.205      ; 2.477      ;
; 0.055  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.483      ;
; 0.064  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.205      ; 2.493      ;
; 0.086  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.514      ;
; 0.098  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.526      ;
; 0.111  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.539      ;
; 0.117  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.545      ;
; 0.156  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.205      ; 2.585      ;
; 0.170  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.598      ;
; 0.173  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.205      ; 2.602      ;
; 0.174  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.191      ; 0.519      ;
; 0.219  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.647      ;
; 0.219  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.647      ;
; 0.338  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.537      ;
; 0.338  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.537      ;
; 0.339  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.537      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.359  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.204      ; 2.787      ;
; 0.432  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.630      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.463  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.661      ;
; 0.464  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.662      ;
; 0.465  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.663      ;
; 0.473  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.671      ;
; 0.473  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.671      ;
; 0.475  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.673      ;
; 0.477  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.675      ;
; 0.491  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.690      ;
; 0.496  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.497  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.499  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.699      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.501  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.601  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.799      ;
; 0.602  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.800      ;
; 0.608  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.806      ;
; 0.615  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.813      ;
; 0.615  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.813      ;
; 0.630  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.828      ;
; 0.632  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.830      ;
; 0.633  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.831      ;
; 0.635  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.833      ;
; 0.635  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.833      ;
; 0.664  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.862      ;
; 0.671  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.869      ;
; 0.672  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.870      ;
; 0.672  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.870      ;
; 0.673  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.871      ;
; 0.677  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.875      ;
; 0.679  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.877      ;
; 0.680  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.878      ;
; 0.680  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.878      ;
; 0.682  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.880      ;
; 0.683  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.881      ;
; 0.684  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.882      ;
; 0.685  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.883      ;
; 0.780  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.978      ;
; 0.840  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.038      ;
; 0.840  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.038      ;
; 0.841  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.039      ;
; 0.847  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.045      ;
; 0.848  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.046      ;
; 0.851  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.049      ;
; 0.852  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.050      ;
; 0.853  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.051      ;
; 0.880  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.079      ;
; 0.880  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.079      ;
; 0.881  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.080      ;
; 0.882  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.081      ;
; 0.883  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.082      ;
; 0.887  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.086      ;
; 0.887  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.086      ;
; 0.887  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.086      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -0.113 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.000        ; 2.227      ; 2.468      ;
; 0.399  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; -0.500       ; 2.227      ; 2.480      ;
; 0.499  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.503  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.503  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.503  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.506  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.705      ;
; 0.518  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.717      ;
; 0.731  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.930      ;
; 0.732  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.931      ;
; 0.739  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.938      ;
; 0.740  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.939      ;
; 0.743  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.942      ;
; 0.752  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.951      ;
; 0.755  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.758  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.957      ;
; 0.758  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.957      ;
; 0.759  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.958      ;
; 0.783  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.982      ;
; 0.783  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.982      ;
; 0.784  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.983      ;
; 0.829  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.830  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.029      ;
; 0.831  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.030      ;
; 0.831  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.030      ;
; 0.845  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.044      ;
; 0.847  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.046      ;
; 0.847  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.046      ;
; 0.854  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.053      ;
; 0.855  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.054      ;
; 0.872  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.071      ;
; 0.873  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.072      ;
; 0.876  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.075      ;
; 0.878  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.077      ;
; 0.887  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.086      ;
; 0.902  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.101      ;
; 0.922  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.121      ;
; 0.923  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.122      ;
; 0.925  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.124      ;
; 0.925  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.124      ;
; 0.934  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.133      ;
; 0.935  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.134      ;
; 0.944  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.143      ;
; 0.951  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.150      ;
; 0.951  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.150      ;
; 0.952  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.962  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.161      ;
; 0.963  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.162      ;
; 0.966  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 0.967  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.166      ;
; 0.967  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.166      ;
; 0.970  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.169      ;
; 0.974  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.173      ;
; 0.978  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.177      ;
; 0.982  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.181      ;
; 0.982  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.181      ;
; 0.988  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.187      ;
; 1.005  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.204      ;
; 1.009  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.208      ;
; 1.024  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.223      ;
; 1.040  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.239      ;
; 1.046  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.245      ;
; 1.055  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.254      ;
; 1.056  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.255      ;
; 1.058  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.257      ;
; 1.058  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.257      ;
; 1.071  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.270      ;
; 1.075  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.274      ;
; 1.075  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.274      ;
; 1.099  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.298      ;
; 1.100  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.299      ;
; 1.103  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.302      ;
; 1.107  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.306      ;
; 1.135  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.334      ;
; 1.140  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.339      ;
; 1.154  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.353      ;
; 1.162  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.361      ;
; 1.163  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.362      ;
; 1.166  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.365      ;
; 1.176  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.375      ;
; 1.187  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.386      ;
; 1.188  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.387      ;
; 1.191  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.390      ;
; 1.225  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.424      ;
; 1.229  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.428      ;
; 1.255  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.454      ;
; 1.256  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.455      ;
; 1.315  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.514      ;
; 1.315  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.514      ;
; 1.830  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.029      ;
; 1.907  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.106      ;
; 2.001  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.200      ;
; 2.028  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.227      ;
; 2.038  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.237      ;
; 2.121  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.320      ;
; 2.134  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.333      ;
; 2.216  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.415      ;
; 2.258  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.457      ;
; 2.305  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.504      ;
; 2.361  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.560      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.017 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.217      ; 2.568      ;
; 0.521 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.217      ; 2.572      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.300 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.519      ;
; 0.357 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.390      ; 0.891      ;
; 0.469 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.390      ; 1.003      ;
; 0.503 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.702      ;
; 0.505 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.703      ;
; 0.507 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.705      ;
; 0.519 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.717      ;
; 0.624 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.390      ; 1.158      ;
; 0.680 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.878      ;
; 0.706 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.904      ;
; 0.754 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.952      ;
; 0.756 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.954      ;
; 0.759 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.957      ;
; 0.761 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.959      ;
; 0.763 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.962      ;
; 0.769 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.968      ;
; 0.772 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.970      ;
; 0.779 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.977      ;
; 0.788 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.986      ;
; 0.796 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.995      ;
; 0.801 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 0.999      ;
; 0.818 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.016      ;
; 0.819 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.072      ; 1.035      ;
; 0.820 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.072      ; 1.036      ;
; 0.848 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.046      ;
; 0.852 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.050      ;
; 0.852 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.050      ;
; 0.857 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.055      ;
; 0.859 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.057      ;
; 0.859 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.057      ;
; 0.867 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.065      ;
; 0.868 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.066      ;
; 0.874 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.072      ;
; 0.875 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.073      ;
; 0.878 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.076      ;
; 0.882 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.080      ;
; 0.906 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.104      ;
; 0.915 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.113      ;
; 0.917 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.115      ;
; 0.918 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.116      ;
; 0.918 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.117      ;
; 0.946 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.144      ;
; 0.948 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.146      ;
; 0.955 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.153      ;
; 0.956 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.053      ; 1.153      ;
; 0.966 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.053      ; 1.163      ;
; 0.968 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.166      ;
; 0.971 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.169      ;
; 0.972 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.170      ;
; 1.010 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; 0.405      ; 1.079      ;
; 1.018 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.216      ;
; 1.022 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.220      ;
; 1.024 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.222      ;
; 1.024 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.222      ;
; 1.024 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.223      ;
; 1.026 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.224      ;
; 1.032 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.230      ;
; 1.044 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.242      ;
; 1.060 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.258      ;
; 1.061 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.260      ;
; 1.072 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.072      ; 1.288      ;
; 1.109 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.307      ;
; 1.121 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.319      ;
; 1.124 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.322      ;
; 1.128 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.326      ;
; 1.135 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.053      ; 1.332      ;
; 1.146 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.344      ;
; 1.152 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.053      ; 1.349      ;
; 1.158 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.053      ; 1.355      ;
; 1.161 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.359      ;
; 1.184 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.053      ; 1.381      ;
; 1.189 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.387      ;
; 1.205 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.403      ;
; 1.219 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.417      ;
; 1.219 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.417      ;
; 1.221 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.419      ;
; 1.222 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.420      ;
; 1.224 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.422      ;
; 1.227 ; centroID:cID|lastLocY[7]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.345     ; 0.546      ;
; 1.275 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.072      ; 1.491      ;
; 1.278 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; -0.269     ; 1.153      ;
; 1.311 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.509      ;
; 1.315 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.513      ;
; 1.317 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.515      ;
; 1.320 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.518      ;
; 1.322 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; -0.269     ; 1.197      ;
; 1.327 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.072      ; 1.543      ;
; 1.327 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.526      ;
; 1.331 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; -0.269     ; 1.206      ;
; 1.333 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.054      ; 1.531      ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1D4'                                                                                                            ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.320 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.055      ; 0.519      ;
; 0.341 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.034      ; 0.519      ;
; 0.354 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.040      ; 0.538      ;
; 0.356 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.040      ; 0.540      ;
; 0.585 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.289      ; 0.538      ;
; 0.585 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.289      ; 0.538      ;
; 0.585 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.289      ; 0.538      ;
; 0.585 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.289      ; 0.538      ;
; 0.686 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.289      ; 0.639      ;
; 0.686 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.289      ; 0.639      ;
; 0.687 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.289      ; 0.640      ;
; 0.689 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.289      ; 0.642      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                        ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.333 ; CAPonce:CAP11|enawRAMclk   ; CAPonce:CAP11|enawRAMclk                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.034      ; 0.511      ;
; 0.353 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.551      ;
; 0.354 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.553      ;
; 0.483 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.664      ; 0.836      ;
; 0.486 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.664      ; 0.839      ;
; 0.495 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.664      ; 0.848      ;
; 0.497 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.664      ; 0.850      ;
; 0.499 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.697      ;
; 0.501 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.664      ; 0.856      ;
; 0.505 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.664      ; 0.858      ;
; 0.505 ; CAPonce:CAP11|RAM_adr[10]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.664      ; 0.858      ;
; 0.510 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; CAPonce:CAP11|RAM_adr[9]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.664      ; 0.865      ;
; 0.512 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.713      ;
; 0.516 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.664      ; 0.872      ;
; 0.520 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|h_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.718      ;
; 0.521 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.719      ;
; 0.522 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.721      ;
; 0.528 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.664      ; 0.881      ;
; 0.529 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.727      ;
; 0.531 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.730      ;
; 0.531 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.730      ;
; 0.533 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.731      ;
; 0.536 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.734      ;
; 0.540 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.738      ;
; 0.540 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.739      ;
; 0.578 ; CAPonce:CAP11|h_count[4]   ; centroID:cID|firstWhite[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.718      ; 0.960      ;
; 0.585 ; CAPonce:CAP11|h_count[1]   ; centroID:cID|firstWhite[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.718      ; 0.967      ;
; 0.637 ; CAPonce:CAP11|h_count[3]   ; centroID:cID|firstWhite[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.718      ; 1.019      ;
; 0.646 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.844      ;
; 0.646 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.844      ;
; 0.649 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.847      ;
; 0.656 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|h_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.854      ;
; 0.659 ; centroID:cID|whiteCount[7] ; centroID:cID|lastWhite[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.858      ;
; 0.664 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.654      ; 1.007      ;
; 0.666 ; CAPonce:CAP11|h_count[0]   ; CAPonce:CAP11|h_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.864      ;
; 0.667 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.655      ; 1.011      ;
; 0.669 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.867      ;
; 0.670 ; CAPonce:CAP11|h_count[2]   ; centroID:cID|firstWhite[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.718      ; 1.052      ;
; 0.671 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|h_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.869      ;
; 0.676 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.655      ; 1.020      ;
; 0.677 ; centroID:cID|whiteCount[2] ; centroID:cID|lastWhite[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.876      ;
; 0.688 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.655      ; 1.032      ;
; 0.699 ; centroID:cID|mostCount[0]  ; centroID:cID|mostCount[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.897      ;
; 0.702 ; CAPonce:CAP11|RAM_adr[9]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.655      ; 1.046      ;
; 0.714 ; centroID:cID|mostLocY[7]   ; centroID:cID|lastLocY[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.063      ; 0.921      ;
; 0.715 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 1.064      ;
; 0.720 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.672      ; 1.081      ;
; 0.729 ; CAPonce:CAP11|RAM_adr[4]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.672      ; 1.090      ;
; 0.734 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.672      ; 1.095      ;
; 0.736 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.672      ; 1.097      ;
; 0.737 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.678      ; 1.104      ;
; 0.739 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.662      ; 1.090      ;
; 0.740 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.665      ; 1.094      ;
; 0.740 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.672      ; 1.101      ;
; 0.741 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.672      ; 1.102      ;
; 0.744 ; CAPonce:CAP11|RAM_adr[4]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 1.093      ;
; 0.745 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 1.094      ;
; 0.746 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 1.095      ;
; 0.747 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.945      ;
; 0.749 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.947      ;
; 0.751 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.662      ; 1.102      ;
; 0.752 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.950      ;
; 0.752 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.950      ;
; 0.752 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.671      ; 1.112      ;
; 0.753 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.666      ; 1.108      ;
; 0.753 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 1.102      ;
; 0.753 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.665      ; 1.107      ;
; 0.754 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 1.103      ;
; 0.754 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.665      ; 1.109      ;
; 0.755 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.665      ; 1.109      ;
; 0.755 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 1.107      ;
; 0.758 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.662      ; 1.109      ;
; 0.759 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.957      ;
; 0.759 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.957      ;
; 0.760 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.666      ; 1.115      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                   ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.034      ; 0.519      ;
; 0.413 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.048     ; 0.519      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.353 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.552      ;
; 0.366 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.564      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.653      ;
; 0.460 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.672      ;
; 0.490 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.510 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.518 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.520 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.525 ; VGA_generator:VGApart|isColor      ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.765      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.533 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.536 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.735      ;
; 0.555 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.753      ;
; 0.568 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.766      ;
; 0.654 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.853      ;
; 0.656 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.855      ;
; 0.659 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.858      ;
; 0.680 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.879      ;
; 0.696 ; VGA_generator:VGApart|set_color    ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.936      ;
; 0.718 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.917      ;
; 0.745 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.954      ;
; 0.745 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.934      ;
; 0.746 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.955      ;
; 0.752 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.949      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.757 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.955      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.951      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.767 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.767 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.967      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.774 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.973      ;
; 0.774 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.776 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.974      ;
; 0.778 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.780 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.979      ;
; 0.781 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.979      ;
; 0.788 ; VGA_generator:VGApart|set_color    ; VGA_generator:VGApart|blue[0]      ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.028      ;
; 0.788 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.986      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.412 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.666     ; 1.241      ;
; -1.281 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.545     ; 1.241      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.655      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.634      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.136 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.612      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.048 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.655      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.027 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.634      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; -0.005 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.612      ;
; 0.040  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.980      ; 1.435      ;
; 0.171  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.101      ; 1.435      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.235  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.241      ;
; 0.366  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.241      ;
; 0.366  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.241      ;
; 0.366  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.241      ;
; 0.366  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.241      ;
; 0.366  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.241      ;
; 0.366  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.241      ;
; 0.366  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.102      ; 1.241      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.147      ;
; 0.400 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.289      ; 1.343      ;
; 0.508 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.343      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.557 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.501      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.581 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.290      ; 1.525      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.609 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.291      ; 1.554      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.665 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.501      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.172      ; 1.525      ;
; 0.717 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.173      ; 1.554      ;
; 0.717 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.173      ; 1.554      ;
; 0.717 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.173      ; 1.554      ;
; 0.717 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.173      ; 1.554      ;
; 0.717 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.173      ; 1.554      ;
; 0.717 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.173      ; 1.554      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1D4'                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1D4 ; Rise       ; GPIO1D4                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.026  ; 0.242        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.026  ; 0.242        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.026  ; 0.242        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.026  ; 0.242        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.068  ; 0.252        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.068  ; 0.252        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.068  ; 0.252        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.068  ; 0.252        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.068  ; 0.252        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
; 0.253  ; 0.253        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
; 0.257  ; 0.257        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.257  ; 0.257        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.257  ; 0.257        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.262  ; 0.262        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.262  ; 0.262        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.263  ; 0.263        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.502  ; 0.718        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.502  ; 0.718        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.502  ; 0.718        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.529  ; 0.745        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.529  ; 0.745        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.529  ; 0.745        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.529  ; 0.745        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.529  ; 0.745        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.570  ; 0.754        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.570  ; 0.754        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.570  ; 0.754        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.570  ; 0.754        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.730  ; 0.730        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.730  ; 0.730        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.730  ; 0.730        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.730  ; 0.730        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.730  ; 0.730        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.730  ; 0.730        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.730  ; 0.730        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.730  ; 0.730        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.730  ; 0.730        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; 0.735  ; 0.735        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; 0.735  ; 0.735        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.735  ; 0.735        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.742  ; 0.742        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.742  ; 0.742        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.742  ; 0.742        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.745  ; 0.745        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.172  ; 0.388        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.348  ; 0.564        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.165  ; 0.381        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.591  ; 0.591        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|dataa   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|dataa   ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.684 ; 4.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 4.684 ; 4.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 4.684 ; 4.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 4.684 ; 4.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 4.684 ; 4.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 4.684 ; 4.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 4.684 ; 4.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 4.684 ; 4.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 4.685 ; 4.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 4.685 ; 4.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 4.685 ; 4.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 4.685 ; 4.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.800 ; 4.800        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.800 ; 4.800        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.837 ; 4.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.844 ; 4.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 4.844 ; 4.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 4.844 ; 4.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 4.844 ; 4.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 4.844 ; 4.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 4.844 ; 4.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 4.844 ; 4.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 4.844 ; 4.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 4.845 ; 4.845        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 4.845 ; 4.845        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 4.845 ; 4.845        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 4.845 ; 4.845        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 4.848 ; 4.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.848 ; 4.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 4.914 ; 5.130        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.151 ; 5.151        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.151 ; 5.151        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 5.154 ; 5.154        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.163 ; 5.163        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.200 ; 5.200        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.200 ; 5.200        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[3]                                                                                 ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.249 ; 312.465      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.249 ; 312.465      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.249 ; 312.465      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.249 ; 312.465      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.249 ; 312.465      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.290 ; 312.474      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.290 ; 312.474      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.290 ; 312.474      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.308 ; 312.524      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.309 ; 312.525      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.309 ; 312.525      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.350 ; 312.534      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.351 ; 312.535      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.351 ; 312.535      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.351 ; 312.535      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.351 ; 312.535      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.063 ; 3.436 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; 3.063 ; 3.436 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.147 ; 3.514 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; 3.147 ; 3.505 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; 3.146 ; 3.514 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; 4.503 ; 4.967 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; 4.503 ; 4.877 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; 3.249 ; 3.717 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; 3.467 ; 3.871 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; 4.096 ; 4.489 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; 4.486 ; 4.967 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; 3.229 ; 3.690 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.004 ; 0.482 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.065 ; 0.521 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.332 ; 0.834 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.055 ; 0.587 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; -2.680 ; -3.016 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; -2.680 ; -3.016 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; -2.750 ; -3.119 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; -2.750 ; -3.119 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; -2.788 ; -3.141 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; -2.202 ; -2.618 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; -2.732 ; -3.106 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; -2.659 ; -3.114 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; -2.493 ; -2.857 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; -2.425 ; -2.776 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; -2.505 ; -2.892 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; -2.202 ; -2.618 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.411  ; -0.057 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.364  ; -0.077 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.098  ; -0.394 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.374  ; -0.142 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 5.869 ; 5.804 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 5.015 ; 4.996 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 5.499 ; 5.469 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 5.332 ; 5.335 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 5.869 ; 5.804 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 5.810 ; 5.820 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 5.147 ; 5.112 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 5.457 ; 5.506 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 5.810 ; 5.820 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 5.589 ; 5.600 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 4.878 ; 4.833 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 5.914 ; 5.856 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 5.072 ; 5.062 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 5.364 ; 5.383 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 5.553 ; 5.556 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 5.914 ; 5.856 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 4.631 ; 4.611 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 5.553 ; 5.524 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.381 ; 6.388 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 5.865 ; 5.834 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 4.922 ; 4.964 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 4.922 ; 4.964 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.360 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.360 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 4.439 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 4.439 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 4.009 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 4.009 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 4.976 ; 4.873 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 3.978 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 4.976 ; 4.873 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.809 ; 5.793 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.809 ; 5.793 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.097 ; 4.994 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.097 ; 4.994 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 1.969 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 1.969 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.899 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.899 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 4.673 ; 4.654 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 4.673 ; 4.654 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 5.137 ; 5.108 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 4.976 ; 4.979 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 5.493 ; 5.430 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 4.800 ; 4.766 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 4.800 ; 4.766 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 5.096 ; 5.143 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 5.435 ; 5.444 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 5.224 ; 5.235 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 4.541 ; 4.497 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 4.727 ; 4.718 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 4.727 ; 4.718 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 5.007 ; 5.024 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 5.188 ; 5.191 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 5.537 ; 5.481 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 4.305 ; 4.285 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 5.408 ; 5.378 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.203 ; 6.208 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 5.708 ; 5.676 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 4.485 ; 4.525 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 4.485 ; 4.525 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.269 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.269 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 4.348 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 4.348 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.935 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 3.935 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 4.853 ; 3.903 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 3.903 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 4.853 ; 4.752 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.639 ; 5.612 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.639 ; 5.612 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 4.971 ; 4.870 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 4.971 ; 4.870 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 5.751 ;    ;    ; 6.040 ;
; SW[3]      ; GPIO0_D[14] ; 5.805 ;    ;    ; 6.108 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 5.634 ;    ;    ; 5.915 ;
; SW[3]      ; GPIO0_D[14] ; 5.686 ;    ;    ; 5.979 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -2.464 ; -2.464        ;
; CAPonce:CAP11|CAPclk                                ; -2.376 ; -324.652      ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -1.191 ; -17.134       ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.638 ; -6.772        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.191  ; 0.000         ;
; CLOCK_50                                            ; 0.191  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.323  ; 0.000         ;
; GPIO1D4                                             ; 0.512  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.527  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.411 ; -1.171        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.313 ; -2.682        ;
; CLOCK_50                                            ; -0.164 ; -0.164        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.035  ; 0.000         ;
; GPIO1D4                                             ; 0.168  ; 0.000         ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 0.176  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.199  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.208  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.210  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.697 ; -0.697        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.211 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1D4                                             ; -3.000  ; -18.632       ;
; CAPonce:CAP11|CAPclk                                ; -1.000  ; -227.000      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -1.000  ; -34.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.402   ; 0.000         ;
; CLOCK_50                                            ; 4.444   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.641   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.271 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.464 ; centroID:cID|lastLocX[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.771     ; 1.638      ;
; -2.377 ; centroID:cID|lastLocX[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.771     ; 1.551      ;
; -2.350 ; centroID:cID|lastLocX[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.771     ; 1.524      ;
; -2.332 ; centroID:cID|lastLocX[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.771     ; 1.506      ;
; -2.315 ; centroID:cID|lastLocY[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.768     ; 1.492      ;
; -2.299 ; centroID:cID|lastLocY[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.768     ; 1.476      ;
; -2.298 ; centroID:cID|lastLocY[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.768     ; 1.475      ;
; -2.292 ; centroID:cID|lastLocY[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.768     ; 1.469      ;
; -2.291 ; centroID:cID|lastLocY[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.768     ; 1.468      ;
; -2.275 ; centroID:cID|lastLocY[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.768     ; 1.452      ;
; -2.245 ; centroID:cID|lastLocX[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.771     ; 1.419      ;
; -2.208 ; centroID:cID|lastLocX[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.771     ; 1.382      ;
; -2.208 ; centroID:cID|lastLocY[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.768     ; 1.385      ;
; -2.194 ; centroID:cID|lastLocY[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.768     ; 1.371      ;
; -2.181 ; centroID:cID|lastLocX[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.771     ; 1.355      ;
; -2.172 ; centroID:cID|lastLocX[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.771     ; 1.346      ;
; -2.142 ; centroID:cID|lastLocX[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.771     ; 1.316      ;
; -1.957 ; centroID:cID|lastLocY[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.768     ; 1.134      ;
; -1.922 ; centroID:cID|lastLocX[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.771     ; 1.096      ;
; 5.189  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.654     ; 3.066      ;
; 5.202  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.658     ; 3.049      ;
; 5.205  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.654     ; 3.050      ;
; 5.270  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.659     ; 2.980      ;
; 5.283  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.666     ; 2.960      ;
; 5.317  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.656     ; 2.936      ;
; 5.355  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.654     ; 2.900      ;
; 5.358  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.654     ; 2.897      ;
; 5.368  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.658     ; 2.883      ;
; 5.371  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.654     ; 2.884      ;
; 5.371  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.658     ; 2.880      ;
; 5.373  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.668     ; 2.868      ;
; 5.374  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.654     ; 2.881      ;
; 5.377  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.667     ; 2.865      ;
; 5.397  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.666     ; 2.846      ;
; 5.426  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.652     ; 2.831      ;
; 5.436  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.659     ; 2.814      ;
; 5.439  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.659     ; 2.811      ;
; 5.443  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.660     ; 2.806      ;
; 5.454  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.679     ; 2.776      ;
; 5.477  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.674     ; 2.758      ;
; 5.481  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.673     ; 2.755      ;
; 5.483  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.656     ; 2.770      ;
; 5.486  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.656     ; 2.767      ;
; 5.502  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.671     ; 2.736      ;
; 5.516  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.676     ; 2.717      ;
; 5.520  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.687     ; 2.702      ;
; 5.522  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.666     ; 2.721      ;
; 5.523  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.666     ; 2.720      ;
; 5.529  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.670     ; 2.710      ;
; 5.544  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.664     ; 2.701      ;
; 5.563  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.666     ; 2.680      ;
; 5.566  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.666     ; 2.677      ;
; 5.576  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.675     ; 2.658      ;
; 5.597  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.674     ; 2.638      ;
; 5.609  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.668     ; 2.632      ;
; 5.609  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.660     ; 2.640      ;
; 5.610  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.668     ; 2.631      ;
; 5.612  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.676     ; 2.621      ;
; 5.612  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.660     ; 2.637      ;
; 5.613  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.667     ; 2.629      ;
; 5.614  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.667     ; 2.628      ;
; 5.624  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.679     ; 2.606      ;
; 5.626  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.679     ; 2.604      ;
; 5.627  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.662     ; 2.620      ;
; 5.638  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.671     ; 2.600      ;
; 5.643  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.674     ; 2.592      ;
; 5.646  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.674     ; 2.589      ;
; 5.651  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.673     ; 2.585      ;
; 5.653  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.673     ; 2.583      ;
; 5.659  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.677     ; 2.573      ;
; 5.662  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.652     ; 2.595      ;
; 5.663  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.652     ; 2.594      ;
; 5.669  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.678     ; 2.562      ;
; 5.678  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.686     ; 2.545      ;
; 5.686  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.676     ; 2.547      ;
; 5.688  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.676     ; 2.545      ;
; 5.690  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.687     ; 2.532      ;
; 5.692  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.687     ; 2.530      ;
; 5.708  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.660     ; 2.541      ;
; 5.741  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.671     ; 2.497      ;
; 5.742  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.671     ; 2.496      ;
; 5.742  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.665     ; 2.502      ;
; 5.746  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.675     ; 2.488      ;
; 5.748  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.675     ; 2.486      ;
; 5.768  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.670     ; 2.471      ;
; 5.769  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.670     ; 2.470      ;
; 5.780  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.664     ; 2.465      ;
; 5.781  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.664     ; 2.464      ;
; 5.789  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.681     ; 2.439      ;
; 5.799  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.658     ; 2.452      ;
; 5.836  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.674     ; 2.399      ;
; 5.837  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.674     ; 2.398      ;
; 5.843  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.684     ; 2.382      ;
; 5.848  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.686     ; 2.375      ;
; 5.850  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.686     ; 2.373      ;
; 5.851  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.676     ; 2.382      ;
; 5.852  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.676     ; 2.381      ;
; 5.863  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.662     ; 2.384      ;
; 5.864  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.662     ; 2.383      ;
; 5.877  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.671     ; 2.361      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                             ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                     ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; -2.376 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.373      ;
; -2.376 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.373      ;
; -2.376 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.373      ;
; -2.376 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.373      ;
; -2.376 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.373      ;
; -2.376 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.373      ;
; -2.376 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.373      ;
; -2.376 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.373      ;
; -2.301 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.302     ; 1.498      ;
; -2.297 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.295     ; 1.501      ;
; -2.296 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.293      ;
; -2.296 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.293      ;
; -2.296 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.293      ;
; -2.296 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.293      ;
; -2.296 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.293      ;
; -2.296 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.293      ;
; -2.296 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.293      ;
; -2.296 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.293      ;
; -2.291 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.287      ;
; -2.291 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.287      ;
; -2.291 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.287      ;
; -2.291 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.287      ;
; -2.291 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.287      ;
; -2.291 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.287      ;
; -2.291 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.287      ;
; -2.291 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.287      ;
; -2.291 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.287      ;
; -2.291 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.287      ;
; -2.291 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.287      ;
; -2.291 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.297     ; 1.493      ;
; -2.285 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.290      ;
; -2.285 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.290      ;
; -2.285 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.290      ;
; -2.285 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.290      ;
; -2.285 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.290      ;
; -2.285 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.290      ;
; -2.285 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.290      ;
; -2.285 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.290      ;
; -2.285 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.290      ;
; -2.285 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.290      ;
; -2.285 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.293     ; 1.491      ;
; -2.278 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.292     ; 1.485      ;
; -2.271 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.276      ;
; -2.271 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.276      ;
; -2.271 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.276      ;
; -2.271 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.276      ;
; -2.271 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.276      ;
; -2.271 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.276      ;
; -2.271 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.276      ;
; -2.271 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.276      ;
; -2.271 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.276      ;
; -2.271 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.276      ;
; -2.239 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.236      ;
; -2.239 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.236      ;
; -2.239 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.236      ;
; -2.239 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.236      ;
; -2.239 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.236      ;
; -2.239 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.236      ;
; -2.239 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.236      ;
; -2.239 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.480     ; 1.236      ;
; -2.229 ; CAPonce:CAP11|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.300     ; 1.428      ;
; -2.211 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.207      ;
; -2.211 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.207      ;
; -2.211 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.207      ;
; -2.211 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.207      ;
; -2.211 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.207      ;
; -2.211 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.207      ;
; -2.211 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.207      ;
; -2.211 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.207      ;
; -2.211 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.207      ;
; -2.211 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.207      ;
; -2.211 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.207      ;
; -2.207 ; CAPonce:CAP11|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.304     ; 1.402      ;
; -2.193 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.198      ;
; -2.193 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.198      ;
; -2.193 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.198      ;
; -2.193 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.198      ;
; -2.193 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.198      ;
; -2.193 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.198      ;
; -2.193 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.198      ;
; -2.193 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.198      ;
; -2.193 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.198      ;
; -2.193 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.472     ; 1.198      ;
; -2.187 ; CAPonce:CAP11|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.291     ; 1.395      ;
; -2.181 ; CAPonce:CAP11|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.287     ; 1.393      ;
; -2.175 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.288     ; 1.364      ;
; -2.175 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.288     ; 1.364      ;
; -2.175 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.288     ; 1.364      ;
; -2.175 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.288     ; 1.364      ;
; -2.175 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.288     ; 1.364      ;
; -2.175 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.288     ; 1.364      ;
; -2.175 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.288     ; 1.364      ;
; -2.175 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.288     ; 1.364      ;
; -2.175 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.288     ; 1.364      ;
; -2.173 ; CAPonce:CAP11|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.291     ; 1.381      ;
; -2.162 ; CAPonce:CAP11|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.291     ; 1.370      ;
; -2.154 ; CAPonce:CAP11|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.297     ; 1.356      ;
; -2.154 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.150      ;
; -2.154 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.150      ;
; -2.154 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.481     ; 1.150      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                                          ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.191 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.364      ;
; -1.191 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.364      ;
; -1.191 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.364      ;
; -1.191 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.364      ;
; -1.191 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.364      ;
; -1.158 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.331      ;
; -1.158 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.331      ;
; -1.158 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.331      ;
; -1.158 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.331      ;
; -1.158 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.331      ;
; -1.109 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.282      ;
; -1.106 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.279      ;
; -1.106 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.279      ;
; -1.101 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.274      ;
; -1.101 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.274      ;
; -1.101 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.274      ;
; -1.101 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.274      ;
; -1.101 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.274      ;
; -1.076 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.249      ;
; -1.073 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.246      ;
; -1.073 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.246      ;
; -1.020 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.193      ;
; -1.020 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.193      ;
; -1.020 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.193      ;
; -1.020 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.193      ;
; -1.020 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.193      ;
; -1.019 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.192      ;
; -1.016 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.189      ;
; -1.016 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.189      ;
; -0.991 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.164      ;
; -0.991 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.164      ;
; -0.991 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.164      ;
; -0.991 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.164      ;
; -0.991 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.164      ;
; -0.986 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.159      ;
; -0.986 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.159      ;
; -0.986 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.159      ;
; -0.986 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.159      ;
; -0.986 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.159      ;
; -0.938 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.111      ;
; -0.935 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.108      ;
; -0.935 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.108      ;
; -0.909 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.082      ;
; -0.906 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.079      ;
; -0.906 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.079      ;
; -0.904 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.077      ;
; -0.901 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.074      ;
; -0.901 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 1.074      ;
; -0.816 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 0.989      ;
; -0.816 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 0.989      ;
; -0.816 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 0.989      ;
; -0.816 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 0.989      ;
; -0.816 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 0.989      ;
; -0.734 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 0.907      ;
; -0.731 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 0.904      ;
; -0.731 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 0.904      ;
; -0.610 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.560      ;
; -0.610 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.560      ;
; -0.610 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.560      ;
; -0.610 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.560      ;
; -0.596 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 0.769      ;
; -0.590 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 0.763      ;
; -0.525 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.475      ;
; -0.467 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.314     ; 0.640      ;
; -0.466 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.416      ;
; -0.449 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.965      ;
; -0.449 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.965      ;
; -0.449 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.965      ;
; -0.449 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.965      ;
; -0.449 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.965      ;
; -0.449 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.965      ;
; -0.449 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.965      ;
; -0.449 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.965      ;
; -0.443 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.017      ; 0.947      ;
; -0.426 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.025     ; 1.388      ;
; -0.419 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.369      ;
; -0.417 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.367      ;
; -0.417 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.367      ;
; -0.386 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.902      ;
; -0.386 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.902      ;
; -0.371 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.887      ;
; -0.371 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.887      ;
; -0.371 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.887      ;
; -0.371 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.887      ;
; -0.371 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.887      ;
; -0.371 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.887      ;
; -0.371 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.887      ;
; -0.371 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.029      ; 0.887      ;
; -0.368 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.318      ;
; -0.368 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.318      ;
; -0.359 ; centroID:cID|lastLocY[3]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.311     ; 0.535      ;
; -0.354 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.037     ; 1.304      ;
; -0.348 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.036     ; 1.299      ;
; -0.342 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.036     ; 1.293      ;
; -0.340 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.025     ; 1.302      ;
; -0.339 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.036     ; 1.290      ;
; -0.339 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.036     ; 1.290      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.638 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.589      ;
; -0.615 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.156     ; 0.446      ;
; -0.563 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.156     ; 0.394      ;
; -0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.503      ;
; -0.525 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.477      ;
; -0.510 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.461      ;
; -0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.448      ;
; -0.490 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.441      ;
; -0.464 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.415      ;
; -0.459 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.411      ;
; -0.450 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.401      ;
; -0.426 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.378      ;
; -0.384 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.335      ;
; -0.370 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.322      ;
; -0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.310      ;
; -0.357 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.309      ;
; -0.316 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.267      ;
; -0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.206      ;
; -0.203 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.154      ;
; -0.140 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.090      ;
; -0.139 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.090      ;
; -0.117 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.068      ;
; -0.066 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.017      ;
; -0.051 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.002      ;
; -0.047 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.998      ;
; -0.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.997      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.949      ;
; 0.039  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.912      ;
; 0.056  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.895      ;
; 0.148  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.803      ;
; 0.150  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.801      ;
; 0.151  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.800      ;
; 0.159  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.792      ;
; 0.165  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.787      ;
; 0.165  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.787      ;
; 0.168  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.784      ;
; 0.174  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.778      ;
; 0.174  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.778      ;
; 0.176  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.776      ;
; 0.178  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.774      ;
; 0.181  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.771      ;
; 0.189  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.763      ;
; 0.190  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.762      ;
; 0.191  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.761      ;
; 0.196  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.756      ;
; 0.199  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.753      ;
; 0.199  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.753      ;
; 0.204  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.748      ;
; 0.204  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.748      ;
; 0.211  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.740      ;
; 0.212  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.848      ;
; 0.217  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.734      ;
; 0.240  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.820      ;
; 0.270  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.154      ; 1.791      ;
; 0.278  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.782      ;
; 0.287  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.773      ;
; 0.294  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.154      ; 1.767      ;
; 0.300  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.760      ;
; 0.308  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.752      ;
; 0.308  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.154      ; 1.753      ;
; 0.310  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.154      ; 1.751      ;
; 0.312  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.748      ;
; 0.324  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.627      ;
; 0.325  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.735      ;
; 0.330  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.154      ; 1.731      ;
; 0.330  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.621      ;
; 0.331  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.620      ;
; 0.331  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.620      ;
; 0.332  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.619      ;
; 0.333  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.618      ;
; 0.335  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.616      ;
; 0.337  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.723      ;
; 0.340  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.154      ; 1.721      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.611      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.611      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.610      ;
; 0.343  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.717      ;
; 0.343  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.608      ;
; 0.344  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.607      ;
; 0.344  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.607      ;
; 0.344  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.607      ;
; 0.345  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.606      ;
; 0.360  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.591      ;
; 0.362  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.589      ;
; 0.363  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.697      ;
; 0.364  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.696      ;
; 0.364  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.588      ;
; 0.368  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.584      ;
; 0.372  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.580      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.579      ;
; 0.377  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.683      ;
; 0.379  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.573      ;
; 0.386  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.674      ;
; 0.393  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.667      ;
; 0.399  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.552      ;
; 0.400  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.660      ;
; 0.407  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.153      ; 1.653      ;
; 0.417  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.534      ;
; 0.419  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.154      ; 1.642      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.531      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.191 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.284      ; 1.695      ;
; 0.701 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.284      ; 1.685      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.191 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.500        ; 1.358      ; 1.749      ;
; 0.796 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 1.000        ; 1.358      ; 1.644      ;
; 8.177 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.774      ;
; 8.207 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.744      ;
; 8.240 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.711      ;
; 8.272 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.679      ;
; 8.319 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.632      ;
; 8.352 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.599      ;
; 8.393 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.558      ;
; 8.402 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.549      ;
; 8.420 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.531      ;
; 8.448 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.503      ;
; 8.496 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.455      ;
; 8.520 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.431      ;
; 8.567 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.384      ;
; 8.571 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.381      ;
; 8.573 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.378      ;
; 8.594 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.357      ;
; 8.636 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.316      ;
; 8.638 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.313      ;
; 8.639 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.312      ;
; 8.656 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.295      ;
; 8.659 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.292      ;
; 8.696 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.256      ;
; 8.707 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.244      ;
; 8.713 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.238      ;
; 8.717 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.235      ;
; 8.725 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.226      ;
; 8.728 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.224      ;
; 8.762 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.190      ;
; 8.771 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.180      ;
; 8.775 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.176      ;
; 8.779 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.172      ;
; 8.779 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.173      ;
; 8.782 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.170      ;
; 8.793 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.158      ;
; 8.793 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.158      ;
; 8.794 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.158      ;
; 8.830 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.122      ;
; 8.840 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.112      ;
; 8.843 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.108      ;
; 8.844 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.108      ;
; 8.860 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.091      ;
; 8.862 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.090      ;
; 8.928 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.023      ;
; 8.931 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.020      ;
; 8.932 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.020      ;
; 8.938 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 1.013      ;
; 8.958 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.993      ;
; 8.960 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.991      ;
; 8.969 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.983      ;
; 8.980 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.972      ;
; 8.986 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.966      ;
; 8.990 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.962      ;
; 8.995 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.956      ;
; 8.998 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.954      ;
; 9.029 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.922      ;
; 9.030 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.922      ;
; 9.030 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.922      ;
; 9.030 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.922      ;
; 9.034 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.918      ;
; 9.035 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.917      ;
; 9.044 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.908      ;
; 9.048 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.904      ;
; 9.048 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.904      ;
; 9.052 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.900      ;
; 9.054 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.897      ;
; 9.061 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.891      ;
; 9.066 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.886      ;
; 9.073 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.878      ;
; 9.073 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.878      ;
; 9.095 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.857      ;
; 9.103 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.849      ;
; 9.105 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.847      ;
; 9.126 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.826      ;
; 9.133 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.819      ;
; 9.136 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.816      ;
; 9.147 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.804      ;
; 9.157 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.794      ;
; 9.167 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.785      ;
; 9.170 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.782      ;
; 9.171 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.781      ;
; 9.171 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.781      ;
; 9.172 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.780      ;
; 9.172 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.780      ;
; 9.172 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.780      ;
; 9.173 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.779      ;
; 9.179 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.772      ;
; 9.202 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.750      ;
; 9.202 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.750      ;
; 9.235 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.716      ;
; 9.255 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.036     ; 0.696      ;
; 9.332 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.620      ;
; 9.333 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.619      ;
; 9.407 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.545      ;
; 9.407 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.545      ;
; 9.407 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.545      ;
; 9.409 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.543      ;
; 9.414 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.538      ;
; 9.418 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.534      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.323   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.164      ; 0.383      ;
; 0.357   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.184      ; 0.359      ;
; 0.369   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.165      ; 0.338      ;
; 0.848   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.165      ; 0.359      ;
; 0.866   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.164      ; 0.340      ;
; 0.878   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.184      ; 0.338      ;
; 311.244 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.018     ; 1.225      ;
; 311.253 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.018     ; 1.216      ;
; 311.552 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.919      ;
; 311.780 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.652      ;
; 311.781 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.651      ;
; 311.798 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.633      ;
; 311.800 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.632      ;
; 311.806 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.625      ;
; 311.869 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.563      ;
; 311.890 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.015     ; 0.582      ;
; 624.032 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.036     ; 0.919      ;
; 624.042 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.037     ; 0.908      ;
; 624.162 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.036     ; 0.789      ;
; 624.164 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.036     ; 0.787      ;
; 624.496 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 0.453      ;
; 624.563 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.036     ; 0.388      ;
; 624.592 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.036     ; 0.359      ;
; 624.601 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.036     ; 0.350      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1D4'                                                                                                           ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.512 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.470      ; 0.445      ;
; 0.516 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.470      ; 0.441      ;
; 0.517 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.470      ; 0.440      ;
; 0.521 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.470      ; 0.436      ;
; 0.583 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.470      ; 0.374      ;
; 0.585 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.470      ; 0.372      ;
; 0.585 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.470      ; 0.372      ;
; 0.586 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.470      ; 0.371      ;
; 0.587 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.025     ; 0.375      ;
; 0.590 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.025     ; 0.372      ;
; 0.591 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.037     ; 0.359      ;
; 0.606 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.022     ; 0.359      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.111     ; 0.359      ;
; 0.626 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.411  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 0.314      ;
; -0.382  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.323      ;
; -0.378  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.325      ;
; 0.098   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.436      ; 0.323      ;
; 0.109   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.416      ; 0.314      ;
; 0.158   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.414      ; 0.361      ;
; 0.187   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.208   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.262   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.547   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.667      ;
; 0.549   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.669      ;
; 0.627   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.747      ;
; 0.644   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.765      ;
; 312.831 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.057      ; 0.492      ;
; 312.850 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.018      ; 0.472      ;
; 312.869 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.017      ; 0.490      ;
; 312.872 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.017      ; 0.493      ;
; 312.906 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.018      ; 0.528      ;
; 312.916 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.018      ; 0.538      ;
; 312.919 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.018      ; 0.541      ;
; 313.120 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.780      ;
; 313.429 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.055      ; 1.088      ;
; 313.435 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.055      ; 1.094      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.313 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.479      ; 1.330      ;
; -0.307 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.479      ; 1.336      ;
; -0.254 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.481      ; 1.391      ;
; -0.245 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.481      ; 1.400      ;
; -0.240 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.481      ; 1.405      ;
; -0.231 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.413      ;
; -0.222 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.481      ; 1.423      ;
; -0.219 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.425      ;
; -0.207 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.481      ; 1.438      ;
; -0.200 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.444      ;
; -0.195 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.449      ;
; -0.192 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.452      ;
; -0.190 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.454      ;
; -0.189 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.455      ;
; -0.189 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.481      ; 1.456      ;
; -0.177 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.467      ;
; -0.174 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.470      ;
; -0.167 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.477      ;
; -0.136 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.481      ; 1.509      ;
; -0.124 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.520      ;
; -0.123 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.521      ;
; -0.118 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.526      ;
; -0.095 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.549      ;
; -0.093 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.551      ;
; -0.086 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.558      ;
; -0.038 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.481      ; 1.607      ;
; -0.005 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.639      ;
; 0.077  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.480      ; 1.721      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.111      ; 0.314      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.197  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.317      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.252  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.372      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.258  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.378      ;
; 0.259  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.379      ;
; 0.259  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.378      ;
; 0.259  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.379      ;
; 0.259  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.379      ;
; 0.260  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.380      ;
; 0.262  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.382      ;
; 0.270  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.391      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.353  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.473      ;
; 0.357  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.478      ;
; 0.362  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.483      ;
; 0.363  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.483      ;
; 0.363  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.483      ;
; 0.363  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.484      ;
; 0.364  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.484      ;
; 0.364  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.484      ;
; 0.367  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.488      ;
; 0.370  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.491      ;
; 0.382  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.502      ;
; 0.401  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.521      ;
; 0.402  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.522      ;
; 0.402  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.522      ;
; 0.404  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.524      ;
; 0.405  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.525      ;
; 0.405  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.525      ;
; 0.409  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.529      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.530      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.531      ;
; 0.413  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.533      ;
; 0.413  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.533      ;
; 0.414  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.534      ;
; 0.469  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.589      ;
; 0.493  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.614      ;
; 0.494  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.615      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.619      ;
; 0.499  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.620      ;
; 0.501  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.622      ;
; 0.505  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.626      ;
; 0.506  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.627      ;
; 0.507  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.628      ;
; 0.509  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.629      ;
; 0.522  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.643      ;
; 0.524  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.645      ;
; 0.526  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.647      ;
; 0.528  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.649      ;
; 0.528  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.649      ;
; 0.532  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.653      ;
; 0.535  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.656      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -0.164 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.000        ; 1.408      ; 1.463      ;
; 0.299  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.300  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.301  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.301  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.310  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.429      ;
; 0.418  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; -0.500       ; 1.408      ; 1.545      ;
; 0.432  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.551      ;
; 0.432  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.551      ;
; 0.437  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.556      ;
; 0.437  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.556      ;
; 0.448  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.567      ;
; 0.454  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.573      ;
; 0.455  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.574      ;
; 0.456  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.575      ;
; 0.458  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.577      ;
; 0.459  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.578      ;
; 0.460  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.579      ;
; 0.461  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.580      ;
; 0.462  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.581      ;
; 0.493  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.612      ;
; 0.493  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.612      ;
; 0.513  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.632      ;
; 0.513  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.632      ;
; 0.514  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.634      ;
; 0.515  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.634      ;
; 0.523  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.642      ;
; 0.525  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.644      ;
; 0.526  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.645      ;
; 0.527  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.647      ;
; 0.528  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.647      ;
; 0.542  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.661      ;
; 0.543  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.662      ;
; 0.544  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.663      ;
; 0.549  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.668      ;
; 0.552  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.671      ;
; 0.552  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.671      ;
; 0.561  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.681      ;
; 0.562  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.682      ;
; 0.566  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.685      ;
; 0.566  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.685      ;
; 0.567  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.686      ;
; 0.567  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.686      ;
; 0.576  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.695      ;
; 0.577  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.696      ;
; 0.577  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.697      ;
; 0.578  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.697      ;
; 0.578  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.697      ;
; 0.580  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.699      ;
; 0.590  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.710      ;
; 0.591  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.710      ;
; 0.593  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.712      ;
; 0.596  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.715      ;
; 0.598  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.717      ;
; 0.600  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.719      ;
; 0.632  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.752      ;
; 0.632  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.752      ;
; 0.635  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.754      ;
; 0.635  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.754      ;
; 0.636  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.755      ;
; 0.636  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.755      ;
; 0.637  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.756      ;
; 0.643  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.762      ;
; 0.652  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.771      ;
; 0.652  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.771      ;
; 0.654  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.774      ;
; 0.656  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.775      ;
; 0.658  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.777      ;
; 0.662  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.782      ;
; 0.663  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.783      ;
; 0.664  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.784      ;
; 0.666  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.786      ;
; 0.669  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.789      ;
; 0.679  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.798      ;
; 0.683  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.803      ;
; 0.683  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.803      ;
; 0.712  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.832      ;
; 0.721  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.840      ;
; 0.729  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.849      ;
; 0.730  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.849      ;
; 0.746  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.865      ;
; 0.748  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.867      ;
; 0.750  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.869      ;
; 0.766  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.886      ;
; 0.768  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.888      ;
; 0.770  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.889      ;
; 0.775  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.895      ;
; 1.070  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.189      ;
; 1.158  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.277      ;
; 1.170  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.289      ;
; 1.216  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.335      ;
; 1.226  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.345      ;
; 1.229  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.348      ;
; 1.282  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 1.402      ;
; 1.320  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.353  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.472      ;
; 1.360  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.036      ; 1.480      ;
; 1.363  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.482      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.035 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.348      ; 1.582      ;
; 0.535 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.348      ; 1.582      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1D4'                                                                                                            ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.168 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.542      ; 0.314      ;
; 0.168 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.542      ; 0.314      ;
; 0.168 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.542      ; 0.314      ;
; 0.170 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.542      ; 0.316      ;
; 0.193 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.037      ; 0.314      ;
; 0.205 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.025      ; 0.314      ;
; 0.207 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.025      ; 0.316      ;
; 0.208 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.022      ; 0.314      ;
; 0.239 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.542      ; 0.385      ;
; 0.244 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.542      ; 0.390      ;
; 0.244 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.542      ; 0.390      ;
; 0.244 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.542      ; 0.390      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.176 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.263      ; 0.523      ;
; 0.176 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.047      ; 0.307      ;
; 0.186 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.314      ;
; 0.247 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.263      ; 0.594      ;
; 0.299 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.420      ;
; 0.309 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.430      ;
; 0.348 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.263      ; 0.695      ;
; 0.400 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.521      ;
; 0.412 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.533      ;
; 0.446 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.567      ;
; 0.449 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.570      ;
; 0.458 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.581      ;
; 0.464 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.589      ;
; 0.473 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.593      ;
; 0.476 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.596      ;
; 0.484 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.049      ; 0.617      ;
; 0.485 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.049      ; 0.618      ;
; 0.503 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.624      ;
; 0.506 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.627      ;
; 0.516 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.637      ;
; 0.520 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.641      ;
; 0.522 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.647      ;
; 0.539 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.659      ;
; 0.542 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.662      ;
; 0.546 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.667      ;
; 0.547 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.035      ; 0.666      ;
; 0.549 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.669      ;
; 0.562 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.035      ; 0.681      ;
; 0.566 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.687      ;
; 0.580 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.701      ;
; 0.587 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.711      ;
; 0.601 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.722      ;
; 0.603 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.723      ;
; 0.608 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.728      ;
; 0.615 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.735      ;
; 0.626 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.747      ;
; 0.626 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.747      ;
; 0.636 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.756      ;
; 0.638 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.049      ; 0.771      ;
; 0.654 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.774      ;
; 0.658 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.779      ;
; 0.663 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.035      ; 0.782      ;
; 0.669 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.789      ;
; 0.671 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.791      ;
; 0.674 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.035      ; 0.793      ;
; 0.679 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.035      ; 0.798      ;
; 0.680 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.800      ;
; 0.680 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.800      ;
; 0.680 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.801      ;
; 0.684 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.805      ;
; 0.697 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.035      ; 0.816      ;
; 0.723 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.843      ;
; 0.733 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.853      ;
; 0.735 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.855      ;
; 0.736 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.856      ;
; 0.737 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; 0.319      ; 0.660      ;
; 0.744 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.049      ; 0.877      ;
; 0.747 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.867      ;
; 0.772 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.893      ;
; 0.788 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; -0.179     ; 0.693      ;
; 0.789 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.049      ; 0.922      ;
; 0.791 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.037      ; 0.912      ;
; 0.799 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.919      ;
; 0.800 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.920      ;
; 0.800 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.920      ;
; 0.800 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.920      ;
; 0.801 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.921      ;
; 0.806 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.049      ; 0.939      ;
; 0.808 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.928      ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                        ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.199 ; CAPonce:CAP11|enawRAMclk   ; CAPonce:CAP11|enawRAMclk                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.024      ; 0.307      ;
; 0.208 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.330      ;
; 0.296 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.419      ;
; 0.303 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|h_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.439      ;
; 0.322 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.445      ;
; 0.371 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.491      ;
; 0.374 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.494      ;
; 0.377 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|h_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.498      ;
; 0.378 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.499      ;
; 0.383 ; centroID:cID|whiteCount[7] ; centroID:cID|lastWhite[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.503      ;
; 0.387 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|h_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.508      ;
; 0.389 ; centroID:cID|whiteCount[2] ; centroID:cID|lastWhite[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.509      ;
; 0.389 ; CAPonce:CAP11|h_count[0]   ; CAPonce:CAP11|h_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.510      ;
; 0.391 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.511      ;
; 0.402 ; centroID:cID|mostLocY[7]   ; centroID:cID|lastLocY[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.043      ; 0.529      ;
; 0.406 ; centroID:cID|mostCount[0]  ; centroID:cID|mostCount[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.526      ;
; 0.441 ; centroID:cID|mostLocY[9]   ; centroID:cID|lastLocY[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.043      ; 0.568      ;
; 0.445 ; centroID:cID|mostLocY[1]   ; centroID:cID|lastLocY[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.043      ; 0.572      ;
; 0.448 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.568      ;
; 0.451 ; centroID:cID|mostLocY[4]   ; centroID:cID|lastLocY[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.043      ; 0.578      ;
; 0.452 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.574      ;
; 0.457 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; centroID:cID|mostLocY[2]   ; centroID:cID|lastLocY[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.043      ; 0.593      ;
; 0.466 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; centroID:cID|mostLocY[6]   ; centroID:cID|lastLocY[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.043      ; 0.595      ;
; 0.468 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; centroID:cID|mostLocY[5]   ; centroID:cID|lastLocY[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.043      ; 0.598      ;
; 0.471 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; centroID:cID|mostLocY[3]   ; centroID:cID|lastLocY[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.043      ; 0.601      ;
; 0.474 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.595      ;
; 0.476 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.597      ;
; 0.479 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.600      ;
; 0.491 ; centroID:cID|whiteCount[3] ; centroID:cID|lastWhite[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.611      ;
; 0.493 ; centroID:cID|whiteCount[5] ; centroID:cID|lastWhite[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|h_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.614      ;
; 0.502 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.366      ; 0.492      ;
; 0.504 ; centroID:cID|whiteCount[6] ; centroID:cID|lastWhite[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.624      ;
; 0.505 ; centroID:cID|whiteCount[5] ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.039      ; 0.628      ;
; 0.506 ; centroID:cID|whiteCount[4] ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.039      ; 0.629      ;
; 0.508 ; centroID:cID|whiteCount[0] ; centroID:cID|mostCount[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.039      ; 0.631      ;
; 0.509 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.366      ; 0.499      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                   ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.022      ; 0.314      ;
; 0.244 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.024     ; 0.314      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.210 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.269 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.400      ;
; 0.277 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.396      ;
; 0.304 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.311 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.321 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; VGA_generator:VGApart|isColor      ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.465      ;
; 0.333 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.452      ;
; 0.339 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.458      ;
; 0.378 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.497      ;
; 0.381 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.381 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.392 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.511      ;
; 0.402 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.522      ;
; 0.407 ; VGA_generator:VGApart|set_color    ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.550      ;
; 0.427 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.553      ;
; 0.430 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.556      ;
; 0.430 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.543      ;
; 0.437 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.556      ;
; 0.439 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.552      ;
; 0.443 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.561      ;
; 0.453 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.459 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.463 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.697 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.393     ; 0.791      ;
; -0.618 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.324     ; 0.791      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.109  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.066      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.126  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 1.048      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.148  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.688      ; 1.027      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.066      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.205  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 1.048      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.757      ; 1.027      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.686      ; 0.914      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.914      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.383  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.687      ; 0.791      ;
; 0.462  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 0.791      ;
; 0.462  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 0.791      ;
; 0.462  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 0.791      ;
; 0.462  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 0.791      ;
; 0.462  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 0.791      ;
; 0.462  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 0.791      ;
; 0.462  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.756      ; 0.791      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.267 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.679      ;
; 0.332 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.799      ;
; 0.388 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.807      ; 0.799      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.418 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.887      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.437 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.905      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.449 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.918      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.474 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.887      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.493 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.808      ; 0.905      ;
; 0.505 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.918      ;
; 0.505 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.918      ;
; 0.505 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.918      ;
; 0.505 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.918      ;
; 0.505 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.918      ;
; 0.505 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.809      ; 0.918      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1D4'                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1D4 ; Rise       ; GPIO1D4                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.288 ; -0.104       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -0.288 ; -0.104       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -0.288 ; -0.104       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -0.241 ; -0.025       ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -0.241 ; -0.025       ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -0.241 ; -0.025       ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -0.241 ; -0.025       ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -0.198 ; -0.014       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -0.198 ; -0.014       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -0.198 ; -0.014       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -0.198 ; -0.014       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -0.198 ; -0.014       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.108 ; -0.108       ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; -0.108 ; -0.108       ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; -0.108 ; -0.108       ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; -0.105 ; -0.105       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
; -0.099 ; -0.099       ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
; -0.027 ; -0.027       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; -0.027 ; -0.027       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.797  ; 1.013        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.797  ; 1.013        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.797  ; 1.013        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.797  ; 1.013        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.797  ; 1.013        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.839  ; 1.023        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.839  ; 1.023        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.839  ; 1.023        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.839  ; 1.023        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.884  ; 1.100        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.884  ; 1.100        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.884  ; 1.100        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 1.019  ; 1.019        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 1.019  ; 1.019        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 1.019  ; 1.019        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 1.019  ; 1.019        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 1.019  ; 1.019        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; 1.019  ; 1.019        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; 1.019  ; 1.019        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; 1.019  ; 1.019        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; 1.019  ; 1.019        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; 1.027  ; 1.027        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 1.027  ; 1.027        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
; 1.097  ; 1.097        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; 1.102  ; 1.102        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
; 1.106  ; 1.106        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 1.106  ; 1.106        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 1.106  ; 1.106        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[13]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[14]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[15]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|enawRAMclk                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.110  ; 0.294        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.290  ; 0.290        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.479  ; 0.695        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.701  ; 0.701        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|dataa   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|dataa   ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 4.444 ; 4.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.606 ; 4.606        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.606 ; 4.606        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.621 ; 4.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.623 ; 4.623        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 4.623 ; 4.623        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 4.623 ; 4.623        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 4.623 ; 4.623        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 4.624 ; 4.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 4.624 ; 4.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 4.624 ; 4.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 4.624 ; 4.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 4.624 ; 4.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 4.624 ; 4.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 4.624 ; 4.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 4.624 ; 4.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 4.632 ; 4.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.632 ; 4.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.154 ; 5.370        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 5.154 ; 5.370        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 5.154 ; 5.370        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 5.154 ; 5.370        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 5.154 ; 5.370        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 5.154 ; 5.370        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 5.154 ; 5.370        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 5.154 ; 5.370        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 5.155 ; 5.371        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 5.155 ; 5.371        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 5.155 ; 5.371        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 5.155 ; 5.371        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 5.367 ; 5.367        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.367 ; 5.367        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 5.376 ; 5.376        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 5.379 ; 5.379        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.393 ; 5.393        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.393 ; 5.393        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.703 ; 9.887        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 9.703 ; 9.887        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 9.703 ; 9.887        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 9.713 ; 9.897        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.713 ; 9.897        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.713 ; 9.897        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[0]                                                                                 ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[1]                                                                                 ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[2]                                                                                 ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[3]                                                                                 ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.271 ; 312.487      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.271 ; 312.487      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.272 ; 312.488      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.314 ; 312.498      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.314 ; 312.498      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.314 ; 312.498      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.314 ; 312.498      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.327 ; 312.511      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.327 ; 312.511      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.327 ; 312.511      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.494 ; 312.494      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; 1.879 ; 2.595 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; 1.879 ; 2.595 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; 2.007 ; 2.621 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; 2.000 ; 2.615 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; 2.007 ; 2.621 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; 2.884 ; 3.692 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; 2.884 ; 3.471 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; 2.061 ; 2.780 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; 2.204 ; 2.913 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; 2.623 ; 3.368 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; 2.878 ; 3.692 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; 2.112 ; 2.796 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.008 ; 0.818 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.019 ; 0.858 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.194 ; 1.055 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.085 ; 0.942 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; -1.634 ; -2.318 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; -1.634 ; -2.318 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; -1.741 ; -2.368 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; -1.741 ; -2.368 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; -1.780 ; -2.379 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; -1.466 ; -2.115 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; -1.746 ; -2.397 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; -1.673 ; -2.379 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; -1.595 ; -2.263 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; -1.569 ; -2.216 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; -1.616 ; -2.290 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; -1.466 ; -2.115 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.257  ; -0.544 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.252  ; -0.569 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.079  ; -0.769 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.188  ; -0.650 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 1.402 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 1.402 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.409 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.409 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 3.672 ; 3.777 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 3.165 ; 3.213 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 3.457 ; 3.543 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 3.401 ; 3.470 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 3.672 ; 3.777 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 3.689 ; 3.797 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 3.241 ; 3.312 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 3.468 ; 3.584 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 3.689 ; 3.797 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 3.525 ; 3.654 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 3.080 ; 3.151 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 3.722 ; 3.817 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 3.214 ; 3.266 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 3.392 ; 3.484 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 3.504 ; 3.608 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 3.722 ; 3.817 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 2.932 ; 2.991 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 3.561 ; 3.647 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 4.120 ; 4.294 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 3.812 ; 3.935 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 3.092 ; 3.223 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 3.092 ; 3.223 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.887 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.887 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 2.841 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 2.841 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 2.553 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 2.553 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.129 ; 3.052 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 2.681 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 3.129 ; 3.052 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.686 ; 3.743 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.686 ; 3.743 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.198 ; 3.121 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.198 ; 3.121 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 2.936 ; 2.982 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 2.936 ; 2.982 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 3.216 ; 3.298 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 3.162 ; 3.229 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 3.422 ; 3.522 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 3.010 ; 3.078 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 3.010 ; 3.078 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 3.226 ; 3.337 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 3.439 ; 3.542 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 3.282 ; 3.404 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 2.854 ; 2.922 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 2.984 ; 3.033 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 2.984 ; 3.033 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 3.153 ; 3.241 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 3.261 ; 3.360 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 3.471 ; 3.562 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 2.713 ; 2.769 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 3.470 ; 3.552 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 4.006 ; 4.172 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 3.710 ; 3.827 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 2.797 ; 2.922 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 2.797 ; 2.922 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.828 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.828 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 2.784 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 2.784 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 2.507 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 2.507 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.054 ; 2.630 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 2.630 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 3.054 ; 2.981 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.583 ; 3.624 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.583 ; 3.624 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.120 ; 3.047 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.120 ; 3.047 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.726 ;    ;    ; 4.317 ;
; SW[3]      ; GPIO0_D[14] ; 3.768 ;    ;    ; 4.353 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.645 ;    ;    ; 4.228 ;
; SW[3]      ; GPIO0_D[14] ; 3.685 ;    ;    ; 4.262 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -4.257   ; -0.638 ; -1.623   ; 0.149   ; -3.000              ;
;  CAPonce:CAP11|CAPclk                                ; -3.943   ; 0.199  ; N/A      ; N/A     ; -2.174              ;
;  CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.065   ; 0.017  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.257   ; 0.210  ; N/A      ; N/A     ; 9.634               ;
;  CLOCK_50                                            ; 0.013    ; -0.164 ; N/A      ; N/A     ; 4.444               ;
;  COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -2.574   ; 0.176  ; N/A      ; N/A     ; -1.000              ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.245    ; -0.638 ; N/A      ; N/A     ; 312.249             ;
;  GPIO1D4                                             ; -0.196   ; 0.168  ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.402               ;
;  SCCBdrive:SCCBdriver|clk400                         ; 0.139    ; 0.208  ; N/A      ; N/A     ; -1.000              ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -1.867   ; -0.313 ; -1.623   ; 0.149   ; -1.000              ;
; Design-wide TNS                                      ; -704.925 ; -4.017 ; -9.824   ; 0.0     ; -445.704            ;
;  CAPonce:CAP11|CAPclk                                ; -615.838 ; 0.000  ; N/A      ; N/A     ; -339.704            ;
;  CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.065   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.257   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; 0.000    ; -0.164 ; N/A      ; N/A     ; 0.000               ;
;  COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -49.277  ; 0.000  ; N/A      ; N/A     ; -34.000             ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.000    ; -1.887 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1D4                                             ; -0.768   ; 0.000  ; N/A      ; N/A     ; -18.632             ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400                         ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -34.720  ; -2.682 ; -9.824   ; 0.000   ; -55.000             ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.384 ; 3.884 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; 3.384 ; 3.884 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.538 ; 3.971 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; 3.538 ; 3.965 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; 3.529 ; 3.971 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; 5.090 ; 5.687 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; 5.090 ; 5.529 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; 3.654 ; 4.259 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; 3.904 ; 4.438 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; 4.591 ; 5.160 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; 5.016 ; 5.687 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; 3.665 ; 4.241 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.091 ; 0.818 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.153 ; 0.858 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.430 ; 1.055 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.128 ; 0.942 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; -1.634 ; -2.318 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; -1.634 ; -2.318 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; -1.741 ; -2.368 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; -1.741 ; -2.368 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; -1.780 ; -2.379 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; -1.466 ; -2.115 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; -1.746 ; -2.397 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; -1.673 ; -2.379 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; -1.595 ; -2.263 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; -1.569 ; -2.216 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; -1.616 ; -2.290 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; -1.466 ; -2.115 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.411  ; -0.057 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.364  ; -0.077 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.098  ; -0.394 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.374  ; -0.142 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 6.154 ; 6.151 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 5.251 ; 5.270 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 5.777 ; 5.800 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 5.592 ; 5.664 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 6.154 ; 6.151 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 6.111 ; 6.173 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 5.392 ; 5.388 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 5.724 ; 5.851 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 6.111 ; 6.173 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 5.856 ; 5.913 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 5.085 ; 5.087 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 6.204 ; 6.226 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 5.312 ; 5.351 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 5.626 ; 5.708 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 5.837 ; 5.911 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 6.204 ; 6.226 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 4.819 ; 4.822 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 5.897 ; 5.900 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.809 ; 6.889 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.262 ; 6.292 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 5.065 ; 5.200 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 5.065 ; 5.200 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.605 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.605 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 4.649 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 4.649 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 4.164 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 4.164 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 5.263 ; 5.144 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 4.212 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 5.263 ; 5.144 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 6.180 ; 6.203 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 6.180 ; 6.203 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.394 ; 5.275 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.394 ; 5.275 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 2.936 ; 2.982 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 2.936 ; 2.982 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 3.216 ; 3.298 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 3.162 ; 3.229 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 3.422 ; 3.522 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 3.010 ; 3.078 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 3.010 ; 3.078 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 3.226 ; 3.337 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 3.439 ; 3.542 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 3.282 ; 3.404 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 2.854 ; 2.922 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 2.984 ; 3.033 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 2.984 ; 3.033 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 3.153 ; 3.241 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 3.261 ; 3.360 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 3.471 ; 3.562 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 2.713 ; 2.769 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 3.470 ; 3.552 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 4.006 ; 4.172 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 3.710 ; 3.827 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 2.797 ; 2.922 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 2.797 ; 2.922 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.828 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.828 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 2.784 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 2.784 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 2.507 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 2.507 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.054 ; 2.630 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 2.630 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 3.054 ; 2.981 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.583 ; 3.624 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.583 ; 3.624 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.120 ; 3.047 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.120 ; 3.047 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.173 ;    ;    ; 6.554 ;
; SW[3]      ; GPIO0_D[14] ; 6.235 ;    ;    ; 6.628 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.645 ;    ;    ; 4.228 ;
; SW[3]      ; GPIO0_D[14] ; 3.685 ;    ;    ; 4.262 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1D0       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1D1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1D3       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1D2                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1D10                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1D22                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1D24                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1D30                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1D26                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1D4                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1D8                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1D28                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1D6                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO1D0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO1D1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO1D3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO1D0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO1D1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO1D3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|CAPclk                                ; 1232     ; 3633     ; 0        ; 744      ;
; GPIO1D4                                             ; CAPonce:CAP11|CAPclk                                ; 0        ; 173      ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 19       ; 0        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1846     ; 180      ; 515      ; 0        ;
; CLOCK_50                                            ; CLOCK_50                                            ; 132      ; 0        ; 0        ; 0        ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; CLOCK_50                                            ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 0        ; 0        ; 82       ; 0        ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 137      ; 0        ; 22       ; 75       ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 6        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1D4                                             ; GPIO1D4                                             ; 4        ; 0        ; 8        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 28       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400data                     ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|CAPclk                                ; 1232     ; 3633     ; 0        ; 744      ;
; GPIO1D4                                             ; CAPonce:CAP11|CAPclk                                ; 0        ; 173      ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 19       ; 0        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1846     ; 180      ; 515      ; 0        ;
; CLOCK_50                                            ; CLOCK_50                                            ; 132      ; 0        ; 0        ; 0        ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; CLOCK_50                                            ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 0        ; 0        ; 82       ; 0        ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 137      ; 0        ; 22       ; 75       ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 6        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1D4                                             ; GPIO1D4                                             ; 4        ; 0        ; 8        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 28       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400data                     ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 322   ; 322  ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File output_files/pll3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE output_files/pll3.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jun 27 19:13:23 2024
Info: Command: quartus_sta LoQritas -c LoQritas
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LoQritas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {DIV800|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name {DIV800|altpll_component|auto_generated|pll1|clk[0]} {DIV800|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_25M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK_25M|altpll_component|auto_generated|pll1|clk[0]} {CLK_25M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name COMdriver:uCOM|div_clk:DIV|Clk_aux COMdriver:uCOM|div_clk:DIV|Clk_aux
    Info (332105): create_clock -period 1.000 -name CAPonce:CAP11|CAPclk CAPonce:CAP11|CAPclk
    Info (332105): create_clock -period 1.000 -name CAPonce:CAP11|Z_1:DEPHASE|Qd[1] CAPonce:CAP11|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1D4 GPIO1D4
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400 SCCBdrive:SCCBdriver|clk400
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: dataa  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.257              -4.257 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.943            -615.838 CAPonce:CAP11|CAPclk 
    Info (332119):    -2.574             -49.277 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -1.867             -34.720 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.196              -0.768 GPIO1D4 
    Info (332119):    -0.065              -0.065 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.013               0.000 CLOCK_50 
    Info (332119):     0.139               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.245               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.599
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.599              -1.747 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.281              -1.038 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.066              -0.066 CLOCK_50 
    Info (332119):     0.059               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.343               0.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):     0.361               0.000 GPIO1D4 
    Info (332119):     0.381               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.385               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.399               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.623              -9.824 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.000 GPIO1D4 
    Info (332119):    -2.174            -339.704 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000             -34.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.413               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.689               0.000 CLOCK_50 
    Info (332119):     9.634               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.254               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.806              -3.806 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.603            -546.148 CAPonce:CAP11|CAPclk 
    Info (332119):    -2.278             -41.839 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -1.609             -25.377 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.070              -0.265 GPIO1D4 
    Info (332119):     0.056               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.133               0.000 CLOCK_50 
    Info (332119):     0.231               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.375               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.638
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.638              -1.887 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.169              -0.248 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.113              -0.113 CLOCK_50 
    Info (332119):     0.017               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.300               0.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):     0.320               0.000 GPIO1D4 
    Info (332119):     0.333               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.341               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.353               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.412              -7.224 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.203
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.203               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.000 GPIO1D4 
    Info (332119):    -2.174            -339.704 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000             -34.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.473               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.684               0.000 CLOCK_50 
    Info (332119):     9.664               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.249               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.464              -2.464 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.376            -324.652 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.191             -17.134 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -0.638              -6.772 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.191               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.191               0.000 CLOCK_50 
    Info (332119):     0.323               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.512               0.000 GPIO1D4 
    Info (332119):     0.527               0.000 SCCBdrive:SCCBdriver|clk400 
Info (332146): Worst-case hold slack is -0.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.411              -1.171 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.313              -2.682 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.164              -0.164 CLOCK_50 
    Info (332119):     0.035               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.168               0.000 GPIO1D4 
    Info (332119):     0.176               0.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):     0.199               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.208               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.210               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.697              -0.697 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.211
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.211               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.632 GPIO1D4 
    Info (332119):    -1.000            -227.000 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000             -34.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.402               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.444               0.000 CLOCK_50 
    Info (332119):     9.641               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.271               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4695 megabytes
    Info: Processing ended: Thu Jun 27 19:13:26 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


