# Specify Global Variables
clockPeriod: &CLK_PERIOD "2.0ns"
verilogSrc: &VERILOG_SRC
  - "/home/ff/eecs151/verilog_lib/EECS151.v"
  - "src/ALUdec.v"
  - "src/ALU.v"
  - "src/Cache.v"
  - "src/Memory151.v"
  - "src/Riscv151.v"
  - "src/riscv_arbiter.v"
  - "src/riscv_top.v"
  # Add more source files here if you need


# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clk", period: *CLK_PERIOD, uncertainty: "0.1ns"}
]

# Synthesis Constraints
synthesis.inputs:
  top_module: "riscv_top"
  input_files: *VERILOG_SRC
