;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB 12, @11
	CMP @-147, 101
	SUB 93, 2
	ADD 0, 900
	ADD 3, 20
	ADD 3, 20
	JMP @12, #0
	SUB @3, 2
	CMP @73, 2
	SLT -7, @-722
	SUB @3, 2
	SUB @3, 2
	SLT -7, @-722
	SLT -7, @-722
	SUB @3, 2
	SUB @3, 2
	ADD 30, 20
	SUB @3, 2
	ADD 3, 40
	SUB #72, @203
	SUB @-127, 100
	ADD 271, 60
	CMP @127, @106
	SUB @-127, 100
	SPL 0, <753
	ADD 12, @11
	CMP #12, @0
	DJN 12, <11
	ADD 12, @11
	SUB -1, <-20
	JMP @12, #0
	JMP <127, #106
	JMP @12, #0
	JMP @12, #0
	SUB @127, @106
	SUB @127, @106
	MOV #72, @203
	CMP -207, <-120
	ADD -4, <-20
	CMP -207, <-120
	CMP -207, <-120
	ADD -4, <-20
	DJN -1, @-20
	ADD 271, 60
	ADD 271, 60
	SUB 93, 2
	ADD #270, <1
	SLT -7, @-722
	ADD #-834, 3
	CMP @-147, 101
	SPL 39, 400
	ADD 0, 900
