Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov  7 18:02:26 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sample_control_TOP_control_sets_placed.rpt
| Design       : sample_control_TOP
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           25 |
| No           | No                    | Yes                    |              21 |            9 |
| No           | Yes                   | No                     |              39 |           10 |
| Yes          | No                    | No                     |             119 |           37 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------------+--------------------------+------------------+----------------+--------------+
|             Clock Signal            |                        Enable Signal                        |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------------------------------------------+--------------------------+------------------+----------------+--------------+
|  Pulse_out_BUFG                     | EXT_MEM_RW1/nWE_i_2_n_0                                     | EXT_MEM_RW1/nWE_i_1_n_0  |                1 |              1 |         1.00 |
|  Pulse_out_BUFG                     | EXT_MEM_RW1/nOE_i_2_n_0                                     | EXT_MEM_RW1/nOE_i_1_n_0  |                1 |              1 |         1.00 |
|  i_ADC_RDY_IBUF_BUFG                |                                                             | countDone                |                1 |              1 |         1.00 |
| ~i_XCO_IBUF_BUFG                    |                                                             | PulseGen1/stop_i_1_n_0   |                1 |              1 |         1.00 |
|  i_COMM_CLK_IBUF_BUFG               |                                                             | logic_resetter/RESET     |                1 |              1 |         1.00 |
| ~i_COMM_CLK_IBUF_BUFG               |                                                             |                          |                1 |              1 |         1.00 |
|  o_RUN_COUNT_OBUF                   |                                                             |                          |                1 |              1 |         1.00 |
|  MEM_DIST1/PulseExtReadWriteTrigger |                                                             | PulseGen1/Pulse_complete |                1 |              1 |         1.00 |
|  ram/CLK_TO_MEM_DIST_OUT            |                                                             | MEM_DIST1/Q[0]           |                1 |              1 |         1.00 |
| ~i_XCO_IBUF_BUFG                    |                                                             |                          |                3 |              3 |         1.00 |
|  i_COMM_CLK_IBUF_BUFG               |                                                             |                          |                1 |              3 |         3.00 |
|  Pulse_out_BUFG                     | i_ADC_DnB_IBUF                                              |                          |                1 |              4 |         4.00 |
|  Pulse_out_BUFG                     | EXT_MEM_RW1/nRW_TO_EXT_MEM                                  |                          |                1 |              4 |         4.00 |
| ~i_XCO_IBUF_BUFG                    | MEM_DIST1/s_byte0                                           |                          |                2 |              5 |         2.50 |
|  i_XCO_IBUF_BUFG                    |                                                             |                          |                2 |              6 |         3.00 |
|  i_XCO_IBUF_BUFG                    |                                                             | count2[6]_i_1_n_0        |                1 |              7 |         7.00 |
| ~i_XCO_IBUF_BUFG                    | MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0                     |                          |                3 |              8 |         2.67 |
|  Pulse_out_BUFG                     | EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0                    |                          |                3 |              8 |         2.67 |
|  Pulse_out_BUFG                     | EXT_MEM_RW1/ExtMemDataToRam[7]_i_1_n_0                      |                          |                2 |              8 |         4.00 |
| ~i_XCO_IBUF_BUFG                    | PulseGen1/E[0]                                              |                          |                3 |              8 |         2.67 |
| ~i_XCO_IBUF_BUFG                    | MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER0                      |                          |                2 |              8 |         4.00 |
|  i_COMM_CLK_IBUF_BUFG               |                                                             | ram/p_1_in               |                4 |             16 |         4.00 |
|  i_COMM_CLK_IBUF_BUFG               | ram/RAM_reg_0_15_0_0_i_1_n_0                                |                          |                4 |             16 |         4.00 |
|  i_COMM_CLK_IBUF_BUFG               | ram/RAM_reg_0_15_0_0__0_i_1_n_0                             |                          |                4 |             16 |         4.00 |
|  i_COMM_CLK_IBUF_BUFG               | ram/ADDR_u16                                                |                          |                6 |             16 |         2.67 |
| ~o_pulse_out_OBUF_BUFG              |                                                             |                          |                3 |             16 |         5.33 |
|  i_COMM_RW_IBUF_BUFG                |                                                             |                          |                7 |             16 |         2.29 |
| ~i_COMM_RW_IBUF_BUFG                |                                                             |                          |                7 |             16 |         2.29 |
| ~o_pulse_out_OBUF_BUFG              |                                                             | i_ADC_DnB_IBUF           |                4 |             16 |         4.00 |
| ~i_XCO_IBUF_BUFG                    | MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0                     |                          |                2 |             16 |         8.00 |
|  divOut                             |                                                             | countDone_i_1_n_0        |                5 |             16 |         3.20 |
|  Pulse_out_BUFG                     | EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0                      |                          |                7 |             17 |         2.43 |
|  ram/CLK_TO_MEM_DIST_OUT            | MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0 |                          |                5 |             17 |         3.40 |
+-------------------------------------+-------------------------------------------------------------+--------------------------+------------------+----------------+--------------+


