<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='496' type='bool llvm::MachineRegisterInfo::use_empty(unsigned int RegNo) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='494'>/// use_empty - Return true if there are no instructions using the specified
  /// register.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='189' u='c' c='_ZN4llvm17InstructionSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='345' u='c' c='_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='535' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='462' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='644' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='909' u='c' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='101' u='c' c='_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='202' u='c' c='_ZN4llvm18MipsSEDAGToDAGISel27replaceUsesWithCheriNullRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='259' u='c' c='_ZN4llvm18MipsSEDAGToDAGISel22replaceUsesWithZeroRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1957' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2741' u='c' c='_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcAsmPrinter.cpp' l='281' u='c' c='_ZN12_GLOBAL__N_115SparcAsmPrinter21EmitFunctionBodyStartEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExplicitLocals.cpp' l='224' u='c' c='_ZN12_GLOBAL__N_125WebAssemblyExplicitLocals20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExplicitLocals.cpp' l='390' u='c' c='_ZN12_GLOBAL__N_125WebAssemblyExplicitLocals20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegColoring.cpp' l='105' u='c' c='_ZN12_GLOBAL__N_122WebAssemblyRegColoring20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegNumbering.cpp' l='94' u='c' c='_ZN12_GLOBAL__N_123WebAssemblyRegNumbering20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='550' u='c' c='_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723'/>
<use f='llvm/llvm/lib/Target/X86/X86CallFrameOptimization.cpp' l='580' u='c' c='_ZN12_GLOBAL__N_124X86CallFrameOptimization18adjustCallSequenceERN4llvm15MachineFunctionERKNS0_11CallContextE'/>
<use f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='397' u='c' c='_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86OptimizeLEAs.cpp' l='657' u='c' c='_ZN12_GLOBAL__N_115OptimizeLEAPass19removeRedundantLEAsERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapInfoI2563385'/>
<use f='llvm/llvm/lib/Target/X86/X86WinAllocaExpander.cpp' l='268' u='c' c='_ZN12_GLOBAL__N_120X86WinAllocaExpander5lowerEPN4llvm12MachineInstrENS0_8LoweringE'/>
