/* Generated by Yosys 0.47+149 (git sha1 384c19119, clang++ 18.1.8 -fPIC -O3) */

module spec4(clk, a_4, c_0, b_0, d_4, e_4, f_4, g_4, h_4, o_0, h_1, k_4, l_4, m_4, n_4, o_4);
input clk;
wire clk;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  input a_4;
  wire a_4;
  input b_0;
  wire b_0;
  input c_0;
  wire c_0;
  input clk;
  wire clk;
  output d_4;
  wire d_4;
  output e_4;
  wire e_4;
  output f_4;
  wire f_4;
  output g_4;
  wire g_4;
  output h_1;
  reg h_1 = 1'h0;
  output h_4;
  wire h_4;
  output k_4;
  wire k_4;
  output l_4;
  wire l_4;
  output m_4;
  wire m_4;
  output n_4;
  wire n_4;
  output o_0;
  wire o_0;
  output o_4;
  wire o_4;
  assign _00_ = c_0 & h_1;
  assign _01_ = _06_ & _00_;
  assign _03_ = _09_ & _02_;
  assign _06_ = a_4 & b_0;
  assign _07_ = c_0 & _05_;
  assign _08_ = _06_ & _07_;
  always @(posedge clk)
    h_1 <= _04_;
  assign _02_ = ~_01_;
  assign _04_ = ~_03_;
  assign _05_ = ~h_1;
  assign _09_ = ~_08_;
  assign n_4 = h_1;
  assign m_4 = h_1;
  assign l_4 = h_1;
  assign k_4 = h_1;
  assign o_0 = 1'h0;
  assign h_4 = 1'h0;
  assign g_4 = 1'h0;
  assign f_4 = 1'h0;
  assign e_4 = 1'h0;
  assign d_4 = 1'h0;
  assign o_4 = h_1;
endmodule
