#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x129807860 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1298079d0 .scope module, "counter_tb" "counter_tb" 3 3;
 .timescale -9 -12;
v0x129817f70_0 .var "clk", 0 0;
v0x129818010_0 .net "count", 2 0, v0x129817dc0_0;  1 drivers
v0x1298180c0_0 .var "rst", 0 0;
S_0x129807b40 .scope module, "uut" "counter" 3 12, 4 1 0, S_0x1298079d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 3 "count";
v0x129807d40_0 .net "clk", 0 0, v0x129817f70_0;  1 drivers
v0x129817dc0_0 .var "count", 2 0;
v0x129817e70_0 .net "rst", 0 0, v0x1298180c0_0;  1 drivers
E_0x129807d00 .event posedge, v0x129817e70_0, v0x129807d40_0;
    .scope S_0x129807b40;
T_0 ;
    %wait E_0x129807d00;
    %load/vec4 v0x129817e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x129817dc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x129817dc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x129817dc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1298079d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129817f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1298180c0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1298079d0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x129817f70_0;
    %inv;
    %store/vec4 v0x129817f70_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1298079d0;
T_3 ;
    %vpi_call/w 3 22 "$monitor", "Time=%7t ns | clk=%2b | rst=%2b | count=%3d", $time, v0x129817f70_0, v0x1298180c0_0, v0x129818010_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1298180c0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/counter_tb.v";
    "src/counter.v";
