--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 28 08:35:05 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     DigitalAnalog
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clock2]
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.500ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             state_FSM_i1  (from \slow/clk_o_13 +)
   Destination:    FD1S3JX    D              state_FSM_i1  (to \slow/clk_o_13 +)

   Delay:                   3.340ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      3.340ns data_path state_FSM_i1 to state_FSM_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.500ns

 Path Details: state_FSM_i1 to state_FSM_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              state_FSM_i1 (from \slow/clk_o_13)
Route         5   e 1.462                                  n61
LUT4        ---     0.493              A to Z              i1_3_lut_4_lut
Route         1   e 0.941                                  n4
                  --------
                    3.340  (28.1% logic, 71.9% route), 2 logic levels.


Passed:  The following path meets requirements by 1.500ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             state_FSM_i1  (from \slow/clk_o_13 +)
   Destination:    FD1S3AX    D              state_FSM_i2  (to \slow/clk_o_13 +)

   Delay:                   3.340ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      3.340ns data_path state_FSM_i1 to state_FSM_i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.500ns

 Path Details: state_FSM_i1 to state_FSM_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              state_FSM_i1 (from \slow/clk_o_13)
Route         5   e 1.462                                  n61
LUT4        ---     0.493              B to Z              i43_2_lut
Route         1   e 0.941                                  n71
                  --------
                    3.340  (28.1% logic, 71.9% route), 2 logic levels.


Passed:  The following path meets requirements by 1.500ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             state_FSM_i1  (from \slow/clk_o_13 +)
   Destination:    FD1S3AX    D              state_FSM_i4  (to \slow/clk_o_13 +)

   Delay:                   3.340ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      3.340ns data_path state_FSM_i1 to state_FSM_i4 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.500ns

 Path Details: state_FSM_i1 to state_FSM_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              state_FSM_i1 (from \slow/clk_o_13)
Route         5   e 1.462                                  n61
LUT4        ---     0.493              A to Z              i1_2_lut_3_lut
Route         1   e 0.941                                  n192
                  --------
                    3.340  (28.1% logic, 71.9% route), 2 logic levels.

Report: 3.500 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clock2]                  |     5.000 ns|     3.500 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc]                     |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  7 paths, 9 nets, and 15 connections (11.9% coverage)


Peak memory: 62394368 bytes, TRCE: 1212416 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
