
---thread c0t0: simulation ended due to commit stall.---
---The CPU commit stage has not received any instruction for 1M---
---cycles. Most likely, this means that a deadlock condition---
---occurred in the management of some modeled structure (network,---
---cache system, core queues, etc.).---
---Deadlock Detected Dumping System Status---
---Current cycle 53691390---
---last real cycle (current minus 1M) 52691390---
---Last committed memory lsq access 28164869 last committed lsq blk address 0x013ee000---
---Last issued lsq memory access 28181225 last issued lsq blk address 0x012ee000---
---Last committed memory fetch access 27640503 last committed fetch blk address 0x00007000---
---Last issued fetch memory access 27640503 last issued fetch blk address 0x00007000---


Oldest start_time in the system is 52690063

---L1_v_caches---
---gpu_v_caches[0] Rx top queue size 0---
---gpu_v_caches[0] Rx bottom queue size 0---
---gpu_v_caches[0] Tx bottom queue size 0---
---gpu_v_caches[0] Coherence queue size 0---
---gpu_v_caches[0] Pending request queue size 0---
---gpu_v_caches[0] Retry queue size 0---
---gpu_v_caches[0] Write back queue size 0---
---gpu_v_caches[0] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[1] Rx top queue size 0---
---gpu_v_caches[1] Rx bottom queue size 0---
---gpu_v_caches[1] Tx bottom queue size 0---
---gpu_v_caches[1] Coherence queue size 0---
---gpu_v_caches[1] Pending request queue size 0---
---gpu_v_caches[1] Retry queue size 0---
---gpu_v_caches[1] Write back queue size 0---
---gpu_v_caches[1] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[2] Rx top queue size 0---
---gpu_v_caches[2] Rx bottom queue size 0---
---gpu_v_caches[2] Tx bottom queue size 0---
---gpu_v_caches[2] Coherence queue size 0---
---gpu_v_caches[2] Pending request queue size 0---
---gpu_v_caches[2] Retry queue size 0---
---gpu_v_caches[2] Write back queue size 0---
---gpu_v_caches[2] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[3] Rx top queue size 0---
---gpu_v_caches[3] Rx bottom queue size 0---
---gpu_v_caches[3] Tx bottom queue size 0---
---gpu_v_caches[3] Coherence queue size 0---
---gpu_v_caches[3] Pending request queue size 0---
---gpu_v_caches[3] Retry queue size 0---
---gpu_v_caches[3] Write back queue size 0---
---gpu_v_caches[3] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[4] Rx top queue size 0---
---gpu_v_caches[4] Rx bottom queue size 0---
---gpu_v_caches[4] Tx bottom queue size 0---
---gpu_v_caches[4] Coherence queue size 0---
---gpu_v_caches[4] Pending request queue size 0---
---gpu_v_caches[4] Retry queue size 0---
---gpu_v_caches[4] Write back queue size 0---
---gpu_v_caches[4] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[5] Rx top queue size 0---
---gpu_v_caches[5] Rx bottom queue size 0---
---gpu_v_caches[5] Tx bottom queue size 0---
---gpu_v_caches[5] Coherence queue size 0---
---gpu_v_caches[5] Pending request queue size 0---
---gpu_v_caches[5] Retry queue size 0---
---gpu_v_caches[5] Write back queue size 0---
---gpu_v_caches[5] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[6] Rx top queue size 0---
---gpu_v_caches[6] Rx bottom queue size 0---
---gpu_v_caches[6] Tx bottom queue size 0---
---gpu_v_caches[6] Coherence queue size 0---
---gpu_v_caches[6] Pending request queue size 0---
---gpu_v_caches[6] Retry queue size 0---
---gpu_v_caches[6] Write back queue size 0---
---gpu_v_caches[6] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[7] Rx top queue size 0---
---gpu_v_caches[7] Rx bottom queue size 0---
---gpu_v_caches[7] Tx bottom queue size 0---
---gpu_v_caches[7] Coherence queue size 0---
---gpu_v_caches[7] Pending request queue size 0---
---gpu_v_caches[7] Retry queue size 0---
---gpu_v_caches[7] Write back queue size 0---
---gpu_v_caches[7] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[8] Rx top queue size 0---
---gpu_v_caches[8] Rx bottom queue size 0---
---gpu_v_caches[8] Tx bottom queue size 0---
---gpu_v_caches[8] Coherence queue size 0---
---gpu_v_caches[8] Pending request queue size 0---
---gpu_v_caches[8] Retry queue size 0---
---gpu_v_caches[8] Write back queue size 0---
---gpu_v_caches[8] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[9] Rx top queue size 0---
---gpu_v_caches[9] Rx bottom queue size 0---
---gpu_v_caches[9] Tx bottom queue size 0---
---gpu_v_caches[9] Coherence queue size 0---
---gpu_v_caches[9] Pending request queue size 0---
---gpu_v_caches[9] Retry queue size 0---
---gpu_v_caches[9] Write back queue size 0---
---gpu_v_caches[9] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[10] Rx top queue size 0---
---gpu_v_caches[10] Rx bottom queue size 0---
---gpu_v_caches[10] Tx bottom queue size 0---
---gpu_v_caches[10] Coherence queue size 0---
---gpu_v_caches[10] Pending request queue size 0---
---gpu_v_caches[10] Retry queue size 0---
---gpu_v_caches[10] Write back queue size 0---
---gpu_v_caches[10] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[11] Rx top queue size 0---
---gpu_v_caches[11] Rx bottom queue size 0---
---gpu_v_caches[11] Tx bottom queue size 0---
---gpu_v_caches[11] Coherence queue size 0---
---gpu_v_caches[11] Pending request queue size 0---
---gpu_v_caches[11] Retry queue size 0---
---gpu_v_caches[11] Write back queue size 0---
---gpu_v_caches[11] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[12] Rx top queue size 0---
---gpu_v_caches[12] Rx bottom queue size 0---
---gpu_v_caches[12] Tx bottom queue size 0---
---gpu_v_caches[12] Coherence queue size 0---
---gpu_v_caches[12] Pending request queue size 0---
---gpu_v_caches[12] Retry queue size 0---
---gpu_v_caches[12] Write back queue size 0---
---gpu_v_caches[12] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[13] Rx top queue size 0---
---gpu_v_caches[13] Rx bottom queue size 0---
---gpu_v_caches[13] Tx bottom queue size 0---
---gpu_v_caches[13] Coherence queue size 0---
---gpu_v_caches[13] Pending request queue size 0---
---gpu_v_caches[13] Retry queue size 0---
---gpu_v_caches[13] Write back queue size 0---
---gpu_v_caches[13] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[14] Rx top queue size 0---
---gpu_v_caches[14] Rx bottom queue size 0---
---gpu_v_caches[14] Tx bottom queue size 0---
---gpu_v_caches[14] Coherence queue size 0---
---gpu_v_caches[14] Pending request queue size 0---
---gpu_v_caches[14] Retry queue size 0---
---gpu_v_caches[14] Write back queue size 0---
---gpu_v_caches[14] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_v_caches[15] Rx top queue size 0---
---gpu_v_caches[15] Rx bottom queue size 0---
---gpu_v_caches[15] Tx bottom queue size 0---
---gpu_v_caches[15] Coherence queue size 0---
---gpu_v_caches[15] Pending request queue size 0---
---gpu_v_caches[15] Retry queue size 0---
---gpu_v_caches[15] Write back queue size 0---
---gpu_v_caches[15] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1


---gpu_L2_caches---
---gpu_l2_caches[0] Rx top queue size 0---
---gpu_l2_caches[0] Rx bottom queue size 0---
---gpu_l2_caches[0] Tx top queue size 0---
---gpu_l2_caches[0] Tx bottom queue size 0---
---gpu_l2_caches[0] Coherence queue size 0---
---gpu_l2_caches[0] Pending request queue size 0---
---gpu_l2_caches[0] Retry queue size 0---
---gpu_l2_caches[0] Write back queue size 0---
---gpu_l2_caches[0] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_l2_caches[0] Rx top queue size 0---
---gpu_l2_caches[0] Rx bottom queue size 0---
---gpu_l2_caches[0] Tx top queue size 0---
---gpu_l2_caches[0] Tx bottom queue size 0---
---gpu_l2_caches[0] Coherence queue size 0---
---gpu_l2_caches[0] Pending request queue size 0---
---gpu_l2_caches[0] Retry queue size 0---
---gpu_l2_caches[0] Write back queue size 0---
---gpu_l2_caches[0] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_l2_caches[0] Rx top queue size 0---
---gpu_l2_caches[0] Rx bottom queue size 0---
---gpu_l2_caches[0] Tx top queue size 0---
---gpu_l2_caches[0] Tx bottom queue size 0---
---gpu_l2_caches[0] Coherence queue size 0---
---gpu_l2_caches[0] Pending request queue size 0---
---gpu_l2_caches[0] Retry queue size 0---
---gpu_l2_caches[0] Write back queue size 0---
---gpu_l2_caches[0] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---gpu_l2_caches[0] Rx top queue size 0---
---gpu_l2_caches[0] Rx bottom queue size 0---
---gpu_l2_caches[0] Tx top queue size 0---
---gpu_l2_caches[0] Tx bottom queue size 0---
---gpu_l2_caches[0] Coherence queue size 0---
---gpu_l2_caches[0] Pending request queue size 0---
---gpu_l2_caches[0] Retry queue size 0---
---gpu_l2_caches[0] Write back queue size 0---
---gpu_l2_caches[0] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1


---hub-iommu---
---hub_iommu Rx top port 0 queue size 0---
---hub_iommu Rx top port 1 queue size 0---
---hub_iommu Rx top port 2 queue size 0---
---hub_iommu Rx top port 3 queue size 0---
---hub_iommu Rx bottom queue size 0---
---hub_iommu Tx top port 0 queue size 0---
---hub_iommu Tx top port 1 queue size 0---
---hub_iommu Tx top port 2 queue size 0---
---hub_iommu Tx top port 3 queue size 0---
---hub_iommu Tx bottom queue size 0---


---cores---
---c0 fetch queue size 0---
---c0 uop queue size 0---
---c0 inst queue size 1---
	 Core id 0 inst slot 0 rob_uop id 76104878 op_code 63
---c0 load queue size 1---
	 Core id 0 load slot 0 rob_uop id 76104876 op_code 52
---c0 store queue size 0---
---c0 pred queue size 0---
---c0 event queue size 3---
	 Core id 0 event_queue_uop id 76104874 syscall_ready 0 op_code 67
	 Core id 0 event_queue_uop id 76104875 syscall_ready 0 op_code 6
	 Core id 0 event_queue_uop id 76104877 syscall_ready 0 op_code 2
---c0 rob queue size 0---
	 Core id 0 ROB slot 41 rob_uop id 76104873 syscall_ready 0 op_code 59 start_cycle 45925389 <-- ROB head
	 Core id 0 ROB slot 42 rob_uop id 76104874 syscall_ready 0 op_code 67 start_cycle 45925389 
	 Core id 0 ROB slot 43 rob_uop id 76104875 syscall_ready 0 op_code 6 start_cycle 45925389 
	 Core id 0 ROB slot 44 rob_uop id 76104876 syscall_ready 0 op_code 52 start_cycle 45925389 
	 Core id 0 ROB slot 45 rob_uop id 76104877 syscall_ready 0 op_code 2 start_cycle 45925389 
	 Core id 0 ROB slot 46 rob_uop id 76104878 syscall_ready 0 op_code 63 start_cycle 45925389 

---c1 fetch queue size 0---
---c1 uop queue size 0---
---c1 inst queue size 0---
---c1 load queue size 0---
---c1 store queue size 0---
---c1 pred queue size 0---
---c1 event queue size 0---
---c1 rob queue size 0---

---c2 fetch queue size 0---
---c2 uop queue size 0---
---c2 inst queue size 0---
---c2 load queue size 0---
---c2 store queue size 0---
---c2 pred queue size 0---
---c2 event queue size 0---
---c2 rob queue size 0---

---c3 fetch queue size 0---
---c3 uop queue size 0---
---c3 inst queue size 0---
---c3 load queue size 0---
---c3 store queue size 0---
---c3 pred queue size 0---
---c3 event queue size 0---
---c3 rob queue size 0---


---L1_d_caches---
---l1_d_caches[0] Rx top queue size 1---
	 l1_d_caches[0].Rx_queue_top slot 0 packet id 28181225 access type cgm_access_cpu_fence addr 0x012ee000 blk addr 0x012ee000 pending_bit 0 upgrade bit 0 start_cycle 52690063
---l1_d_caches[0] Rx bottom queue size 0---
---l1_d_caches[0] Tx bottom queue size 0---
---l1_d_caches[0] Coherence queue size 0---
---l1_d_caches[0] Pending request queue size 0---
---l1_d_caches[0] Retry queue size 0---
---l1_d_caches[0] Write back queue size 0---
---l1_d_caches[0] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---l1_d_caches[1] Rx top queue size 0---
---l1_d_caches[1] Rx bottom queue size 0---
---l1_d_caches[1] Tx bottom queue size 0---
---l1_d_caches[1] Coherence queue size 0---
---l1_d_caches[1] Pending request queue size 0---
---l1_d_caches[1] Retry queue size 0---
---l1_d_caches[1] Write back queue size 0---
---l1_d_caches[1] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---l1_d_caches[2] Rx top queue size 0---
---l1_d_caches[2] Rx bottom queue size 0---
---l1_d_caches[2] Tx bottom queue size 0---
---l1_d_caches[2] Coherence queue size 0---
---l1_d_caches[2] Pending request queue size 0---
---l1_d_caches[2] Retry queue size 0---
---l1_d_caches[2] Write back queue size 0---
---l1_d_caches[2] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---l1_d_caches[3] Rx top queue size 0---
---l1_d_caches[3] Rx bottom queue size 0---
---l1_d_caches[3] Tx bottom queue size 0---
---l1_d_caches[3] Coherence queue size 0---
---l1_d_caches[3] Pending request queue size 0---
---l1_d_caches[3] Retry queue size 0---
---l1_d_caches[3] Write back queue size 0---
---l1_d_caches[3] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---L2_caches---
---l2_caches[0] Rx top queue size 0---
---l2_caches[0] Rx bottom queue size 0---
---l2_caches[0] Tx top queue size 0---
---l2_caches[0] Tx bottom queue size 0---
---l2_caches[0] Coherence queue size 0---
---l2_caches[0] Pending request queue size 0---
---l2_caches[0] Retry queue size 0---
---l2_caches[0] Write back queue size 0---
---l2_caches[0] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---l2_caches[1] Rx top queue size 0---
---l2_caches[1] Rx bottom queue size 0---
---l2_caches[1] Tx top queue size 0---
---l2_caches[1] Tx bottom queue size 0---
---l2_caches[1] Coherence queue size 0---
---l2_caches[1] Pending request queue size 0---
---l2_caches[1] Retry queue size 0---
---l2_caches[1] Write back queue size 0---
---l2_caches[1] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---l2_caches[2] Rx top queue size 0---
---l2_caches[2] Rx bottom queue size 0---
---l2_caches[2] Tx top queue size 0---
---l2_caches[2] Tx bottom queue size 0---
---l2_caches[2] Coherence queue size 0---
---l2_caches[2] Pending request queue size 0---
---l2_caches[2] Retry queue size 0---
---l2_caches[2] Write back queue size 0---
---l2_caches[2] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---l2_caches[3] Rx top queue size 0---
---l2_caches[3] Rx bottom queue size 0---
---l2_caches[3] Tx top queue size 0---
---l2_caches[3] Tx bottom queue size 0---
---l2_caches[3] Coherence queue size 0---
---l2_caches[3] Pending request queue size 0---
---l2_caches[3] Retry queue size 0---
---l2_caches[3] Write back queue size 0---
---l2_caches[3] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---L3_caches---
---l3_caches[0] Rx top queue size 0---
---l3_caches[0] Rx bottom queue size 0---
---l3_caches[0] Tx top queue size 0---
---l3_caches[0] Tx bottom queue size 0---
---l3_caches[0] Coherence queue size 0---
---l3_caches[0] Pending request queue size 0---
---l3_caches[0] Retry queue size 0---
---l3_caches[0] Write back queue size 0---
---l3_caches[0] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---l3_caches[1] Rx top queue size 0---
---l3_caches[1] Rx bottom queue size 0---
---l3_caches[1] Tx top queue size 0---
---l3_caches[1] Tx bottom queue size 0---
---l3_caches[1] Coherence queue size 0---
---l3_caches[1] Pending request queue size 0---
---l3_caches[1] Retry queue size 0---
---l3_caches[1] Write back queue size 0---
---l3_caches[1] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---l3_caches[2] Rx top queue size 0---
---l3_caches[2] Rx bottom queue size 0---
---l3_caches[2] Tx top queue size 0---
---l3_caches[2] Tx bottom queue size 0---
---l3_caches[2] Coherence queue size 0---
---l3_caches[2] Pending request queue size 0---
---l3_caches[2] Retry queue size 0---
---l3_caches[2] Write back queue size 0---
---l3_caches[2] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---l3_caches[3] Rx top queue size 0---
---l3_caches[3] Rx bottom queue size 0---
---l3_caches[3] Tx top queue size 0---
---l3_caches[3] Tx bottom queue size 0---
---l3_caches[3] Coherence queue size 0---
---l3_caches[3] Pending request queue size 0---
---l3_caches[3] Retry queue size 0---
---l3_caches[3] Write back queue size 0---
---l3_caches[3] ORT size 0---
	ort row 0 tag -1 set -1 pending action -1
	ort row 1 tag -1 set -1 pending action -1
	ort row 2 tag -1 set -1 pending action -1
	ort row 3 tag -1 set -1 pending action -1
	ort row 4 tag -1 set -1 pending action -1
	ort row 5 tag -1 set -1 pending action -1
	ort row 6 tag -1 set -1 pending action -1
	ort row 7 tag -1 set -1 pending action -1
	ort row 8 tag -1 set -1 pending action -1
	ort row 9 tag -1 set -1 pending action -1
	ort row 10 tag -1 set -1 pending action -1
	ort row 11 tag -1 set -1 pending action -1
	ort row 12 tag -1 set -1 pending action -1
	ort row 13 tag -1 set -1 pending action -1
	ort row 14 tag -1 set -1 pending action -1
	ort row 15 tag -1 set -1 pending action -1

---Switches---
---switch[0] North in queue size 0---
---switch[0] North out queue size 0---
---switch[0] East in queue size 0---
---switch[0] East out queue size 0---
---switch[0] South in queue size 0---
---switch[0] South out queue size 0---
---switch[0] West in queue size 0---
---switch[0] West out queue size 0---

---switch[1] North in queue size 0---
---switch[1] North out queue size 0---
---switch[1] East in queue size 0---
---switch[1] East out queue size 0---
---switch[1] South in queue size 0---
---switch[1] South out queue size 0---
---switch[1] West in queue size 0---
---switch[1] West out queue size 0---

---switch[2] North in queue size 0---
---switch[2] North out queue size 0---
---switch[2] East in queue size 0---
---switch[2] East out queue size 0---
---switch[2] South in queue size 0---
---switch[2] South out queue size 0---
---switch[2] West in queue size 0---
---switch[2] West out queue size 0---

---switch[3] North in queue size 0---
---switch[3] North out queue size 0---
---switch[3] East in queue size 0---
---switch[3] East out queue size 0---
---switch[3] South in queue size 0---
---switch[3] South out queue size 0---
---switch[3] West in queue size 0---
---switch[3] West out queue size 0---

---switch[4] North in queue size 0---
---switch[4] North out queue size 0---
---switch[4] East in queue size 0---
---switch[4] East out queue size 0---
---switch[4] South in queue size 0---
---switch[4] South out queue size 0---
---switch[4] West in queue size 0---
---switch[4] West out queue size 0---

---System Agent---
---sys_agent Rx top queue size 0---
---sys_agent Rx bottom queue size 0---
---sys_agent Tx top queue size 0---
---sys_agent Tx bottom queue size 0---

---Memory Controller---
---mem_ctrl Rx top queue size 0---
---mem_ctrl DRAM access buffer size 0---
---mem_ctrl Tx top queue size 0---

