TimeQuest Timing Analyzer report for sys
Thu Jun 17 03:41:34 2021
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Output Enable Times
 17. Minimum Output Enable Times
 18. Output Disable Times
 19. Minimum Output Disable Times
 20. Slow 1100mV 85C Model Metastability Report
 21. Slow 1100mV 0C Model Fmax Summary
 22. Slow 1100mV 0C Model Setup Summary
 23. Slow 1100mV 0C Model Hold Summary
 24. Slow 1100mV 0C Model Recovery Summary
 25. Slow 1100mV 0C Model Removal Summary
 26. Slow 1100mV 0C Model Minimum Pulse Width Summary
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Slow 1100mV 0C Model Metastability Report
 36. Fast 1100mV 85C Model Setup Summary
 37. Fast 1100mV 85C Model Hold Summary
 38. Fast 1100mV 85C Model Recovery Summary
 39. Fast 1100mV 85C Model Removal Summary
 40. Fast 1100mV 85C Model Minimum Pulse Width Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Output Enable Times
 46. Minimum Output Enable Times
 47. Output Disable Times
 48. Minimum Output Disable Times
 49. Fast 1100mV 85C Model Metastability Report
 50. Fast 1100mV 0C Model Setup Summary
 51. Fast 1100mV 0C Model Hold Summary
 52. Fast 1100mV 0C Model Recovery Summary
 53. Fast 1100mV 0C Model Removal Summary
 54. Fast 1100mV 0C Model Minimum Pulse Width Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Output Enable Times
 60. Minimum Output Enable Times
 61. Output Disable Times
 62. Minimum Output Disable Times
 63. Fast 1100mV 0C Model Metastability Report
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1100mv 0c Model)
 72. Signal Integrity Metrics (Slow 1100mv 85c Model)
 73. Signal Integrity Metrics (Fast 1100mv 0c Model)
 74. Signal Integrity Metrics (Fast 1100mv 85c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; sys                                                ;
; Device Family      ; Cyclone V                                          ;
; Device Name        ; 5CSEMA5F31C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                             ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                    ; Source                                                                                         ; Targets                                                                                                    ;
+--------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; CLOCK2_50                                                                                              ; Base      ; 37.036 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { CLOCK2_50 }                                                                                              ;
; CLOCK_50                                                                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { CLOCK_50 }                                                                                               ;
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]              ; Generated ; 2.645  ; 378.0 MHz  ; 0.000 ; 1.322  ; 50.00      ; 2         ; 28          ;       ;        ;           ;            ; false    ; CLOCK2_50                                                                                 ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin      ; { my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] }              ;
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk            ; Generated ; 82.008 ; 12.19 MHz  ; 0.000 ; 41.004 ; 50.00      ; 31        ; 1           ;       ;        ;           ;            ; false    ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0] ; { my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk }            ;
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 }                              ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 }                              ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 }  ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 }                             ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 }                             ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 } ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 }                               ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 }                               ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 }   ;
+--------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                             ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------+------+
; 206.61 MHz ; 206.61 MHz      ; CLOCK_50                                                                                               ;      ;
; 284.33 MHz ; 284.33 MHz      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;      ;
; 301.2 MHz  ; 301.2 MHz       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;      ;
; 302.11 MHz ; 302.11 MHz      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ;      ;
; 306.28 MHz ; 306.28 MHz      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ;      ;
; 318.27 MHz ; 318.27 MHz      ; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ;      ;
; 318.88 MHz ; 318.88 MHz      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                                             ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; -9.473 ; -161.291      ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; -9.266 ; -155.157      ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; -5.321 ; -68.418       ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -5.099 ; -64.690       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -5.082 ; -91.976       ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; -4.855 ; -67.949       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; -4.763 ; -63.986       ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -4.617 ; -86.942       ;
; CLOCK_50                                                                                               ; -3.840 ; -1693.007     ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; -1.811 ; -4.812        ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                                              ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                               ; -0.153 ; -1.749        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 0.264  ; 0.000         ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; 0.330  ; 0.000         ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; 0.355  ; 0.000         ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 0.360  ; 0.000         ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; 0.360  ; 0.000         ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 0.503  ; 0.000         ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; 0.646  ; 0.000         ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; 2.827  ; 0.000         ;
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; 3.296  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                                               ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                               ; -2.174 ; -1226.274     ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -0.394 ; -30.574       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -0.394 ; -27.680       ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; -0.394 ; -23.799       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; -0.394 ; -20.759       ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; -0.394 ; -19.411       ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -0.394 ; -15.460       ;
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; -0.394 ; -12.294       ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; -0.394 ; -10.233       ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; -0.394 ; -2.043        ;
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]              ; 1.322  ; 0.000         ;
; CLOCK2_50                                                                                              ; 18.418 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; CLOCK_50                                                                                               ; 2.562 ; 3.281 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_ADCLRCK ; CLOCK_50                                                                                               ; 2.185 ; 2.861 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_BCLK    ; CLOCK_50                                                                                               ; 2.902 ; 3.908 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_DACLRCK ; CLOCK_50                                                                                               ; 2.155 ; 2.915 ; Rise       ; CLOCK_50                                                                                               ;
; KEY[*]      ; CLOCK_50                                                                                               ; 2.736 ; 3.257 ; Rise       ; CLOCK_50                                                                                               ;
;  KEY[0]     ; CLOCK_50                                                                                               ; 2.736 ; 3.257 ; Rise       ; CLOCK_50                                                                                               ;
; CLOCK_50    ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 2.434 ; 2.745 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; KEY[*]      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 4.482 ; 5.121 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
;  KEY[0]     ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 4.482 ; 5.121 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; CLOCK_50    ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 3.077 ; 3.571 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; KEY[*]      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 4.073 ; 4.768 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
;  KEY[0]     ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 4.073 ; 4.768 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; CLOCK_50    ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 3.725 ; 4.051 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
; KEY[*]      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 4.169 ; 4.611 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
;  KEY[0]     ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 4.169 ; 4.611 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                   ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; CLOCK_50                                                                                               ; -1.343 ; -1.980 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_ADCLRCK ; CLOCK_50                                                                                               ; -1.010 ; -1.608 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_BCLK    ; CLOCK_50                                                                                               ; -1.641 ; -2.535 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_DACLRCK ; CLOCK_50                                                                                               ; -0.967 ; -1.631 ; Rise       ; CLOCK_50                                                                                               ;
; KEY[*]      ; CLOCK_50                                                                                               ; 0.709  ; 0.536  ; Rise       ; CLOCK_50                                                                                               ;
;  KEY[0]     ; CLOCK_50                                                                                               ; 0.709  ; 0.536  ; Rise       ; CLOCK_50                                                                                               ;
; CLOCK_50    ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -1.509 ; -1.771 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; KEY[*]      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -2.128 ; -2.424 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
;  KEY[0]     ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -2.128 ; -2.424 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; CLOCK_50    ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -2.058 ; -2.467 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; KEY[*]      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -2.409 ; -2.699 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
;  KEY[0]     ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -2.409 ; -2.699 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; CLOCK_50    ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -2.598 ; -2.935 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
; KEY[*]      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -2.310 ; -2.507 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
;  KEY[0]     ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -2.310 ; -2.507 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                 ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                             ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; CLOCK_50                                                                 ; 12.614 ; 14.365 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SCLK ; CLOCK_50                                                                 ; 10.065 ; 10.641 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SDAT ; CLOCK_50                                                                 ; 14.230 ; 15.691 ; Rise       ; CLOCK_50                                                                                    ;
; HEX0[*]       ; CLOCK_50                                                                 ; 12.882 ; 13.065 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[0]      ; CLOCK_50                                                                 ; 12.315 ; 12.591 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[1]      ; CLOCK_50                                                                 ; 12.342 ; 12.563 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[2]      ; CLOCK_50                                                                 ; 12.281 ; 12.409 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[3]      ; CLOCK_50                                                                 ; 12.753 ; 13.065 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[4]      ; CLOCK_50                                                                 ; 12.402 ; 12.251 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[5]      ; CLOCK_50                                                                 ; 12.621 ; 12.935 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[6]      ; CLOCK_50                                                                 ; 12.882 ; 12.635 ; Rise       ; CLOCK_50                                                                                    ;
; HEX2[*]       ; CLOCK_50                                                                 ; 12.525 ; 12.957 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[0]      ; CLOCK_50                                                                 ; 10.891 ; 11.014 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[1]      ; CLOCK_50                                                                 ; 11.840 ; 12.249 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[2]      ; CLOCK_50                                                                 ; 11.907 ; 12.360 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[3]      ; CLOCK_50                                                                 ; 11.744 ; 12.173 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[4]      ; CLOCK_50                                                                 ; 12.354 ; 12.957 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[5]      ; CLOCK_50                                                                 ; 11.769 ; 12.127 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[6]      ; CLOCK_50                                                                 ; 12.525 ; 11.948 ; Rise       ; CLOCK_50                                                                                    ;
; HEX4[*]       ; CLOCK_50                                                                 ; 9.158  ; 9.029  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[0]      ; CLOCK_50                                                                 ; 8.423  ; 8.623  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[1]      ; CLOCK_50                                                                 ; 8.526  ; 8.774  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[2]      ; CLOCK_50                                                                 ; 8.482  ; 8.635  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[3]      ; CLOCK_50                                                                 ; 8.491  ; 8.617  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[4]      ; CLOCK_50                                                                 ; 8.678  ; 9.029  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[5]      ; CLOCK_50                                                                 ; 8.613  ; 8.908  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[6]      ; CLOCK_50                                                                 ; 9.158  ; 8.922  ; Rise       ; CLOCK_50                                                                                    ;
; AUD_XCK       ; CLOCK2_50                                                                ; 7.065  ;        ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; CLOCK2_50                                                                ;        ; 6.931  ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; HEX0[*]       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.659 ; 11.871 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[0]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 10.916 ; 11.163 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[1]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.117 ; 11.369 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[2]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.087 ; 11.186 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[3]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.539 ; 11.871 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[4]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.188 ; 11.285 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[5]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.404 ; 11.741 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[6]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.659 ; 11.437 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                         ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                             ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; CLOCK_50                                                                 ; 11.500 ; 13.056 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SCLK ; CLOCK_50                                                                 ; 9.176  ; 9.664  ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SDAT ; CLOCK_50                                                                 ; 11.819 ; 13.092 ; Rise       ; CLOCK_50                                                                                    ;
; HEX0[*]       ; CLOCK_50                                                                 ; 9.081  ; 9.331  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[0]      ; CLOCK_50                                                                 ; 9.081  ; 9.331  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[1]      ; CLOCK_50                                                                 ; 9.350  ; 9.592  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[2]      ; CLOCK_50                                                                 ; 9.300  ; 9.414  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[3]      ; CLOCK_50                                                                 ; 9.724  ; 9.919  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[4]      ; CLOCK_50                                                                 ; 9.411  ; 9.545  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[5]      ; CLOCK_50                                                                 ; 9.613  ; 9.812  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[6]      ; CLOCK_50                                                                 ; 9.839  ; 9.618  ; Rise       ; CLOCK_50                                                                                    ;
; HEX2[*]       ; CLOCK_50                                                                 ; 8.529  ; 8.624  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[0]      ; CLOCK_50                                                                 ; 8.529  ; 8.624  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[1]      ; CLOCK_50                                                                 ; 9.412  ; 9.781  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[2]      ; CLOCK_50                                                                 ; 9.422  ; 10.010 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[3]      ; CLOCK_50                                                                 ; 9.263  ; 9.609  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[4]      ; CLOCK_50                                                                 ; 9.853  ; 10.531 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[5]      ; CLOCK_50                                                                 ; 9.246  ; 9.549  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[6]      ; CLOCK_50                                                                 ; 9.920  ; 9.498  ; Rise       ; CLOCK_50                                                                                    ;
; HEX4[*]       ; CLOCK_50                                                                 ; 7.237  ; 7.398  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[0]      ; CLOCK_50                                                                 ; 7.401  ; 7.549  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[1]      ; CLOCK_50                                                                 ; 7.391  ; 7.578  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[2]      ; CLOCK_50                                                                 ; 7.353  ; 7.479  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[3]      ; CLOCK_50                                                                 ; 7.237  ; 7.398  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[4]      ; CLOCK_50                                                                 ; 7.545  ; 7.828  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[5]      ; CLOCK_50                                                                 ; 7.459  ; 7.702  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[6]      ; CLOCK_50                                                                 ; 7.909  ; 7.640  ; Rise       ; CLOCK_50                                                                                    ;
; AUD_XCK       ; CLOCK2_50                                                                ; 5.017  ;        ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; CLOCK2_50                                                                ;        ; 4.904  ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; HEX0[*]       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.087  ; 7.231  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[0]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.087  ; 7.231  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[1]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.309  ; 7.430  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[2]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.122  ; 7.334  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[3]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.704  ; 7.892  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[4]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.488  ; 7.507  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[5]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.577  ; 7.769  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[6]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.769  ; 7.450  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 11.828 ; 11.861 ; Rise       ; CLOCK_50        ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 10.524 ; 10.556 ; Rise       ; CLOCK_50        ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 12.619    ; 12.586    ; Rise       ; CLOCK_50        ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 10.963    ; 10.931    ; Rise       ; CLOCK_50        ;
+---------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                                            ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                             ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------+------+
; 204.58 MHz ; 204.58 MHz      ; CLOCK_50                                                                                               ;      ;
; 289.44 MHz ; 289.44 MHz      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;      ;
; 298.95 MHz ; 298.95 MHz      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ;      ;
; 299.31 MHz ; 299.31 MHz      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;      ;
; 315.06 MHz ; 315.06 MHz      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ;      ;
; 320.62 MHz ; 320.62 MHz      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;      ;
; 336.13 MHz ; 336.13 MHz      ; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                                              ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; -9.822 ; -166.512      ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; -9.630 ; -160.970      ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; -5.376 ; -65.671       ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -5.189 ; -61.612       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -5.182 ; -87.011       ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; -4.938 ; -66.766       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; -4.867 ; -63.152       ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -4.712 ; -82.689       ;
; CLOCK_50                                                                                               ; -3.888 ; -1628.950     ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; -2.005 ; -5.469        ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                                               ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                               ; -0.478 ; -23.692       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 0.195  ; 0.000         ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; 0.329  ; 0.000         ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 0.341  ; 0.000         ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; 0.373  ; 0.000         ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; 0.378  ; 0.000         ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 0.493  ; 0.000         ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; 0.898  ; 0.000         ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; 3.018  ; 0.000         ;
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; 3.396  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                                                ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                               ; -2.174 ; -1281.443     ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -0.394 ; -30.248       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -0.394 ; -27.019       ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; -0.394 ; -23.259       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; -0.394 ; -20.655       ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; -0.394 ; -19.361       ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -0.394 ; -15.346       ;
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; -0.394 ; -11.898       ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; -0.394 ; -10.736       ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; -0.394 ; -2.110        ;
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]              ; 1.322  ; 0.000         ;
; CLOCK2_50                                                                                              ; 18.444 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; CLOCK_50                                                                                               ; 2.164 ; 2.929 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_ADCLRCK ; CLOCK_50                                                                                               ; 1.783 ; 2.517 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_BCLK    ; CLOCK_50                                                                                               ; 2.464 ; 3.476 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_DACLRCK ; CLOCK_50                                                                                               ; 1.795 ; 2.557 ; Rise       ; CLOCK_50                                                                                               ;
; KEY[*]      ; CLOCK_50                                                                                               ; 2.453 ; 2.985 ; Rise       ; CLOCK_50                                                                                               ;
;  KEY[0]     ; CLOCK_50                                                                                               ; 2.453 ; 2.985 ; Rise       ; CLOCK_50                                                                                               ;
; CLOCK_50    ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 2.461 ; 2.777 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; KEY[*]      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 4.430 ; 5.058 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
;  KEY[0]     ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 4.430 ; 5.058 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; CLOCK_50    ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 3.076 ; 3.554 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; KEY[*]      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 3.955 ; 4.662 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
;  KEY[0]     ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 3.955 ; 4.662 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; CLOCK_50    ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 3.726 ; 4.066 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
; KEY[*]      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 4.174 ; 4.615 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
;  KEY[0]     ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 4.174 ; 4.615 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                   ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; CLOCK_50                                                                                               ; -0.974 ; -1.588 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_ADCLRCK ; CLOCK_50                                                                                               ; -0.636 ; -1.221 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_BCLK    ; CLOCK_50                                                                                               ; -1.232 ; -2.047 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_DACLRCK ; CLOCK_50                                                                                               ; -0.632 ; -1.231 ; Rise       ; CLOCK_50                                                                                               ;
; KEY[*]      ; CLOCK_50                                                                                               ; 0.889  ; 0.642  ; Rise       ; CLOCK_50                                                                                               ;
;  KEY[0]     ; CLOCK_50                                                                                               ; 0.889  ; 0.642  ; Rise       ; CLOCK_50                                                                                               ;
; CLOCK_50    ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -1.533 ; -1.795 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; KEY[*]      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -2.085 ; -2.471 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
;  KEY[0]     ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -2.085 ; -2.471 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; CLOCK_50    ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -2.064 ; -2.474 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; KEY[*]      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -2.329 ; -2.719 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
;  KEY[0]     ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -2.329 ; -2.719 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; CLOCK_50    ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -2.589 ; -2.928 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
; KEY[*]      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -2.242 ; -2.534 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
;  KEY[0]     ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -2.242 ; -2.534 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                 ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                             ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; CLOCK_50                                                                 ; 12.199 ; 13.917 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SCLK ; CLOCK_50                                                                 ; 9.631  ; 10.249 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SDAT ; CLOCK_50                                                                 ; 13.833 ; 15.266 ; Rise       ; CLOCK_50                                                                                    ;
; HEX0[*]       ; CLOCK_50                                                                 ; 12.787 ; 12.958 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[0]      ; CLOCK_50                                                                 ; 12.214 ; 12.536 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[1]      ; CLOCK_50                                                                 ; 12.238 ; 12.472 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[2]      ; CLOCK_50                                                                 ; 12.085 ; 12.335 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[3]      ; CLOCK_50                                                                 ; 12.618 ; 12.958 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[4]      ; CLOCK_50                                                                 ; 12.288 ; 12.155 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[5]      ; CLOCK_50                                                                 ; 12.505 ; 12.824 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[6]      ; CLOCK_50                                                                 ; 12.787 ; 12.515 ; Rise       ; CLOCK_50                                                                                    ;
; HEX2[*]       ; CLOCK_50                                                                 ; 12.392 ; 12.803 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[0]      ; CLOCK_50                                                                 ; 10.824 ; 10.941 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[1]      ; CLOCK_50                                                                 ; 11.704 ; 12.132 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[2]      ; CLOCK_50                                                                 ; 11.775 ; 12.239 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[3]      ; CLOCK_50                                                                 ; 11.621 ; 12.053 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[4]      ; CLOCK_50                                                                 ; 12.196 ; 12.803 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[5]      ; CLOCK_50                                                                 ; 11.619 ; 12.008 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[6]      ; CLOCK_50                                                                 ; 12.392 ; 11.792 ; Rise       ; CLOCK_50                                                                                    ;
; HEX4[*]       ; CLOCK_50                                                                 ; 8.984  ; 8.886  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[0]      ; CLOCK_50                                                                 ; 8.304  ; 8.492  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[1]      ; CLOCK_50                                                                 ; 8.402  ; 8.635  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[2]      ; CLOCK_50                                                                 ; 8.348  ; 8.507  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[3]      ; CLOCK_50                                                                 ; 8.340  ; 8.474  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[4]      ; CLOCK_50                                                                 ; 8.540  ; 8.886  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[5]      ; CLOCK_50                                                                 ; 8.481  ; 8.764  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[6]      ; CLOCK_50                                                                 ; 8.984  ; 8.730  ; Rise       ; CLOCK_50                                                                                    ;
; AUD_XCK       ; CLOCK2_50                                                                ; 6.888  ;        ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; CLOCK2_50                                                                ;        ; 6.770  ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; HEX0[*]       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.071 ; 11.336 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[0]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 10.360 ; 10.668 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[1]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 10.557 ; 10.850 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[2]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 10.463 ; 10.616 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[3]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 10.950 ; 11.336 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[4]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 10.616 ; 10.771 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[5]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 10.831 ; 11.202 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[6]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.071 ; 10.804 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                         ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                             ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; CLOCK_50                                                                 ; 11.113 ; 12.604 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SCLK ; CLOCK_50                                                                 ; 8.778  ; 9.269  ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SDAT ; CLOCK_50                                                                 ; 11.396 ; 12.619 ; Rise       ; CLOCK_50                                                                                    ;
; HEX0[*]       ; CLOCK_50                                                                 ; 8.949  ; 9.252  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[0]      ; CLOCK_50                                                                 ; 8.949  ; 9.252  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[1]      ; CLOCK_50                                                                 ; 9.182  ; 9.476  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[2]      ; CLOCK_50                                                                 ; 9.124  ; 9.281  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[3]      ; CLOCK_50                                                                 ; 9.528  ; 9.778  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[4]      ; CLOCK_50                                                                 ; 9.232  ; 9.408  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[5]      ; CLOCK_50                                                                 ; 9.433  ; 9.672  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[6]      ; CLOCK_50                                                                 ; 9.683  ; 9.431  ; Rise       ; CLOCK_50                                                                                    ;
; HEX2[*]       ; CLOCK_50                                                                 ; 8.422  ; 8.524  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[0]      ; CLOCK_50                                                                 ; 8.422  ; 8.524  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[1]      ; CLOCK_50                                                                 ; 9.235  ; 9.624  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[2]      ; CLOCK_50                                                                 ; 9.255  ; 9.870  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[3]      ; CLOCK_50                                                                 ; 9.108  ; 9.469  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[4]      ; CLOCK_50                                                                 ; 9.658  ; 10.378 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[5]      ; CLOCK_50                                                                 ; 9.068  ; 9.408  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[6]      ; CLOCK_50                                                                 ; 9.759  ; 9.330  ; Rise       ; CLOCK_50                                                                                    ;
; HEX4[*]       ; CLOCK_50                                                                 ; 7.084  ; 7.239  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[0]      ; CLOCK_50                                                                 ; 7.255  ; 7.405  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[1]      ; CLOCK_50                                                                 ; 7.233  ; 7.419  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[2]      ; CLOCK_50                                                                 ; 7.183  ; 7.329  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[3]      ; CLOCK_50                                                                 ; 7.084  ; 7.239  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[4]      ; CLOCK_50                                                                 ; 7.376  ; 7.672  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[5]      ; CLOCK_50                                                                 ; 7.297  ; 7.535  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[6]      ; CLOCK_50                                                                 ; 7.715  ; 7.454  ; Rise       ; CLOCK_50                                                                                    ;
; AUD_XCK       ; CLOCK2_50                                                                ; 4.908  ;        ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; CLOCK2_50                                                                ;        ; 4.807  ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; HEX0[*]       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.627  ; 6.812  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[0]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.627  ; 6.812  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[1]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.850  ; 7.007  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[2]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.643  ; 6.908  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[3]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.213  ; 7.455  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[4]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.993  ; 7.079  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[5]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.107  ; 7.338  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[6]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.315  ; 6.955  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 11.335 ; 11.386 ; Rise       ; CLOCK_50        ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 10.114 ; 10.164 ; Rise       ; CLOCK_50        ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 12.119    ; 12.068    ; Rise       ; CLOCK_50        ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 10.507    ; 10.457    ; Rise       ; CLOCK_50        ;
+---------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                                             ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; -5.033 ; -84.944       ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; -4.913 ; -81.978       ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; -2.759 ; -31.050       ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -2.662 ; -28.561       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -2.622 ; -39.055       ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; -2.497 ; -28.546       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; -2.405 ; -26.326       ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -2.354 ; -37.435       ;
; CLOCK_50                                                                                               ; -1.959 ; -684.130      ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; -0.613 ; -1.550        ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                                              ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                               ; -0.230 ; -5.732        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -0.115 ; -1.917        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -0.007 ; -0.064        ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; 0.071  ; 0.000         ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; 0.110  ; 0.000         ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; 0.111  ; 0.000         ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; 0.141  ; 0.000         ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 0.189  ; 0.000         ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; 1.354  ; 0.000         ;
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; 1.597  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                                               ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                               ; -2.174 ; -665.041      ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; -0.139 ; -0.332        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; -0.102 ; -2.476        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -0.089 ; -3.009        ;
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; -0.054 ; -0.963        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; -0.043 ; -1.062        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -0.027 ; -0.443        ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; -0.023 ; -0.197        ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; -0.006 ; -0.084        ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 0.057  ; 0.000         ;
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]              ; 1.322  ; 0.000         ;
; CLOCK2_50                                                                                              ; 18.161 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; CLOCK_50                                                                                               ; 1.458 ; 2.369 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_ADCLRCK ; CLOCK_50                                                                                               ; 1.241 ; 2.111 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_BCLK    ; CLOCK_50                                                                                               ; 1.768 ; 2.855 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_DACLRCK ; CLOCK_50                                                                                               ; 1.250 ; 2.154 ; Rise       ; CLOCK_50                                                                                               ;
; KEY[*]      ; CLOCK_50                                                                                               ; 1.624 ; 2.326 ; Rise       ; CLOCK_50                                                                                               ;
;  KEY[0]     ; CLOCK_50                                                                                               ; 1.624 ; 2.326 ; Rise       ; CLOCK_50                                                                                               ;
; CLOCK_50    ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 1.348 ; 1.883 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; KEY[*]      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 2.527 ; 3.320 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
;  KEY[0]     ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 2.527 ; 3.320 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; CLOCK_50    ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 1.765 ; 2.392 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; KEY[*]      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 2.221 ; 3.125 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
;  KEY[0]     ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 2.221 ; 3.125 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; CLOCK_50    ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 2.093 ; 2.638 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
; KEY[*]      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 2.350 ; 2.969 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
;  KEY[0]     ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 2.350 ; 2.969 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                   ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; CLOCK_50                                                                                               ; -0.825 ; -1.678 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_ADCLRCK ; CLOCK_50                                                                                               ; -0.631 ; -1.444 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_BCLK    ; CLOCK_50                                                                                               ; -1.103 ; -2.107 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_DACLRCK ; CLOCK_50                                                                                               ; -0.625 ; -1.458 ; Rise       ; CLOCK_50                                                                                               ;
; KEY[*]      ; CLOCK_50                                                                                               ; 0.424  ; -0.067 ; Rise       ; CLOCK_50                                                                                               ;
;  KEY[0]     ; CLOCK_50                                                                                               ; 0.424  ; -0.067 ; Rise       ; CLOCK_50                                                                                               ;
; CLOCK_50    ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -0.773 ; -1.280 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; KEY[*]      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -1.137 ; -1.768 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
;  KEY[0]     ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -1.137 ; -1.768 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; CLOCK_50    ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -1.114 ; -1.705 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; KEY[*]      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -1.318 ; -1.954 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
;  KEY[0]     ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -1.318 ; -1.954 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; CLOCK_50    ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -1.429 ; -1.972 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
; KEY[*]      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -1.259 ; -1.801 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
;  KEY[0]     ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -1.259 ; -1.801 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                ;
+---------------+--------------------------------------------------------------------------+-------+--------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                               ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                                             ;
+---------------+--------------------------------------------------------------------------+-------+--------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; CLOCK_50                                                                 ; 7.988 ; 9.652  ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SCLK ; CLOCK_50                                                                 ; 5.957 ; 6.516  ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SDAT ; CLOCK_50                                                                 ; 8.724 ; 10.187 ; Rise       ; CLOCK_50                                                                                    ;
; HEX0[*]       ; CLOCK_50                                                                 ; 7.935 ; 8.040  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[0]      ; CLOCK_50                                                                 ; 7.403 ; 7.662  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[1]      ; CLOCK_50                                                                 ; 7.418 ; 7.659  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[2]      ; CLOCK_50                                                                 ; 7.403 ; 7.573  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[3]      ; CLOCK_50                                                                 ; 7.710 ; 8.040  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[4]      ; CLOCK_50                                                                 ; 7.496 ; 7.539  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[5]      ; CLOCK_50                                                                 ; 7.619 ; 7.939  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[6]      ; CLOCK_50                                                                 ; 7.935 ; 7.656  ; Rise       ; CLOCK_50                                                                                    ;
; HEX2[*]       ; CLOCK_50                                                                 ; 7.871 ; 8.165  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[0]      ; CLOCK_50                                                                 ; 6.584 ; 6.767  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[1]      ; CLOCK_50                                                                 ; 7.199 ; 7.640  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[2]      ; CLOCK_50                                                                 ; 7.268 ; 7.741  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[3]      ; CLOCK_50                                                                 ; 7.140 ; 7.578  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[4]      ; CLOCK_50                                                                 ; 7.555 ; 8.165  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[5]      ; CLOCK_50                                                                 ; 7.145 ; 7.540  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[6]      ; CLOCK_50                                                                 ; 7.871 ; 7.336  ; Rise       ; CLOCK_50                                                                                    ;
; HEX4[*]       ; CLOCK_50                                                                 ; 5.557 ; 5.514  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[0]      ; CLOCK_50                                                                 ; 5.001 ; 5.257  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[1]      ; CLOCK_50                                                                 ; 5.049 ; 5.336  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[2]      ; CLOCK_50                                                                 ; 5.026 ; 5.237  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[3]      ; CLOCK_50                                                                 ; 5.008 ; 5.190  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[4]      ; CLOCK_50                                                                 ; 5.134 ; 5.514  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[5]      ; CLOCK_50                                                                 ; 5.078 ; 5.442  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[6]      ; CLOCK_50                                                                 ; 5.557 ; 5.257  ; Rise       ; CLOCK_50                                                                                    ;
; AUD_XCK       ; CLOCK2_50                                                                ; 4.074 ;        ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; CLOCK2_50                                                                ;       ; 4.066  ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; HEX0[*]       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.653 ; 7.758  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[0]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.035 ; 7.250  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[1]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.136 ; 7.377  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[2]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.121 ; 7.291  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[3]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.428 ; 7.758  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[4]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.214 ; 7.276  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[5]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.337 ; 7.657  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[6]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 7.653 ; 7.374  ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
+---------------+--------------------------------------------------------------------------+-------+--------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                       ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                             ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; CLOCK_50                                                                 ; 7.358 ; 8.865 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SCLK ; CLOCK_50                                                                 ; 5.489 ; 5.981 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SDAT ; CLOCK_50                                                                 ; 7.503 ; 8.734 ; Rise       ; CLOCK_50                                                                                    ;
; HEX0[*]       ; CLOCK_50                                                                 ; 5.509 ; 5.744 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[0]      ; CLOCK_50                                                                 ; 5.509 ; 5.744 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[1]      ; CLOCK_50                                                                 ; 5.676 ; 5.897 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[2]      ; CLOCK_50                                                                 ; 5.688 ; 5.847 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[3]      ; CLOCK_50                                                                 ; 5.949 ; 6.216 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[4]      ; CLOCK_50                                                                 ; 5.752 ; 5.956 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[5]      ; CLOCK_50                                                                 ; 5.865 ; 6.135 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[6]      ; CLOCK_50                                                                 ; 6.176 ; 5.920 ; Rise       ; CLOCK_50                                                                                    ;
; HEX2[*]       ; CLOCK_50                                                                 ; 5.228 ; 5.363 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[0]      ; CLOCK_50                                                                 ; 5.228 ; 5.363 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[1]      ; CLOCK_50                                                                 ; 5.806 ; 6.196 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[2]      ; CLOCK_50                                                                 ; 5.851 ; 6.383 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[3]      ; CLOCK_50                                                                 ; 5.719 ; 6.086 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[4]      ; CLOCK_50                                                                 ; 6.111 ; 6.734 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[5]      ; CLOCK_50                                                                 ; 5.705 ; 6.044 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[6]      ; CLOCK_50                                                                 ; 6.346 ; 5.912 ; Rise       ; CLOCK_50                                                                                    ;
; HEX4[*]       ; CLOCK_50                                                                 ; 4.344 ; 4.523 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[0]      ; CLOCK_50                                                                 ; 4.480 ; 4.693 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[1]      ; CLOCK_50                                                                 ; 4.485 ; 4.730 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[2]      ; CLOCK_50                                                                 ; 4.461 ; 4.648 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[3]      ; CLOCK_50                                                                 ; 4.344 ; 4.523 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[4]      ; CLOCK_50                                                                 ; 4.587 ; 4.868 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[5]      ; CLOCK_50                                                                 ; 4.519 ; 4.820 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[6]      ; CLOCK_50                                                                 ; 4.858 ; 4.577 ; Rise       ; CLOCK_50                                                                                    ;
; AUD_XCK       ; CLOCK2_50                                                                ; 3.038 ;       ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; CLOCK2_50                                                                ;       ; 3.035 ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; HEX0[*]       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.380 ; 4.565 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[0]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.380 ; 4.565 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[1]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.493 ; 4.663 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[2]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.424 ; 4.630 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[3]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.766 ; 5.016 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[4]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.662 ; 4.748 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[5]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.682 ; 4.922 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[6]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.967 ; 4.664 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 6.893 ; 6.981 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 6.171 ; 6.258 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 7.622     ; 7.534     ; Rise       ; CLOCK_50        ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 6.661     ; 6.574     ; Rise       ; CLOCK_50        ;
+---------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                                              ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; -4.766 ; -79.986       ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; -4.697 ; -78.261       ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; -2.608 ; -26.490       ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -2.526 ; -24.977       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -2.504 ; -33.376       ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; -2.370 ; -25.031       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; -2.301 ; -23.020       ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -2.253 ; -31.954       ;
; CLOCK_50                                                                                               ; -1.796 ; -552.011      ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; -0.698 ; -1.862        ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                                               ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                               ; -0.448 ; -22.581       ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -0.159 ; -2.714        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -0.061 ; -0.623        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; 0.101  ; 0.000         ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; 0.102  ; 0.000         ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 0.103  ; 0.000         ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; 0.113  ; 0.000         ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; 0.222  ; 0.000         ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; 1.379  ; 0.000         ;
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; 1.566  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                                                ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                               ; -2.174 ; -665.309      ;
; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; -0.093 ; -0.239        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; -0.040 ; -0.821        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -0.037 ; -1.096        ;
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; -0.005 ; -0.063        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; -0.001 ; -0.009        ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; 0.004  ; 0.000         ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; 0.012  ; 0.000         ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 0.018  ; 0.000         ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 0.083  ; 0.000         ;
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]              ; 1.322  ; 0.000         ;
; CLOCK2_50                                                                                              ; 18.150 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; CLOCK_50                                                                                               ; 1.143 ; 2.042 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_ADCLRCK ; CLOCK_50                                                                                               ; 0.943 ; 1.802 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_BCLK    ; CLOCK_50                                                                                               ; 1.377 ; 2.407 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_DACLRCK ; CLOCK_50                                                                                               ; 0.966 ; 1.841 ; Rise       ; CLOCK_50                                                                                               ;
; KEY[*]      ; CLOCK_50                                                                                               ; 1.398 ; 2.077 ; Rise       ; CLOCK_50                                                                                               ;
;  KEY[0]     ; CLOCK_50                                                                                               ; 1.398 ; 2.077 ; Rise       ; CLOCK_50                                                                                               ;
; CLOCK_50    ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 1.347 ; 1.883 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; KEY[*]      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 2.399 ; 3.143 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
;  KEY[0]     ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 2.399 ; 3.143 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; CLOCK_50    ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 1.727 ; 2.334 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; KEY[*]      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 2.105 ; 2.958 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
;  KEY[0]     ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 2.105 ; 2.958 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; CLOCK_50    ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 2.015 ; 2.574 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
; KEY[*]      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 2.253 ; 2.861 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
;  KEY[0]     ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 2.253 ; 2.861 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                   ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; CLOCK_50                                                                                               ; -0.544 ; -1.355 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_ADCLRCK ; CLOCK_50                                                                                               ; -0.365 ; -1.134 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_BCLK    ; CLOCK_50                                                                                               ; -0.750 ; -1.661 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_DACLRCK ; CLOCK_50                                                                                               ; -0.373 ; -1.148 ; Rise       ; CLOCK_50                                                                                               ;
; KEY[*]      ; CLOCK_50                                                                                               ; 0.470  ; -0.051 ; Rise       ; CLOCK_50                                                                                               ;
;  KEY[0]     ; CLOCK_50                                                                                               ; 0.470  ; -0.051 ; Rise       ; CLOCK_50                                                                                               ;
; CLOCK_50    ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -0.799 ; -1.313 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; KEY[*]      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -1.100 ; -1.740 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
;  KEY[0]     ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -1.100 ; -1.740 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; CLOCK_50    ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -1.106 ; -1.687 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; KEY[*]      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -1.257 ; -1.907 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
;  KEY[0]     ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -1.257 ; -1.907 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; CLOCK_50    ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -1.382 ; -1.946 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
; KEY[*]      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -1.209 ; -1.782 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
;  KEY[0]     ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -1.209 ; -1.782 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                               ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                             ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; CLOCK_50                                                                 ; 7.386 ; 8.700 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SCLK ; CLOCK_50                                                                 ; 5.434 ; 5.936 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SDAT ; CLOCK_50                                                                 ; 8.048 ; 9.228 ; Rise       ; CLOCK_50                                                                                    ;
; HEX0[*]       ; CLOCK_50                                                                 ; 7.421 ; 7.538 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[0]      ; CLOCK_50                                                                 ; 7.023 ; 7.219 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[1]      ; CLOCK_50                                                                 ; 7.030 ; 7.210 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[2]      ; CLOCK_50                                                                 ; 6.984 ; 7.108 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[3]      ; CLOCK_50                                                                 ; 7.289 ; 7.538 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[4]      ; CLOCK_50                                                                 ; 7.088 ; 7.076 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[5]      ; CLOCK_50                                                                 ; 7.211 ; 7.449 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[6]      ; CLOCK_50                                                                 ; 7.421 ; 7.215 ; Rise       ; CLOCK_50                                                                                    ;
; HEX2[*]       ; CLOCK_50                                                                 ; 7.352 ; 7.610 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[0]      ; CLOCK_50                                                                 ; 6.252 ; 6.389 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[1]      ; CLOCK_50                                                                 ; 6.837 ; 7.159 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[2]      ; CLOCK_50                                                                 ; 6.886 ; 7.237 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[3]      ; CLOCK_50                                                                 ; 6.782 ; 7.102 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[4]      ; CLOCK_50                                                                 ; 7.154 ; 7.610 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[5]      ; CLOCK_50                                                                 ; 6.768 ; 7.062 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[6]      ; CLOCK_50                                                                 ; 7.352 ; 6.944 ; Rise       ; CLOCK_50                                                                                    ;
; HEX4[*]       ; CLOCK_50                                                                 ; 5.183 ; 5.131 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[0]      ; CLOCK_50                                                                 ; 4.708 ; 4.919 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[1]      ; CLOCK_50                                                                 ; 4.749 ; 4.989 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[2]      ; CLOCK_50                                                                 ; 4.732 ; 4.899 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[3]      ; CLOCK_50                                                                 ; 4.727 ; 4.866 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[4]      ; CLOCK_50                                                                 ; 4.852 ; 5.131 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[5]      ; CLOCK_50                                                                 ; 4.797 ; 5.075 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[6]      ; CLOCK_50                                                                 ; 5.183 ; 4.922 ; Rise       ; CLOCK_50                                                                                    ;
; AUD_XCK       ; CLOCK2_50                                                                ; 3.920 ;       ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; CLOCK2_50                                                                ;       ; 3.861 ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; HEX0[*]       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.788 ; 6.911 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[0]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.304 ; 6.457 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[1]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.403 ; 6.583 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[2]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.357 ; 6.473 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[3]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.662 ; 6.911 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[4]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.461 ; 6.496 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[5]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.584 ; 6.822 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[6]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 6.788 ; 6.588 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                       ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                             ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; CLOCK_50                                                                 ; 6.795 ; 7.958 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SCLK ; CLOCK_50                                                                 ; 4.998 ; 5.417 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SDAT ; CLOCK_50                                                                 ; 6.885 ; 7.854 ; Rise       ; CLOCK_50                                                                                    ;
; HEX0[*]       ; CLOCK_50                                                                 ; 5.253 ; 5.431 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[0]      ; CLOCK_50                                                                 ; 5.253 ; 5.431 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[1]      ; CLOCK_50                                                                 ; 5.396 ; 5.561 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[2]      ; CLOCK_50                                                                 ; 5.390 ; 5.499 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[3]      ; CLOCK_50                                                                 ; 5.639 ; 5.833 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[4]      ; CLOCK_50                                                                 ; 5.452 ; 5.595 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[5]      ; CLOCK_50                                                                 ; 5.565 ; 5.763 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[6]      ; CLOCK_50                                                                 ; 5.782 ; 5.601 ; Rise       ; CLOCK_50                                                                                    ;
; HEX2[*]       ; CLOCK_50                                                                 ; 4.960 ; 5.058 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[0]      ; CLOCK_50                                                                 ; 4.960 ; 5.058 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[1]      ; CLOCK_50                                                                 ; 5.509 ; 5.789 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[2]      ; CLOCK_50                                                                 ; 5.541 ; 5.951 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[3]      ; CLOCK_50                                                                 ; 5.435 ; 5.693 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[4]      ; CLOCK_50                                                                 ; 5.783 ; 6.268 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[5]      ; CLOCK_50                                                                 ; 5.400 ; 5.650 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[6]      ; CLOCK_50                                                                 ; 5.908 ; 5.596 ; Rise       ; CLOCK_50                                                                                    ;
; HEX4[*]       ; CLOCK_50                                                                 ; 4.094 ; 4.229 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[0]      ; CLOCK_50                                                                 ; 4.211 ; 4.383 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[1]      ; CLOCK_50                                                                 ; 4.211 ; 4.409 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[2]      ; CLOCK_50                                                                 ; 4.196 ; 4.336 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[3]      ; CLOCK_50                                                                 ; 4.094 ; 4.229 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[4]      ; CLOCK_50                                                                 ; 4.312 ; 4.531 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[5]      ; CLOCK_50                                                                 ; 4.250 ; 4.486 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[6]      ; CLOCK_50                                                                 ; 4.518 ; 4.281 ; Rise       ; CLOCK_50                                                                                    ;
; AUD_XCK       ; CLOCK2_50                                                                ; 2.911 ;       ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; CLOCK2_50                                                                ;       ; 2.858 ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; HEX0[*]       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 3.965 ; 4.093 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[0]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 3.965 ; 4.093 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[1]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.073 ; 4.185 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[2]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 3.985 ; 4.141 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[3]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.317 ; 4.494 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[4]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.195 ; 4.249 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[5]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.243 ; 4.412 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[6]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.430 ; 4.202 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 6.339 ; 6.409 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 5.676 ; 5.745 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 6.976     ; 6.906     ; Rise       ; CLOCK_50        ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; CLOCK_50   ; 6.086     ; 6.017     ; Rise       ; CLOCK_50        ;
+---------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                   ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                        ; -9.822    ; -0.478  ; N/A      ; N/A     ; -2.174              ;
;  CLOCK2_50                                                                                              ; N/A       ; N/A     ; N/A      ; N/A     ; 18.150              ;
;  CLOCK_50                                                                                               ; -3.888    ; -0.478  ; N/A      ; N/A     ; -2.174              ;
;  my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]              ; N/A       ; N/A     ; N/A      ; N/A     ; 1.322               ;
;  sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; -9.822    ; 1.566   ; N/A      ; N/A     ; -0.394              ;
;  sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; -4.938    ; 0.113   ; N/A      ; N/A     ; -0.394              ;
;  sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -4.712    ; -0.061  ; N/A      ; N/A     ; -0.394              ;
;  sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; -9.630    ; 1.354   ; N/A      ; N/A     ; -0.394              ;
;  sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; -4.867    ; 0.101   ; N/A      ; N/A     ; -0.394              ;
;  sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -5.182    ; -0.159  ; N/A      ; N/A     ; -0.394              ;
;  sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; -2.005    ; 0.071   ; N/A      ; N/A     ; -0.394              ;
;  sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; -5.376    ; 0.102   ; N/A      ; N/A     ; -0.394              ;
;  sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -5.189    ; 0.103   ; N/A      ; N/A     ; -0.394              ;
; Design-wide TNS                                                                                         ; -2458.228 ; -25.918 ; 0.0      ; 0.0     ; -1442.075           ;
;  CLOCK2_50                                                                                              ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                                               ; -1693.007 ; -23.692 ; N/A      ; N/A     ; -1281.443           ;
;  my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]              ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; -166.512  ; 0.000   ; N/A      ; N/A     ; -12.294             ;
;  sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; -67.949   ; 0.000   ; N/A      ; N/A     ; -23.799             ;
;  sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -86.942   ; -0.623  ; N/A      ; N/A     ; -30.574             ;
;  sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; -160.970  ; 0.000   ; N/A      ; N/A     ; -10.736             ;
;  sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; -63.986   ; 0.000   ; N/A      ; N/A     ; -20.759             ;
;  sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -91.976   ; -2.714  ; N/A      ; N/A     ; -27.680             ;
;  sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; -5.469    ; 0.000   ; N/A      ; N/A     ; -2.110              ;
;  sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; -68.418   ; 0.000   ; N/A      ; N/A     ; -19.411             ;
;  sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -64.690   ; 0.000   ; N/A      ; N/A     ; -15.460             ;
+---------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; CLOCK_50                                                                                               ; 2.562 ; 3.281 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_ADCLRCK ; CLOCK_50                                                                                               ; 2.185 ; 2.861 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_BCLK    ; CLOCK_50                                                                                               ; 2.902 ; 3.908 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_DACLRCK ; CLOCK_50                                                                                               ; 2.155 ; 2.915 ; Rise       ; CLOCK_50                                                                                               ;
; KEY[*]      ; CLOCK_50                                                                                               ; 2.736 ; 3.257 ; Rise       ; CLOCK_50                                                                                               ;
;  KEY[0]     ; CLOCK_50                                                                                               ; 2.736 ; 3.257 ; Rise       ; CLOCK_50                                                                                               ;
; CLOCK_50    ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 2.461 ; 2.777 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; KEY[*]      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 4.482 ; 5.121 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
;  KEY[0]     ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 4.482 ; 5.121 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; CLOCK_50    ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 3.077 ; 3.571 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; KEY[*]      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 4.073 ; 4.768 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
;  KEY[0]     ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 4.073 ; 4.768 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; CLOCK_50    ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 3.726 ; 4.066 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
; KEY[*]      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 4.174 ; 4.615 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
;  KEY[0]     ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 4.174 ; 4.615 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
+-------------+--------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                   ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; CLOCK_50                                                                                               ; -0.544 ; -1.355 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_ADCLRCK ; CLOCK_50                                                                                               ; -0.365 ; -1.134 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_BCLK    ; CLOCK_50                                                                                               ; -0.750 ; -1.661 ; Rise       ; CLOCK_50                                                                                               ;
; AUD_DACLRCK ; CLOCK_50                                                                                               ; -0.373 ; -1.148 ; Rise       ; CLOCK_50                                                                                               ;
; KEY[*]      ; CLOCK_50                                                                                               ; 0.889  ; 0.642  ; Rise       ; CLOCK_50                                                                                               ;
;  KEY[0]     ; CLOCK_50                                                                                               ; 0.889  ; 0.642  ; Rise       ; CLOCK_50                                                                                               ;
; CLOCK_50    ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -0.773 ; -1.280 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; KEY[*]      ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -1.100 ; -1.740 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
;  KEY[0]     ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; -1.100 ; -1.740 ; Rise       ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ;
; CLOCK_50    ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -1.106 ; -1.687 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; KEY[*]      ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -1.257 ; -1.907 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
;  KEY[0]     ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; -1.257 ; -1.907 ; Rise       ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ;
; CLOCK_50    ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -1.382 ; -1.946 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
; KEY[*]      ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -1.209 ; -1.782 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
;  KEY[0]     ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; -1.209 ; -1.782 ; Rise       ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ;
+-------------+--------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                 ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                             ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; CLOCK_50                                                                 ; 12.614 ; 14.365 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SCLK ; CLOCK_50                                                                 ; 10.065 ; 10.641 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SDAT ; CLOCK_50                                                                 ; 14.230 ; 15.691 ; Rise       ; CLOCK_50                                                                                    ;
; HEX0[*]       ; CLOCK_50                                                                 ; 12.882 ; 13.065 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[0]      ; CLOCK_50                                                                 ; 12.315 ; 12.591 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[1]      ; CLOCK_50                                                                 ; 12.342 ; 12.563 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[2]      ; CLOCK_50                                                                 ; 12.281 ; 12.409 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[3]      ; CLOCK_50                                                                 ; 12.753 ; 13.065 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[4]      ; CLOCK_50                                                                 ; 12.402 ; 12.251 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[5]      ; CLOCK_50                                                                 ; 12.621 ; 12.935 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[6]      ; CLOCK_50                                                                 ; 12.882 ; 12.635 ; Rise       ; CLOCK_50                                                                                    ;
; HEX2[*]       ; CLOCK_50                                                                 ; 12.525 ; 12.957 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[0]      ; CLOCK_50                                                                 ; 10.891 ; 11.014 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[1]      ; CLOCK_50                                                                 ; 11.840 ; 12.249 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[2]      ; CLOCK_50                                                                 ; 11.907 ; 12.360 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[3]      ; CLOCK_50                                                                 ; 11.744 ; 12.173 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[4]      ; CLOCK_50                                                                 ; 12.354 ; 12.957 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[5]      ; CLOCK_50                                                                 ; 11.769 ; 12.127 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[6]      ; CLOCK_50                                                                 ; 12.525 ; 11.948 ; Rise       ; CLOCK_50                                                                                    ;
; HEX4[*]       ; CLOCK_50                                                                 ; 9.158  ; 9.029  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[0]      ; CLOCK_50                                                                 ; 8.423  ; 8.623  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[1]      ; CLOCK_50                                                                 ; 8.526  ; 8.774  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[2]      ; CLOCK_50                                                                 ; 8.482  ; 8.635  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[3]      ; CLOCK_50                                                                 ; 8.491  ; 8.617  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[4]      ; CLOCK_50                                                                 ; 8.678  ; 9.029  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[5]      ; CLOCK_50                                                                 ; 8.613  ; 8.908  ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[6]      ; CLOCK_50                                                                 ; 9.158  ; 8.922  ; Rise       ; CLOCK_50                                                                                    ;
; AUD_XCK       ; CLOCK2_50                                                                ; 7.065  ;        ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; CLOCK2_50                                                                ;        ; 6.931  ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; HEX0[*]       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.659 ; 11.871 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[0]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 10.916 ; 11.163 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[1]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.117 ; 11.369 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[2]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.087 ; 11.186 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[3]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.539 ; 11.871 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[4]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.188 ; 11.285 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[5]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.404 ; 11.741 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[6]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 11.659 ; 11.437 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
+---------------+--------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                       ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                             ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; CLOCK_50                                                                 ; 6.795 ; 7.958 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SCLK ; CLOCK_50                                                                 ; 4.998 ; 5.417 ; Rise       ; CLOCK_50                                                                                    ;
; FPGA_I2C_SDAT ; CLOCK_50                                                                 ; 6.885 ; 7.854 ; Rise       ; CLOCK_50                                                                                    ;
; HEX0[*]       ; CLOCK_50                                                                 ; 5.253 ; 5.431 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[0]      ; CLOCK_50                                                                 ; 5.253 ; 5.431 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[1]      ; CLOCK_50                                                                 ; 5.396 ; 5.561 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[2]      ; CLOCK_50                                                                 ; 5.390 ; 5.499 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[3]      ; CLOCK_50                                                                 ; 5.639 ; 5.833 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[4]      ; CLOCK_50                                                                 ; 5.452 ; 5.595 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[5]      ; CLOCK_50                                                                 ; 5.565 ; 5.763 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX0[6]      ; CLOCK_50                                                                 ; 5.782 ; 5.601 ; Rise       ; CLOCK_50                                                                                    ;
; HEX2[*]       ; CLOCK_50                                                                 ; 4.960 ; 5.058 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[0]      ; CLOCK_50                                                                 ; 4.960 ; 5.058 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[1]      ; CLOCK_50                                                                 ; 5.509 ; 5.789 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[2]      ; CLOCK_50                                                                 ; 5.541 ; 5.951 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[3]      ; CLOCK_50                                                                 ; 5.435 ; 5.693 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[4]      ; CLOCK_50                                                                 ; 5.783 ; 6.268 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[5]      ; CLOCK_50                                                                 ; 5.400 ; 5.650 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX2[6]      ; CLOCK_50                                                                 ; 5.908 ; 5.596 ; Rise       ; CLOCK_50                                                                                    ;
; HEX4[*]       ; CLOCK_50                                                                 ; 4.094 ; 4.229 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[0]      ; CLOCK_50                                                                 ; 4.211 ; 4.383 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[1]      ; CLOCK_50                                                                 ; 4.211 ; 4.409 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[2]      ; CLOCK_50                                                                 ; 4.196 ; 4.336 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[3]      ; CLOCK_50                                                                 ; 4.094 ; 4.229 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[4]      ; CLOCK_50                                                                 ; 4.312 ; 4.531 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[5]      ; CLOCK_50                                                                 ; 4.250 ; 4.486 ; Rise       ; CLOCK_50                                                                                    ;
;  HEX4[6]      ; CLOCK_50                                                                 ; 4.518 ; 4.281 ; Rise       ; CLOCK_50                                                                                    ;
; AUD_XCK       ; CLOCK2_50                                                                ; 2.911 ;       ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; CLOCK2_50                                                                ;       ; 2.858 ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; HEX0[*]       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 3.965 ; 4.093 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[0]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 3.965 ; 4.093 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[1]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.073 ; 4.185 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[2]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 3.985 ; 4.141 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[3]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.317 ; 4.494 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[4]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.195 ; 4.249 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[5]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.243 ; 4.412 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
;  HEX0[6]      ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 ; 4.430 ; 4.202 ; Rise       ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                    ;
+---------------+--------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FPGA_I2C_SCLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_I2C_SDAT ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; FPGA_I2C_SDAT ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_DACLRCK   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_BCLK      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_I2C_SCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; FPGA_I2C_SDAT ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_I2C_SCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; FPGA_I2C_SDAT ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_I2C_SCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; FPGA_I2C_SDAT ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_I2C_SCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; FPGA_I2C_SDAT ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                             ; To Clock                                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                               ; CLOCK_50                                                                                               ; 9767     ; 0        ; 0        ; 0        ;
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; CLOCK_50                                                                                               ; 2592     ; 0        ; 0        ; 0        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; CLOCK_50                                                                                               ; 18       ; 0        ; 0        ; 0        ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; CLOCK_50                                                                                               ; 2592     ; 0        ; 0        ; 0        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; CLOCK_50                                                                                               ; 18       ; 0        ; 0        ; 0        ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; CLOCK_50                                                                                               ; 3        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; 2875857  ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; 32       ; 0        ; 0        ; 0        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; 314      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 17       ; 1        ; 0        ; 0        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 21       ; 0        ; 0        ; 0        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 264      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; 2875857  ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; 32       ; 0        ; 0        ; 0        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; 291      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 17       ; 1        ; 0        ; 0        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 21       ; 0        ; 0        ; 0        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 264      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; 3        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; 32       ; 0        ; 0        ; 0        ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; 310      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 17       ; 1        ; 0        ; 0        ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 6        ; 0        ; 0        ; 0        ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 234      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                             ; To Clock                                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                               ; CLOCK_50                                                                                               ; 9767     ; 0        ; 0        ; 0        ;
; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; CLOCK_50                                                                                               ; 2592     ; 0        ; 0        ; 0        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; CLOCK_50                                                                                               ; 18       ; 0        ; 0        ; 0        ;
; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; CLOCK_50                                                                                               ; 2592     ; 0        ; 0        ; 0        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; CLOCK_50                                                                                               ; 18       ; 0        ; 0        ; 0        ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; CLOCK_50                                                                                               ; 3        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                              ; 2875857  ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; 32       ; 0        ; 0        ; 0        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; 314      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 17       ; 1        ; 0        ; 0        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                              ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 21       ; 0        ; 0        ; 0        ;
; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25  ; 264      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                             ; 2875857  ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; 32       ; 0        ; 0        ; 0        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; 291      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 17       ; 1        ; 0        ; 0        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                             ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 21       ; 0        ; 0        ; 0        ;
; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 ; 264      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25                               ; 3        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; 32       ; 0        ; 0        ; 0        ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; 310      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                               ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 17       ; 1        ; 0        ; 0        ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25                               ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 6        ; 0        ; 0        ; 0        ;
; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25   ; 234      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 1421  ; 1421 ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 80    ; 80   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Jun 17 03:40:58 2021
Info: Command: quartus_sta v3 -c sys
Info: qsta_default_script.tcl version: #3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sys.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.036 -waveform {0.000 18.518} -name CLOCK2_50 CLOCK2_50
    Info (332110): create_generated_clock -source {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 28 -duty_cycle 50.00 -name {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]} {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 31 -duty_cycle 50.00 -name {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk} {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25
    Info (332105): create_clock -period 1.000 -name sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25
    Info (332105): create_clock -period 1.000 -name sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25
    Info (332105): create_clock -period 1.000 -name sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25
    Info (332105): create_clock -period 1.000 -name sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25
    Info (332105): create_clock -period 1.000 -name sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25
    Info (332105): create_clock -period 1.000 -name sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25
    Info (332105): create_clock -period 1.000 -name sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25
    Info (332105): create_clock -period 1.000 -name sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.473            -161.291 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -9.266            -155.157 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -5.321             -68.418 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -5.099             -64.690 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -5.082             -91.976 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -4.855             -67.949 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -4.763             -63.986 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -4.617             -86.942 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -3.840           -1693.007 CLOCK_50 
    Info (332119):    -1.811              -4.812 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
Info (332146): Worst-case hold slack is -0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.153              -1.749 CLOCK_50 
    Info (332119):     0.264               0.000 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     0.330               0.000 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.355               0.000 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.360               0.000 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     0.360               0.000 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.503               0.000 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     0.646               0.000 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     2.827               0.000 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     3.296               0.000 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174           -1226.274 CLOCK_50 
    Info (332119):    -0.394             -30.574 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -0.394             -27.680 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -0.394             -23.799 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -0.394             -20.759 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -0.394             -19.411 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -0.394             -15.460 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -0.394             -12.294 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -0.394             -10.233 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -0.394              -2.043 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     1.322               0.000 my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):    18.418               0.000 CLOCK2_50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.822            -166.512 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -9.630            -160.970 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -5.376             -65.671 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -5.189             -61.612 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -5.182             -87.011 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -4.938             -66.766 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -4.867             -63.152 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -4.712             -82.689 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -3.888           -1628.950 CLOCK_50 
    Info (332119):    -2.005              -5.469 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
Info (332146): Worst-case hold slack is -0.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.478             -23.692 CLOCK_50 
    Info (332119):     0.195               0.000 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     0.329               0.000 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.341               0.000 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     0.373               0.000 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.378               0.000 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.493               0.000 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     0.898               0.000 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     3.018               0.000 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     3.396               0.000 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174           -1281.443 CLOCK_50 
    Info (332119):    -0.394             -30.248 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -0.394             -27.019 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -0.394             -23.259 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -0.394             -20.655 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -0.394             -19.361 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -0.394             -15.346 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -0.394             -11.898 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -0.394             -10.736 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -0.394              -2.110 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     1.322               0.000 my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):    18.444               0.000 CLOCK2_50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.033
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.033             -84.944 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -4.913             -81.978 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -2.759             -31.050 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -2.662             -28.561 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -2.622             -39.055 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -2.497             -28.546 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -2.405             -26.326 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -2.354             -37.435 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -1.959            -684.130 CLOCK_50 
    Info (332119):    -0.613              -1.550 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
Info (332146): Worst-case hold slack is -0.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.230              -5.732 CLOCK_50 
    Info (332119):    -0.115              -1.917 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -0.007              -0.064 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     0.071               0.000 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     0.110               0.000 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.111               0.000 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.141               0.000 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.189               0.000 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     1.354               0.000 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     1.597               0.000 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174            -665.041 CLOCK_50 
    Info (332119):    -0.139              -0.332 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -0.102              -2.476 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -0.089              -3.009 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -0.054              -0.963 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -0.043              -1.062 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -0.027              -0.443 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -0.023              -0.197 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -0.006              -0.084 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     0.057               0.000 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     1.322               0.000 my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):    18.161               0.000 CLOCK2_50 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.766
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.766             -79.986 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -4.697             -78.261 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -2.608             -26.490 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -2.526             -24.977 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -2.504             -33.376 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -2.370             -25.031 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -2.301             -23.020 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -2.253             -31.954 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -1.796            -552.011 CLOCK_50 
    Info (332119):    -0.698              -1.862 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
Info (332146): Worst-case hold slack is -0.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.448             -22.581 CLOCK_50 
    Info (332119):    -0.159              -2.714 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -0.061              -0.623 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     0.101               0.000 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.102               0.000 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.103               0.000 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     0.113               0.000 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.222               0.000 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     1.379               0.000 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     1.566               0.000 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174            -665.309 CLOCK_50 
    Info (332119):    -0.093              -0.239 sub_sys_text:text|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -0.040              -0.821 sub_sys:left_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):    -0.037              -1.096 sub_sys:left_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):    -0.005              -0.063 sub_sys:left_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):    -0.001              -0.009 sub_sys:right_audio|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.004               0.000 sub_sys:right_audio|bpsk_demod:demod|Modulation_CarrierWave:Carrier|clk_25 
    Info (332119):     0.012               0.000 sub_sys_text:text|bpsk_mod:mod|Modulation_CarrierWave:CARRIER_GEN|clk_25 
    Info (332119):     0.018               0.000 sub_sys:right_audio|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     0.083               0.000 sub_sys_text:text|bpsk_mod:mod|Modulation_DataPacker:BPSK_DataPack|Modulation_CarrierWave:CLK|clk_25 
    Info (332119):     1.322               0.000 my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):    18.150               0.000 CLOCK2_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5184 megabytes
    Info: Processing ended: Thu Jun 17 03:41:34 2021
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:28


