#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 14 20:26:23 2020
# Process ID: 28556
# Current directory: C:/localization-hls/Hardware/vivado/ZedBoard_DMA_SimpleDesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28656 C:\localization-hls\Hardware\vivado\ZedBoard_DMA_SimpleDesign\ZedBoard_DMA_SimpleDesign.xpr
# Log file: C:/localization-hls/Hardware/vivado/ZedBoard_DMA_SimpleDesign/vivado.log
# Journal file: C:/localization-hls/Hardware/vivado/ZedBoard_DMA_SimpleDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/localization-hls/Hardware/vivado/ZedBoard_DMA_SimpleDesign/ZedBoard_DMA_SimpleDesign.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {23} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axis_mm2s_tdata_width {8} CONFIG.c_include_mm2s_dre {1} CONFIG.c_include_s2mm_dre {1}] [get_bd_cells axi_dma_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
set_property  ip_repo_paths  C:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:passthrough:1.0 passthrough_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins passthrough_0/video_in]
connect_bd_intf_net [get_bd_intf_pins passthrough_0/video_out] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins passthrough_0/ap_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property location {4 886 -810} [get_bd_cells ila_0]
delete_bd_objs [get_bd_cells ila_0]
regenerate_bd_layout
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
make_wrapper -files [get_files C:/localization-hls/Hardware/vivado/ZedBoard_DMA_SimpleDesign/ZedBoard_DMA_SimpleDesign.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/localization-hls/Hardware/vivado/ZedBoard_DMA_SimpleDesign/ZedBoard_DMA_SimpleDesign.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/localization-hls/Hardware/vivado/ZedBoard_DMA_SimpleDesign/design_1_wrapper.xsa
