m255
K3
13
cModel Technology
Z0 dC:\altera\13.1\vhdl_quartus\v_2_basic_combinational_logic_circuits\v_2_2_5_simulating_2bit_full_adder\simulation\modelsim
Efull_adder
Z1 w1719218714
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\altera\13.1\vhdl_quartus\v_2_basic_combinational_logic_circuits\v_2_2_5_simulating_2bit_full_adder\simulation\modelsim
Z5 8C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder.vhd
Z6 FC:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder.vhd
l0
L4
VLQnW_n]<L@L>K@Dh`5R1N2
Z7 OV;C;10.1d;51
31
Z8 !s108 1719329753.009000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder.vhd|
Z10 !s107 C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 MI0;fji5dCK:9f]mTog3h3
!i10b 1
Aarc
R2
R3
DEx4 work 10 full_adder 0 22 LQnW_n]<L@L>K@Dh`5R1N2
l22
L11
VgK4jkb[C56AB47W3V=G[a2
R7
31
R8
R9
R10
R11
R12
!s100 ;zzJQK07IYR`aHz21O1OH0
!i10b 1
Efull_adder_2bit
Z13 w1719329345
R2
R3
R4
Z14 8C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder_2bit.vhd
Z15 FC:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder_2bit.vhd
l0
L4
VYo8PzeWG[3b><>AV0cdn12
R7
31
Z16 !s108 1719329752.664000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder_2bit.vhd|
Z18 !s107 C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder_2bit.vhd|
R11
R12
!s100 S4Pg1io89HG8YXSjhanmn0
!i10b 1
Astructure
R2
R3
DEx4 work 15 full_adder_2bit 0 22 Yo8PzeWG[3b><>AV0cdn12
l21
L11
Vd>D3EMQiM=jznY9W3C_X]1
R7
31
R16
R17
R18
R11
R12
!s100 fU[^G``];=:^H^9;RU<jk2
!i10b 1
Ehalf_adder
Z19 w1719193625
R2
R3
R4
Z20 8C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/half_adder.vhd
Z21 FC:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/half_adder.vhd
l0
L4
Vk]2gBJDYWEAmI__8WL<cj3
R7
31
Z22 !s108 1719329753.152000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/half_adder.vhd|
Z24 !s107 C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/half_adder.vhd|
R11
R12
!s100 S4@`_CQQR??HLDBP67HkX2
!i10b 1
Aarc
R2
R3
DEx4 work 10 half_adder 0 22 k]2gBJDYWEAmI__8WL<cj3
l10
L9
VFQkd]BF?N>>mHFjW3`OJ=3
R7
31
R22
R23
R24
R11
R12
!s100 2S<G?HQecaASgUZSA2HK;2
!i10b 1
Etb_full_adder_2bit
Z25 w1719329662
R2
R3
R4
Z26 8C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/tb_full_adder_2bit.vhd
Z27 FC:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/tb_full_adder_2bit.vhd
l0
L4
VT9`ko12UXO[a^;>18=RX<0
!s100 Cb5c8=G_ge=V6fzDcE>ec1
R7
31
!i10b 1
Z28 !s108 1719329753.364000
Z29 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/tb_full_adder_2bit.vhd|
Z30 !s107 C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/tb_full_adder_2bit.vhd|
R11
R12
Asim
R2
R3
DEx4 work 18 tb_full_adder_2bit 0 22 T9`ko12UXO[a^;>18=RX<0
l20
L9
VHf3<oSW^WYP?L8jD:g[822
!s100 B^K?3Pe``FhQ`g;^DI_Co2
R7
31
!i10b 1
R28
R29
R30
R11
R12
