// Seed: 3221556170
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input wor id_6,
    input uwire id_7
    , id_17,
    input wor id_8,
    input supply0 id_9,
    output wand id_10,
    input wor id_11,
    input tri id_12
    , id_18,
    output uwire id_13,
    output supply0 id_14,
    input supply0 id_15
);
  wire id_19;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wand id_9,
    input tri1 id_10,
    output supply0 id_11
    , id_36,
    input tri0 id_12,
    input wire id_13,
    input wire id_14,
    output wire id_15,
    output wire id_16,
    output tri0 id_17,
    output supply1 id_18,
    output wire id_19,
    input uwire id_20,
    input uwire id_21,
    input tri id_22,
    input tri id_23,
    output tri0 id_24,
    output tri1 id_25,
    input tri0 id_26,
    input tri0 id_27,
    input supply1 id_28,
    output supply0 id_29,
    output supply1 id_30,
    input tri0 id_31,
    output wire id_32,
    input wire id_33,
    output wor id_34
);
  logic id_37;
  ;
  module_0 modCall_1 (
      id_8,
      id_34,
      id_3,
      id_27,
      id_14,
      id_13,
      id_10,
      id_28,
      id_21,
      id_1,
      id_7,
      id_12,
      id_20,
      id_24,
      id_24,
      id_33
  );
  assign modCall_1.id_14 = 0;
  assign id_9 = id_21;
endmodule
