Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\lab6.2\nbit_mux.v" into library work
Parsing module <nbit_mux>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\lab6.2\nbit_demux.v" into library work
Parsing module <nbit_demux>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\lab6.2\DFF.v" into library work
Parsing module <DFF>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\project\providedCode\IMem.v" into library work
Parsing module <IMem>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\project\project1.0\sign_extender.v" into library work
Parsing module <sign_extender>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\project\project1.0\pcSourceMUX.v" into library work
Parsing module <pcSourceMUX>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\project\project1.0\JumpAndBranchLogic.v" into library work
Parsing module <JumpAndBranchLogic>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\project\project1.0\ID_Controller.v" into library work
Parsing module <ID_Controller>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\project\project1.0\EX_MUX.v" into library work
Parsing module <EX_MUX>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\project\project1.0\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\lab6.2\nbit_register_file.v" into library work
Parsing module <nbit_register_file>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\lab6.2\nbit_reg.v" into library work
Parsing module <nbit_reg>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\project\project1.0\IF.v" into library work
Parsing module <IF>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\project\project1.0\ID.v" into library work
Parsing module <ID>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" into library work
Parsing module <EX>.
Analyzing Verilog file "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v" into library work
Parsing module <CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v" Line 140: Port ImmMemAddress is not connected to this instance

Elaborating module <CPU>.

Elaborating module <IF>.

Elaborating module <nbit_reg(DATA_WIDTH=32)>.

Elaborating module <DFF>.

Elaborating module <IMem>.

Elaborating module <pcSourceMUX>.

Elaborating module <ID>.

Elaborating module <nbit_register_file>.

Elaborating module <nbit_mux(SELECT_WIDTH=5)>.

Elaborating module <nbit_demux(SELECT_WIDTH=5)>.

Elaborating module <ID_Controller>.
WARNING:HDLCompiler:634 - "C:\Users\Casey\Desktop\ec413\project\project1.0\ID_Controller.v" Line 32: Net <f_controls[31]> does not have a driver.

Elaborating module <sign_extender>.

Elaborating module <JumpAndBranchLogic>.
WARNING:HDLCompiler:634 - "C:\Users\Casey\Desktop\ec413\project\project1.0\JumpAndBranchLogic.v" Line 34: Net <f_PCSource_0075> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Casey\Desktop\ec413\project\project1.0\JumpAndBranchLogic.v" Line 62: Net <f_ID_PC[31]> does not have a driver.
WARNING:HDLCompiler:189 - "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v" Line 108: Size mismatch in connection of port <writeSelect>. Formal port size is 5-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v" Line 115: Assignment to ID_EX_Controls ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v" Line 119: Size mismatch in connection of port <nD>. Formal port size is 32-bit while actual signal size is 26-bit.

Elaborating module <nbit_reg(DATA_WIDTH=31)>.
WARNING:HDLCompiler:189 - "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v" Line 123: Size mismatch in connection of port <nD>. Formal port size is 31-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v" Line 124: Size mismatch in connection of port <nD>. Formal port size is 31-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1016 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" Line 37: Port out is not connected to this instance
WARNING:HDLCompiler:327 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" Line 44: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:1016 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" Line 44: Port out is not connected to this instance

Elaborating module <EX>.

Elaborating module <EX_MUX>.
WARNING:HDLCompiler:189 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" Line 37: Size mismatch in connection of port <control>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" Line 44: Size mismatch in connection of port <i2>. Formal port size is 32-bit while actual signal size is 48-bit.

Elaborating module <ALU>.
WARNING:HDLCompiler:634 - "C:\Users\Casey\Desktop\ec413\project\project1.0\ALU.v" Line 45: Net <f_ALU[31]> does not have a driver.
WARNING:HDLCompiler:189 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" Line 55: Size mismatch in connection of port <B>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:634 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" Line 35: Net <MUXA_OUT[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" Line 55: Net <MUXB_OUT> does not have a driver.
WARNING:HDLCompiler:189 - "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v" Line 140: Size mismatch in connection of port <locations>. Formal port size is 26-bit while actual signal size is 32-bit.
WARNING:Xst:2972 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" line 31. All outputs of instance <SE> of block <sign_extender> are unconnected in block <EX>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" line 37. All outputs of instance <MUXA> of block <EX_MUX> are unconnected in block <EX>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" line 44. All outputs of instance <MUXB> of block <EX_MUX> are unconnected in block <EX>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v" line 115. All outputs of instance <ID_EX_REG1> of block <nbit_reg> are unconnected in block <CPU>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v".
WARNING:Xst:647 - Input <tempID_PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tempWriteSelect<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tempPCSource> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v" line 115: Output port <nQ> of the instance <ID_EX_REG1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Casey\Desktop\ec413\project\project1.0\CPU.v" line 140: Output port <ImmMemAddress> of the instance <EXEC> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <IF>.
    Related source file is "C:\Users\Casey\Desktop\ec413\project\project1.0\IF.v".
    Found 32-bit adder for signal <PCtoID> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IF> synthesized.

Synthesizing Unit <nbit_reg_1>.
    Related source file is "C:\Users\Casey\Desktop\ec413\lab6.2\nbit_reg.v".
        DATA_WIDTH = 32
    Summary:
	no macro.
Unit <nbit_reg_1> synthesized.

Synthesizing Unit <DFF>.
    Related source file is "C:\Users\Casey\Desktop\ec413\lab6.2\DFF.v".
    Found 1-bit register for signal <data>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF> synthesized.

Synthesizing Unit <IMem>.
    Related source file is "C:\Users\Casey\Desktop\ec413\project\providedCode\IMem.v".
        PROG_LENGTH = 22
    Found 32x32-bit Read Only RAM for signal <_n0074>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <IMem> synthesized.

Synthesizing Unit <pcSourceMUX>.
    Related source file is "C:\Users\Casey\Desktop\ec413\project\project1.0\pcSourceMUX.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <pcSourceMUX> synthesized.

Synthesizing Unit <ID>.
    Related source file is "C:\Users\Casey\Desktop\ec413\project\project1.0\ID.v".
        REG_SELECT_WIDTH = 5
        DATA_WIDTH = 32
    Summary:
	no macro.
Unit <ID> synthesized.

Synthesizing Unit <nbit_register_file>.
    Related source file is "C:\Users\Casey\Desktop\ec413\lab6.2\nbit_register_file.v".
        REG_SELECT_WIDTH = 5
        DATA_WIDTH = 32
    Summary:
	no macro.
Unit <nbit_register_file> synthesized.

Synthesizing Unit <nbit_mux>.
    Related source file is "C:\Users\Casey\Desktop\ec413\lab6.2\nbit_mux.v".
        SELECT_WIDTH = 5
    Found 1-bit 32-to-1 multiplexer for signal <MuxOut> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
Unit <nbit_mux> synthesized.

Synthesizing Unit <nbit_demux>.
    Related source file is "C:\Users\Casey\Desktop\ec413\lab6.2\nbit_demux.v".
        SELECT_WIDTH = 5
    Found 32-bit shifter logical left for signal <select> created at line 16
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <nbit_demux> synthesized.

Synthesizing Unit <ID_Controller>.
    Related source file is "C:\Users\Casey\Desktop\ec413\project\project1.0\ID_Controller.v".
WARNING:Xst:647 - Input <instructions<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <f_controls> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   5 Multiplexer(s).
Unit <ID_Controller> synthesized.

Synthesizing Unit <sign_extender>.
    Related source file is "C:\Users\Casey\Desktop\ec413\project\project1.0\sign_extender.v".
    Summary:
	no macro.
Unit <sign_extender> synthesized.

Synthesizing Unit <JumpAndBranchLogic>.
    Related source file is "C:\Users\Casey\Desktop\ec413\project\project1.0\JumpAndBranchLogic.v".
WARNING:Xst:653 - Signal <f_ID_PC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <f_PCSource_0075> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit adder for signal <PCplusOne[31]_SE_Imm[31]_add_23_OUT> created at line 80.
    Found 32-bit comparator equal for signal <Rs[31]_Rt[31]_equal_14_o> created at line 71
    Found 32-bit comparator greater for signal <Rs[31]_Rt[31]_LessThan_20_o> created at line 76
    Found 32-bit comparator lessequal for signal <n0019> created at line 79
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <JumpAndBranchLogic> synthesized.

Synthesizing Unit <nbit_reg_2>.
    Related source file is "C:\Users\Casey\Desktop\ec413\lab6.2\nbit_reg.v".
        DATA_WIDTH = 31
    Summary:
	no macro.
Unit <nbit_reg_2> synthesized.

Synthesizing Unit <EX>.
    Related source file is "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v".
WARNING:Xst:647 - Input <data2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <controls<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <controls<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <locations<25:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" line 37: Output port <out> of the instance <MUXA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Casey\Desktop\ec413\project\project1.0\EX.v" line 44: Output port <out> of the instance <MUXB> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ImmMemAddress> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MUXA_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MUXB_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <EX> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Casey\Desktop\ec413\project\project1.0\ALU.v".
WARNING:Xst:653 - Signal <f_ALU> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 1214
 1-bit register                                        : 1214
# Comparators                                          : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 84
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 15
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <ID_EX_REG2> is unconnected in block <CPU>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ID_EX_REG3> is unconnected in block <CPU>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ID_EX_REG4> is unconnected in block <CPU>.
   It will be removed from the design.

Synthesizing (advanced) Unit <IMem>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0074> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<4:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <IMem> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 1214
 Flip-Flops                                            : 1214
# Comparators                                          : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 84
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 15
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <ID_EX_REG2> of block <nbit_reg_1> are unconnected in block <CPU>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <ID_EX_REG3> of block <nbit_reg_2> are unconnected in block <CPU>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <ID_EX_REG4> of block <nbit_reg_2> are unconnected in block <CPU>. Underlying logic will be removed.

Optimizing unit <nbit_register_file> ...

Optimizing unit <nbit_reg_1> ...

Optimizing unit <nbit_reg_2> ...

Optimizing unit <CPU> ...

Optimizing unit <nbit_demux> ...

Optimizing unit <JumpAndBranchLogic> ...
INFO:Xst:2261 - The FF/Latch <IN_REG/DFFs<3>/data> in Unit <CPU> is equivalent to the following 9 FFs/Latches, which will be removed : <IN_REG/DFFs<5>/data> <IN_REG/DFFs<6>/data> <IN_REG/DFFs<7>/data> <IN_REG/DFFs<8>/data> <IN_REG/DFFs<9>/data> <IN_REG/DFFs<10>/data> <IN_REG/DFFs<13>/data> <IN_REG/DFFs<14>/data> <IN_REG/DFFs<15>/data> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1111
 Flip-Flops                                            : 1111

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1208
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 33
#      LUT3                        : 3
#      LUT4                        : 154
#      LUT5                        : 4
#      LUT6                        : 747
#      MUXCY                       : 105
#      MUXF7                       : 64
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 1111
#      FD                          : 55
#      FDRE                        : 1056
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 419
#      IBUF                        : 40
#      OBUF                        : 379

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1111  out of  126800     0%  
 Number of Slice LUTs:                  973  out of  63400     1%  
    Number used as Logic:               973  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1980
   Number with an unused Flip Flop:     869  out of   1980    43%  
   Number with an unused LUT:          1007  out of   1980    50%  
   Number of fully used LUT-FF pairs:   104  out of   1980     5%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                         454
 Number of bonded IOBs:                 420  out of    210   200% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 1111  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.208ns (Maximum Frequency: 192.021MHz)
   Minimum input arrival time before clock: 1.379ns
   Maximum output required time after clock: 5.088ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.208ns (frequency: 192.021MHz)
  Total number of paths / destination ports: 1480251 / 87
-------------------------------------------------------------------------
Delay:               5.208ns (Levels of Logic = 23)
  Source:            INSTRUCTDECODE/REGFILE/reg_loop1[0].reg_loop2[24].DFFS/data (FF)
  Destination:       PC_REG/DFFs<0>/data (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: INSTRUCTDECODE/REGFILE/reg_loop1[0].reg_loop2[24].DFFS/data to PC_REG/DFFs<0>/data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.361   0.697  INSTRUCTDECODE/REGFILE/reg_loop1[0].reg_loop2[24].DFFS/data (INSTRUCTDECODE/REGFILE/reg_loop1[0].reg_loop2[24].DFFS/data)
     LUT6:I0->O            1   0.097   0.556  INSTRUCTDECODE/REGFILE/mux_loop[0].nbitmuxes1/Mmux_MuxOut_81 (INSTRUCTDECODE/REGFILE/mux_loop[0].nbitmuxes1/Mmux_MuxOut_81)
     LUT6:I2->O            1   0.097   0.000  INSTRUCTDECODE/REGFILE/mux_loop[0].nbitmuxes1/Mmux_MuxOut_3 (INSTRUCTDECODE/REGFILE/mux_loop[0].nbitmuxes1/Mmux_MuxOut_3)
     MUXF7:I1->O           6   0.279   0.579  INSTRUCTDECODE/REGFILE/mux_loop[0].nbitmuxes1/Mmux_MuxOut_2_f7 (readData1_0_OBUF)
     LUT4:I0->O            1   0.097   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_lut<0> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<0> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<1> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<2> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<3> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<4> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<5> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<6> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<7> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<8> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<9> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<10> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<11> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<12> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<13> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<14> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<14>)
     MUXCY:CI->O           2   0.253   0.515  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<15> (INSTRUCTDECODE/JABL/Rs[31]_Rt[31]_LessThan_23_o)
     LUT6:I3->O            1   0.097   0.295  INSTRUCTDECODE/JABL/Mmux_PCSource11_1 (INSTRUCTDECODE/JABL/Mmux_PCSource11)
     LUT6:I5->O           56   0.097   0.406  INSTRUCTDECODE/JABL/Mmux_PCSource1 (PCSource_OBUF)
     LUT4:I3->O            1   0.097   0.000  PC_REG/DFFs<0>/data_rstpot1 (PC_REG/DFFs<0>/data_rstpot1)
     FD:D                      0.008          PC_REG/DFFs<0>/data
    ----------------------------------------
    Total                      5.208ns (2.158ns logic, 3.050ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 8311 / 3191
-------------------------------------------------------------------------
Offset:              1.379ns (Levels of Logic = 2)
  Source:            tempWriteSelect<0> (PAD)
  Destination:       INSTRUCTDECODE/REGFILE/reg_loop1[0].reg_loop2[0].DFFS/data (FF)
  Destination Clock: Clk rising

  Data Path: tempWriteSelect<0> to INSTRUCTDECODE/REGFILE/reg_loop1[0].reg_loop2[0].DFFS/data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.800  tempWriteSelect_0_IBUF (tempWriteSelect_0_IBUF)
     LUT6:I0->O           32   0.097   0.386  INSTRUCTDECODE/REGFILE/writeselect/DeMuxOut<25>1 (INSTRUCTDECODE/REGFILE/w_write_select<25>)
     FDRE:CE                   0.095          INSTRUCTDECODE/REGFILE/reg_loop1[31].reg_loop2[25].DFFS/data
    ----------------------------------------
    Total                      1.379ns (0.193ns logic, 1.186ns route)
                                       (14.0% logic, 86.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 566843 / 320
-------------------------------------------------------------------------
Offset:              5.088ns (Levels of Logic = 23)
  Source:            INSTRUCTDECODE/REGFILE/reg_loop1[0].reg_loop2[24].DFFS/data (FF)
  Destination:       ID_PC<31> (PAD)
  Source Clock:      Clk rising

  Data Path: INSTRUCTDECODE/REGFILE/reg_loop1[0].reg_loop2[24].DFFS/data to ID_PC<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.361   0.698  INSTRUCTDECODE/REGFILE/reg_loop1[0].reg_loop2[24].DFFS/data (INSTRUCTDECODE/REGFILE/reg_loop1[0].reg_loop2[24].DFFS/data)
     LUT6:I0->O            1   0.097   0.556  INSTRUCTDECODE/REGFILE/mux_loop[0].nbitmuxes1/Mmux_MuxOut_81 (INSTRUCTDECODE/REGFILE/mux_loop[0].nbitmuxes1/Mmux_MuxOut_81)
     LUT6:I2->O            1   0.097   0.000  INSTRUCTDECODE/REGFILE/mux_loop[0].nbitmuxes1/Mmux_MuxOut_3 (INSTRUCTDECODE/REGFILE/mux_loop[0].nbitmuxes1/Mmux_MuxOut_3)
     MUXF7:I1->O           6   0.279   0.579  INSTRUCTDECODE/REGFILE/mux_loop[0].nbitmuxes1/Mmux_MuxOut_2_f7 (readData1_0_OBUF)
     LUT4:I0->O            1   0.097   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_lut<0> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<0> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<1> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<2> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<3> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<4> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<5> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<6> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<7> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<8> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<9> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<10> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<11> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<12> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<13> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<14> (INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<14>)
     MUXCY:CI->O           2   0.253   0.515  INSTRUCTDECODE/JABL/Mcompar_Rs[31]_Rt[31]_LessThan_23_o_cy<15> (INSTRUCTDECODE/JABL/Rs[31]_Rt[31]_LessThan_23_o)
     LUT6:I3->O           64   0.097   0.407  INSTRUCTDECODE/JABL/Mmux_PCSource11 (INSTRUCTDECODE/JABL/Mmux_ID_PC111)
     LUT4:I3->O            1   0.097   0.279  INSTRUCTDECODE/JABL/Mmux_ID_PC110 (ID_PC_0_OBUF)
     OBUF:I->O                 0.000          ID_PC_0_OBUF (ID_PC<0>)
    ----------------------------------------
    Total                      5.088ns (2.053ns logic, 3.035ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.208|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.99 secs
 
--> 

Total memory usage is 447992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    6 (   0 filtered)

