Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/SoftWare/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cb221d764f8a47f3bf9cfd8ca610288e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/vivado/MultiTCPU/MultiTCPU.srcs/sources_1/new/extend.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Delay
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.trans
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.PCAddress
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
