Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_12 -L processing_system7_vip_v1_0_14 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L blk_mem_gen_v8_4_5 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_28 -L axi_vdma_v6_3_14 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_2_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_14 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_28 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_26 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L axi_protocol_converter_v2_1_26 -L proc_sys_reset_v5_0_13 -L v_vid_in_axi4s_v5_0_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_behav xil_defaultlib.system_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_14.vh:111]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_14.vh:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_arready' [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/sim/system.v:2935]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 's_axi_rdata' [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/sim/system.v:2952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rlast' [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/sim/system.v:2953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 's_axi_rresp' [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/sim/system.v:2955]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rvalid' [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/sim/system.v:2956]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_14.vh:111]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_14_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_14_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_14_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_14_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_14_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_14_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_14_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_14_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_14_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2022.1_0420_0327/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_14_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 12 for port 'm_axi_arprot' [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/sim/system.v:3736]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 12 for port 'm_axi_awprot' [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/sim/system.v:3740]
WARNING: [VRFC 10-5021] port 'pxl_clk_5x_o' is not connected on this instance [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/sim/system.v:1832]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/sim/system.v:1956]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/sim/system.v:2287]
WARNING: [VRFC 10-5021] port 'irq' is not connected on this instance [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/sim/system.v:2318]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/ov5640_gesture.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v:281]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_14.axi_vdma_pkg
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_signed
Compiling package v_tc_v6_2_4.video_ctrl_pkg
Compiling package v_tc_v6_2_4.hwt_pkg
Compiling package xilinx_vip.axi_vip_pkg
