 
****************************************
Report : qor
Design : fp16MAC
Version: O-2018.06-SP4
Date   : Fri Dec 23 23:44:49 2022
****************************************


  Timing Path Group 'MAIN_CLOCK'
  -----------------------------------
  Levels of Logic:              82.00
  Critical Path Length:          2.85
  Critical Path Slack:           1.63
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.55
  Total Hold Violation:        -40.79
  No. of Hold Violations:       96.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        656
  Hierarchical Port Count:       4593
  Leaf Cell Count:               2986
  Buf/Inv Cell Count:             147
  Buf Cell Count:                  10
  Inv Cell Count:                 137
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2906
  Sequential Cell Count:           80
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     8849.294124
  Noncombinational Area:   569.282570
  Buf/Inv Area:            194.420162
  Total Buffer Area:            20.33
  Total Inverter Area:         174.09
  Macro/Black Box Area:      0.000000
  Net Area:               1586.246035
  -----------------------------------
  Cell Area:              9418.576694
  Design Area:           11004.822730


  Design Rules
  -----------------------------------
  Total Number of Nets:          3064
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: AIHA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.71
  Logic Optimization:                  2.83
  Mapping Optimization:                1.53
  -----------------------------------------
  Overall Compile Time:                6.47
  Overall Compile Wall Clock Time:     6.52

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.55  TNS: 40.79  Number of Violating Paths: 96

  --------------------------------------------------------------------


1
