{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 19:44:02 2021 " "Info: Processing started: Thu Apr 15 19:44:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogramming-ALU -c microprogramming-ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogramming-ALU -c microprogramming-ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 40 224 392 56 "CLK" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 320 224 392 336 "CPR2" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 224 224 392 240 "CPR0" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 272 224 392 288 "CPR1" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 248 496 560 296 "inst16" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 200 496 560 248 "inst15" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 296 496 560 344 "inst17" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|inst3 " "Info: Detected ripple clock \"counter:inst4\|inst3\" as buffer" {  } { { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|inst8 " "Info: Detected ripple clock \"counter:inst4\|inst8\" as buffer" {  } { { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|inst9 " "Info: Detected ripple clock \"counter:inst4\|inst9\" as buffer" {  } { { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|inst10 " "Info: Detected ripple clock \"counter:inst4\|inst10\" as buffer" {  } { { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|inst11 " "Info: Detected ripple clock \"counter:inst4\|inst11\" as buffer" {  } { { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|inst12 " "Info: Detected ripple clock \"counter:inst4\|inst12\" as buffer" {  } { { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|inst13 " "Info: Detected ripple clock \"counter:inst4\|inst13\" as buffer" {  } { { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register counter:inst4\|inst14 counter:inst4\|inst14 380.08 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 380.08 MHz between source register \"counter:inst4\|inst14\" and destination register \"counter:inst4\|inst14\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst4\|inst14 1 REG LCFF_X29_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'counter:inst4\|inst14'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|inst14 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns counter:inst4\|inst14~2 2 COMB LCCOMB_X29_Y14_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X29_Y14_N0; Fanout = 1; COMB Node = 'counter:inst4\|inst14~2'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { counter:inst4|inst14 counter:inst4|inst14~2 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns counter:inst4\|inst14 3 REG LCFF_X29_Y14_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'counter:inst4\|inst14'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:inst4|inst14~2 counter:inst4|inst14 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:inst4|inst14 counter:inst4|inst14~2 counter:inst4|inst14 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:inst4|inst14 {} counter:inst4|inst14~2 {} counter:inst4|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.934 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 13.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 40 224 392 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.879 ns) 3.258 ns counter:inst4\|inst3 2 REG LCFF_X12_Y14_N1 3 " "Info: 2: + IC(1.303 ns) + CELL(0.879 ns) = 3.258 ns; Loc. = LCFF_X12_Y14_N1; Fanout = 3; REG Node = 'counter:inst4\|inst3'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { CLK counter:inst4|inst3 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 4.470 ns counter:inst4\|inst8 3 REG LCFF_X12_Y14_N3 3 " "Info: 3: + IC(0.333 ns) + CELL(0.879 ns) = 4.470 ns; Loc. = LCFF_X12_Y14_N3; Fanout = 3; REG Node = 'counter:inst4\|inst8'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:inst4|inst3 counter:inst4|inst8 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.879 ns) 6.260 ns counter:inst4\|inst9 4 REG LCFF_X13_Y18_N1 3 " "Info: 4: + IC(0.911 ns) + CELL(0.879 ns) = 6.260 ns; Loc. = LCFF_X13_Y18_N1; Fanout = 3; REG Node = 'counter:inst4\|inst9'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { counter:inst4|inst8 counter:inst4|inst9 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 7.472 ns counter:inst4\|inst10 5 REG LCFF_X13_Y18_N3 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 7.472 ns; Loc. = LCFF_X13_Y18_N3; Fanout = 3; REG Node = 'counter:inst4\|inst10'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:inst4|inst9 counter:inst4|inst10 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.879 ns) 9.187 ns counter:inst4\|inst11 6 REG LCFF_X16_Y18_N1 3 " "Info: 6: + IC(0.836 ns) + CELL(0.879 ns) = 9.187 ns; Loc. = LCFF_X16_Y18_N1; Fanout = 3; REG Node = 'counter:inst4\|inst11'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { counter:inst4|inst10 counter:inst4|inst11 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 10.399 ns counter:inst4\|inst12 7 REG LCFF_X16_Y18_N11 3 " "Info: 7: + IC(0.333 ns) + CELL(0.879 ns) = 10.399 ns; Loc. = LCFF_X16_Y18_N11; Fanout = 3; REG Node = 'counter:inst4\|inst12'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:inst4|inst11 counter:inst4|inst12 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.879 ns) 13.001 ns counter:inst4\|inst13 8 REG LCFF_X29_Y14_N27 3 " "Info: 8: + IC(1.723 ns) + CELL(0.879 ns) = 13.001 ns; Loc. = LCFF_X29_Y14_N27; Fanout = 3; REG Node = 'counter:inst4\|inst13'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { counter:inst4|inst12 counter:inst4|inst13 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.602 ns) 13.934 ns counter:inst4\|inst14 9 REG LCFF_X29_Y14_N1 2 " "Info: 9: + IC(0.331 ns) + CELL(0.602 ns) = 13.934 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'counter:inst4\|inst14'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { counter:inst4|inst13 counter:inst4|inst14 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.831 ns ( 56.20 % ) " "Info: Total cell delay = 7.831 ns ( 56.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.103 ns ( 43.80 % ) " "Info: Total interconnect delay = 6.103 ns ( 43.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "13.934 ns" { CLK counter:inst4|inst3 counter:inst4|inst8 counter:inst4|inst9 counter:inst4|inst10 counter:inst4|inst11 counter:inst4|inst12 counter:inst4|inst13 counter:inst4|inst14 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "13.934 ns" { CLK {} CLK~combout {} counter:inst4|inst3 {} counter:inst4|inst8 {} counter:inst4|inst9 {} counter:inst4|inst10 {} counter:inst4|inst11 {} counter:inst4|inst12 {} counter:inst4|inst13 {} counter:inst4|inst14 {} } { 0.000ns 0.000ns 1.303ns 0.333ns 0.911ns 0.333ns 0.836ns 0.333ns 1.723ns 0.331ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.934 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 13.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 40 224 392 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.879 ns) 3.258 ns counter:inst4\|inst3 2 REG LCFF_X12_Y14_N1 3 " "Info: 2: + IC(1.303 ns) + CELL(0.879 ns) = 3.258 ns; Loc. = LCFF_X12_Y14_N1; Fanout = 3; REG Node = 'counter:inst4\|inst3'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { CLK counter:inst4|inst3 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 4.470 ns counter:inst4\|inst8 3 REG LCFF_X12_Y14_N3 3 " "Info: 3: + IC(0.333 ns) + CELL(0.879 ns) = 4.470 ns; Loc. = LCFF_X12_Y14_N3; Fanout = 3; REG Node = 'counter:inst4\|inst8'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:inst4|inst3 counter:inst4|inst8 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.879 ns) 6.260 ns counter:inst4\|inst9 4 REG LCFF_X13_Y18_N1 3 " "Info: 4: + IC(0.911 ns) + CELL(0.879 ns) = 6.260 ns; Loc. = LCFF_X13_Y18_N1; Fanout = 3; REG Node = 'counter:inst4\|inst9'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { counter:inst4|inst8 counter:inst4|inst9 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 7.472 ns counter:inst4\|inst10 5 REG LCFF_X13_Y18_N3 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 7.472 ns; Loc. = LCFF_X13_Y18_N3; Fanout = 3; REG Node = 'counter:inst4\|inst10'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:inst4|inst9 counter:inst4|inst10 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.879 ns) 9.187 ns counter:inst4\|inst11 6 REG LCFF_X16_Y18_N1 3 " "Info: 6: + IC(0.836 ns) + CELL(0.879 ns) = 9.187 ns; Loc. = LCFF_X16_Y18_N1; Fanout = 3; REG Node = 'counter:inst4\|inst11'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { counter:inst4|inst10 counter:inst4|inst11 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 10.399 ns counter:inst4\|inst12 7 REG LCFF_X16_Y18_N11 3 " "Info: 7: + IC(0.333 ns) + CELL(0.879 ns) = 10.399 ns; Loc. = LCFF_X16_Y18_N11; Fanout = 3; REG Node = 'counter:inst4\|inst12'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:inst4|inst11 counter:inst4|inst12 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.879 ns) 13.001 ns counter:inst4\|inst13 8 REG LCFF_X29_Y14_N27 3 " "Info: 8: + IC(1.723 ns) + CELL(0.879 ns) = 13.001 ns; Loc. = LCFF_X29_Y14_N27; Fanout = 3; REG Node = 'counter:inst4\|inst13'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { counter:inst4|inst12 counter:inst4|inst13 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.602 ns) 13.934 ns counter:inst4\|inst14 9 REG LCFF_X29_Y14_N1 2 " "Info: 9: + IC(0.331 ns) + CELL(0.602 ns) = 13.934 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'counter:inst4\|inst14'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { counter:inst4|inst13 counter:inst4|inst14 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.831 ns ( 56.20 % ) " "Info: Total cell delay = 7.831 ns ( 56.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.103 ns ( 43.80 % ) " "Info: Total interconnect delay = 6.103 ns ( 43.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "13.934 ns" { CLK counter:inst4|inst3 counter:inst4|inst8 counter:inst4|inst9 counter:inst4|inst10 counter:inst4|inst11 counter:inst4|inst12 counter:inst4|inst13 counter:inst4|inst14 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "13.934 ns" { CLK {} CLK~combout {} counter:inst4|inst3 {} counter:inst4|inst8 {} counter:inst4|inst9 {} counter:inst4|inst10 {} counter:inst4|inst11 {} counter:inst4|inst12 {} counter:inst4|inst13 {} counter:inst4|inst14 {} } { 0.000ns 0.000ns 1.303ns 0.333ns 0.911ns 0.333ns 0.836ns 0.333ns 1.723ns 0.331ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "13.934 ns" { CLK counter:inst4|inst3 counter:inst4|inst8 counter:inst4|inst9 counter:inst4|inst10 counter:inst4|inst11 counter:inst4|inst12 counter:inst4|inst13 counter:inst4|inst14 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "13.934 ns" { CLK {} CLK~combout {} counter:inst4|inst3 {} counter:inst4|inst8 {} counter:inst4|inst9 {} counter:inst4|inst10 {} counter:inst4|inst11 {} counter:inst4|inst12 {} counter:inst4|inst13 {} counter:inst4|inst14 {} } { 0.000ns 0.000ns 1.303ns 0.333ns 0.911ns 0.333ns 0.836ns 0.333ns 1.723ns 0.331ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "13.934 ns" { CLK {} CLK~combout {} counter:inst4|inst3 {} counter:inst4|inst8 {} counter:inst4|inst9 {} counter:inst4|inst10 {} counter:inst4|inst11 {} counter:inst4|inst12 {} counter:inst4|inst13 {} counter:inst4|inst14 {} } { 0.000ns 0.000ns 1.303ns 0.333ns 0.911ns 0.333ns 0.836ns 0.333ns 1.723ns 0.331ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:inst4|inst14 counter:inst4|inst14~2 counter:inst4|inst14 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:inst4|inst14 {} counter:inst4|inst14~2 {} counter:inst4|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "13.934 ns" { CLK counter:inst4|inst3 counter:inst4|inst8 counter:inst4|inst9 counter:inst4|inst10 counter:inst4|inst11 counter:inst4|inst12 counter:inst4|inst13 counter:inst4|inst14 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "13.934 ns" { CLK {} CLK~combout {} counter:inst4|inst3 {} counter:inst4|inst8 {} counter:inst4|inst9 {} counter:inst4|inst10 {} counter:inst4|inst11 {} counter:inst4|inst12 {} counter:inst4|inst13 {} counter:inst4|inst14 {} } { 0.000ns 0.000ns 1.303ns 0.333ns 0.911ns 0.333ns 0.836ns 0.333ns 1.723ns 0.331ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "13.934 ns" { CLK {} CLK~combout {} counter:inst4|inst3 {} counter:inst4|inst8 {} counter:inst4|inst9 {} counter:inst4|inst10 {} counter:inst4|inst11 {} counter:inst4|inst12 {} counter:inst4|inst13 {} counter:inst4|inst14 {} } { 0.000ns 0.000ns 1.303ns 0.333ns 0.911ns 0.333ns 0.836ns 0.333ns 1.723ns 0.331ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|inst14 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { counter:inst4|inst14 {} } {  } {  } "" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 72 " "Warning: Circuit may not operate. Detected 72 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "IR-8:inst2\|inst6 IR-8:inst3\|inst6 CLK 4.326 ns " "Info: Found hold time violation between source  pin or register \"IR-8:inst2\|inst6\" and destination pin or register \"IR-8:inst3\|inst6\" for clock \"CLK\" (Hold time is 4.326 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.236 ns + Largest " "Info: + Largest clock skew is 5.236 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.355 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 11.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 40 224 392 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.220 ns) + CELL(0.449 ns) 7.745 ns inst17 2 COMB LCCOMB_X12_Y14_N20 1 " "Info: 2: + IC(6.220 ns) + CELL(0.449 ns) = 7.745 ns; Loc. = LCCOMB_X12_Y14_N20; Fanout = 1; COMB Node = 'inst17'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.669 ns" { CLK inst17 } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 296 496 560 344 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(0.000 ns) 9.924 ns inst17~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.179 ns) + CELL(0.000 ns) = 9.924 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 296 496 560 344 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.602 ns) 11.355 ns IR-8:inst3\|inst6 4 REG LCFF_X31_Y8_N23 1 " "Info: 4: + IC(0.829 ns) + CELL(0.602 ns) = 11.355 ns; Loc. = LCFF_X31_Y8_N23; Fanout = 1; REG Node = 'IR-8:inst3\|inst6'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { inst17~clkctrl IR-8:inst3|inst6 } "NODE_NAME" } } { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 920 464 528 1000 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.127 ns ( 18.73 % ) " "Info: Total cell delay = 2.127 ns ( 18.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.228 ns ( 81.27 % ) " "Info: Total interconnect delay = 9.228 ns ( 81.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "11.355 ns" { CLK inst17 inst17~clkctrl IR-8:inst3|inst6 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "11.355 ns" { CLK {} CLK~combout {} inst17 {} inst17~clkctrl {} IR-8:inst3|inst6 {} } { 0.000ns 0.000ns 6.220ns 2.179ns 0.829ns } { 0.000ns 1.076ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.119 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 6.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 40 224 392 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.457 ns) 2.889 ns inst16 2 COMB LCCOMB_X12_Y14_N16 1 " "Info: 2: + IC(1.356 ns) + CELL(0.457 ns) = 2.889 ns; Loc. = LCCOMB_X12_Y14_N16; Fanout = 1; COMB Node = 'inst16'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { CLK inst16 } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 248 496 560 296 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.000 ns) 4.688 ns inst16~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.799 ns) + CELL(0.000 ns) = 4.688 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst16~clkctrl'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { inst16 inst16~clkctrl } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 248 496 560 296 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.602 ns) 6.119 ns IR-8:inst2\|inst6 4 REG LCFF_X31_Y8_N3 2 " "Info: 4: + IC(0.829 ns) + CELL(0.602 ns) = 6.119 ns; Loc. = LCFF_X31_Y8_N3; Fanout = 2; REG Node = 'IR-8:inst2\|inst6'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { inst16~clkctrl IR-8:inst2|inst6 } "NODE_NAME" } } { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 920 464 528 1000 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.135 ns ( 34.89 % ) " "Info: Total cell delay = 2.135 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.984 ns ( 65.11 % ) " "Info: Total interconnect delay = 3.984 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.119 ns" { CLK inst16 inst16~clkctrl IR-8:inst2|inst6 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "6.119 ns" { CLK {} CLK~combout {} inst16 {} inst16~clkctrl {} IR-8:inst2|inst6 {} } { 0.000ns 0.000ns 1.356ns 1.799ns 0.829ns } { 0.000ns 1.076ns 0.457ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "11.355 ns" { CLK inst17 inst17~clkctrl IR-8:inst3|inst6 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "11.355 ns" { CLK {} CLK~combout {} inst17 {} inst17~clkctrl {} IR-8:inst3|inst6 {} } { 0.000ns 0.000ns 6.220ns 2.179ns 0.829ns } { 0.000ns 1.076ns 0.449ns 0.000ns 0.602ns } "" } } { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.119 ns" { CLK inst16 inst16~clkctrl IR-8:inst2|inst6 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "6.119 ns" { CLK {} CLK~combout {} inst16 {} inst16~clkctrl {} IR-8:inst2|inst6 {} } { 0.000ns 0.000ns 1.356ns 1.799ns 0.829ns } { 0.000ns 1.076ns 0.457ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 920 464 528 1000 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.919 ns - Shortest register register " "Info: - Shortest register to register delay is 0.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR-8:inst2\|inst6 1 REG LCFF_X31_Y8_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N3; Fanout = 2; REG Node = 'IR-8:inst2\|inst6'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR-8:inst2|inst6 } "NODE_NAME" } } { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 920 464 528 1000 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns ALU-16:inst\|74181:inst\|43~17 2 COMB LCCOMB_X31_Y8_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X31_Y8_N2; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst\|43~17'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { IR-8:inst2|inst6 ALU-16:inst|74181:inst|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/qu/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 0.823 ns ALU-16:inst\|74181:inst\|80~160 3 COMB LCCOMB_X31_Y8_N22 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 0.823 ns; Loc. = LCCOMB_X31_Y8_N22; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst\|80~160'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { ALU-16:inst|74181:inst|43~17 ALU-16:inst|74181:inst|80~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/qu/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.919 ns IR-8:inst3\|inst6 4 REG LCFF_X31_Y8_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 0.919 ns; Loc. = LCFF_X31_Y8_N23; Fanout = 1; REG Node = 'IR-8:inst3\|inst6'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU-16:inst|74181:inst|80~160 IR-8:inst3|inst6 } "NODE_NAME" } } { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 920 464 528 1000 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.632 ns ( 68.77 % ) " "Info: Total cell delay = 0.632 ns ( 68.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.287 ns ( 31.23 % ) " "Info: Total interconnect delay = 0.287 ns ( 31.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { IR-8:inst2|inst6 ALU-16:inst|74181:inst|43~17 ALU-16:inst|74181:inst|80~160 IR-8:inst3|inst6 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "0.919 ns" { IR-8:inst2|inst6 {} ALU-16:inst|74181:inst|43~17 {} ALU-16:inst|74181:inst|80~160 {} IR-8:inst3|inst6 {} } { 0.000ns 0.000ns 0.287ns 0.000ns } { 0.000ns 0.358ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 920 464 528 1000 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "11.355 ns" { CLK inst17 inst17~clkctrl IR-8:inst3|inst6 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "11.355 ns" { CLK {} CLK~combout {} inst17 {} inst17~clkctrl {} IR-8:inst3|inst6 {} } { 0.000ns 0.000ns 6.220ns 2.179ns 0.829ns } { 0.000ns 1.076ns 0.449ns 0.000ns 0.602ns } "" } } { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.119 ns" { CLK inst16 inst16~clkctrl IR-8:inst2|inst6 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "6.119 ns" { CLK {} CLK~combout {} inst16 {} inst16~clkctrl {} IR-8:inst2|inst6 {} } { 0.000ns 0.000ns 1.356ns 1.799ns 0.829ns } { 0.000ns 1.076ns 0.457ns 0.000ns 0.602ns } "" } } { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { IR-8:inst2|inst6 ALU-16:inst|74181:inst|43~17 ALU-16:inst|74181:inst|80~160 IR-8:inst3|inst6 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "0.919 ns" { IR-8:inst2|inst6 {} ALU-16:inst|74181:inst|43~17 {} ALU-16:inst|74181:inst|80~160 {} IR-8:inst3|inst6 {} } { 0.000ns 0.000ns 0.287ns 0.000ns } { 0.000ns 0.358ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "IR-8:inst3\|inst1 S1 CPR2 3.530 ns register " "Info: tsu for register \"IR-8:inst3\|inst1\" (data pin = \"S1\", clock pin = \"CPR2\") is 3.530 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.465 ns + Longest pin register " "Info: + Longest pin to register delay is 10.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns S1 1 PIN PIN_90 8 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_90; Fanout = 8; PIN Node = 'S1'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 1136 976 1144 1152 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.272 ns) + CELL(0.545 ns) 7.730 ns ALU-16:inst\|74181:inst\|44~17 2 COMB LCCOMB_X31_Y8_N8 4 " "Info: 2: + IC(6.272 ns) + CELL(0.545 ns) = 7.730 ns; Loc. = LCCOMB_X31_Y8_N8; Fanout = 4; COMB Node = 'ALU-16:inst\|74181:inst\|44~17'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.817 ns" { S1 ALU-16:inst|74181:inst|44~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/qu/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.178 ns) 8.450 ns ALU-16:inst\|74182:inst1\|23~206 3 COMB LCCOMB_X32_Y8_N30 1 " "Info: 3: + IC(0.542 ns) + CELL(0.178 ns) = 8.450 ns; Loc. = LCCOMB_X32_Y8_N30; Fanout = 1; COMB Node = 'ALU-16:inst\|74182:inst1\|23~206'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { ALU-16:inst|74181:inst|44~17 ALU-16:inst|74182:inst1|23~206 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/qu/quartus/libraries/others/maxplus2/74182.bdf" { { 720 352 416 760 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 8.923 ns ALU-16:inst\|74182:inst1\|23~204 4 COMB LCCOMB_X32_Y8_N6 3 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 8.923 ns; Loc. = LCCOMB_X32_Y8_N6; Fanout = 3; COMB Node = 'ALU-16:inst\|74182:inst1\|23~204'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { ALU-16:inst|74182:inst1|23~206 ALU-16:inst|74182:inst1|23~204 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/qu/quartus/libraries/others/maxplus2/74182.bdf" { { 720 352 416 760 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 9.408 ns ALU-16:inst\|74181:inst2\|74~100 5 COMB LCCOMB_X32_Y8_N0 2 " "Info: 5: + IC(0.307 ns) + CELL(0.178 ns) = 9.408 ns; Loc. = LCCOMB_X32_Y8_N0; Fanout = 2; COMB Node = 'ALU-16:inst\|74181:inst2\|74~100'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { ALU-16:inst|74182:inst1|23~204 ALU-16:inst|74181:inst2|74~100 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/qu/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.178 ns) 9.902 ns ALU-16:inst\|74181:inst2\|74~101 6 COMB LCCOMB_X32_Y8_N18 1 " "Info: 6: + IC(0.316 ns) + CELL(0.178 ns) = 9.902 ns; Loc. = LCCOMB_X32_Y8_N18; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst2\|74~101'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { ALU-16:inst|74181:inst2|74~100 ALU-16:inst|74181:inst2|74~101 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/qu/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 10.369 ns ALU-16:inst\|74181:inst2\|77 7 COMB LCCOMB_X32_Y8_N24 1 " "Info: 7: + IC(0.289 ns) + CELL(0.178 ns) = 10.369 ns; Loc. = LCCOMB_X32_Y8_N24; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst2\|77'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU-16:inst|74181:inst2|74~101 ALU-16:inst|74181:inst2|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/qu/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.465 ns IR-8:inst3\|inst1 8 REG LCFF_X32_Y8_N25 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 10.465 ns; Loc. = LCFF_X32_Y8_N25; Fanout = 1; REG Node = 'IR-8:inst3\|inst1'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU-16:inst|74181:inst2|77 IR-8:inst3|inst1 } "NODE_NAME" } } { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.444 ns ( 23.35 % ) " "Info: Total cell delay = 2.444 ns ( 23.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.021 ns ( 76.65 % ) " "Info: Total interconnect delay = 8.021 ns ( 76.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.465 ns" { S1 ALU-16:inst|74181:inst|44~17 ALU-16:inst|74182:inst1|23~206 ALU-16:inst|74182:inst1|23~204 ALU-16:inst|74181:inst2|74~100 ALU-16:inst|74181:inst2|74~101 ALU-16:inst|74181:inst2|77 IR-8:inst3|inst1 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "10.465 ns" { S1 {} S1~combout {} ALU-16:inst|74181:inst|44~17 {} ALU-16:inst|74182:inst1|23~206 {} ALU-16:inst|74182:inst1|23~204 {} ALU-16:inst|74181:inst2|74~100 {} ALU-16:inst|74181:inst2|74~101 {} ALU-16:inst|74181:inst2|77 {} IR-8:inst3|inst1 {} } { 0.000ns 0.000ns 6.272ns 0.542ns 0.295ns 0.307ns 0.316ns 0.289ns 0.000ns } { 0.000ns 0.913ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 6.897 ns - Shortest register " "Info: - Shortest clock path from clock \"CPR2\" to destination register is 6.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns CPR2 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'CPR2'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 320 224 392 336 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(0.178 ns) 3.287 ns inst17 2 COMB LCCOMB_X12_Y14_N20 1 " "Info: 2: + IC(2.196 ns) + CELL(0.178 ns) = 3.287 ns; Loc. = LCCOMB_X12_Y14_N20; Fanout = 1; COMB Node = 'inst17'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { CPR2 inst17 } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 296 496 560 344 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(0.000 ns) 5.466 ns inst17~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.179 ns) + CELL(0.000 ns) = 5.466 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 296 496 560 344 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.602 ns) 6.897 ns IR-8:inst3\|inst1 4 REG LCFF_X32_Y8_N25 1 " "Info: 4: + IC(0.829 ns) + CELL(0.602 ns) = 6.897 ns; Loc. = LCFF_X32_Y8_N25; Fanout = 1; REG Node = 'IR-8:inst3\|inst1'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { inst17~clkctrl IR-8:inst3|inst1 } "NODE_NAME" } } { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.693 ns ( 24.55 % ) " "Info: Total cell delay = 1.693 ns ( 24.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.204 ns ( 75.45 % ) " "Info: Total interconnect delay = 5.204 ns ( 75.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { CPR2 inst17 inst17~clkctrl IR-8:inst3|inst1 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { CPR2 {} CPR2~combout {} inst17 {} inst17~clkctrl {} IR-8:inst3|inst1 {} } { 0.000ns 0.000ns 2.196ns 2.179ns 0.829ns } { 0.000ns 0.913ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.465 ns" { S1 ALU-16:inst|74181:inst|44~17 ALU-16:inst|74182:inst1|23~206 ALU-16:inst|74182:inst1|23~204 ALU-16:inst|74181:inst2|74~100 ALU-16:inst|74181:inst2|74~101 ALU-16:inst|74181:inst2|77 IR-8:inst3|inst1 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "10.465 ns" { S1 {} S1~combout {} ALU-16:inst|74181:inst|44~17 {} ALU-16:inst|74182:inst1|23~206 {} ALU-16:inst|74182:inst1|23~204 {} ALU-16:inst|74181:inst2|74~100 {} ALU-16:inst|74181:inst2|74~101 {} ALU-16:inst|74181:inst2|77 {} IR-8:inst3|inst1 {} } { 0.000ns 0.000ns 6.272ns 0.542ns 0.295ns 0.307ns 0.316ns 0.289ns 0.000ns } { 0.000ns 0.913ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { CPR2 inst17 inst17~clkctrl IR-8:inst3|inst1 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { CPR2 {} CPR2~combout {} inst17 {} inst17~clkctrl {} IR-8:inst3|inst1 {} } { 0.000ns 0.000ns 2.196ns 2.179ns 0.829ns } { 0.000ns 0.913ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK A7 counter:inst4\|inst14 19.252 ns register " "Info: tco from clock \"CLK\" to destination pin \"A7\" through register \"counter:inst4\|inst14\" is 19.252 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.934 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 13.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 40 224 392 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.879 ns) 3.258 ns counter:inst4\|inst3 2 REG LCFF_X12_Y14_N1 3 " "Info: 2: + IC(1.303 ns) + CELL(0.879 ns) = 3.258 ns; Loc. = LCFF_X12_Y14_N1; Fanout = 3; REG Node = 'counter:inst4\|inst3'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { CLK counter:inst4|inst3 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 4.470 ns counter:inst4\|inst8 3 REG LCFF_X12_Y14_N3 3 " "Info: 3: + IC(0.333 ns) + CELL(0.879 ns) = 4.470 ns; Loc. = LCFF_X12_Y14_N3; Fanout = 3; REG Node = 'counter:inst4\|inst8'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:inst4|inst3 counter:inst4|inst8 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.879 ns) 6.260 ns counter:inst4\|inst9 4 REG LCFF_X13_Y18_N1 3 " "Info: 4: + IC(0.911 ns) + CELL(0.879 ns) = 6.260 ns; Loc. = LCFF_X13_Y18_N1; Fanout = 3; REG Node = 'counter:inst4\|inst9'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { counter:inst4|inst8 counter:inst4|inst9 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 7.472 ns counter:inst4\|inst10 5 REG LCFF_X13_Y18_N3 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 7.472 ns; Loc. = LCFF_X13_Y18_N3; Fanout = 3; REG Node = 'counter:inst4\|inst10'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:inst4|inst9 counter:inst4|inst10 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.879 ns) 9.187 ns counter:inst4\|inst11 6 REG LCFF_X16_Y18_N1 3 " "Info: 6: + IC(0.836 ns) + CELL(0.879 ns) = 9.187 ns; Loc. = LCFF_X16_Y18_N1; Fanout = 3; REG Node = 'counter:inst4\|inst11'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { counter:inst4|inst10 counter:inst4|inst11 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 10.399 ns counter:inst4\|inst12 7 REG LCFF_X16_Y18_N11 3 " "Info: 7: + IC(0.333 ns) + CELL(0.879 ns) = 10.399 ns; Loc. = LCFF_X16_Y18_N11; Fanout = 3; REG Node = 'counter:inst4\|inst12'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:inst4|inst11 counter:inst4|inst12 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.879 ns) 13.001 ns counter:inst4\|inst13 8 REG LCFF_X29_Y14_N27 3 " "Info: 8: + IC(1.723 ns) + CELL(0.879 ns) = 13.001 ns; Loc. = LCFF_X29_Y14_N27; Fanout = 3; REG Node = 'counter:inst4\|inst13'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { counter:inst4|inst12 counter:inst4|inst13 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.602 ns) 13.934 ns counter:inst4\|inst14 9 REG LCFF_X29_Y14_N1 2 " "Info: 9: + IC(0.331 ns) + CELL(0.602 ns) = 13.934 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'counter:inst4\|inst14'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { counter:inst4|inst13 counter:inst4|inst14 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.831 ns ( 56.20 % ) " "Info: Total cell delay = 7.831 ns ( 56.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.103 ns ( 43.80 % ) " "Info: Total interconnect delay = 6.103 ns ( 43.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "13.934 ns" { CLK counter:inst4|inst3 counter:inst4|inst8 counter:inst4|inst9 counter:inst4|inst10 counter:inst4|inst11 counter:inst4|inst12 counter:inst4|inst13 counter:inst4|inst14 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "13.934 ns" { CLK {} CLK~combout {} counter:inst4|inst3 {} counter:inst4|inst8 {} counter:inst4|inst9 {} counter:inst4|inst10 {} counter:inst4|inst11 {} counter:inst4|inst12 {} counter:inst4|inst13 {} counter:inst4|inst14 {} } { 0.000ns 0.000ns 1.303ns 0.333ns 0.911ns 0.333ns 0.836ns 0.333ns 1.723ns 0.331ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.041 ns + Longest register pin " "Info: + Longest register to pin delay is 5.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst4\|inst14 1 REG LCFF_X29_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'counter:inst4\|inst14'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|inst14 } "NODE_NAME" } } { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.985 ns) + CELL(3.056 ns) 5.041 ns A7 2 PIN PIN_191 0 " "Info: 2: + IC(1.985 ns) + CELL(3.056 ns) = 5.041 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'A7'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { counter:inst4|inst14 A7 } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 24 960 1136 40 "A7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 60.62 % ) " "Info: Total cell delay = 3.056 ns ( 60.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.985 ns ( 39.38 % ) " "Info: Total interconnect delay = 1.985 ns ( 39.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { counter:inst4|inst14 A7 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "5.041 ns" { counter:inst4|inst14 {} A7 {} } { 0.000ns 1.985ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "13.934 ns" { CLK counter:inst4|inst3 counter:inst4|inst8 counter:inst4|inst9 counter:inst4|inst10 counter:inst4|inst11 counter:inst4|inst12 counter:inst4|inst13 counter:inst4|inst14 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "13.934 ns" { CLK {} CLK~combout {} counter:inst4|inst3 {} counter:inst4|inst8 {} counter:inst4|inst9 {} counter:inst4|inst10 {} counter:inst4|inst11 {} counter:inst4|inst12 {} counter:inst4|inst13 {} counter:inst4|inst14 {} } { 0.000ns 0.000ns 1.303ns 0.333ns 0.911ns 0.333ns 0.836ns 0.333ns 1.723ns 0.331ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { counter:inst4|inst14 A7 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "5.041 ns" { counter:inst4|inst14 {} A7 {} } { 0.000ns 1.985ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK uRD 6.198 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"uRD\" is 6.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 40 224 392 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(3.076 ns) 6.198 ns uRD 2 PIN PIN_60 0 " "Info: 2: + IC(2.046 ns) + CELL(3.076 ns) = 6.198 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'uRD'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { CLK uRD } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 72 112 288 88 "uRD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.152 ns ( 66.99 % ) " "Info: Total cell delay = 4.152 ns ( 66.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 33.01 % ) " "Info: Total interconnect delay = 2.046 ns ( 33.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.198 ns" { CLK uRD } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "6.198 ns" { CLK {} CLK~combout {} uRD {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 1.076ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "IR-8:inst3\|inst4 M CLK 4.804 ns register " "Info: th for register \"IR-8:inst3\|inst4\" (data pin = \"M\", clock pin = \"CLK\") is 4.804 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.355 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 11.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 40 224 392 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.220 ns) + CELL(0.449 ns) 7.745 ns inst17 2 COMB LCCOMB_X12_Y14_N20 1 " "Info: 2: + IC(6.220 ns) + CELL(0.449 ns) = 7.745 ns; Loc. = LCCOMB_X12_Y14_N20; Fanout = 1; COMB Node = 'inst17'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.669 ns" { CLK inst17 } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 296 496 560 344 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(0.000 ns) 9.924 ns inst17~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.179 ns) + CELL(0.000 ns) = 9.924 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 296 496 560 344 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.602 ns) 11.355 ns IR-8:inst3\|inst4 4 REG LCFF_X31_Y8_N21 1 " "Info: 4: + IC(0.829 ns) + CELL(0.602 ns) = 11.355 ns; Loc. = LCFF_X31_Y8_N21; Fanout = 1; REG Node = 'IR-8:inst3\|inst4'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { inst17~clkctrl IR-8:inst3|inst4 } "NODE_NAME" } } { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 808 464 528 888 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.127 ns ( 18.73 % ) " "Info: Total cell delay = 2.127 ns ( 18.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.228 ns ( 81.27 % ) " "Info: Total interconnect delay = 9.228 ns ( 81.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "11.355 ns" { CLK inst17 inst17~clkctrl IR-8:inst3|inst4 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "11.355 ns" { CLK {} CLK~combout {} inst17 {} inst17~clkctrl {} IR-8:inst3|inst4 {} } { 0.000ns 0.000ns 6.220ns 2.179ns 0.829ns } { 0.000ns 1.076ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 808 464 528 888 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.837 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns M 1 PIN PIN_95 8 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_95; Fanout = 8; PIN Node = 'M'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 1184 976 1144 1200 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.650 ns) + CELL(0.178 ns) 6.741 ns ALU-16:inst\|74181:inst\|81~12 2 COMB LCCOMB_X31_Y8_N20 1 " "Info: 2: + IC(5.650 ns) + CELL(0.178 ns) = 6.741 ns; Loc. = LCCOMB_X31_Y8_N20; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst\|81~12'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { M ALU-16:inst|74181:inst|81~12 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/qu/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.837 ns IR-8:inst3\|inst4 3 REG LCFF_X31_Y8_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.837 ns; Loc. = LCFF_X31_Y8_N21; Fanout = 1; REG Node = 'IR-8:inst3\|inst4'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU-16:inst|74181:inst|81~12 IR-8:inst3|inst4 } "NODE_NAME" } } { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 808 464 528 888 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.187 ns ( 17.36 % ) " "Info: Total cell delay = 1.187 ns ( 17.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.650 ns ( 82.64 % ) " "Info: Total interconnect delay = 5.650 ns ( 82.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.837 ns" { M ALU-16:inst|74181:inst|81~12 IR-8:inst3|inst4 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "6.837 ns" { M {} M~combout {} ALU-16:inst|74181:inst|81~12 {} IR-8:inst3|inst4 {} } { 0.000ns 0.000ns 5.650ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "11.355 ns" { CLK inst17 inst17~clkctrl IR-8:inst3|inst4 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "11.355 ns" { CLK {} CLK~combout {} inst17 {} inst17~clkctrl {} IR-8:inst3|inst4 {} } { 0.000ns 0.000ns 6.220ns 2.179ns 0.829ns } { 0.000ns 1.076ns 0.449ns 0.000ns 0.602ns } "" } } { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.837 ns" { M ALU-16:inst|74181:inst|81~12 IR-8:inst3|inst4 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "6.837 ns" { M {} M~combout {} ALU-16:inst|74181:inst|81~12 {} IR-8:inst3|inst4 {} } { 0.000ns 0.000ns 5.650ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 19:44:02 2021 " "Info: Processing ended: Thu Apr 15 19:44:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
