-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    res_V_data_0_V_TREADY : IN STD_LOGIC;
    data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_0_V_empty_n : IN STD_LOGIC;
    data_V_data_0_V_read : OUT STD_LOGIC;
    data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_1_V_empty_n : IN STD_LOGIC;
    data_V_data_1_V_read : OUT STD_LOGIC;
    data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_2_V_empty_n : IN STD_LOGIC;
    data_V_data_2_V_read : OUT STD_LOGIC;
    data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_3_V_empty_n : IN STD_LOGIC;
    data_V_data_3_V_read : OUT STD_LOGIC;
    data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_4_V_empty_n : IN STD_LOGIC;
    data_V_data_4_V_read : OUT STD_LOGIC;
    data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_5_V_empty_n : IN STD_LOGIC;
    data_V_data_5_V_read : OUT STD_LOGIC;
    data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_6_V_empty_n : IN STD_LOGIC;
    data_V_data_6_V_read : OUT STD_LOGIC;
    data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_7_V_empty_n : IN STD_LOGIC;
    data_V_data_7_V_read : OUT STD_LOGIC;
    data_V_data_8_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_8_V_empty_n : IN STD_LOGIC;
    data_V_data_8_V_read : OUT STD_LOGIC;
    data_V_data_9_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_9_V_empty_n : IN STD_LOGIC;
    data_V_data_9_V_read : OUT STD_LOGIC;
    data_V_data_10_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_10_V_empty_n : IN STD_LOGIC;
    data_V_data_10_V_read : OUT STD_LOGIC;
    data_V_data_11_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_11_V_empty_n : IN STD_LOGIC;
    data_V_data_11_V_read : OUT STD_LOGIC;
    res_V_data_0_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_0_V_TVALID : OUT STD_LOGIC;
    res_V_data_1_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_1_V_TVALID : OUT STD_LOGIC;
    res_V_data_1_V_TREADY : IN STD_LOGIC;
    res_V_data_2_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_2_V_TVALID : OUT STD_LOGIC;
    res_V_data_2_V_TREADY : IN STD_LOGIC;
    res_V_data_3_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_3_V_TVALID : OUT STD_LOGIC;
    res_V_data_3_V_TREADY : IN STD_LOGIC;
    res_V_data_4_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_4_V_TVALID : OUT STD_LOGIC;
    res_V_data_4_V_TREADY : IN STD_LOGIC;
    res_V_data_5_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_5_V_TVALID : OUT STD_LOGIC;
    res_V_data_5_V_TREADY : IN STD_LOGIC;
    res_V_data_6_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_6_V_TVALID : OUT STD_LOGIC;
    res_V_data_6_V_TREADY : IN STD_LOGIC;
    res_V_data_7_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_7_V_TVALID : OUT STD_LOGIC;
    res_V_data_7_V_TREADY : IN STD_LOGIC;
    res_V_data_8_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_8_V_TVALID : OUT STD_LOGIC;
    res_V_data_8_V_TREADY : IN STD_LOGIC;
    res_V_data_9_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_9_V_TVALID : OUT STD_LOGIC;
    res_V_data_9_V_TREADY : IN STD_LOGIC;
    res_V_data_10_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_10_V_TVALID : OUT STD_LOGIC;
    res_V_data_10_V_TREADY : IN STD_LOGIC;
    res_V_data_11_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_11_V_TVALID : OUT STD_LOGIC;
    res_V_data_11_V_TREADY : IN STD_LOGIC;
    data_V_data_0_V_blk_n : OUT STD_LOGIC;
    data_V_data_1_V_blk_n : OUT STD_LOGIC;
    data_V_data_2_V_blk_n : OUT STD_LOGIC;
    data_V_data_3_V_blk_n : OUT STD_LOGIC;
    data_V_data_4_V_blk_n : OUT STD_LOGIC;
    data_V_data_5_V_blk_n : OUT STD_LOGIC;
    data_V_data_6_V_blk_n : OUT STD_LOGIC;
    data_V_data_7_V_blk_n : OUT STD_LOGIC;
    data_V_data_8_V_blk_n : OUT STD_LOGIC;
    data_V_data_9_V_blk_n : OUT STD_LOGIC;
    data_V_data_10_V_blk_n : OUT STD_LOGIC;
    data_V_data_11_V_blk_n : OUT STD_LOGIC;
    res_V_data_0_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_1_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_2_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_3_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_4_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_5_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_6_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_7_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_8_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_9_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_10_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_11_V_TDATA_blk_n : OUT STD_LOGIC );
end;


architecture behav of softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal exp_table1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table1_ce0 : STD_LOGIC;
    signal exp_table1_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table1_ce1 : STD_LOGIC;
    signal exp_table1_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table1_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table1_ce2 : STD_LOGIC;
    signal exp_table1_q2 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table1_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table1_ce3 : STD_LOGIC;
    signal exp_table1_q3 : STD_LOGIC_VECTOR (16 downto 0);
    signal invert_table2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal invert_table2_ce0 : STD_LOGIC;
    signal invert_table2_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal io_acc_block_signal_op22 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal y_V_4_fu_1733_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_4_reg_2226 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_5_fu_1767_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_5_reg_2231 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_6_fu_1801_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_6_reg_2236 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_7_fu_1835_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_7_reg_2241 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_8_fu_1869_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_8_reg_2246 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_9_fu_1903_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_9_reg_2251 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_10_fu_1937_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_10_reg_2256 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_11_fu_1971_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_11_reg_2261 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_res_0_V_1_reg_2266 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal exp_res_0_V_1_reg_2266_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_V_1_reg_2272 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_V_1_reg_2272_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_1_reg_2278 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_1_reg_2278_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_1_reg_2284 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_1_reg_2284_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_1_reg_2310 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_1_reg_2310_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_1_reg_2316 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_1_reg_2316_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_1_reg_2322 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_1_reg_2322_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_1_reg_2328 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_1_reg_2328_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_1_reg_2354 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_1_reg_2354_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_1_reg_2359 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_1_reg_2359_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_V_1_reg_2364 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_V_1_reg_2364_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_V_1_reg_2369 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_V_1_reg_2369_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln241_fu_2078_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln241_reg_2379 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_0_V_reg_2387 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_1_V_reg_2392 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_2_V_reg_2397 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_3_V_reg_2402 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_4_V_reg_2407 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_5_V_reg_2412 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_6_V_reg_2417 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_7_V_reg_2422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_start : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_done : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_idle : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_ready : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_return : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_ce : STD_LOGIC;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call279 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1_ignore_call279 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter2_ignore_call279 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp274 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0_ignore_call279 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter1_ignore_call279 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter2_ignore_call279 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp275 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_start_reg : STD_LOGIC := '0';
    signal exp_res_0_V_fu_270 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exp_res_1_V_fu_274 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_fu_278 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_fu_282 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_fu_286 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_fu_290 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_fu_294 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_fu_298 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_fu_302 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_fu_306 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_V_fu_310 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_V_fu_314 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln225_fu_1585_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_1_fu_1624_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_2_fu_1663_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_3_fu_1702_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_4_fu_1979_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_5_fu_1983_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_6_fu_1987_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_7_fu_1991_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_8_fu_1995_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_9_fu_1999_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_10_fu_2003_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_11_fu_2007_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln235_fu_2073_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal grp_fu_512_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1118_2_fu_2094_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_6_fu_2110_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_10_fu_2126_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_512_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_513_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1118_fu_2086_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_4_fu_2102_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_8_fu_2118_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_513_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_514_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1118_3_fu_2098_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_7_fu_2114_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_11_fu_2130_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_514_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_515_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1118_1_fu_2090_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_5_fu_2106_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_9_fu_2122_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_515_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_513_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_515_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_512_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_514_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_ln1496_fu_721_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_fu_721_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_727_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_fu_727_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_1_fu_735_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_1_fu_735_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_1_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_1_fu_741_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_1_fu_741_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_fu_727_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_1_fu_741_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_2_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_3_fu_763_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_3_fu_763_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_3_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_3_fu_769_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_3_fu_769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_4_fu_777_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_4_fu_777_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_4_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_4_fu_783_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_4_fu_783_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_3_fu_769_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_4_fu_783_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_5_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_2_fu_755_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_5_fu_797_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_6_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_7_fu_819_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_7_fu_819_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_7_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_7_fu_825_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_7_fu_825_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_8_fu_833_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_8_fu_833_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_8_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_8_fu_839_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_8_fu_839_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_7_fu_825_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_8_fu_839_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_9_fu_847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_6_fu_811_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_9_fu_853_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_10_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_875_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_max_V_fu_867_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_fu_875_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_1_fu_879_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_fu_883_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_25_fu_897_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_889_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_2_fu_935_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_2_fu_935_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_1_fu_939_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_fu_953_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_945_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_3_fu_991_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_3_fu_991_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_2_fu_995_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_fu_1009_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_1035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_4_fu_1047_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_4_fu_1047_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_3_fu_1051_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_1065_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1057_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_1073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_3_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_5_fu_1103_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_5_fu_1103_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_4_fu_1107_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_fu_1121_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1113_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_4_fu_1129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_4_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_6_fu_1159_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_6_fu_1159_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_5_fu_1163_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_35_fu_1177_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1169_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_5_fu_1185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_5_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_7_fu_1215_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_7_fu_1215_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_6_fu_1219_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_37_fu_1233_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1225_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_6_fu_1241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_6_fu_1259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_8_fu_1271_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_8_fu_1271_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_7_fu_1275_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_39_fu_1289_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1281_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_1297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_7_fu_1315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_9_fu_1327_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_9_fu_1327_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_8_fu_1331_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_41_fu_1345_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1337_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_8_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_10_fu_1383_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_10_fu_1383_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_9_fu_1387_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_43_fu_1401_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1393_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_9_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_11_fu_1439_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_11_fu_1439_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_10_fu_1443_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_45_fu_1457_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_1449_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_10_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_10_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_12_fu_1495_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_12_fu_1495_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_11_fu_1499_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_47_fu_1513_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1505_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_11_fu_1521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_11_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_12_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1551_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1561_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_fu_1569_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_fu_1577_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_13_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1590_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_1_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_1600_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_1_fu_1608_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_1_fu_1616_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_14_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1629_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_2_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_1639_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_2_fu_1647_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_2_fu_1655_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_15_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1668_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_3_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_1678_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_3_fu_1686_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_3_fu_1694_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_16_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1707_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_4_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_1153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_1717_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_4_fu_1725_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_17_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1741_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_5_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_1209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_1751_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_5_fu_1759_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_18_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1775_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_6_fu_1247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_1265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_12_fu_1785_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_6_fu_1793_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_19_fu_1309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1809_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_7_fu_1303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_14_fu_1819_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_7_fu_1827_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_20_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1843_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_8_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_16_fu_1853_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_8_fu_1861_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_21_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1877_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_9_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_1433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_18_fu_1887_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_9_fu_1895_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_22_fu_1477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1911_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_10_fu_1471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_10_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_20_fu_1921_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_10_fu_1929_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_23_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1945_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_11_fu_1527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_22_fu_1955_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_11_fu_1963_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_12_fu_2063_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_1_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_2_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_3_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_4_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_5_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_6_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_7_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_8_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_9_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_10_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_11_V : IN STD_LOGIC_VECTOR (16 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_exp_table1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_invert_tqcK IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    exp_table1_U : component softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_exp_table1
    generic map (
        DataWidth => 17,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_table1_address0,
        ce0 => exp_table1_ce0,
        q0 => exp_table1_q0,
        address1 => exp_table1_address1,
        ce1 => exp_table1_ce1,
        q1 => exp_table1_q1,
        address2 => exp_table1_address2,
        ce2 => exp_table1_ce2,
        q2 => exp_table1_q2,
        address3 => exp_table1_address3,
        ce3 => exp_table1_ce3,
        q3 => exp_table1_q3);

    invert_table2_U : component softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_invert_tqcK
    generic map (
        DataWidth => 18,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => invert_table2_address0,
        ce0 => invert_table2_ce0,
        q0 => invert_table2_q0);

    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613 : component reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_start,
        ap_done => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_done,
        ap_idle => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_idle,
        ap_ready => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_ready,
        x_0_V => exp_res_0_V_fu_270,
        x_1_V => exp_res_1_V_fu_274,
        x_2_V => exp_res_2_V_fu_278,
        x_3_V => exp_res_3_V_fu_282,
        x_4_V => exp_res_4_V_fu_286,
        x_5_V => exp_res_5_V_fu_290,
        x_6_V => exp_res_6_V_fu_294,
        x_7_V => exp_res_7_V_fu_298,
        x_8_V => exp_res_8_V_fu_302,
        x_9_V => exp_res_9_V_fu_306,
        x_10_V => exp_res_10_V_fu_310,
        x_11_V => exp_res_11_V_fu_314,
        ap_return => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_return,
        ap_ce => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_ready = ap_const_logic_1)) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_0_V_1_reg_2266 <= exp_table1_q0;
                exp_res_1_V_1_reg_2272 <= exp_table1_q1;
                exp_res_2_V_1_reg_2278 <= exp_table1_q2;
                exp_res_3_V_1_reg_2284 <= exp_table1_q3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                exp_res_0_V_1_reg_2266_pp0_iter1_reg <= exp_res_0_V_1_reg_2266;
                exp_res_1_V_1_reg_2272_pp0_iter1_reg <= exp_res_1_V_1_reg_2272;
                exp_res_2_V_1_reg_2278_pp0_iter1_reg <= exp_res_2_V_1_reg_2278;
                exp_res_3_V_1_reg_2284_pp0_iter1_reg <= exp_res_3_V_1_reg_2284;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exp_res_0_V_fu_270 <= exp_res_0_V_1_reg_2266;
                exp_res_10_V_1_reg_2364 <= exp_table1_q2;
                exp_res_10_V_fu_310 <= exp_table1_q2;
                exp_res_11_V_1_reg_2369 <= exp_table1_q3;
                exp_res_11_V_fu_314 <= exp_table1_q3;
                exp_res_1_V_fu_274 <= exp_res_1_V_1_reg_2272;
                exp_res_2_V_fu_278 <= exp_res_2_V_1_reg_2278;
                exp_res_3_V_fu_282 <= exp_res_3_V_1_reg_2284;
                exp_res_4_V_fu_286 <= exp_res_4_V_1_reg_2310;
                exp_res_5_V_fu_290 <= exp_res_5_V_1_reg_2316;
                exp_res_6_V_fu_294 <= exp_res_6_V_1_reg_2322;
                exp_res_7_V_fu_298 <= exp_res_7_V_1_reg_2328;
                exp_res_8_V_1_reg_2354 <= exp_table1_q0;
                exp_res_8_V_fu_302 <= exp_table1_q0;
                exp_res_9_V_1_reg_2359 <= exp_table1_q1;
                exp_res_9_V_fu_306 <= exp_table1_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exp_res_10_V_1_reg_2364_pp0_iter2_reg <= exp_res_10_V_1_reg_2364;
                exp_res_11_V_1_reg_2369_pp0_iter2_reg <= exp_res_11_V_1_reg_2369;
                exp_res_8_V_1_reg_2354_pp0_iter2_reg <= exp_res_8_V_1_reg_2354;
                exp_res_9_V_1_reg_2359_pp0_iter2_reg <= exp_res_9_V_1_reg_2359;
                sext_ln241_reg_2379 <= sext_ln241_fu_2078_p1;
                y_V_10_reg_2256 <= y_V_10_fu_1937_p3;
                y_V_11_reg_2261 <= y_V_11_fu_1971_p3;
                y_V_4_reg_2226 <= y_V_4_fu_1733_p3;
                y_V_5_reg_2231 <= y_V_5_fu_1767_p3;
                y_V_6_reg_2236 <= y_V_6_fu_1801_p3;
                y_V_7_reg_2241 <= y_V_7_fu_1835_p3;
                y_V_8_reg_2246 <= y_V_8_fu_1869_p3;
                y_V_9_reg_2251 <= y_V_9_fu_1903_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_4_V_1_reg_2310 <= exp_table1_q0;
                exp_res_5_V_1_reg_2316 <= exp_table1_q1;
                exp_res_6_V_1_reg_2322 <= exp_table1_q2;
                exp_res_7_V_1_reg_2328 <= exp_table1_q3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                exp_res_4_V_1_reg_2310_pp0_iter1_reg <= exp_res_4_V_1_reg_2310;
                exp_res_5_V_1_reg_2316_pp0_iter1_reg <= exp_res_5_V_1_reg_2316;
                exp_res_6_V_1_reg_2322_pp0_iter1_reg <= exp_res_6_V_1_reg_2322;
                exp_res_7_V_1_reg_2328_pp0_iter1_reg <= exp_res_7_V_1_reg_2328;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_data_0_V_reg_2387 <= grp_fu_513_p2(25 downto 10);
                tmp_data_1_V_reg_2392 <= grp_fu_515_p2(25 downto 10);
                tmp_data_2_V_reg_2397 <= grp_fu_512_p2(25 downto 10);
                tmp_data_3_V_reg_2402 <= grp_fu_514_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_data_4_V_reg_2407 <= grp_fu_513_p2(25 downto 10);
                tmp_data_5_V_reg_2412 <= grp_fu_515_p2(25 downto 10);
                tmp_data_6_V_reg_2417 <= grp_fu_512_p2(25 downto 10);
                tmp_data_7_V_reg_2422 <= grp_fu_514_p2(25 downto 10);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    and_ln786_10_fu_1471_p2 <= (xor_ln786_10_fu_1465_p2 and tmp_44_fu_1449_p3);
    and_ln786_11_fu_1527_p2 <= (xor_ln786_11_fu_1521_p2 and tmp_46_fu_1505_p3);
    and_ln786_1_fu_967_p2 <= (xor_ln786_1_fu_961_p2 and tmp_26_fu_945_p3);
    and_ln786_2_fu_1023_p2 <= (xor_ln786_2_fu_1017_p2 and tmp_28_fu_1001_p3);
    and_ln786_3_fu_1079_p2 <= (xor_ln786_3_fu_1073_p2 and tmp_30_fu_1057_p3);
    and_ln786_4_fu_1135_p2 <= (xor_ln786_4_fu_1129_p2 and tmp_32_fu_1113_p3);
    and_ln786_5_fu_1191_p2 <= (xor_ln786_5_fu_1185_p2 and tmp_34_fu_1169_p3);
    and_ln786_6_fu_1247_p2 <= (xor_ln786_6_fu_1241_p2 and tmp_36_fu_1225_p3);
    and_ln786_7_fu_1303_p2 <= (xor_ln786_7_fu_1297_p2 and tmp_38_fu_1281_p3);
    and_ln786_8_fu_1359_p2 <= (xor_ln786_8_fu_1353_p2 and tmp_40_fu_1337_p3);
    and_ln786_9_fu_1415_p2 <= (xor_ln786_9_fu_1409_p2 and tmp_42_fu_1393_p3);
    and_ln786_fu_911_p2 <= (xor_ln786_fu_905_p2 and tmp_24_fu_889_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, io_acc_block_signal_op22)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (io_acc_block_signal_op22 = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, io_acc_block_signal_op22)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (io_acc_block_signal_op22 = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001_ignoreCallOp274 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_0_V_TREADY)
    begin
                ap_block_pp0_stage2_11001 <= ((res_V_data_0_V_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_11001_ignoreCallOp275_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_0_V_TREADY)
    begin
                ap_block_pp0_stage2_11001_ignoreCallOp275 <= ((res_V_data_0_V_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_0_V_TREADY)
    begin
                ap_block_pp0_stage2_subdone <= ((res_V_data_0_V_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, io_acc_block_signal_op22)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (io_acc_block_signal_op22 = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter1_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter2_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter2_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_0_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_0_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_0_V_blk_n <= data_V_data_0_V_empty_n;
        else 
            data_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_0_V_read <= ap_const_logic_1;
        else 
            data_V_data_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_10_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_10_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_10_V_blk_n <= data_V_data_10_V_empty_n;
        else 
            data_V_data_10_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_10_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_10_V_read <= ap_const_logic_1;
        else 
            data_V_data_10_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_11_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_11_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_11_V_blk_n <= data_V_data_11_V_empty_n;
        else 
            data_V_data_11_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_11_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_11_V_read <= ap_const_logic_1;
        else 
            data_V_data_11_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_1_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_1_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_1_V_blk_n <= data_V_data_1_V_empty_n;
        else 
            data_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_1_V_read <= ap_const_logic_1;
        else 
            data_V_data_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_2_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_2_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_2_V_blk_n <= data_V_data_2_V_empty_n;
        else 
            data_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_2_V_read <= ap_const_logic_1;
        else 
            data_V_data_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_3_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_3_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_3_V_blk_n <= data_V_data_3_V_empty_n;
        else 
            data_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_3_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_3_V_read <= ap_const_logic_1;
        else 
            data_V_data_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_4_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_4_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_4_V_blk_n <= data_V_data_4_V_empty_n;
        else 
            data_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_4_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_4_V_read <= ap_const_logic_1;
        else 
            data_V_data_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_5_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_5_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_5_V_blk_n <= data_V_data_5_V_empty_n;
        else 
            data_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_5_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_5_V_read <= ap_const_logic_1;
        else 
            data_V_data_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_6_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_6_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_6_V_blk_n <= data_V_data_6_V_empty_n;
        else 
            data_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_6_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_6_V_read <= ap_const_logic_1;
        else 
            data_V_data_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_7_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_7_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_7_V_blk_n <= data_V_data_7_V_empty_n;
        else 
            data_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_7_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_7_V_read <= ap_const_logic_1;
        else 
            data_V_data_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_8_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_8_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_8_V_blk_n <= data_V_data_8_V_empty_n;
        else 
            data_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_8_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_8_V_read <= ap_const_logic_1;
        else 
            data_V_data_8_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_9_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_9_V_empty_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_9_V_blk_n <= data_V_data_9_V_empty_n;
        else 
            data_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_9_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_9_V_read <= ap_const_logic_1;
        else 
            data_V_data_9_V_read <= ap_const_logic_0;
        end if; 
    end process;


    exp_table1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln225_fu_1585_p1, zext_ln225_4_fu_1979_p1, zext_ln225_8_fu_1995_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                exp_table1_address0 <= zext_ln225_8_fu_1995_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                exp_table1_address0 <= zext_ln225_4_fu_1979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                exp_table1_address0 <= zext_ln225_fu_1585_p1(10 - 1 downto 0);
            else 
                exp_table1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            exp_table1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_table1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln225_1_fu_1624_p1, zext_ln225_5_fu_1983_p1, zext_ln225_9_fu_1999_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                exp_table1_address1 <= zext_ln225_9_fu_1999_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                exp_table1_address1 <= zext_ln225_5_fu_1983_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                exp_table1_address1 <= zext_ln225_1_fu_1624_p1(10 - 1 downto 0);
            else 
                exp_table1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            exp_table1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_table1_address2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln225_2_fu_1663_p1, zext_ln225_6_fu_1987_p1, zext_ln225_10_fu_2003_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                exp_table1_address2 <= zext_ln225_10_fu_2003_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                exp_table1_address2 <= zext_ln225_6_fu_1987_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                exp_table1_address2 <= zext_ln225_2_fu_1663_p1(10 - 1 downto 0);
            else 
                exp_table1_address2 <= "XXXXXXXXXX";
            end if;
        else 
            exp_table1_address2 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_table1_address3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln225_3_fu_1702_p1, zext_ln225_7_fu_1991_p1, zext_ln225_11_fu_2007_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                exp_table1_address3 <= zext_ln225_11_fu_2007_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                exp_table1_address3 <= zext_ln225_7_fu_1991_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                exp_table1_address3 <= zext_ln225_3_fu_1702_p1(10 - 1 downto 0);
            else 
                exp_table1_address3 <= "XXXXXXXXXX";
            end if;
        else 
            exp_table1_address3 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_table1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            exp_table1_ce0 <= ap_const_logic_1;
        else 
            exp_table1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            exp_table1_ce1 <= ap_const_logic_1;
        else 
            exp_table1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table1_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            exp_table1_ce2 <= ap_const_logic_1;
        else 
            exp_table1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table1_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            exp_table1_ce3 <= ap_const_logic_1;
        else 
            exp_table1_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_512_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln1118_2_fu_2094_p1, zext_ln1118_6_fu_2110_p1, zext_ln1118_10_fu_2126_p1)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                grp_fu_512_p0 <= zext_ln1118_10_fu_2126_p1(17 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_512_p0 <= zext_ln1118_6_fu_2110_p1(17 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_512_p0 <= zext_ln1118_2_fu_2094_p1(17 - 1 downto 0);
            else 
                grp_fu_512_p0 <= "XXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_512_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_512_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, sext_ln241_fu_2078_p1, sext_ln241_reg_2379, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            grp_fu_512_p1 <= sext_ln241_reg_2379(18 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_512_p1 <= sext_ln241_fu_2078_p1(18 - 1 downto 0);
        else 
            grp_fu_512_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_512_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &grp_fu_512_p0) * signed(grp_fu_512_p1))), 26));

    grp_fu_513_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln1118_fu_2086_p1, zext_ln1118_4_fu_2102_p1, zext_ln1118_8_fu_2118_p1)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                grp_fu_513_p0 <= zext_ln1118_8_fu_2118_p1(17 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_513_p0 <= zext_ln1118_4_fu_2102_p1(17 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_513_p0 <= zext_ln1118_fu_2086_p1(17 - 1 downto 0);
            else 
                grp_fu_513_p0 <= "XXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_513_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_513_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, sext_ln241_fu_2078_p1, sext_ln241_reg_2379, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            grp_fu_513_p1 <= sext_ln241_reg_2379(18 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_513_p1 <= sext_ln241_fu_2078_p1(18 - 1 downto 0);
        else 
            grp_fu_513_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_513_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &grp_fu_513_p0) * signed(grp_fu_513_p1))), 26));

    grp_fu_514_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln1118_3_fu_2098_p1, zext_ln1118_7_fu_2114_p1, zext_ln1118_11_fu_2130_p1)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                grp_fu_514_p0 <= zext_ln1118_11_fu_2130_p1(17 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_514_p0 <= zext_ln1118_7_fu_2114_p1(17 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_514_p0 <= zext_ln1118_3_fu_2098_p1(17 - 1 downto 0);
            else 
                grp_fu_514_p0 <= "XXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_514_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_514_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, sext_ln241_fu_2078_p1, sext_ln241_reg_2379, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            grp_fu_514_p1 <= sext_ln241_reg_2379(18 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_514_p1 <= sext_ln241_fu_2078_p1(18 - 1 downto 0);
        else 
            grp_fu_514_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_514_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &grp_fu_514_p0) * signed(grp_fu_514_p1))), 26));

    grp_fu_515_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln1118_1_fu_2090_p1, zext_ln1118_5_fu_2106_p1, zext_ln1118_9_fu_2122_p1)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                grp_fu_515_p0 <= zext_ln1118_9_fu_2122_p1(17 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_515_p0 <= zext_ln1118_5_fu_2106_p1(17 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_515_p0 <= zext_ln1118_1_fu_2090_p1(17 - 1 downto 0);
            else 
                grp_fu_515_p0 <= "XXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_515_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_515_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, sext_ln241_fu_2078_p1, sext_ln241_reg_2379, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            grp_fu_515_p1 <= sext_ln241_reg_2379(18 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_515_p1 <= sext_ln241_fu_2078_p1(18 - 1 downto 0);
        else 
            grp_fu_515_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_515_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &grp_fu_515_p0) * signed(grp_fu_515_p1))), 26));

    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_ignoreCallOp274, ap_block_pp0_stage2_11001_ignoreCallOp275)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp275) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp274) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_ce <= ap_const_logic_1;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_start <= grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_start_reg;
    icmp_ln1496_10_fu_861_p2 <= "1" when (signed(select_ln65_6_fu_811_p3) < signed(select_ln65_9_fu_853_p3)) else "0";
    icmp_ln1496_1_fu_735_p0 <= data_V_data_2_V_dout;
    icmp_ln1496_1_fu_735_p1 <= data_V_data_3_V_dout;
    icmp_ln1496_1_fu_735_p2 <= "1" when (signed(icmp_ln1496_1_fu_735_p0) < signed(icmp_ln1496_1_fu_735_p1)) else "0";
    icmp_ln1496_2_fu_749_p2 <= "1" when (signed(select_ln65_fu_727_p3) < signed(select_ln65_1_fu_741_p3)) else "0";
    icmp_ln1496_3_fu_763_p0 <= data_V_data_4_V_dout;
    icmp_ln1496_3_fu_763_p1 <= data_V_data_5_V_dout;
    icmp_ln1496_3_fu_763_p2 <= "1" when (signed(icmp_ln1496_3_fu_763_p0) < signed(icmp_ln1496_3_fu_763_p1)) else "0";
    icmp_ln1496_4_fu_777_p0 <= data_V_data_6_V_dout;
    icmp_ln1496_4_fu_777_p1 <= data_V_data_7_V_dout;
    icmp_ln1496_4_fu_777_p2 <= "1" when (signed(icmp_ln1496_4_fu_777_p0) < signed(icmp_ln1496_4_fu_777_p1)) else "0";
    icmp_ln1496_5_fu_791_p2 <= "1" when (signed(select_ln65_3_fu_769_p3) < signed(select_ln65_4_fu_783_p3)) else "0";
    icmp_ln1496_6_fu_805_p2 <= "1" when (signed(select_ln65_2_fu_755_p3) < signed(select_ln65_5_fu_797_p3)) else "0";
    icmp_ln1496_7_fu_819_p0 <= data_V_data_8_V_dout;
    icmp_ln1496_7_fu_819_p1 <= data_V_data_9_V_dout;
    icmp_ln1496_7_fu_819_p2 <= "1" when (signed(icmp_ln1496_7_fu_819_p0) < signed(icmp_ln1496_7_fu_819_p1)) else "0";
    icmp_ln1496_8_fu_833_p0 <= data_V_data_10_V_dout;
    icmp_ln1496_8_fu_833_p1 <= data_V_data_11_V_dout;
    icmp_ln1496_8_fu_833_p2 <= "1" when (signed(icmp_ln1496_8_fu_833_p0) < signed(icmp_ln1496_8_fu_833_p1)) else "0";
    icmp_ln1496_9_fu_847_p2 <= "1" when (signed(select_ln65_7_fu_825_p3) < signed(select_ln65_8_fu_839_p3)) else "0";
    icmp_ln1496_fu_721_p0 <= data_V_data_0_V_dout;
    icmp_ln1496_fu_721_p1 <= data_V_data_1_V_dout;
    icmp_ln1496_fu_721_p2 <= "1" when (signed(icmp_ln1496_fu_721_p0) < signed(icmp_ln1496_fu_721_p1)) else "0";
    invert_table2_address0 <= zext_ln235_fu_2073_p1(10 - 1 downto 0);

    invert_table2_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            invert_table2_ce0 <= ap_const_logic_1;
        else 
            invert_table2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op22 <= (data_V_data_9_V_empty_n and data_V_data_8_V_empty_n and data_V_data_7_V_empty_n and data_V_data_6_V_empty_n and data_V_data_5_V_empty_n and data_V_data_4_V_empty_n and data_V_data_3_V_empty_n and data_V_data_2_V_empty_n and data_V_data_1_V_empty_n and data_V_data_11_V_empty_n and data_V_data_10_V_empty_n and data_V_data_0_V_empty_n);
    or_ln340_10_fu_1489_p2 <= (xor_ln340_10_fu_1483_p2 or tmp_45_fu_1457_p3);
    or_ln340_11_fu_1545_p2 <= (xor_ln340_11_fu_1539_p2 or tmp_47_fu_1513_p3);
    or_ln340_1_fu_985_p2 <= (xor_ln340_1_fu_979_p2 or tmp_27_fu_953_p3);
    or_ln340_2_fu_1041_p2 <= (xor_ln340_2_fu_1035_p2 or tmp_29_fu_1009_p3);
    or_ln340_3_fu_1097_p2 <= (xor_ln340_3_fu_1091_p2 or tmp_31_fu_1065_p3);
    or_ln340_4_fu_1153_p2 <= (xor_ln340_4_fu_1147_p2 or tmp_33_fu_1121_p3);
    or_ln340_5_fu_1209_p2 <= (xor_ln340_5_fu_1203_p2 or tmp_35_fu_1177_p3);
    or_ln340_6_fu_1265_p2 <= (xor_ln340_6_fu_1259_p2 or tmp_37_fu_1233_p3);
    or_ln340_7_fu_1321_p2 <= (xor_ln340_7_fu_1315_p2 or tmp_39_fu_1289_p3);
    or_ln340_8_fu_1377_p2 <= (xor_ln340_8_fu_1371_p2 or tmp_41_fu_1345_p3);
    or_ln340_9_fu_1433_p2 <= (xor_ln340_9_fu_1427_p2 or tmp_43_fu_1401_p3);
    or_ln340_fu_929_p2 <= (xor_ln340_fu_923_p2 or tmp_25_fu_897_p3);
    res_V_data_0_V_TDATA <= tmp_data_0_V_reg_2387;

    res_V_data_0_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_0_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_0_V_TDATA_blk_n <= res_V_data_0_V_TREADY;
        else 
            res_V_data_0_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_0_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_0_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_0_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_10_V_TDATA <= grp_fu_512_p2(25 downto 10);

    res_V_data_10_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_10_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_10_V_TDATA_blk_n <= res_V_data_10_V_TREADY;
        else 
            res_V_data_10_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_10_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_10_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_10_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_11_V_TDATA <= grp_fu_514_p2(25 downto 10);

    res_V_data_11_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_11_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_11_V_TDATA_blk_n <= res_V_data_11_V_TREADY;
        else 
            res_V_data_11_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_11_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_11_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_11_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_1_V_TDATA <= tmp_data_1_V_reg_2392;

    res_V_data_1_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_1_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_1_V_TDATA_blk_n <= res_V_data_1_V_TREADY;
        else 
            res_V_data_1_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_1_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_1_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_1_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_2_V_TDATA <= tmp_data_2_V_reg_2397;

    res_V_data_2_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_2_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_2_V_TDATA_blk_n <= res_V_data_2_V_TREADY;
        else 
            res_V_data_2_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_2_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_2_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_2_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_3_V_TDATA <= tmp_data_3_V_reg_2402;

    res_V_data_3_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_3_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_3_V_TDATA_blk_n <= res_V_data_3_V_TREADY;
        else 
            res_V_data_3_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_3_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_3_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_3_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_4_V_TDATA <= tmp_data_4_V_reg_2407;

    res_V_data_4_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_4_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_4_V_TDATA_blk_n <= res_V_data_4_V_TREADY;
        else 
            res_V_data_4_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_4_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_4_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_4_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_5_V_TDATA <= tmp_data_5_V_reg_2412;

    res_V_data_5_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_5_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_5_V_TDATA_blk_n <= res_V_data_5_V_TREADY;
        else 
            res_V_data_5_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_5_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_5_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_5_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_6_V_TDATA <= tmp_data_6_V_reg_2417;

    res_V_data_6_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_6_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_6_V_TDATA_blk_n <= res_V_data_6_V_TREADY;
        else 
            res_V_data_6_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_6_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_6_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_6_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_7_V_TDATA <= tmp_data_7_V_reg_2422;

    res_V_data_7_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_7_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_7_V_TDATA_blk_n <= res_V_data_7_V_TREADY;
        else 
            res_V_data_7_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_7_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_7_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_7_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_8_V_TDATA <= grp_fu_513_p2(25 downto 10);

    res_V_data_8_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_8_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_8_V_TDATA_blk_n <= res_V_data_8_V_TREADY;
        else 
            res_V_data_8_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_8_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_8_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_8_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_9_V_TDATA <= grp_fu_515_p2(25 downto 10);

    res_V_data_9_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, res_V_data_9_V_TREADY, ap_block_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_data_9_V_TDATA_blk_n <= res_V_data_9_V_TREADY;
        else 
            res_V_data_9_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_9_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_V_data_9_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_9_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    select_ln340_10_fu_1751_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_17_fu_1197_p2(0) = '1') else 
        tmp_17_fu_1741_p4;
    select_ln340_12_fu_1785_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_18_fu_1253_p2(0) = '1') else 
        tmp_18_fu_1775_p4;
    select_ln340_14_fu_1819_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_19_fu_1309_p2(0) = '1') else 
        tmp_19_fu_1809_p4;
    select_ln340_16_fu_1853_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_20_fu_1365_p2(0) = '1') else 
        tmp_20_fu_1843_p4;
    select_ln340_18_fu_1887_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_21_fu_1421_p2(0) = '1') else 
        tmp_21_fu_1877_p4;
    select_ln340_20_fu_1921_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_22_fu_1477_p2(0) = '1') else 
        tmp_22_fu_1911_p4;
    select_ln340_22_fu_1955_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_23_fu_1533_p2(0) = '1') else 
        tmp_23_fu_1945_p4;
    select_ln340_2_fu_1600_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_13_fu_973_p2(0) = '1') else 
        tmp_13_fu_1590_p4;
    select_ln340_4_fu_1639_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_14_fu_1029_p2(0) = '1') else 
        tmp_14_fu_1629_p4;
    select_ln340_6_fu_1678_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_15_fu_1085_p2(0) = '1') else 
        tmp_15_fu_1668_p4;
    select_ln340_8_fu_1717_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_16_fu_1141_p2(0) = '1') else 
        tmp_16_fu_1707_p4;
    select_ln340_fu_1561_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_12_fu_917_p2(0) = '1') else 
        tmp_fu_1551_p4;
    select_ln388_10_fu_1929_p3 <= 
        ap_const_lv10_200 when (and_ln786_10_fu_1471_p2(0) = '1') else 
        tmp_22_fu_1911_p4;
    select_ln388_11_fu_1963_p3 <= 
        ap_const_lv10_200 when (and_ln786_11_fu_1527_p2(0) = '1') else 
        tmp_23_fu_1945_p4;
    select_ln388_1_fu_1608_p3 <= 
        ap_const_lv10_200 when (and_ln786_1_fu_967_p2(0) = '1') else 
        tmp_13_fu_1590_p4;
    select_ln388_2_fu_1647_p3 <= 
        ap_const_lv10_200 when (and_ln786_2_fu_1023_p2(0) = '1') else 
        tmp_14_fu_1629_p4;
    select_ln388_3_fu_1686_p3 <= 
        ap_const_lv10_200 when (and_ln786_3_fu_1079_p2(0) = '1') else 
        tmp_15_fu_1668_p4;
    select_ln388_4_fu_1725_p3 <= 
        ap_const_lv10_200 when (and_ln786_4_fu_1135_p2(0) = '1') else 
        tmp_16_fu_1707_p4;
    select_ln388_5_fu_1759_p3 <= 
        ap_const_lv10_200 when (and_ln786_5_fu_1191_p2(0) = '1') else 
        tmp_17_fu_1741_p4;
    select_ln388_6_fu_1793_p3 <= 
        ap_const_lv10_200 when (and_ln786_6_fu_1247_p2(0) = '1') else 
        tmp_18_fu_1775_p4;
    select_ln388_7_fu_1827_p3 <= 
        ap_const_lv10_200 when (and_ln786_7_fu_1303_p2(0) = '1') else 
        tmp_19_fu_1809_p4;
    select_ln388_8_fu_1861_p3 <= 
        ap_const_lv10_200 when (and_ln786_8_fu_1359_p2(0) = '1') else 
        tmp_20_fu_1843_p4;
    select_ln388_9_fu_1895_p3 <= 
        ap_const_lv10_200 when (and_ln786_9_fu_1415_p2(0) = '1') else 
        tmp_21_fu_1877_p4;
    select_ln388_fu_1569_p3 <= 
        ap_const_lv10_200 when (and_ln786_fu_911_p2(0) = '1') else 
        tmp_fu_1551_p4;
    select_ln65_1_fu_741_p1 <= data_V_data_3_V_dout;
    select_ln65_1_fu_741_p2 <= data_V_data_2_V_dout;
    select_ln65_1_fu_741_p3 <= 
        select_ln65_1_fu_741_p1 when (icmp_ln1496_1_fu_735_p2(0) = '1') else 
        select_ln65_1_fu_741_p2;
    select_ln65_2_fu_755_p3 <= 
        select_ln65_1_fu_741_p3 when (icmp_ln1496_2_fu_749_p2(0) = '1') else 
        select_ln65_fu_727_p3;
    select_ln65_3_fu_769_p1 <= data_V_data_5_V_dout;
    select_ln65_3_fu_769_p2 <= data_V_data_4_V_dout;
    select_ln65_3_fu_769_p3 <= 
        select_ln65_3_fu_769_p1 when (icmp_ln1496_3_fu_763_p2(0) = '1') else 
        select_ln65_3_fu_769_p2;
    select_ln65_4_fu_783_p1 <= data_V_data_7_V_dout;
    select_ln65_4_fu_783_p2 <= data_V_data_6_V_dout;
    select_ln65_4_fu_783_p3 <= 
        select_ln65_4_fu_783_p1 when (icmp_ln1496_4_fu_777_p2(0) = '1') else 
        select_ln65_4_fu_783_p2;
    select_ln65_5_fu_797_p3 <= 
        select_ln65_4_fu_783_p3 when (icmp_ln1496_5_fu_791_p2(0) = '1') else 
        select_ln65_3_fu_769_p3;
    select_ln65_6_fu_811_p3 <= 
        select_ln65_5_fu_797_p3 when (icmp_ln1496_6_fu_805_p2(0) = '1') else 
        select_ln65_2_fu_755_p3;
    select_ln65_7_fu_825_p1 <= data_V_data_9_V_dout;
    select_ln65_7_fu_825_p2 <= data_V_data_8_V_dout;
    select_ln65_7_fu_825_p3 <= 
        select_ln65_7_fu_825_p1 when (icmp_ln1496_7_fu_819_p2(0) = '1') else 
        select_ln65_7_fu_825_p2;
    select_ln65_8_fu_839_p1 <= data_V_data_11_V_dout;
    select_ln65_8_fu_839_p2 <= data_V_data_10_V_dout;
    select_ln65_8_fu_839_p3 <= 
        select_ln65_8_fu_839_p1 when (icmp_ln1496_8_fu_833_p2(0) = '1') else 
        select_ln65_8_fu_839_p2;
    select_ln65_9_fu_853_p3 <= 
        select_ln65_8_fu_839_p3 when (icmp_ln1496_9_fu_847_p2(0) = '1') else 
        select_ln65_7_fu_825_p3;
    select_ln65_fu_727_p1 <= data_V_data_1_V_dout;
    select_ln65_fu_727_p2 <= data_V_data_0_V_dout;
    select_ln65_fu_727_p3 <= 
        select_ln65_fu_727_p1 when (icmp_ln1496_fu_721_p2(0) = '1') else 
        select_ln65_fu_727_p2;
        sext_ln241_fu_2078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(invert_table2_q0),26));

    sext_ln703_10_fu_1383_p0 <= data_V_data_9_V_dout;
        sext_ln703_10_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_10_fu_1383_p0),17));

    sext_ln703_11_fu_1439_p0 <= data_V_data_10_V_dout;
        sext_ln703_11_fu_1439_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_11_fu_1439_p0),17));

    sext_ln703_12_fu_1495_p0 <= data_V_data_11_V_dout;
        sext_ln703_12_fu_1495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_12_fu_1495_p0),17));

        sext_ln703_1_fu_879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_max_V_fu_867_p3),17));

    sext_ln703_2_fu_935_p0 <= data_V_data_1_V_dout;
        sext_ln703_2_fu_935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_2_fu_935_p0),17));

    sext_ln703_3_fu_991_p0 <= data_V_data_2_V_dout;
        sext_ln703_3_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_3_fu_991_p0),17));

    sext_ln703_4_fu_1047_p0 <= data_V_data_3_V_dout;
        sext_ln703_4_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_4_fu_1047_p0),17));

    sext_ln703_5_fu_1103_p0 <= data_V_data_4_V_dout;
        sext_ln703_5_fu_1103_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_5_fu_1103_p0),17));

    sext_ln703_6_fu_1159_p0 <= data_V_data_5_V_dout;
        sext_ln703_6_fu_1159_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_6_fu_1159_p0),17));

    sext_ln703_7_fu_1215_p0 <= data_V_data_6_V_dout;
        sext_ln703_7_fu_1215_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_7_fu_1215_p0),17));

    sext_ln703_8_fu_1271_p0 <= data_V_data_7_V_dout;
        sext_ln703_8_fu_1271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_8_fu_1271_p0),17));

    sext_ln703_9_fu_1327_p0 <= data_V_data_8_V_dout;
        sext_ln703_9_fu_1327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_9_fu_1327_p0),17));

    sext_ln703_fu_875_p0 <= data_V_data_0_V_dout;
        sext_ln703_fu_875_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_875_p0),17));

    sub_ln1193_10_fu_1443_p2 <= std_logic_vector(signed(sext_ln703_11_fu_1439_p1) - signed(sext_ln703_1_fu_879_p1));
    sub_ln1193_11_fu_1499_p2 <= std_logic_vector(signed(sext_ln703_12_fu_1495_p1) - signed(sext_ln703_1_fu_879_p1));
    sub_ln1193_1_fu_939_p2 <= std_logic_vector(signed(sext_ln703_2_fu_935_p1) - signed(sext_ln703_1_fu_879_p1));
    sub_ln1193_2_fu_995_p2 <= std_logic_vector(signed(sext_ln703_3_fu_991_p1) - signed(sext_ln703_1_fu_879_p1));
    sub_ln1193_3_fu_1051_p2 <= std_logic_vector(signed(sext_ln703_4_fu_1047_p1) - signed(sext_ln703_1_fu_879_p1));
    sub_ln1193_4_fu_1107_p2 <= std_logic_vector(signed(sext_ln703_5_fu_1103_p1) - signed(sext_ln703_1_fu_879_p1));
    sub_ln1193_5_fu_1163_p2 <= std_logic_vector(signed(sext_ln703_6_fu_1159_p1) - signed(sext_ln703_1_fu_879_p1));
    sub_ln1193_6_fu_1219_p2 <= std_logic_vector(signed(sext_ln703_7_fu_1215_p1) - signed(sext_ln703_1_fu_879_p1));
    sub_ln1193_7_fu_1275_p2 <= std_logic_vector(signed(sext_ln703_8_fu_1271_p1) - signed(sext_ln703_1_fu_879_p1));
    sub_ln1193_8_fu_1331_p2 <= std_logic_vector(signed(sext_ln703_9_fu_1327_p1) - signed(sext_ln703_1_fu_879_p1));
    sub_ln1193_9_fu_1387_p2 <= std_logic_vector(signed(sext_ln703_10_fu_1383_p1) - signed(sext_ln703_1_fu_879_p1));
    sub_ln1193_fu_883_p2 <= std_logic_vector(signed(sext_ln703_fu_875_p1) - signed(sext_ln703_1_fu_879_p1));
    tmp_13_fu_1590_p4 <= sub_ln1193_1_fu_939_p2(15 downto 6);
    tmp_14_fu_1629_p4 <= sub_ln1193_2_fu_995_p2(15 downto 6);
    tmp_15_fu_1668_p4 <= sub_ln1193_3_fu_1051_p2(15 downto 6);
    tmp_16_fu_1707_p4 <= sub_ln1193_4_fu_1107_p2(15 downto 6);
    tmp_17_fu_1741_p4 <= sub_ln1193_5_fu_1163_p2(15 downto 6);
    tmp_18_fu_1775_p4 <= sub_ln1193_6_fu_1219_p2(15 downto 6);
    tmp_19_fu_1809_p4 <= sub_ln1193_7_fu_1275_p2(15 downto 6);
    tmp_20_fu_1843_p4 <= sub_ln1193_8_fu_1331_p2(15 downto 6);
    tmp_21_fu_1877_p4 <= sub_ln1193_9_fu_1387_p2(15 downto 6);
    tmp_22_fu_1911_p4 <= sub_ln1193_10_fu_1443_p2(15 downto 6);
    tmp_23_fu_1945_p4 <= sub_ln1193_11_fu_1499_p2(15 downto 6);
    tmp_24_fu_889_p3 <= sub_ln1193_fu_883_p2(16 downto 16);
    tmp_25_fu_897_p3 <= sub_ln1193_fu_883_p2(15 downto 15);
    tmp_26_fu_945_p3 <= sub_ln1193_1_fu_939_p2(16 downto 16);
    tmp_27_fu_953_p3 <= sub_ln1193_1_fu_939_p2(15 downto 15);
    tmp_28_fu_1001_p3 <= sub_ln1193_2_fu_995_p2(16 downto 16);
    tmp_29_fu_1009_p3 <= sub_ln1193_2_fu_995_p2(15 downto 15);
    tmp_30_fu_1057_p3 <= sub_ln1193_3_fu_1051_p2(16 downto 16);
    tmp_31_fu_1065_p3 <= sub_ln1193_3_fu_1051_p2(15 downto 15);
    tmp_32_fu_1113_p3 <= sub_ln1193_4_fu_1107_p2(16 downto 16);
    tmp_33_fu_1121_p3 <= sub_ln1193_4_fu_1107_p2(15 downto 15);
    tmp_34_fu_1169_p3 <= sub_ln1193_5_fu_1163_p2(16 downto 16);
    tmp_35_fu_1177_p3 <= sub_ln1193_5_fu_1163_p2(15 downto 15);
    tmp_36_fu_1225_p3 <= sub_ln1193_6_fu_1219_p2(16 downto 16);
    tmp_37_fu_1233_p3 <= sub_ln1193_6_fu_1219_p2(15 downto 15);
    tmp_38_fu_1281_p3 <= sub_ln1193_7_fu_1275_p2(16 downto 16);
    tmp_39_fu_1289_p3 <= sub_ln1193_7_fu_1275_p2(15 downto 15);
    tmp_40_fu_1337_p3 <= sub_ln1193_8_fu_1331_p2(16 downto 16);
    tmp_41_fu_1345_p3 <= sub_ln1193_8_fu_1331_p2(15 downto 15);
    tmp_42_fu_1393_p3 <= sub_ln1193_9_fu_1387_p2(16 downto 16);
    tmp_43_fu_1401_p3 <= sub_ln1193_9_fu_1387_p2(15 downto 15);
    tmp_44_fu_1449_p3 <= sub_ln1193_10_fu_1443_p2(16 downto 16);
    tmp_45_fu_1457_p3 <= sub_ln1193_10_fu_1443_p2(15 downto 15);
    tmp_46_fu_1505_p3 <= sub_ln1193_11_fu_1499_p2(16 downto 16);
    tmp_47_fu_1513_p3 <= sub_ln1193_11_fu_1499_p2(15 downto 15);
    tmp_fu_1551_p4 <= sub_ln1193_fu_883_p2(15 downto 6);
    x_max_V_fu_867_p3 <= 
        select_ln65_9_fu_853_p3 when (icmp_ln1496_10_fu_861_p2(0) = '1') else 
        select_ln65_6_fu_811_p3;
    xor_ln340_10_fu_1483_p2 <= (tmp_44_fu_1449_p3 xor ap_const_lv1_1);
    xor_ln340_11_fu_1539_p2 <= (tmp_46_fu_1505_p3 xor ap_const_lv1_1);
    xor_ln340_12_fu_917_p2 <= (tmp_25_fu_897_p3 xor tmp_24_fu_889_p3);
    xor_ln340_13_fu_973_p2 <= (tmp_27_fu_953_p3 xor tmp_26_fu_945_p3);
    xor_ln340_14_fu_1029_p2 <= (tmp_29_fu_1009_p3 xor tmp_28_fu_1001_p3);
    xor_ln340_15_fu_1085_p2 <= (tmp_31_fu_1065_p3 xor tmp_30_fu_1057_p3);
    xor_ln340_16_fu_1141_p2 <= (tmp_33_fu_1121_p3 xor tmp_32_fu_1113_p3);
    xor_ln340_17_fu_1197_p2 <= (tmp_35_fu_1177_p3 xor tmp_34_fu_1169_p3);
    xor_ln340_18_fu_1253_p2 <= (tmp_37_fu_1233_p3 xor tmp_36_fu_1225_p3);
    xor_ln340_19_fu_1309_p2 <= (tmp_39_fu_1289_p3 xor tmp_38_fu_1281_p3);
    xor_ln340_1_fu_979_p2 <= (tmp_26_fu_945_p3 xor ap_const_lv1_1);
    xor_ln340_20_fu_1365_p2 <= (tmp_41_fu_1345_p3 xor tmp_40_fu_1337_p3);
    xor_ln340_21_fu_1421_p2 <= (tmp_43_fu_1401_p3 xor tmp_42_fu_1393_p3);
    xor_ln340_22_fu_1477_p2 <= (tmp_45_fu_1457_p3 xor tmp_44_fu_1449_p3);
    xor_ln340_23_fu_1533_p2 <= (tmp_47_fu_1513_p3 xor tmp_46_fu_1505_p3);
    xor_ln340_2_fu_1035_p2 <= (tmp_28_fu_1001_p3 xor ap_const_lv1_1);
    xor_ln340_3_fu_1091_p2 <= (tmp_30_fu_1057_p3 xor ap_const_lv1_1);
    xor_ln340_4_fu_1147_p2 <= (tmp_32_fu_1113_p3 xor ap_const_lv1_1);
    xor_ln340_5_fu_1203_p2 <= (tmp_34_fu_1169_p3 xor ap_const_lv1_1);
    xor_ln340_6_fu_1259_p2 <= (tmp_36_fu_1225_p3 xor ap_const_lv1_1);
    xor_ln340_7_fu_1315_p2 <= (tmp_38_fu_1281_p3 xor ap_const_lv1_1);
    xor_ln340_8_fu_1371_p2 <= (tmp_40_fu_1337_p3 xor ap_const_lv1_1);
    xor_ln340_9_fu_1427_p2 <= (tmp_42_fu_1393_p3 xor ap_const_lv1_1);
    xor_ln340_fu_923_p2 <= (tmp_24_fu_889_p3 xor ap_const_lv1_1);
    xor_ln786_10_fu_1465_p2 <= (tmp_45_fu_1457_p3 xor ap_const_lv1_1);
    xor_ln786_11_fu_1521_p2 <= (tmp_47_fu_1513_p3 xor ap_const_lv1_1);
    xor_ln786_1_fu_961_p2 <= (tmp_27_fu_953_p3 xor ap_const_lv1_1);
    xor_ln786_2_fu_1017_p2 <= (tmp_29_fu_1009_p3 xor ap_const_lv1_1);
    xor_ln786_3_fu_1073_p2 <= (tmp_31_fu_1065_p3 xor ap_const_lv1_1);
    xor_ln786_4_fu_1129_p2 <= (tmp_33_fu_1121_p3 xor ap_const_lv1_1);
    xor_ln786_5_fu_1185_p2 <= (tmp_35_fu_1177_p3 xor ap_const_lv1_1);
    xor_ln786_6_fu_1241_p2 <= (tmp_37_fu_1233_p3 xor ap_const_lv1_1);
    xor_ln786_7_fu_1297_p2 <= (tmp_39_fu_1289_p3 xor ap_const_lv1_1);
    xor_ln786_8_fu_1353_p2 <= (tmp_41_fu_1345_p3 xor ap_const_lv1_1);
    xor_ln786_9_fu_1409_p2 <= (tmp_43_fu_1401_p3 xor ap_const_lv1_1);
    xor_ln786_fu_905_p2 <= (tmp_25_fu_897_p3 xor ap_const_lv1_1);
    y_V_10_fu_1937_p3 <= 
        select_ln340_20_fu_1921_p3 when (or_ln340_10_fu_1489_p2(0) = '1') else 
        select_ln388_10_fu_1929_p3;
    y_V_11_fu_1971_p3 <= 
        select_ln340_22_fu_1955_p3 when (or_ln340_11_fu_1545_p2(0) = '1') else 
        select_ln388_11_fu_1963_p3;
    y_V_12_fu_2063_p4 <= grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_613_ap_return(17 downto 8);
    y_V_1_fu_1616_p3 <= 
        select_ln340_2_fu_1600_p3 when (or_ln340_1_fu_985_p2(0) = '1') else 
        select_ln388_1_fu_1608_p3;
    y_V_2_fu_1655_p3 <= 
        select_ln340_4_fu_1639_p3 when (or_ln340_2_fu_1041_p2(0) = '1') else 
        select_ln388_2_fu_1647_p3;
    y_V_3_fu_1694_p3 <= 
        select_ln340_6_fu_1678_p3 when (or_ln340_3_fu_1097_p2(0) = '1') else 
        select_ln388_3_fu_1686_p3;
    y_V_4_fu_1733_p3 <= 
        select_ln340_8_fu_1717_p3 when (or_ln340_4_fu_1153_p2(0) = '1') else 
        select_ln388_4_fu_1725_p3;
    y_V_5_fu_1767_p3 <= 
        select_ln340_10_fu_1751_p3 when (or_ln340_5_fu_1209_p2(0) = '1') else 
        select_ln388_5_fu_1759_p3;
    y_V_6_fu_1801_p3 <= 
        select_ln340_12_fu_1785_p3 when (or_ln340_6_fu_1265_p2(0) = '1') else 
        select_ln388_6_fu_1793_p3;
    y_V_7_fu_1835_p3 <= 
        select_ln340_14_fu_1819_p3 when (or_ln340_7_fu_1321_p2(0) = '1') else 
        select_ln388_7_fu_1827_p3;
    y_V_8_fu_1869_p3 <= 
        select_ln340_16_fu_1853_p3 when (or_ln340_8_fu_1377_p2(0) = '1') else 
        select_ln388_8_fu_1861_p3;
    y_V_9_fu_1903_p3 <= 
        select_ln340_18_fu_1887_p3 when (or_ln340_9_fu_1433_p2(0) = '1') else 
        select_ln388_9_fu_1895_p3;
    y_V_fu_1577_p3 <= 
        select_ln340_fu_1561_p3 when (or_ln340_fu_929_p2(0) = '1') else 
        select_ln388_fu_1569_p3;
    zext_ln1118_10_fu_2126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_10_V_1_reg_2364_pp0_iter2_reg),26));
    zext_ln1118_11_fu_2130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_11_V_1_reg_2369_pp0_iter2_reg),26));
    zext_ln1118_1_fu_2090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_1_V_1_reg_2272_pp0_iter1_reg),26));
    zext_ln1118_2_fu_2094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_2_V_1_reg_2278_pp0_iter1_reg),26));
    zext_ln1118_3_fu_2098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_3_V_1_reg_2284_pp0_iter1_reg),26));
    zext_ln1118_4_fu_2102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_4_V_1_reg_2310_pp0_iter1_reg),26));
    zext_ln1118_5_fu_2106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_5_V_1_reg_2316_pp0_iter1_reg),26));
    zext_ln1118_6_fu_2110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_6_V_1_reg_2322_pp0_iter1_reg),26));
    zext_ln1118_7_fu_2114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_7_V_1_reg_2328_pp0_iter1_reg),26));
    zext_ln1118_8_fu_2118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_8_V_1_reg_2354_pp0_iter2_reg),26));
    zext_ln1118_9_fu_2122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_9_V_1_reg_2359_pp0_iter2_reg),26));
    zext_ln1118_fu_2086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_0_V_1_reg_2266_pp0_iter1_reg),26));
    zext_ln225_10_fu_2003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_10_reg_2256),64));
    zext_ln225_11_fu_2007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_11_reg_2261),64));
    zext_ln225_1_fu_1624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_1_fu_1616_p3),64));
    zext_ln225_2_fu_1663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_2_fu_1655_p3),64));
    zext_ln225_3_fu_1702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_3_fu_1694_p3),64));
    zext_ln225_4_fu_1979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_4_reg_2226),64));
    zext_ln225_5_fu_1983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_5_reg_2231),64));
    zext_ln225_6_fu_1987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_6_reg_2236),64));
    zext_ln225_7_fu_1991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_7_reg_2241),64));
    zext_ln225_8_fu_1995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_8_reg_2246),64));
    zext_ln225_9_fu_1999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_9_reg_2251),64));
    zext_ln225_fu_1585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_fu_1577_p3),64));
    zext_ln235_fu_2073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_12_fu_2063_p4),64));
end behav;
