Generating HDL for page 15.41.10.1 E CH FULL CONTROL-ACC at 8/11/2023 1:52:46 PM
Note: DOT Function at 4A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 4A
Found combinatorial loop (need D FF) at output of gate at 3A
Found combinatorial loop (need D FF) at output of gate at 4F
Found combinatorial loop at output of gate at 3F but suppressed by NOFLIPFLOP comment.
Removed 3 outputs from Gate at 2A to ignored block(s) or identical signal names
Removed 6 outputs from Gate at 2B to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 6 outputs from Gate at 2G to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_G
	and inputs of PS_E_CH_INPUT_MODE,PS_SET_E2_REG_DELAYED
	and logic function of NAND
Generating Statement for block at 4A with *latched* output pin(s) of OUT_4A_D_Latch
	and inputs of OUT_5A_G,OUT_3A_C,MS_E_CH_RESET
	and logic function of NAND
Generating Statement for block at 3A with *latched* output pin(s) of OUT_3A_C_Latch, OUT_3A_C_Latch
	and inputs of OUT_DOT_4A,MS_SET_E1_REG
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_K
	and inputs of OUT_3A_C
	and logic function of EQUAL
Generating Statement for block at 5B with output pin(s) of OUT_5B_C, OUT_5B_C
	and inputs of MS_E1_REG_WORD_SEPARATOR,PS_SET_E2_REG
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_P
	and inputs of OUT_5B_C,OUT_5C_K
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_K
	and inputs of OUT_DOT_4A
	and logic function of EQUAL
Generating Statement for block at 5C with output pin(s) of OUT_5C_K, OUT_5C_K
	and inputs of PS_E2_REG_WORD_SEPARATOR,PS_SET_E2_REG
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_K
	and inputs of PS_E_CH_OUTPUT_MODE,PS_SET_E2_REG
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_E
	and inputs of OUT_5C_K,OUT_5E_K
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_Q
	and inputs of OUT_DOT_3E
	and logic function of EQUAL
Generating Statement for block at 4F with *latched* output pin(s) of OUT_4F_D_Latch, OUT_4F_D_Latch
	and inputs of MS_RESET_E2_FULL_LATCH,MS_E_CH_RESET,OUT_DOT_3E
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_P
	and inputs of OUT_5B_C,OUT_4F_D
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_C
	and inputs of OUT_4F_D
	and logic function of EQUAL
Generating Statement for block at 4A with output pin(s) of OUT_DOT_4A, OUT_DOT_4A
	and inputs of OUT_4A_D,OUT_4B_P
	and logic function of OR
Generating Statement for block at 3E with output pin(s) of OUT_DOT_3E, OUT_DOT_3E
	and inputs of OUT_3E_E,OUT_3F_P,PS_E2_FULL_LATCH_STAR_SIF
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_E1_REG_FULL
	from gate output OUT_2A_K
Generating output sheet edge signal assignment to 
	signal MS_E1_REG_FULL
	from gate output OUT_2B_K
Generating output sheet edge signal assignment to 
	signal PS_E2_REG_FULL
	from gate output OUT_1E_Q
Generating output sheet edge signal assignment to 
	signal MS_E2_REG_FULL
	from gate output OUT_2G_C
Generating D Flip Flop for block at 4A
Generating D Flip Flop for block at 3A
Generating D Flip Flop for block at 4F
