// Seed: 3434026150
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri id_2
);
  assign id_2 = id_0;
  assign id_2 = id_1;
  supply1 id_4;
  assign id_2 = id_0 && id_4 == id_4;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    output wand id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    input tri1 id_17,
    output uwire id_18,
    input supply1 id_19,
    input tri id_20,
    input supply1 id_21,
    output tri id_22,
    input supply0 id_23,
    input uwire id_24,
    input supply0 id_25,
    input wor id_26,
    input wand id_27,
    input supply1 id_28,
    output uwire id_29,
    input wor id_30,
    output wire id_31,
    input uwire id_32,
    input supply0 id_33,
    output wire id_34,
    output wand id_35,
    output supply0 id_36,
    input tri0 id_37,
    input uwire id_38,
    input tri id_39,
    output uwire id_40,
    input tri0 id_41,
    input tri1 id_42,
    input tri id_43,
    input tri0 id_44,
    output supply1 id_45,
    input tri0 id_46,
    input supply0 id_47,
    input supply1 id_48,
    input wor id_49,
    input tri1 id_50,
    output supply1 id_51
    , id_59,
    output wand id_52,
    input tri1 id_53,
    input supply0 id_54,
    input wire id_55,
    input tri0 id_56,
    output tri1 id_57
);
  tri0 id_60 = 1;
  assign {id_42, 1, 1'b0, 1'b0, 1, id_5, 1, 1 === 1, 1 - id_44, 1, 1 + 1, 1} = 1'b0 ~^ 1;
  module_0 modCall_1 (
      id_4,
      id_20,
      id_57
  );
  assign modCall_1.id_0 = 0;
endmodule
