# Texas Instruments MSPM0 Family
# Copyright (c) 2025 Texas Instruments
# Copyright (c) 2025 Linumiz
# SPDX-License-Identifier: Apache-2.0

if SOC_FAMILY_TI_MSPM0

rsource "*/Kconfig"

# Per TRM Section 2.2.7 Peripheral Power Enable Control: wait at least 4 ULPCLK
# clock cycles before accessing the peripheral's memory-mapped registers.
# ULPCLK will either be equivalent or half of the main MCLK and CPUCLK,
# yielding the delay time of 8 cycles
config MSPM0_PERIPH_STARTUP_DELAY
	int
	default 8

# MSPM0 shares the NVIC interrupt 0 and 1 up to 8 IP blocks each,
# called interrupt groups 0 and 1 respectively.
# These IP blocks are not either/or but always in such group
# so up to these blocks to select the right group they are in.
config SOC_TI_MSPM0_INT_GROUP_0
	bool

config SOC_TI_MSPM0_INT_GROUP_1
	bool

config HWINFO
	bool
	default y if POWEROFF

endif # SOC_FAMILY_TI_MSPM0
