#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May 24 17:33:31 2024
# Process ID: 26988
# Current directory: C:/Users/Keith/Documents/UCLA/216B/chen_k
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36520 C:\Users\Keith\Documents\UCLA\216B\chen_k\EE216BClass.xpr
# Log file: C:/Users/Keith/Documents/UCLA/216B/chen_k/vivado.log
# Journal file: C:/Users/Keith/Documents/UCLA/216B/chen_k\vivado.jou
# Running On: DESKTOP-TUIN670, OS: Windows, CPU Frequency: 3792 MHz, CPU Physical cores: 8, Host memory: 17094 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.xpr
update_compile_order -fileset sources_1
update_module_reference {MEM_Design_ArrayTop_0_0 Project_Design_ArrayTop_0_0}
generate_target Simulation [get_files C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/bd/MEM_Design/MEM_Design.bd]
export_ip_user_files -of_objects [get_files C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/bd/MEM_Design/MEM_Design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/bd/MEM_Design/MEM_Design.bd] -directory C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files -ipstatic_source_dir C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.cache/compile_simlib/modelsim} {questa=C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.cache/compile_simlib/questa} {riviera=C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.cache/compile_simlib/riviera} {activehdl=C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_bd_design [get_bd_designs Project_Design]
launch_simulation
source Hw3Hw_TB.tcl
close_sim
