// Seed: 3449236546
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  tri id_4 = 1;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2,
    output tri1 id_3
    , id_7,
    input tri1 id_4,
    output wor id_5
);
  assign id_3 = 1;
  always id_7 = 1;
  tri1 id_8 = 1;
  assign id_7 = id_4;
  id_9 :
  assert property (@(posedge 1 or id_7) (1))
  else;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_3 = 0;
  wire id_10;
  wire id_11;
  assign id_9 = 1;
  wire id_12;
endmodule
