0100      0000000        0000000000000001    00001 //ldi 1, r[1]
0100      0000000        1111111111111111    00010 //ldi -1, r[2]
0010      0100100000000    00001    00001    00011 //sll r[1], r[1], r[3]
0010      1000100000000    00001    00001    00100 //srl r[1], r[1], r[4]
0010      1100100000000    00001    00001    00101 //sra r[1], r[1], r[5]
0010      0100100000000    00010    00001    00110 //sll r[2], r[1], r[6]
0010      1000100000000    00010    00001    00111 //srl r[2], r[1], r[7]
0010      1100100000000    00010    00001    01000 //sra r[2], r[1], r[8]
0001      0000000000000    00011    00000    00000 //st r[3], r[0]
0001      0000000000000    00100    00000    00000 //st r[4], r[0]
0001      0000000000000    00101    00000    00000 //st r[5], r[0]
0001      0000000000000    00110    00000    00000 //st r[6], r[0]
0001      0000000000000    00111    00000    00000 //st r[7], r[0]
0001      0000000000000    01000    00000    00000 //st r[8], r[0]
0000      1000000000000000000000000000             //hlt
//思想仿真:
(ns)		IF(hide)	ID		EX		MEM	WB
  0		ldi->1	nop		nop		nop		nop
  1		ldi->2	ldi->1	nop		nop		nop
  2		sll		ldi->2	ldi->1	nop		nop
  3		srl		sll		ldi->2	ldi->1	nop
  4		sra		srl		sll		ldi->2	ldi->1
  5		sll		sra		srl		sll		ldi->2
  6		srl		sll		sra		srl		sll
  7		sra		srl		sll		sra		srl
  8		st		sra		srl		sll		sra
  9		st		st		sra		srl		sll
10		st		st		st		sra		srl
11		st		st		st		st		sra
12		st		st		st		st		st //0000000000000010/2
13		st		st		st		st		st //0000000000000000/0
14		hlt		st		st		st		st //0000000000000000/0
15		nop		hlt		st		st		st //1111111111111110/-2
16		nop		nop		hlt		st		st //0111111111111111/65535
17		nop		nop		nop		hlt		st //1111111111111111/-1
18		nop		nop		nop		nop		hlt
