
" Vim dictionary file "

" Language:	PrimeTime/TCL "
" Maintainer:	Paul Zimmer <paulzimmer@zimmerdesignservices.com> "
" Original:	Paul Zimmer <paulzimmer@zimmerdesignservices.com> "
" Version:	11.62 Fri Mar 10 11:27:03 PST 2017 "
" "
" "


" Attributes "
ABO
DCT_terminals_attributes
DCT_terminals_name
DDB_EXTRACT_HIGH_FAN_OUT_THRESHOLD_ATTR
DDB_HIER_TOTAL_UNGROUP_AREA_ATTR
DDB_PRE_COLORING_EXTR_ATTR
DDB_REAL_METALFILL_EXTR_ATTR
DDB_REFERENCE_DIRECTION_EXTR_ATTR
DDB_VIR_SHIELD_EXTR_ATTR
EQN
INIT
LOC
MAX_EMULATION_TLUP_FILE
MAX_TLUP_FILE
MIN_EMULATION_TLUP_FILE
MIN_TLUP_FILE
Mini
Multi-mode
SR_sync_pin
TLUP_MAP_FILE
TLUP_USE_LAYER_NAME_FROM_TECH_FILE
_obj_name_type
abs_has_master_case_value_attr
abstract_design
abstract_interface_pin_mode
activity_source
actual_best_early_fall_clock_latency
actual_best_early_rise_clock_latency
actual_best_late_fall_clock_latency
actual_best_late_rise_clock_latency
actual_design_name
actual_fall_transition_max
actual_fall_transition_min
actual_max_net_capacitance
actual_min_clock_pulse_width_high
actual_min_clock_pulse_width_low
actual_min_net_capacitance
actual_pin_cap_max
actual_pin_cap_min
actual_rise_transition_max
actual_rise_transition_min
actual_transition_max
actual_transition_min
actual_worst_early_fall_clock_latency
actual_worst_early_rise_clock_latency
actual_worst_late_fall_clock_latency
actual_worst_late_rise_clock_latency
add_clock
adjacent_to_virtual_scan_group
aggressors
ahfs_allow_constant_net
ahfs_default_reference
ahfs_enable_port_punching
ahfs_global_route_mode
ahfs_global_route_multithread_mode
ahfs_has_been_called
ahfs_hf_threshold
ahfs_is_incremental_mode
ahfs_mf_threshold
ahfs_port_map_file
ahfs_remove_effort
align_edge
align_offset
align_pin_ref_pin
align_pin_the_pin
align_pins
align_ref_name
align_ref_side
aligned_cell
alive_during_partial_power_down
all_boundary_optimization
all_pin_faults
all_siblings
alt_abo_huge_network
always_on
analysis_type
anchor_bound
anchor_bound_factor
anchor_offset_x
anchor_offset_y
annotated_cell_delays
annotated_connect_delays
annotated_delay_delta
annotated_delay_delta_max
annotated_delay_delta_max_fall
annotated_delay_delta_max_rise
annotated_delay_delta_min
annotated_delay_delta_min_fall
annotated_delay_delta_min_rise
annotated_delta_transition
annotated_fall_transition_delta_max
annotated_fall_transition_delta_min
annotated_net_capacitances
annotated_net_resistances
annotated_rise_transition_delta_max
annotated_rise_transition_delta_min
annotated_timing_checks
annotated_transition_delta_max
annotated_transition_delta_min
annotated_transition_max_fall
annotated_transition_max_rise
annotated_transition_min_fall
annotated_transition_min_rise
annotated_transition_time
antenna_area_threshold
antenna_contact_accum_area
antenna_contact_accum_side_area
antenna_contact_area
antenna_contact_area_partial_ratio
antenna_contact_side_area
antenna_contact_side_area_partial_ratio
antenna_diffusion_area
antenna_diode_type
antenna_gate_area
antenna_gate_diffusion_length
antenna_gate_perimeter
antenna_length_threshold
antenna_metal_accum_area
antenna_metal_accum_side_area
antenna_metal_area
antenna_metal_area_partial_ratio
antenna_metal_length
antenna_metal_perimeter
antenna_metal_side_area
antenna_metal_side_area_partial_ratio
antenna_ngate_area
antenna_ngate_diffusion_length
antenna_partial_ratio
antenna_pgate_area
antenna_pgate_diffusion_length
antenna_threshold
ao_is_map_to_n_input
ao_is_parens
aocv_common_point
aocvm_adj_hold_endpoints
aocvm_adj_hold_guardband
aocvm_adj_hold_percent
aocvm_adj_paths_per_endpoint_for_hold
aocvm_adj_paths_per_endpoint_for_setup
aocvm_adj_setup_endpoints
aocvm_adj_setup_guardband
aocvm_adj_setup_percent
aocvm_clock_derate
aocvm_coefficient
applied_derate
architecture
area
area_coefficient
area_effort
area_prior_power
area_rec_parameters_number_attr
areset
array_cell_attribute
array_elems
array_left_bound_attribute
array_master_num_words
array_param
array_read_delay
array_right_bound_attribute
array_write_delay
arrival
arrival_window
ascii_scandef_cell_is_dft_generated
ascii_scandef_component
ascii_scandef_dont_touch
ascii_scandef_size_only
ascii_scandef_start_stop
ascii_scandef_timing_size_only
ascii_scandef_top
ascii_scandef_top_mode
assign_buf_name
associated_clock
associated_module
assume_fully_decoded_busses
async_force_00
async_force_01
async_force_10
async_force_11
async_set_reset_q
async_set_reset_qn
asynch_set_reset
auto_ff_asynch_set_reset
auto_ff_synch_set_reset
auto_latch_asynch_set_reset
auto_latch_gated_set_reset
auto_net_isolation
auto_route_guide_count
auto_route_guide_prefix
auto_ungroup
autofix_async
autofix_clock
autofix_element
aux_no_pulldown_pin_property
auxiliary_pad_cell
ba_attaches_on_pins
ba_attributes_on_pins
ba_capacitance_max
ba_capacitance_min
ba_min_net_resistance
ba_net_resistance
ba_resistance_max
ba_resistance_min
balance_registers
base_name
baseline_scenario
basic_ff_function_id
bb_base_cell_area
bb_base_cell_orient
bb_base_cell_site
bbox
bbox_ll
bbox_ur
bc_aliased_register
bc_allocation_effort
bc_allow_shared_memories
bc_anal_cyc_detect
bc_bit_level_muxing
bc_chain_mem_into_write
bc_chain_oper_into_write
bc_chain_read_into_mem
bc_chain_read_into_oper
bc_cmp_name
bc_constrain_signal_memories
bc_controller_style
bc_default_chainable
bc_detect_array_accesses
bc_detect_memory_accesses
bc_dont_link
bc_enable_logic_data_select
bc_enable_speculative
bc_enable_state_chaining
bc_enable_tracing
bc_estimate_data_mux_input
bc_estimate_mux_input
bc_fast_sharing
bc_force_balanced_branches
bc_fpga_cache_model
bc_fpga_cc_delay
bc_fpga_device
bc_fpga_is_netlist
bc_fpga_is_seq_net
bc_fpga_is_timed_black_box
bc_fpga_max_net_fall_delay
bc_fpga_max_net_rise_delay
bc_fpga_max_stage_op_delay
bc_fpga_module
bc_fpga_mux_cost_str
bc_fpga_mux_delay_str
bc_fpga_mux_size
bc_fpga_net_delay
bc_fpga_op_area
bc_fpga_op_delay
bc_fpga_proc_name
bc_fpga_speed
bc_fpga_target
bc_fsm_clock_pin
bc_fsm_reset_pin
bc_fsm_state_order
bc_grouped_cmp_logic
bc_grouped_index_logic
bc_infer_multibit
bc_infer_multibit_n
bc_is_bc_fpga
bc_is_tracable_asap
bc_is_tracable_failed
bc_is_tracable_scheduled
bc_new_fsm
bc_old_cyc_detect
bc_pf_force_recompile
bc_pf_map_effort
bc_pf_script
bc_pf_ungroup_all
bc_pf_virtual_clock_period
bc_print_all_warnings
bc_relaxed_ss_mode
bc_schedule_branches_asap
bc_shared_for_synrtl
bc_variable_name
behavioral_selector
bid_is_load
bidir_mode
binding_report_string
bit_width
bit_width_for_hpower
block_config_name
block_config_path
block_overlap
block_timestamp
blockage_map
boa_brt_license_mode
boolean
bottleneck_cost
bottom_pin_limit
bound_id
bound_number
bound_spot_x
bound_spot_y
bound_type
boundary_opt
boundary_optimization
bounding_box_area
bounding_box_dim_x1
bounding_box_dim_x2
bounding_box_dim_y1
bounding_box_dim_y2
bs_adjust_joins_effort
bs_and2_area
bs_and2_delay
bs_and_cost
bs_and_delay
bs_area_cost
bs_assign_delay
bs_clock_read
bs_direct_connect
bs_grouped_cmp_logic_dsg
bs_grouped_for_scheduling
bs_grouped_index_logic_dsg
bs_grouped_random_logic
bs_is_function_call
bs_is_grouped_logics
bs_is_timed
bs_is_timed_for_fastest
bs_latch_cost
bs_latch_delay
bs_loop_end_value
bs_loop_incr_value
bs_loop_init_value
bs_margin
bs_multicycle_n_cycles
bs_mux_cost
bs_nand2_area
bs_nand2_delay
bs_not_area
bs_not_delay
bs_or_cost
bs_or_delay
bs_reg_cost
bs_retime_flip_flop_delay
bs_retime_flip_flop_setup_time
bs_scheduling_stages
bs_subprogram_call_name
bs_timing_stages
bsr_spec
buffer_for_cts_boundary_cell
buffer_for_cts_buffer_sizing_only
buffer_for_cts_delay_insert_only
buffer_for_cts_synthesis
bus_hold_function
bus_name
byte_array
ca_design_layer_x_offset_attr
ca_design_layer_y_offset_attr
cached_c1_max_fall
cached_c1_max_rise
cached_c1_min_fall
cached_c1_min_rise
cached_c2_max_fall
cached_c2_max_rise
cached_c2_min_fall
cached_c2_min_rise
cached_ceff_max_fall
cached_ceff_max_rise
cached_ceff_min_fall
cached_ceff_min_rise
calc_sa_tuples_mask
cap_scale
cap_unit_name
capacitance
capacitance_unit_in_farad
capacitive_load_units
capture_clock_paths
carry_port_name
carry_save_dp_register
case_value
ccs_recv_lib_flag_created
ceff_params_max
ceff_params_min
cell
cell_0z_delay
cell_1z_delay
cell_created_by_core_wrapper
cell_degradation
cell_delay_without_transition
cell_em_scale_factor
cell_fall_delay
cell_footprint
cell_hier_level
cell_is_const_mux
cell_is_dont_care
cell_is_multiplexor
cell_is_ram
cell_is_test_only
cell_leakage_power
cell_loop_breaker
cell_max_fall_delay
cell_max_rise_delay
cell_min_fall_delay
cell_min_rise_delay
cell_mux_from_array_read
cell_orientation
cell_overlap
cell_power
cell_property
cell_ram_type
cell_rise_delay
cell_row_type
cell_scan_OUT
cell_scan_in
cell_with_pin_based_max_tran
cell_xor_type
cell_z0_delay
cell_z1_delay
cg_latency_mode
cgpl_cong_cell_expansion_area
cgpl_cong_cell_expansion_len_x
cgpl_cong_cell_expansion_len_y
cgpl_cong_cell_has_expansion
cgpl_fill_content_density
cgpl_max_content_density
cgpl_pseudo_area_00
cgpl_pseudo_area_01
cgpl_pseudo_area_02
cgpl_pseudo_area_03
cgpl_pseudo_area_04
cgpl_pseudo_area_05
cgpl_pseudo_area_06
cgpl_pseudo_area_07
cgpl_pseudo_area_08
cgpl_pseudo_area_09
cgpl_pseudo_area_max_density_00
cgpl_pseudo_area_max_density_01
cgpl_pseudo_area_max_density_02
cgpl_pseudo_area_max_density_03
cgpl_pseudo_area_max_density_04
cgpl_pseudo_area_max_density_05
cgpl_pseudo_area_max_density_06
cgpl_pseudo_area_max_density_07
cgpl_pseudo_area_max_density_08
cgpl_pseudo_area_max_density_09
cgrs_clock_domain_num_stages
change_status
changed_core
changed_list_file_name
channel_widths
check_binding
check_module
check_params
check_pin_widths
check_point_tainted
children_nodes
clamp_0_function
clamp_1_function
clamp_latch_function
clamp_z_function
clear_preset_var1
clear_preset_var2
clk_ltncy_incl
clk_src_ltncy_incl
clock
clock_capture_arrival_dynamic
clock_capture_arrival_static
clock_fall_transition
clock_gate_clock_pin
clock_gate_enable_pin
clock_gate_fanout
clock_gate_gicg_neg_seqmap
clock_gate_gicg_pos_seqmap
clock_gate_has_observation
clock_gate_has_postcontrol
clock_gate_has_precontrol
clock_gate_hookup_power_port_pin
clock_gate_level
clock_gate_module_fanout
clock_gate_multi_stage_fanout
clock_gate_obs_pin
clock_gate_out_pin
clock_gate_register_fanout
clock_gate_retention_pin
clock_gate_test_pin
clock_gate_transitive_register_fanout
clock_gating_cell_instance
clock_gating_control_point
clock_gating_control_signal
clock_gating_depth
clock_gating_gicg_function_id
clock_gating_integrated_cell
clock_gating_integrated_cell_instance
clock_gating_latch_style
clock_gating_logic
clock_gating_negedge_logic
clock_gating_obs_depth
clock_gating_obs_point
clock_gating_posedge_logic
clock_gating_reg_size
clock_isolation_cell_clock_pin
clock_latency_fall_max
clock_latency_fall_min
clock_latency_rise_max
clock_latency_rise_min
clock_launch_arrival_dynamic
clock_launch_arrival_static
clock_min_fall_transition
clock_min_rise_transition
clock_network_pins
clock_opt_net_percentage
clock_opt_netroute
clock_opt_no_ndr_assignment
clock_opt_pattern_id
clock_opt_routing_only
clock_pin
clock_pin_power
clock_rise_transition
clock_source_latency_early_fall_max
clock_source_latency_early_fall_min
clock_source_latency_early_rise_max
clock_source_latency_early_rise_min
clock_source_latency_late_fall_max
clock_source_latency_late_fall_min
clock_source_latency_late_rise_max
clock_source_latency_late_rise_min
clock_source_latency_pins
clock_specific_buffer_for_cts_boundary_cell
clock_specific_buffer_for_cts_buffer_sizing_only
clock_specific_buffer_for_cts_delay_insert_only
clock_specificbuffer_for_cts_synthesis
clock_st_di_ref
clock_st_lo_ref
clock_st_ref
clock_st_root
clock_st_root_name
clock_st_so_ref
clock_st_support
clock_uncertainty
clocked_on
clocks
close_edge_adjustment
cluster_distance_unit
cluster_is_compiled
cluster_number
clusters_timestamp
cmap_freeze_flag
collar
collection
comb_bdd_deactivate
comb_bdd_degenerate
combinational_type_exact
comment
common_data_files
common_path_pessimism
common_variables
compile_abo_cpu_time
compile_cpu_hostname
compile_lib_cpu_time
compile_rbo_cpu_time
compile_scan_state
compile_tdrs_cpu_time
compile_tot_cpu_time
compile_tot_wall_time
compile_verify
compiled_with_ultra
component_implementation
congestion_horizontal_threshold
congestion_ideal_net
congestion_map
congestion_maximum_utilization
congestion_optimization
congestion_parameters
congestion_parameters_number
congestion_vertical_threshold
connection_class
const_prop_off
constant
constant_value
constraining_max_transition
contained_implementations
contained_modules
contained_operators
context_config_name
context_config_path
context_timestamp
control_disable
control_logic
control_net
control_port_name
copy_design_reference_number
core_area_llx
core_area_lly
core_area_urx
core_area_ury
core_bus_interval
core_channel_spacing
core_height
core_max_aspect_ratio
core_max_utilization
core_min_aspect_ratio
core_min_utilization
core_obj
core_origin_x
core_origin_y
core_outline
core_row_direction
core_site_name
core_width
core_wrapper_cell_clock
core_wrapper_cell_parent
core_wrapper_cell_port_type
corner_keepout
corr_pin_number
cost_priority
coupling_capacitance
coupling_capacitors
cp_floatpin
cp_floatpin_delay_early_max_fall
cp_floatpin_delay_early_max_rise
cp_floatpin_delay_early_min_fall
cp_floatpin_delay_early_min_rise
cp_floatpin_delay_late_max_fall
cp_floatpin_delay_late_max_rise
cp_floatpin_delay_late_min_fall
cp_floatpin_delay_late_min_rise
cp_is_anchor_cell
cp_source_lantency
create_abs_enhanced_attr_handling
create_core_area_direction
create_design_layer_direction
create_ilm_all
create_ilm_auto_detect_clocks
create_ilm_auto_ignore
create_ilm_auto_ignore_mode
create_ilm_boundary_logic
create_ilm_case_analysis
create_ilm_case_controlled_ports
create_ilm_clock_and_boundary_logic
create_ilm_compact
create_ilm_compact_type
create_ilm_debug
create_ilm_extract
create_ilm_generate_float_pin
create_ilm_identify
create_ilm_ignore_perc
create_ilm_ignore_ports
create_ilm_include_shared_paths
create_ilm_include_xtalk
create_ilm_keep_boundary_cells
create_ilm_keep_full_clock_tree
create_ilm_keep_macros
create_ilm_keep_parasitics
create_ilm_latch_level
create_ilm_merge_file
create_ilm_must_connect_ports
create_ilm_no_auto_ignore
create_ilm_no_physical
create_ilm_optimizable
create_ilm_output_file
create_ilm_physical
create_ilm_scenarios
create_ilm_side_load_options
create_ilm_slack_range
create_ilm_trans_max_fall
create_ilm_trans_max_rise
create_ilm_trans_min_fall
create_ilm_trans_min_rise
create_ilm_traverse_disabled
create_ilm_use_para_view
create_ilm_use_parasitics
create_ilm_verbose
create_placement_keepout_blocked_layers
create_placement_keepout_category
create_placement_keepout_llx
create_placement_keepout_lly
create_placement_keepout_name
create_placement_keepout_no_attr
create_placement_keepout_percentage
create_placement_keepout_type
create_placement_keepout_urx
create_placement_keepout_ury
create_site_row_coo_x
create_site_row_coo_y
create_site_row_count
create_site_row_dir
create_site_row_kind
create_site_row_name
create_site_row_orient
create_site_row_site_type
create_site_row_space
create_wiring_keepouts_layer
create_wiring_keepouts_llx
create_wiring_keepouts_lly
create_wiring_keepouts_name
create_wiring_keepouts_urx
create_wiring_keepouts_ury
created_as_a_component
created_by_bsd_compiler
created_by_test_compiler
critical_path_max
critical_path_min
critical_range
cross_cluster_net
cross_supply_driver
cross_supply_load
crpr_common_point
crpr_scale_factor_hold
crpr_scale_factor_setup
ct_floatpin_clock_tree_name
ct_floatpin_internal_cap
ct_floatpin_max_del
ct_floatpin_max_del_fall
ct_floatpin_min_del
ct_floatpin_min_del_fall
ct_floatpin_scale_max
ct_floatpin_scale_min
ct_floatpin_tree_depth
ct_has_useful_skew_opts
ct_is_dont_touch_subtree
ct_is_exclude_pin
ct_is_noncritical_exclude_pin
ct_is_preserve_clock_trunk_pin
ct_is_route_only_subtree
ct_is_snps_added
ct_is_stop_pin
ct_max_layer
ct_min_layer
ct_min_max_layer_weights
ct_minus_adjust_bound_pct
ct_plus_adjust_bound_pct
ct_positive_slack_margin
ct_root_offset_delay
ct_tns_effort
ct_wns_effort
ct_worst_length_attr
ctc_preferred_max_layer
ctc_preferred_min_layer
ctdn_area_recovery
ctdn_area_recovery_default
ctdn_drc_fixing
ctdn_drc_fixing_default
ctdn_dummy_load_insertion
ctdn_dummy_load_insertion_default
ctdn_enable_multicorner_optimization
ctdn_enable_multicorner_optimization_default
ctdn_gate_relocation
ctdn_gate_relocation_default
ctdn_gate_sizing
ctdn_gate_sizing_default
ctdn_multi_corner_insert
ctdn_multi_corner_skew
ctdn_preserve_level
ctdn_preserve_level_default
ctdn_relax_insertion
ctdn_relax_insertion_default
ctdn_route_balancing
ctdn_route_balancing_default
ctdn_split_leaf_level_clusters
ctdn_split_leaf_level_clusters_default
ctdn_split_second_level_clusters
ctdn_split_second_level_clusters_default
ctdn_split_unbalanced_clusters
ctdn_split_unbalanced_clusters_default
cto_incoming_max_layer
cto_incoming_min_layer
cto_outgoing_max_layer
cto_outgoing_min_layer
cts_advanced_drc_fixing
cts_cell_drc_seq_freeze
cts_cell_fix_drc_internal
cts_cell_is_guide_buffer
cts_cell_seq_freeze
cts_cell_source_driver_internal
cts_clk_source_max_fall
cts_clk_source_max_rise
cts_clk_source_min_fall
cts_clk_source_min_rise
cts_config_file_read
cts_config_file_write
cts_design_skew_level
cts_detour_cell
cts_di_detour_cell
cts_dont_buffer
cts_dont_size_cell
cts_dont_touch_subtree_propagate
cts_force_multisource_tap
cts_force_tlocv
cts_hf_cts_root_pin
cts_hf_cts_sink_pin
cts_is_nonstop_float_pin
cts_leaf_icg_float
cts_leaf_icg_latency
cts_leaf_icg_split_annotated
cts_logic_level_balance
cts_max_cap_global
cts_max_fanout_global
cts_max_tran_global
cts_net_drc_seq_freeze
cts_net_fix_drc_internal
cts_net_seq_freeze
cts_nonstop_float_pin_max_del
cts_nonstop_float_pin_max_del_fall
cts_nonstop_float_pin_min_del
cts_nonstop_float_pin_min_del_fall
cts_pin_skew_level
cts_preferred_route_mode
cts_scenario
cts_sequential_synthesized
cts_size_only_cell
cts_top_mode
current_density
current_dft_partition
current_unit
current_unit_in_amp
data_class
data_in
data_in_type
datapath_duplicate_cse
datapath_optimization
date
dbg_test_attr
dbl_des
dbl_ioord
dbl_iord
dbl_keep
dbl_lint_result
dbl_oord
dbl_ref_dblink_case_insensitive
dbl_ref_hdl_canonical_params
dbl_ref_hdl_library
dbl_ref_hdl_parameters
dbl_ref_hdl_template
dbl_type
dbl_uniquified_ref_name
dblink_case_insensitive
dblink_stuff_copied
dc_expert_done
dc_exploration_physical_done
dc_inf_paths
dc_star_enabled
dc_topographical_done
dc_topographical_leakage_done
dc_ultra_done
dc_ultra_topographical_done
dc_ultra_topographical_spg_flow_done
dcfm_information
dcm_timing
dct
dct_cell_is_pre_dont_touch
dct_change_macro_view_cmd
dct_congestion_flow_done
dct_congestion_option_params
dct_core_area_is_from_user
dct_design_is_physical_block
dct_diamond_center_object_attr
dct_dw_rp_constraints
dct_epc_std_cell_mode
dct_gropto_done_attr
dct_group_anchor_object_attr
dct_hier_abstract_mask
dct_hier_is_physical_block
dct_net_max_layer_constraint
dct_net_min_layer_constraint
dct_pin_impl_via_ladder
dct_port_loc_inherit_attr
dct_rectilinear
dct_rp_cell_in_keepout_location
dct_rp_constraints_is_propagated
dct_rp_locations
dct_rp_regbank_boundary_net
dct_rp_regbank_cell
dct_save_user_port_shape
dct_spg_flow_done
dctbounds
dctbounds_power_guide
dctbounds_region_colors
dctmv
def_conversion_factor
def_fixedbump
def_inst_name
def_net_original
def_net_source
def_out
def_property
def_route_pattern
def_shieldnet
def_source
def_type
def_weight
default_cell_leakage_power
default_connection_class
default_driving_cell_dont_scale
default_driving_cell_fall
default_driving_cell_from_pin_fall
default_driving_cell_from_pin_rise
default_driving_cell_library_fall
default_driving_cell_library_rise
default_driving_cell_multiplier
default_driving_cell_no_drc
default_driving_cell_pin_fall
default_driving_cell_pin_rise
default_driving_cell_rise
default_enum
default_fall_drive
default_fanout_load
default_flip_flop_type_exact
default_flip_flop_type_user_string
default_horz_layer_name
default_inout_pin_cap
default_input_delay
default_input_pin_cap
default_intrinsic_fall
default_intrinsic_rise
default_isolation_supply
default_latch_type
default_latch_type_exact
default_latch_type_user_string
default_leakage_power_density
default_load
default_max_capacitance
default_max_fanout
default_max_transition
default_min_capacitance
default_min_fall_drive
default_min_fanout
default_min_load
default_min_porosity
default_min_port_wire_capacitance
default_min_rise_drive
default_min_transition
default_ocv_derate_distance_group
default_ocv_derate_group
default_operating_conditions
default_output_delay
default_output_pin_cap
default_package
default_part
default_port_wire_capacitance
default_power_gating_style
default_region_name
default_retention_supply
default_rise_drive
default_scan_flip_flop_type_exact
default_threshold_voltage_group
default_vert_layer_name
default_wire_load
default_wire_load_area
default_wire_load_capacitance
default_wire_load_mode
default_wire_load_resistance
default_wire_load_selection
degenerate
degenerated
del_unloaded_gate_off
delay_calc_arnoldi_effort
delay_calc_awe_effort
delay_calc_clockroute_mode
delay_calc_pin
delay_calc_postroute_mode
delay_calc_preroute_mode
delay_max
delay_max_fall
delay_max_rise
delay_min
delay_min_fall
delay_min_rise
delay_model
deleted_cell_list
deleted_lib_cell_genclocks
density_outside_block
depth
depth_cell_capture
depth_cell_launch
depth_net_capture
depth_net_launch
derate_factor_depth_distance
derived_always_on
design
designWare
design_cap_unit
design_cluster
design_current_unit
design_delay_calc_mode
design_flow_status
design_has_default_ldb_attr
design_has_net_layer_constraints
design_has_this_scenario
design_has_user_sa
design_ideal_nets
design_library
design_max_layer_constraints
design_min_layer_constraints
design_power_unit
design_resistance_unit
design_set_loc_unmapped_reg
design_spg_is_restored
design_time_unit
design_tio_restrictions_reason
design_type
design_voltage_unit
design_was_hidden
desired_flip_flop_clock_phase
desired_latch_gate_phase
dft_cell_is_pse_flop
dft_cell_is_size_only
dft_clock_gate_of_off_chain_register
dft_codec_name
dft_compressor_pipe
dft_dont_connect_clock_gate_of_register
dft_drc_configuration_assume_pi_scan
dft_drc_configuration_assume_po_scan
dft_drc_configuration_pll_bypass
dft_exclude_clock_gate
dft_fast_clock_group
dft_fast_clock_weight
dft_identical_cell
dft_insertion_ip_design_naming_style
dft_insertion_ip_rtl_format
dft_insertion_ip_rtl_output_directory
dft_insertion_write_ip_rtl
dft_logic_bist
dft_logicbist_occ
dft_new_tp_infra_en
dft_only_recognized_clock_gate
dft_only_recognized_clock_gate_test_pin
dft_reset_group
dft_reset_weight
dft_scan_compression
dft_scan_through_pin
dft_shared_head_pipe_depth
dft_shared_tail_pipe_depth
dft_signal_type
dft_special_lockup_type
dft_tmdc_cell_order
dft_xtol_pipe
dft_xtol_pipe_clk
die_area_llx
die_area_lly
die_area_urx
die_area_ury
die_outline
differential_cell
direct_power_rail_tie
direction
disable_clock_gating
disable_hbo
disable_incremental_implementation_selection
disable_latch_transparency
disable_timing
disabled
display_contents
dist_conversion_factor
distance
distance_cell
distance_net
distance_unit
distributed_capacitance_base
distributed_capacitance_delta
distributed_capacitances
divide_spec_mode
domain
domains
dominant_exception
dont_cache
dont_duplicate_csa
dont_extract_dp_across_register
dont_promote_layer
dont_retime
dont_show
dont_split_arithmetic
dont_time_through
dont_touch
dont_touch_network
dont_touch_network_no_propagate
dont_touch_ref_design
dont_transform_csa
dont_uniquify
dont_use
dont_use_for_shift_registers
dont_use_routing_rules
dp_cell_is_port_protection_diode
dp_extract_across_registers
dp_op
dps_dummy_cell
dps_ilm_logic_zero_neglect
drc_violations
drive
drive_current
drive_resistance_fall
drive_resistance_fall_max
drive_resistance_fall_min
drive_resistance_rise
drive_resistance_rise_max
drive_resistance_rise_min
drive_type
driven_by_dont_care
driven_by_logic_one
driven_by_logic_zero
driver_fall_transition_max
driver_fall_transition_min
driver_model_scaling_libs_max
driver_model_scaling_libs_min
driver_model_type_max_fall
driver_model_type_max_rise
driver_model_type_min_fall
driver_model_type_min_rise
driver_rise_transition_max
driver_rise_transition_min
driver_to_receiver
driver_type
driver_waveform
driver_waveform_fall
driver_waveform_rise
driving_cell_dont_scale
driving_cell_dont_scale_max
driving_cell_dont_scale_min
driving_cell_fall
driving_cell_fall_max
driving_cell_fall_min
driving_cell_from_pin_fall
driving_cell_from_pin_fall_max
driving_cell_from_pin_fall_min
driving_cell_from_pin_rise
driving_cell_from_pin_rise_max
driving_cell_from_pin_rise_min
driving_cell_library_fall
driving_cell_library_fall_max
driving_cell_library_fall_min
driving_cell_library_rise
driving_cell_library_rise_max
driving_cell_library_rise_min
driving_cell_max_fall_itrans_fall
driving_cell_max_fall_itrans_rise
driving_cell_max_rise_itrans_fall
driving_cell_max_rise_itrans_rise
driving_cell_min_fall
driving_cell_min_fall_itrans_fall
driving_cell_min_fall_itrans_rise
driving_cell_min_from_pin_fall
driving_cell_min_from_pin_rise
driving_cell_min_library_fall
driving_cell_min_library_rise
driving_cell_min_pin_fall
driving_cell_min_pin_rise
driving_cell_min_rise
driving_cell_min_rise_itrans_fall
driving_cell_min_rise_itrans_rise
driving_cell_multiplier
driving_cell_multiplier_max
driving_cell_multiplier_min
driving_cell_no_design_rule
driving_cell_no_drc
driving_cell_no_drc_max
driving_cell_no_drc_min
driving_cell_pin_fall
driving_cell_pin_fall_max
driving_cell_pin_fall_min
driving_cell_pin_rise
driving_cell_pin_rise_max
driving_cell_pin_rise_min
driving_cell_rise
driving_cell_rise_max
driving_cell_rise_min
dtn_spread
dual_site_tech_type
dual_site_technology
duplicate_csa
duty_cycle
dw_dg
dw_map_only
dw_oi_ctrl
dw_size_only
dwgen_int_round
dwgen_int_round_error
dwgen_int_round_string
dwgen_round
dwgen_smartgen_options
dwgen_xref_string
dynamic_blackbox
dynamic_power
dynamic_power_opto
dynamic_source_early_fall_delay
dynamic_source_early_fall_min_delay
dynamic_source_early_rise_delay
dynamic_source_early_rise_min_delay
dynamic_source_late_fall_delay
dynamic_source_late_fall_min_delay
dynamic_source_late_rise_delay
dynamic_source_late_rise_min_delay
early_fall_cell_check_derate_factor
early_fall_clk_cell_derate_factor
early_fall_clk_net_delta_derate_factor
early_fall_clk_net_derate_factor
early_fall_data_cell_derate_factor
early_fall_data_net_delta_derate_factor
early_fall_data_net_derate_factor
early_rise_cell_check_derate_factor
early_rise_clk_cell_derate_factor
early_rise_clk_net_delta_derate_factor
early_rise_clk_net_derate_factor
early_rise_data_cell_derate_factor
early_rise_data_net_delta_derate_factor
early_rise_data_net_derate_factor
ebst_data_array
ebst_data_id
ebst_processed
ebst_valid
eco_black_box
eco_cand_fc
eco_change_link
eco_changed
eco_disallow_tfo_isom
eco_dont_recycle
eco_dont_reuse
eco_dont_tap
eco_dont_target
eco_dw_matched
eco_equiv
eco_exact_type
eco_fc_neg
eco_fc_pos
eco_gate_array_lib
eco_inst_name
eco_isom
eco_merge
eco_new
eco_nn_path
eco_obsolete
eco_old
eco_old_design
eco_old_name
eco_old_path
eco_probe
eco_recycled
eco_reg_name
eco_skip
eco_spare
eco_steer
eco_tap
eco_tap_order
eco_target_fc_neg
eco_target_fc_pos
eco_target_order
eco_user_dw
edge_channel
edge_spec_mode
edif_name
eeq_gate_ref
effective_aggressors
effective_capacitance_max
effective_capacitance_min
effective_coupling_capacitors
electromigration_drc
elements
em_drc_use_switch_activity
em_temp_degradation_factor
enable
enable_ccap_or_filtering
enable_extended_script
enable_geneys_script
enable_preroute_check
encrypted_root
end_extension
endpoint
endpoint_clock
endpoint_clock_close_edge_type
endpoint_clock_close_edge_value
endpoint_clock_is_inverted
endpoint_clock_is_propagated
endpoint_clock_latency
endpoint_clock_open_edge_type
endpoint_clock_open_edge_value
endpoint_clock_pin
endpoint_hold_time_value
endpoint_is_level_sensitive
endpoint_margin_max_fall
endpoint_margin_max_rise
endpoint_margin_min_fall
endpoint_margin_min_rise
endpoint_output_delay_value
endpoint_recovery_time_value
endpoint_removal_time_value
endpoint_setup_time_value
endpoint_unconstrained_reason
entire_layer_keepout
enum_identifier
eq_op
eqop_propagation
esax_library_leak_power_unit_scale
escaped_full_name
evaluation_order
exact_map
exact_scan_flip_flop_type
exact_sequential_map
exception_delay
extended_name
extended_series_parallel
external_calculator
extra_cell_area
extra_pin_cap
extract_break_segments
extract_ccap_scale_by_layer_min_length_attr
extract_max_cap_scale
extract_max_ccap_ratio
extract_max_ccap_scale
extract_max_ccap_scale_by_layer_attr
extract_max_ccap_thres
extract_max_net_ccap_avg_ratio
extract_max_net_ccap_ratio
extract_max_net_ccap_threshold
extract_max_process_scale
extract_max_res_scale
extract_max_res_scale_by_layer_attr
extract_max_segment_length
extract_min_cap_scale
extract_min_ccap_ratio
extract_min_ccap_scale
extract_min_ccap_scale_by_layer_attr
extract_min_ccap_thres
extract_min_net_ccap_avg_ratio
extract_min_net_ccap_ratio
extract_min_net_ccap_threshold
extract_min_process_scale
extract_min_res_scale
extract_min_res_scale_by_layer_attr
extract_no_obstruction
extract_via_scale_file
factor
failure_rate
fake_loc
fake_pin
fall_arrival
fall_capacitance
fall_capacitance_lower
fall_capacitance_upper
fall_cell_delay_no_transition
fall_current_slope_after_threshold
fall_current_slope_before_threshold
fall_delay
fall_drive
fall_min_delay
fall_net_delay_with_transition
fall_required
fall_threshold_factor
fall_time_after_threshold
fall_time_before_threshold
fall_wire_drive
fanout_load
fanout_number
fcall_boundary
feasibility_compare_mode
feasibility_design_slack_threshold
feasibility_enable
feasibility_enable_check_point
feasibility_fanout_limit
feasibility_group_io
feasibility_io_margin
feasibility_path_groups_slack_threshold
feasibility_reporting
feasibility_zp_margin
feasibility_zp_violations
feasibility_zwl_margin
feasibility_zwl_violations
ff_edge_sense
ffgen_bank_order
find_all_ms
fix_hold
fix_min_paths
fix_multiple_port_nets
fixed_core
fixed_die
flatten
flatten_effort
flatten_minimize
flatten_phase
flip_first_row_orientation
flip_flop_type_exact
flip_flop_type_user_string
float
fmt_stdb_is_stdb
force
force_carry_save_format
force_inverter_removal
force_level_shifters
force_relink
forced_size_only
fpga_allow_duplicate_degenerated_gates
fpga_bridge_inputs
fpga_cell_closed
fpga_complex_degenerate
fpga_degenerate_output
fpga_degenerate_print_function
fpga_disable_iob_register
fpga_generated_clock
fpga_global_buffer
fpga_global_buffer_clk_mfo
fpga_global_buffer_nonclk_mfo
fpga_lut_insert_before_sequential
fpga_lut_output
fpga_max_degen_input_size
fpga_min_degen_input_size
fpga_parameters
fpga_pins_locked
fpga_prefer_undegenerated_gates
fpga_resource_limits
fpga_retime
fpga_tech
fpga_xilinx_blkname
fpga_xilinx_init_state
fpga_xilinx_location
from_lib_pin
from_pin
full_name
func_data_class
func_id
func_module
func_netlist
func_operator
func_original_profile
func_permutable_inputs
func_use_netlist
function
function_id
gate_leakage_power
gate_name
gated_clock_control_high
gated_clock_control_low
gated_clock_equiv
gated_clock_hold
gated_clock_setup
gated_fall_clock_hold
gated_fall_clock_setup
gated_rise_clock_hold
gated_rise_clock_setup
gen_common_subexprs
gen_exact_comparison
gen_expression
gen_is_bin_carrysave
gen_is_carrysave
gen_is_signed
gen_is_truncated
gen_require_cpa
gen_trunc_dont_split
generated_clocks
geneys_script_path
gensh_complex
gensh_csa
gensh_expression
geometry_print
glitch_count
glitch_power
glitch_rate
glo_default
global_strcture_off
golden_upf_id
golden_upf_loading
golden_upf_name_map
golden_upf_name_map_file
golden_upf_unique_id
gr_id
gr_maze_ignore_xgrid
gr_maze_ignore_ygrid
gr_maze_total_xgrid
gr_maze_total_ygrid
ground
ground_input_voltage_range_high
ground_input_voltage_range_low
ground_output_voltage_range_high
ground_output_voltage_range_low
group_bound_height
group_bound_width
group_channel
group_eco_region
group_height
group_id
group_max_half_perim
group_maxx
group_maxy
group_name
group_space
group_type
group_width
groute_pool
groute_pool_filename
guard_band_x
guard_band_y
guardband
hard_keepout_stretch
has_async_priority_logic_added
has_been_ungrouped
has_builtin_pad
has_ccs_driver_fall
has_ccs_driver_rise
has_ccs_noise_above_high
has_ccs_noise_above_low
has_ccs_noise_below_high
has_ccs_noise_below_low
has_ccs_receiver_fall
has_ccs_receiver_rise
has_created_ufc
has_cts_ba
has_detailed_parasitics
has_electromigration
has_fault_data
has_hyperbolic_noise_above_high
has_hyperbolic_noise_below_low
has_hyperbolic_noise_high
has_hyperbolic_noise_low
has_internal_clocks
has_maxcap
has_model_mismatch_clock
has_multi_ground_rails
has_multi_power_rails
has_pass_gate
has_pin_internal_power
has_port_attribute
has_rail_specific_power_tables
has_related_supply
has_sensitization_data
has_tristate_outputs
has_valid_parasitics
has_x_outputs
hbo_keep_out_bound_interface
hcm_cell_activity_factor
hcm_clock_delay_threshold
hcm_max_first_level_rc_delay_cstr
hcm_max_level_rc_delay_cstr
hcm_max_level_wire_cap_cstr
hcm_max_rc_delay_cstr
hcm_max_total_level_rc_delay_cstr
hcm_max_total_rc_delay_cstr
hcm_max_transition_fall_clk_cstr
hcm_max_transition_fall_cstr
hcm_max_transition_rise_clk_cstr
hcm_max_transition_rise_cstr
hdl_canonical_default_params
hdl_canonical_params
hdl_canonical_params_etc_attr
hdl_config_name
hdl_default_architecture
hdl_default_parameters
hdl_design_name
hdl_instance_name
hdl_library
hdl_ori_long_name
hdl_parameter_types
hdl_parameters
hdl_port_types
hdl_port_width_mismatches
hdl_reference
hdl_rtlsrc_design_info
hdl_struct_port
hdl_template
hdl_template_was_renamed
hdl_useful_select_op
height
height_coefficient
hidden_reference
hier_cell
hier_cell_area
hier_cell_count
hier_pin_count
hierarchical_mux_type
high_fanout_nets
hlpo_latch
hold_clock_fall_data_fall_max
hold_clock_fall_data_fall_min
hold_clock_fall_data_rise_max
hold_clock_fall_data_rise_min
hold_clock_rise_data_fall_max
hold_clock_rise_data_fall_min
hold_clock_rise_data_rise_max
hold_clock_rise_data_rise_min
hold_fall_false
hold_fall_multiplier
hold_fall_start
hold_preferred
hold_rise_false
hold_rise_multiplier
hold_rise_start
hold_uncertainty
hookup_power_gating_ports_default_naming_style
hookup_power_gating_ports_naming_style
hpower_clock_gating_latch
hpower_inv_cg_cell
hvt_cluster_is_good
hvt_cluster_is_relaxed
hysteresis
icc_hier_abstract_mask
ice_canonical_nand2_delay
ice_canonical_xor2_delay
icg_set_margin
ideal_dc_placement
ideal_latency_max_fall
ideal_latency_max_rise
ideal_latency_min_fall
ideal_latency_min_rise
ideal_net
ideal_network
ideal_network_options
ideal_network_source
ideal_network_spread_attr
ideal_opt_place_spread_attr
ideal_opt_propagated
ideal_transition_max_fall
ideal_transition_max_rise
ideal_transition_min_fall
ideal_transition_min_rise
identified_interface_logic
identify_shift_registers
ignore_cell
ignore_cell_dont_touch
ignore_dont_use
ignore_layers_max_layer
ignore_layers_min_layer
ignore_tns
illegal_clamp_condition
ilm_block_name
ilm_case_controlled_port
ilm_cell_area
ilm_core_file
ilm_ct_dynamic_power_unit
ilm_ct_internal_power
ilm_ct_leakage_power
ilm_ct_leakage_power_unit
ilm_ct_net_switching_power
ilm_design_has_conflicting_case
ilm_design_has_dangling_pins
ilm_design_has_net_mw_ids
ilm_has_limited_tie_offs
ilm_inst_from_dct
ilm_internal_power
ilm_leakage_power
ilm_macro_area
ilm_net_mw_id
ilm_net_switching_power
ilm_pin_is_dangling
ilm_port_has_clock_mesh_float_pin
ilm_port_id
ilm_port_slack_max_fall
ilm_port_slack_max_rise
ilm_port_slack_min_fall
ilm_port_slack_min_rise
ilm_port_x_offset
ilm_port_y_offset
ilm_propagate_pin_value
ilm_propagated_cts_exception_attr
ilm_real_all_net_count
ilm_real_all_netgroup_count
ilm_real_cell_count
ilm_real_combinational_area
ilm_real_net_count
ilm_real_net_interconnect_area
ilm_real_noncombinational_area
ilm_real_port_count
ilm_real_reference_count
ilm_run_route_estimation
ilm_si_attach_file_name
ilm_total_area
implementation
implementation_name
in_context
in_place_dont_touch_annotated_cells
in_place_ignore_area
in_place_size_only
in_place_swap_mode
in_port_count
include_fanin
include_fanout
include_pin_resistance
incremental
incremental_map
inferred_power_domain
inferred_related_ground
inferred_related_supply
input_bsr_cell_type
input_format
input_parasitics
input_signal_level
input_supply_net
input_supply_port_name
input_threshold_pct_fall
input_threshold_pct_rise
input_transition_fall_max
input_transition_fall_min
input_transition_rise_max
input_transition_rise_min
input_voltage
input_voltage_range_high
input_voltage_range_low
insert_scan
instance_name_suffix
int
int_power
integer
interface_timing
internal_node
internal_pin
internal_power
internal_power_derate_factor
internal_state
internal_supply_net
intrinsic_leakage_power
invert
inverted_keepout
inverters_only
io_margin_bottom
io_margin_left
io_margin_right
io_margin_top
io_type
iob
is_a_flip_flop
is_a_flip_flop_bank
is_a_generic_flip_flop
is_a_generic_seq
is_a_generic_tristate
is_a_latch
is_a_latch_bank
is_a_test_cell
is_abstracted
is_active
is_aload_mux
is_analog
is_annotated_fall_max
is_annotated_fall_min
is_annotated_rise_max
is_annotated_rise_min
is_array_master
is_array_read
is_array_write
is_async_pin
is_baseline_image_provider
is_bc_activation
is_bc_register
is_bid
is_black_box
is_block_abstraction
is_bs_loop
is_bs_port_mux
is_bs_top_level
is_bsd_en_pin
is_bsd_inserted
is_bussed
is_cached_user_dw
is_case_sequential_propagation
is_cellarc
is_child_of_preserved_seq_function
is_clear_pin
is_clock_dont_override
is_clock_exclusivity
is_clock_gate
is_clock_gate_clock_pin
is_clock_gate_enable_pin
is_clock_gate_observation_pin
is_clock_gate_output_pin
is_clock_gate_test_pin
is_clock_gated
is_clock_gating_cell
is_clock_gating_check
is_clock_gating_design
is_clock_gating_observability_design
is_clock_gating_pin
is_clock_isolation_cell
is_clock_logic_design
is_clock_logic_subset_cell
is_clock_network
is_clock_network_cell
is_clock_pin
is_clock_source
is_clock_source_network
is_clock_used_as_clock
is_clock_used_as_data
is_combinational
is_comparison_cell
is_constraint_scaled_max_fall
is_constraint_scaled_max_rise
is_constraint_scaled_min_fall
is_constraint_scaled_min_rise
is_context_available
is_context_loaded
is_crc_design
is_current
is_data_pin
is_db_inherited_disabled
is_decap_cell
is_design_mismatch
is_detoured
is_dirty
is_disabled
is_driver_scaled_max_fall
is_driver_scaled_max_rise
is_driver_scaled_min_fall
is_driver_scaled_min_rise
is_dummy_buffer
is_dummy_fsm
is_dw_subblock
is_dynamic
is_edited
is_eq_pin
is_excluded
is_fall_edge_triggered
is_fall_edge_triggered_clock_pin
is_fall_edge_triggered_data_pin
is_fast_handshake_loop
is_fast_loop_entry
is_filler_cell
is_fixed
is_floorplan_bound
is_from_dollar_isolate
is_function_operation
is_gclock_source_network_pin
is_generated
is_generated_from_lib_cell
is_gicg
is_gupf_loaded
is_hard_macro
is_hierarchical
is_hyperscale_block
is_hyperscale_top
is_icg
is_ideal
is_ilm_core
is_ilm_netlist_model
is_ilm_side_load
is_ilm_subdesign
is_in_command_focus
is_in_current_session
is_instantiated
is_insulated
is_integrated_clock_gating_cell
is_interface_logic
is_interface_logic_locked
is_interface_logic_model
is_interface_logic_pin
is_interface_model
is_interface_only
is_interface_placement_locked
is_isolated
is_isolated_operator
is_isolation
is_isolation_cell
is_latch_based_clock_gate
is_latch_free_clock_gate
is_latch_loop_breaker
is_lbist_inserted
is_level_shifter
is_logical_black_box
is_long_port
is_loop_operation
is_macro_cell
is_macro_switch
is_mapped
is_mcmm_ilm
is_mdb_stop_point
is_memory_cell
is_memory_master
is_memory_oper
is_memory_read
is_memory_write
is_mmodule
is_module
is_multi_seqgen
is_multibit
is_multibit_cell
is_must_join
is_mux
is_mux_select_pin
is_negative_edge_clock_gate
is_negative_level_sensitive
is_negative_level_sensitive_clock_pin
is_negative_level_sensitive_data_pin
is_nested_phys_hier_root
is_netlist_dont_override
is_netlist_model_module
is_nmodule
is_on_clock_network
is_oper
is_operand_isolation_control_pin
is_operand_isolation_data_pin
is_operand_isolation_output_pin
is_operand_isolator
is_optimizable_ilm
is_pad
is_pad_cell
is_pad_differential
is_partial_scan
is_physical_black_box
is_physical_only
is_pll_cell
is_pll_feedback_pin
is_pll_output_pin
is_pll_reference_pin
is_port
is_positive_edge_clock_gate
is_positive_level_sensitive
is_positive_level_sensitive_clock_pin
is_positive_level_sensitive_data_pin
is_power_control_signal_net
is_power_down
is_power_standby_cell
is_preserved_function
is_preserved_seq_function
is_preset_pin
is_read_activation
is_read_operation
is_recalculated
is_receiver_scaled_max_fall
is_receiver_scaled_max_rise
is_receiver_scaled_min_fall
is_receiver_scaled_min_rise
is_recovered
is_retention
is_retention_cell
is_retention_latch
is_retention_register
is_retention_restore_pin
is_retention_save_pin
is_rise_edge_triggered
is_rise_edge_triggered_clock_pin
is_rise_edge_triggered_data_pin
is_rp_group_cell
is_scan_replaced
is_seq_function_operation
is_sequential
is_side_input
is_signal_probe
is_slice_model
is_soft
is_soi
is_spare_cell
is_stub
is_synlib_module
is_synlib_operator
is_systemc_rtl
is_tap_cell
is_tcm_inserted
is_test_circuitry
is_test_ready
is_three_state
is_three_state_enable_pin
is_three_state_output_pin
is_unbuffered
is_unmapped
is_upf_retention
is_user_abstracted
is_user_disabled
is_user_dont_override
is_user_dont_override_noise
is_var_assgn
is_vh_dummy_ph_cell
is_wait_until
is_write_activation
is_write_operation
is_wrp_inserted
isolate_port
isolate_timing_path
isolation_cell_data_pin
isolation_cell_enable_pin
isolation_enable_condition
jtag_BSR_default_routing
jtag_access_internal_scan
jtag_asynchronous_reset
jtag_at_least_one_pad_inserted
jtag_bsr_cell_port_drive_limit
jtag_bsr_cell_type
jtag_bsr_control_cell_position
jtag_bsr_input_cell_position
jtag_bsr_output_cell_position
jtag_daisy_chain_internal_scan
jtag_default_BSR_clock_input_both_cell_implementation
jtag_default_BSR_clock_input_observe_cell_implementation
jtag_default_BSR_clock_input_set_cell_implementation
jtag_default_BSR_control_cell_implementation
jtag_default_BSR_input_both_cell_implementation
jtag_default_BSR_input_observe_cell_implementation
jtag_default_BSR_input_set_cell_implementation
jtag_default_BSR_output_both_cell_implementation
jtag_default_BSR_output_observe_cell_implementation
jtag_default_BSR_output_set_cell_implementation
jtag_default_bypass_reg_implementation
jtag_default_id_reg_implementation
jtag_default_instruction_reg_implementation
jtag_default_tap_implementation
jtag_explicit_daisy_chained_scan_instruction
jtag_explicit_parallel_scan_instructions
jtag_gate_clockDR_signal
jtag_highest_specified_bsr_position
jtag_include_id_register
jtag_inserted
jtag_ir_size
jtag_manufacturer_id
jtag_part_number
jtag_port
jtag_port_BSR_clock_input_both_cell_implementation
jtag_port_BSR_clock_input_observe_cell_implementation
jtag_port_BSR_clock_input_set_cell_implementation
jtag_port_BSR_control_cell_implementation
jtag_port_BSR_input_both_cell_implementation
jtag_port_BSR_input_observe_cell_implementation
jtag_port_BSR_input_set_cell_implementation
jtag_port_BSR_output_both_cell_implementation
jtag_port_BSR_output_observe_cell_implementation
jtag_port_BSR_output_set_cell_implementation
jtag_port_mode
jtag_port_signal_type
jtag_port_uses_default_routing_order
jtag_port_with_inverting_three_state
jtag_port_with_inverting_three_state_enable
jtag_tck_period
jtag_version_number
jtag_without_pads
k_process_cell_degradation
k_process_cell_fall
k_process_cell_leakage_power
k_process_cell_rise
k_process_drive_current
k_process_fall_propagation
k_process_fall_transition
k_process_hold_fall
k_process_hold_rise
k_process_internal_power
k_process_intrinsic_fall
k_process_intrinsic_rise
k_process_min_period
k_process_min_pulse_width_high
k_process_min_pulse_width_low
k_process_nochange_fall
k_process_nochange_rise
k_process_pin_cap
k_process_pin_fall_cap
k_process_pin_rise_cap
k_process_recovery_fall
k_process_recovery_rise
k_process_removal_fall
k_process_removal_rise
k_process_rise_propagation
k_process_rise_transition
k_process_setup_fall
k_process_setup_rise
k_process_skew_fall
k_process_skew_rise
k_process_wire_cap
k_process_wire_res
k_temp_cell_degradation
k_temp_cell_fall
k_temp_cell_leakage_power
k_temp_cell_rise
k_temp_drive_current
k_temp_fall_propagation
k_temp_fall_transition
k_temp_hold_fall
k_temp_hold_rise
k_temp_internal_power
k_temp_intrinsic_fall
k_temp_intrinsic_rise
k_temp_min_period
k_temp_min_pulse_width_high
k_temp_min_pulse_width_low
k_temp_nochange_fall
k_temp_nochange_rise
k_temp_pin_cap
k_temp_recovery_fall
k_temp_recovery_rise
k_temp_removal_fall
k_temp_removal_rise
k_temp_rise_propagation
k_temp_rise_transition
k_temp_setup_fall
k_temp_setup_rise
k_temp_skew_fall
k_temp_skew_rise
k_temp_wire_cap
k_temp_wire_res
k_volt_cell_degradation
k_volt_cell_fall
k_volt_cell_leakage_power
k_volt_cell_rise
k_volt_drive_current
k_volt_fall_propagation
k_volt_fall_transition
k_volt_hold_fall
k_volt_hold_rise
k_volt_internal_power
k_volt_intrinsic_fall
k_volt_intrinsic_rise
k_volt_min_period
k_volt_min_pulse_width_high
k_volt_min_pulse_width_low
k_volt_nochange_fall
k_volt_nochange_rise
k_volt_pin_cap
k_volt_recovery_fall
k_volt_recovery_rise
k_volt_removal_fall
k_volt_removal_rise
k_volt_rise_propagation
k_volt_rise_transition
k_volt_setup_fall
k_volt_setup_rise
k_volt_skew_fall
k_volt_skew_rise
k_volt_wire_cap
k_volt_wire_res
keepout_dim_array
keepout_margin_max_padding_per_macro
keepout_margin_min_padding_per_macro
keepout_margin_tracks_per_pin
keepout_pool
latch_loop_breaker_setting
latch_type
latch_type_exact
latch_type_user_string
late_fall_cell_check_derate_factor
late_fall_clk_cell_derate_factor
late_fall_clk_net_delta_derate_factor
late_fall_clk_net_derate_factor
late_fall_data_cell_derate_factor
late_fall_data_net_delta_derate_factor
late_fall_data_net_derate_factor
late_rise_cell_check_derate_factor
late_rise_clk_cell_derate_factor
late_rise_clk_net_delta_derate_factor
late_rise_clk_net_derate_factor
late_rise_data_cell_derate_factor
late_rise_data_net_delta_derate_factor
late_rise_data_net_derate_factor
launch_clock_paths
launch_clocks
layer_id
layer_name
layer_names_for_utilization
layer_pnet_blockage
layer_pnet_density
layer_pnet_ignore
layer_pnet_merge_dist
layer_pnet_min_height
layer_pnet_min_width
layer_pnet_no_via_additive
leaf_cell_count
leaf_drivers
leaf_loads
leak_power
leakage_aware_opto
leakage_power
leakage_power_derate_factor
leakage_power_model
leakage_power_mvth_weights
leakage_power_opto
leakage_power_unit
left_pin_limit
legal_orientations
length_load_to_driver_attr
leq_class
level_sensitive
level_shifter_data_pin
level_shifter_dont_touch
level_shifter_location
level_shifter_strategy
level_shifter_threshold_percent
level_shifter_threshold_voltage
level_shifter_type
levshi_dont_touch
levshi_map_levshi_attr
lib
lib_ccs_nldm_conversion_attempted
lib_cell
lib_cell_list
lib_cell_pad_design_name
lib_pg_pin_info
lib_pin
lib_pin_eqop_group
lib_pin_name
lib_pin_type
lib_scaling_group
lib_timestamp_during_creation_in_this_session
lib_timing_arc
libgen_usage_class
library
library_cell_changed
library_cell_timing_check
library_changed
library_compiler_achitecture
library_compiler_version
library_features
library_has_cell_leakage_power_data
library_logdb_removed
lim_derate_wire_length
lim_rc_data
limited_design
limited_licenses
line_number
link_design_libraries
link_ignore_busses
llx
lly
load
load_of_pin_capacitance
local_opt_off
local_optz_off
lockup_cell_to_segment_attr
lod_canon_ref_wire_length
logdb_gen
logdb_ref_cnt
logic0_or_dc
logic1_or_dc
logic_decomposed_bussed
logical_cell_from_def
lookup_flag
lower_x_bounds
lower_y_bounds
lut_function
make_unique
manual_impl
manual_proc
map
map_effort
map_effort_option
map_fix_map_paths
map_for_congestion
map_incremental
map_only
map_to_logic
map_to_mux
map_to_select
mask_layout_type
master_clock
master_clock_name
master_name
master_pin
mater_label
max_area
max_capacitance
max_capacitance_clock_path_attr
max_capacitance_clock_path_fall
max_capacitance_clock_path_rise
max_capacitance_data_path_fall
max_capacitance_data_path_rise
max_cell_delay_fall
max_cell_rc_delay
max_dynamic_power
max_dynamic_power_unit
max_fall_arrival
max_fall_delay
max_fall_eff_capacitance
max_fall_local_slack
max_fall_slack
max_fanout
max_half_perimeter
max_leakage_power
max_leakage_power_unit
max_local_slack
max_low_vth
max_low_vth_percentage
max_low_vth_type
max_net_length
max_noise_slack_range
max_peak_noise
max_power
max_rise_arrival
max_rise_delay
max_rise_eff_capacitance
max_rise_local_slack
max_rise_slack
max_slack
max_sr_id
max_time_borrow
max_time_borrow_from_endpoint
max_toggle_rate
max_total_power
max_total_power_unit
max_tr_related_clock
max_transition
max_transition_clock_path_attr
max_transition_clock_path_fall
max_transition_clock_path_rise
max_transition_data_path_fall
max_transition_data_path_rise
max_transition_fall
max_transition_rise
max_unit_horizontal_capacitance
max_unit_horizontal_capacitance_scaling_factor
max_unit_horizontal_resistance
max_unit_horizontal_resistance_scaling_factor
max_unit_vertical_capacitance
max_unit_vertical_capacitance_scaling_factor
max_unit_vertical_resistance
max_unit_vertical_resistance_scaling_factor
max_utilization
max_via_resistance
max_via_resistance_scaling_factor
max_wired_emitters
max_x_perimeter
max_y_perimeter
max_yield
mb_bussed_ports
mb_pin_map
mb_scan_chain_ports
mc_design
mcmm_dominant_scenario
mean
member_order
memory_addr_ext_input_delay
memory_addr_input_delay
memory_input_delay
memory_input_ext_delay
memory_module
memory_name
memory_oper_is_read
memory_output_delay
memory_output_ext_delay
memory_parameters
merge_saif_requested
milkyway_cell_name
milkyway_keepout_id
milkyway_library_name
milkyway_obstr_id
mim_pessimism
min_block_size
min_capacitance
min_cell_0z_delay
min_cell_1z_delay
min_cell_delay_fall
min_cell_delay_rise
min_cell_fall_delay
min_cell_rise_delay
min_cell_z0_delay
min_cell_z1_delay
min_coupling_capacitance
min_extended_name
min_fall_arrival
min_fall_delay
min_fall_drive
min_fall_eff_capacitance
min_fall_slack
min_fanout
min_input_parasitics
min_load
min_net_fall_delay
min_net_rise_delay
min_noise_slack_range
min_period
min_pipeline_stages
min_porosity
min_port_pitch
min_pulse_width_high
min_pulse_width_low
min_rise_arrival
min_rise_delay
min_rise_drive
min_rise_eff_capacitance
min_rise_slack
min_slack
min_source_file_name
min_transition
min_transition_fall
min_transition_rise
min_unit_horizontal_capacitance
min_unit_horizontal_capacitance_scaling_factor
min_unit_horizontal_resistance
min_unit_horizontal_resistance_scaling_factor
min_unit_vertical_capacitance
min_unit_vertical_capacitance_scaling_factor
min_unit_vertical_resistance
min_unit_vertical_resistance_scaling_factor
min_via_resistance
min_via_resistance_scaling_factor
min_wire_capacitance
min_wire_load_model_selection_group
min_wire_load_model_selection_group_lib
min_wire_load_selection_type
minimize_trees
minimum_multibit_width
minus_skew
minus_uncertainty
mode
model_drive
model_load
model_map_effort
model_scale
module_name
module_type
mog_func_id
mog_pin_num
mpc_core_outline
mpc_created_keepout_for_rect_core
mpc_created_wiring_keepout_for_rect_core
mpc_fixed_core_for_rect_core
mpc_hide_core_llx
mpc_hide_core_lly
mpc_hide_core_urx
mpc_hide_core_ury
mpc_hide_port_loc_x
mpc_hide_port_loc_y
mpc_hide_port_orient
mpc_hide_port_shape_layer
mpc_hide_port_shape_llx
mpc_hide_port_shape_lly
mpc_hide_port_shape_urx
mpc_hide_port_shape_ury
mpc_loc_x
mpc_loc_y
mpc_pnet
mpc_rectilinear_core
mpc_user_port_shape
mpc_user_port_shape_location
mpm_libname
mpm_name
mpm_only_library
ms_asynch_control
multi_bit_dselector_high
multi_bit_dselector_low
multi_bit_mux
multi_bit_selector
multibit_mode
multibit_timing_cstr
multibit_width
multicell_pad_pin
multicycle_op_name
multiple
multiple_drivers_legal
multiple_output_gate
multiplexor_data
multiplexor_selectors
multiplexor_width
multiply_spec_mode
mux_be_merged
mux_gen
mux_no_boundary_opt
mux_op_branch_number
mux_op_ungroup
mux_tracking
mv_charz
mwid_of_cell
mwid_of_net
name
negative_logic_methodology
net
net_area
net_capacitance
net_delay_with_transition
net_extract_max_cap_scale_attr
net_extract_max_ccap_scale_attr
net_extract_max_res_scale_attr
net_extract_min_cap_scale_attr
net_extract_min_ccap_scale_attr
net_extract_min_res_scale_attr
net_fall_delay
net_has_user_routing_rule
net_is_dc
net_is_global
net_max_length_threshold
net_max_unit_horizontal_capacitance_scaling_factor
net_max_unit_horizontal_resistance_scaling_factor
net_max_unit_vertical_capacitance_scaling_factor
net_max_unit_vertical_resistance_scaling_factor
net_max_via_res_scaling_factor
net_max_via_resistance
net_merge_attr
net_min_unit_horizontal_capacitance_scaling_factor
net_min_unit_horizontal_resistance_scaling_factor
net_min_unit_vertical_capacitance_scaling_factor
net_min_unit_vertical_resistance_scaling_factor
net_min_via_res_scaling_factor
net_min_via_resistance
net_name
net_original_name
net_pattern_id
net_probe_level
net_resistance
net_resistance_max
net_resistance_min
net_rise_delay
net_soft_layer_constraint_flag
net_space
net_space_range
net_width
net_width_space
newly_uniquified
next_groute_id
next_keepout_id
next_obstruction_id
next_placement_id
next_route_id
next_state
nextstate_type
nid_dft_clk_init_cycles
nid_taint
no_design_rule
no_group_reg
no_legalize_fopt
no_map
no_pulldown_pin_property
no_sequential_degenerates
nochange_clock_high_data_high_fall_max
nochange_clock_high_data_high_fall_min
nochange_clock_high_data_high_rise_max
nochange_clock_high_data_high_rise_min
nochange_clock_high_data_low_fall_max
nochange_clock_high_data_low_fall_min
nochange_clock_high_data_low_rise_max
nochange_clock_high_data_low_rise_min
nochange_clock_low_data_high_fall_max
nochange_clock_low_data_high_fall_min
nochange_clock_low_data_high_rise_max
nochange_clock_low_data_high_rise_min
nochange_clock_low_data_low_fall_max
nochange_clock_low_data_low_fall_min
nochange_clock_low_data_low_rise_max
nochange_clock_low_data_low_rise_min
nom_process
nom_temperature
nom_voltage
nonpaired_twin_inc_delay_func
normal_cell_used_as_isolation
normal_func_id
normalized_slack
normalized_slack_no_close_edge_adjustment
not_on_row
ntermedsons
num_dist_cap_nets
number_of_aggressors
number_of_coupling_capacitors
number_of_effective_aggressors
number_of_effective_coupling_capacitors
number_of_leaf_drivers
number_of_leaf_loads
number_of_pins
number_of_regions
object
object_class
object_is_scan_domain_crossing
object_rtl_name
objects
obs_dim_array
obsolete_dct_prioritize_area_correlation
obsoleted_implementation_replaced_with
obstruction_id
obstruction_layers
obstruction_pool
obstruction_route_type
obstruction_set
obstructions
occ_lib_cell_andor21
occ_lib_cell_andor22
occ_lib_cell_clkbuf
occ_lib_cell_clkinv
occ_lib_cell_nor2
ocv_arc_depth
ocv_derate_distance_group
ocv_derate_group
odl_cell_is_size_only
odl_cell_marked
odl_opto_markings_done
ok_for_isolation
old_pg_pin_syntax
on_state
one_bit_mux
one_bit_selector
only_design_rule
only_hold_time
op_cond_name
open_drain_function
open_source_function
operand_isolation_logic
operand_isolation_style
operating_condition
operating_condition_max
operating_condition_min
operator_type
opt_add_porosity
opt_routability
opt_ungroup_ref_design
opt_ungrp2
optimization_stage
optimize_buffer_trees
optimize_reg_async_transform
optimize_reg_check_design
optimize_reg_check_design_verbose
optimize_reg_clock_name
optimize_reg_delay_threshold
optimize_reg_delay_threshold_step
optimize_reg_edge_type
optimize_reg_justification_effort
optimize_reg_minimum_period_only
optimize_reg_print_critical_loop
optimize_reg_retime_latch
optimize_reg_sync_transform
optimize_registers
optimized_useful_skew
opto_stage
orient
orientation
orientation_viol
orig_name
origin
original_design_name
original_name
original_pin
original_ref_name
out_port_count
outline
output_bsr_cell_type
output_inversion
output_not_used
output_phase_inverted
output_phase_inverted_delta
output_signal_level
output_supply_net
output_supply_port_name
output_threshold_pct_fall
output_threshold_pct_rise
output_voltage_range_high
output_voltage_range_low
pad_cell
pad_cstr_clock_drvr
pad_cstr_currentlevel
pad_cstr_drive
pad_cstr_exact
pad_cstr_example
pad_cstr_iostandard
pad_cstr_jtag
pad_cstr_no_clock_drvr
pad_cstr_opendrain
pad_cstr_opensource
pad_cstr_pulldown
pad_cstr_pullup
pad_cstr_schmitt
pad_cstr_slew
pad_cstr_slewrate
pad_cstr_type
pad_cstr_vih
pad_cstr_vil
pad_cstr_vimax
pad_cstr_vimin
pad_cstr_voh
pad_cstr_vol
pad_cstr_vomax
pad_cstr_vomin
pad_design_name
pad_design_type
pad_disable_val
pad_hp_time
pad_location
pad_lp_time
pad_on_chip
pad_type
pads_respect_hier
pads_thru_hier
param
parameter_name
parent_cell
parent_region
part
pass1_area
path_group
path_type
pba_exhaustive_endpoint_limit_exceeded_pins
pba_gap_to_convergence
pba_worst_endpoint_slack
pba_worst_path_pessimistic_bound
pco_capture_clock
pco_override
pco_update_clock
pdef_conversion_factor
pdef_layer_id
pdef_lib_name
pdef_net_non_default_rule
pdef_route_node_names
pdef_route_pin_names
pdef_route_shape
pdef_route_user_defined
pdef_version
pdft_cell_is_scan_cell
pdft_cmd_call
pdft_is_scan_in_pin
pdft_is_scan_info_modified
pdft_is_scan_start_stop_pin
peak_power
peak_power_end_time
peak_power_start_time
period
period_multiplier
permutable_inputs
pg_level
pg_pin_info
phys_id
physical_block
physical_cell_height
physical_cell_width
physical_scale_factor
physnet
piece_type
pin
pin_based_routing_layer
pin_based_routing_rule
pin_capacitance
pin_capacitance_max
pin_capacitance_max_fall
pin_capacitance_max_rise
pin_capacitance_min
pin_capacitance_min_fall
pin_capacitance_min_rise
pin_class
pin_constraint_bound_name
pin_constraint_bound_type
pin_constraint_exclude_side
pin_constraint_offedge_attr
pin_constraint_side_attr
pin_constraint_space_attr
pin_count
pin_dir
pin_direction
pin_done_port_buf
pin_fault
pin_function_class
pin_function_id
pin_has_async_check
pin_has_per_clock_exception
pin_int_power
pin_int_power_unit
pin_is_clock_to_data
pin_is_clock_to_data_on_current_scn
pin_is_clock_to_data_per_scn
pin_is_dominant_clock
pin_is_non_ideal
pin_mog_func_id
pin_name
pin_name_map
pin_number
pin_on_clock_network
pin_on_clock_network_on_current_scn
pin_on_clock_network_per_scn
pin_power
pin_properties
pin_recv_been_processed
pin_sense
pin_shape
pin_snapping
pin_type
pin_type_name
pin_used_in_function
pin_used_in_input_map
pipe_stall
pipeline_design
pipeline_stages
place_in_x1
place_in_x2
place_in_y1
place_in_y2
placeholder_dont_touch
placement_obstructions
placement_pool
placer_length_cons
placer_weight
plmgr_nid_space_attr
plopt_skip_init_place
plopt_skip_pre_condition
plus_skew
plus_uncertainty
pmf_ref_lib_name
pmf_ref_name
points
popt_placer_max_cell_density_threshold
port
port_created_by_core_wrapper
port_direction
port_dont_snap
port_fault
port_group_info
port_group_loc
port_group_order
port_group_pitch
port_height
port_is_data_port
port_is_pad
port_layer_name
port_offset
port_order
port_ordering
port_siding
port_width
post_layout_opto
post_vh_design
pow_strap_viol
power
power_analysis_effort
power_base_clock
power_cell_type
power_clock_gate_enable
power_controller_instance_name
power_do_rticg
power_down
power_down_function
power_gating_cell
power_gating_style
power_group_flags
power_histogram_exclude_ge
power_histogram_exclude_le
power_histogram_flag
power_info_requested
power_leaf_cell_pin_class
power_model
power_opt_clock_gating
power_opt_dynamic_power_effort
power_opt_dynamic_power_option
power_opt_leakage_power_effort
power_opt_leakage_power_option
power_opt_low_power_placement
power_pin_class
power_rail_connection
power_rail_voltage_bidir_input_max
power_rail_voltage_bidir_input_min
power_rail_voltage_max
power_rail_voltage_min
power_retention_cg
power_sg_gating_bank
power_simulation_time
power_states
power_syth_rep
power_unit
pp_class
pp_num
pp_sense
ppl_areset_polarity
ppl_areset_port
ppl_clock_polarity
ppl_clock_port
ppl_pipestall_polarity
ppl_pipestall_port
ppl_sreset_polarity
ppl_sreset_port
ppl_stages
pre_route_fopt_mode
preferred
preferred_input_pad_voltage
preferred_output_pad_slew_rate_control
preferred_output_pad_voltage
preserve_boundary
preserve_hierarchy
preserved_func_delay
presto_cell_ram_map
presto_design_ram_map
presto_gtech_count
pri
primary_cts_corner
primary_output
primary_supply
priority_set_id
probe_point
process_max
process_min
propagated_clock
propagated_interface_logic
propagated_keepout
properties
proprietor
psnmp_flags
psnmp_oname
psnmp_phase_inverted_flag
psnmp_snames
psw_has_dummy_driver
psyn_flag
psyn_opto_tns_effort
pull_down_function
pull_up_function
pulling_resistance_unit
pwlm_bbox_lens_x
pwlm_bbox_lens_y
pwr_cg_cell_is_replaced_integrated
pwr_cg_cell_user_group_count
pwr_cg_cell_user_group_is_unique
pwr_cg_cg_register_user_group
pwr_cg_clk_edge_conflict
pwr_cg_clk_enable
pwr_cg_clock_edge
pwr_cg_count_for_register
pwr_cg_ctrl_cond
pwr_cg_design_edge_type
pwr_cg_design_has_always_enabled_cg
pwr_cg_design_has_clock_gating
pwr_cg_design_has_phys_aware_cg
pwr_cg_design_has_ungrouped_cells
pwr_cg_design_is_clock_gating
pwr_cg_design_is_clock_gating_obs
pwr_cg_design_may_have_integrated
pwr_cg_design_no_split
pwr_cg_dont_rebalance
pwr_cg_dont_use
pwr_cg_gate_func
pwr_cg_gated_cell_name
pwr_cg_gating_group
pwr_cg_gating_group_count
pwr_cg_gating_sub_group
pwr_cg_hookup_net
pwr_cg_in_ex_cell
pwr_cg_in_ex_reg
pwr_cg_inc_exc_reg
pwr_cg_inclusion_criteria
pwr_cg_inclusion_criteria_pass1_spread
pwr_cg_ins_cg_invoked
pwr_cg_is_replaced
pwr_cg_is_ungated_registers_info
pwr_cg_late_signal
pwr_cg_max_fanout
pwr_cg_min_width
pwr_cg_net_func
pwr_cg_non_gating_group
pwr_cg_non_gating_group_count
pwr_cg_obs_enable_cnct
pwr_cg_pin_func
pwr_cg_pin_test_se
pwr_cg_preservation_type
pwr_cg_remove_clock_gating_type
pwr_cg_rewire_new_cell
pwr_cg_rewire_new_sub_group
pwr_cg_rewire_target_count
pwr_cg_seqcg_type
pwr_cg_style_options
pwr_cg_weak_expr
pwr_cg_weak_factor
pwr_ct_cell_internal_power
pwr_ct_cell_internal_power_unit
pwr_ct_cell_leakage_power
pwr_ct_cell_leakage_power_unit
pwr_ct_net_switching_power
pwr_ct_net_switching_power_unit
pwr_cte_abandoned_attr
pwr_cte_requested
pwr_hvt_flow
pwr_low_power_placement
pwr_net_cap
pwr_preserve_cg
pwr_sg_inclusion_criteria
pwr_sg_is_ungated_registers_info
query_text
rc_annotated_segment
rc_cong_biased
rc_ignored_layer_names
rc_input_threshold_pct_fall
rc_input_threshold_pct_fall_max
rc_input_threshold_pct_fall_min
rc_input_threshold_pct_rise
rc_input_threshold_pct_rise_max
rc_input_threshold_pct_rise_min
rc_network
rc_network_with_sensitivity
rc_output_threshold_pct_fall
rc_output_threshold_pct_fall_max
rc_output_threshold_pct_fall_min
rc_output_threshold_pct_rise
rc_output_threshold_pct_rise_max
rc_output_threshold_pct_rise_min
rc_pattern_priority
rc_scaling_max_id
rc_scaling_number
rc_scaling_pattern_number
rc_slew_derate_from_library
rc_slew_derate_from_library_max
rc_slew_derate_from_library_min
rc_slew_lower_threshold_pct_fall
rc_slew_lower_threshold_pct_fall_max
rc_slew_lower_threshold_pct_fall_min
rc_slew_lower_threshold_pct_rise
rc_slew_lower_threshold_pct_rise_max
rc_slew_lower_threshold_pct_rise_min
rc_slew_upper_threshold_pct_fall
rc_slew_upper_threshold_pct_fall_max
rc_slew_upper_threshold_pct_fall_min
rc_slew_upper_threshold_pct_rise
rc_slew_upper_threshold_pct_rise_max
rc_slew_upper_threshold_pct_rise_min
read_port_name
read_sched_step
read_script
receiver_fall_transition_max
receiver_fall_transition_min
receiver_model_scaling_libs_max
receiver_model_scaling_libs_min
receiver_model_type_max_fall
receiver_model_type_max_rise
receiver_model_type_min_fall
receiver_model_type_min_rise
receiver_rise_transition_max
receiver_rise_transition_min
recovery_clock_fall_data_fall_max
recovery_clock_fall_data_fall_min
recovery_clock_fall_data_rise_max
recovery_clock_fall_data_rise_min
recovery_clock_rise_data_fall_max
recovery_clock_rise_data_fall_min
recovery_clock_rise_data_rise_max
recovery_clock_rise_data_rise_min
rect_x1
rect_x2
rect_y1
rect_y2
rectangle_array
rectilinear_movebound
redundancy_removal
ref_dont_touch
ref_is_unlinkable
ref_name
reference_plib
reg_group_name
region_area
region_bbox_llx
region_bbox_lly
region_bbox_urx
region_bbox_ury
region_name
region_rc_parameters
region_rc_parameters_number
region_utilization
register_list
register_max_fanout
register_merging
register_phase_inversion
register_replication
regular_licenses
related_clock
related_ground_net_name
related_ground_pins
related_power_net_name
related_power_pins
relative_location
relative_toggle_rate
relaxed_pvt_compiled_design
relaxed_pvt_design
relaxed_pvt_power_domain
removal_clock_fall_data_fall_max
removal_clock_fall_data_fall_min
removal_clock_fall_data_rise_max
removal_clock_fall_data_rise_min
removal_clock_rise_data_fall_max
removal_clock_rise_data_fall_min
removal_clock_rise_data_rise_max
removal_clock_rise_data_rise_min
remove_multibit
repeater_net_dont_touch
repeater_size_only
replace_by
replace_fpga_flag
replace_fpga_hierarchy
required
resistance_unit
resistance_unit_in_ohm
resistive_0_function
resistive_1_function
resistive_function
resolve
resource_allocation
resource_implementation
restiction
restore_action
restore_condition
restore_edge_type
restrictions
resyn_off
retain_wired_resolution_func
retention_cell
retention_element_lists
retention_group
retention_pin_class
retention_restore_net
retention_restore_sense
retention_save_net
retention_save_sense
retention_style
retiming_backward_bound
retiming_flop
retiming_flop_hold
retiming_forward_bound
retn_dont_touch
right_pin_limit
rise_arrival
rise_capacitance
rise_capacitance_lower
rise_capacitance_upper
rise_cell_delay_no_transition
rise_current_slope_after_threshold
rise_current_slope_before_threshold
rise_delay
rise_drive
rise_fall
rise_min_delay
rise_net_delay_with_transition
rise_required
rise_threshold_factor
rise_time_after_threshold
rise_time_before_threshold
rise_wire_drive
roi_cell_dont_isolate
roi_cell_is_isolated
roi_cell_sig
roi_dg_flags
roi_dg_retime_clk_period
roi_do_datapath_gating
roi_do_operand_isolation
roi_dont_isolate_operands
roi_gating_style
roi_isolate_operands
roi_isolation_gain
roi_isolation_style
roi_num_gated_ops
roi_num_ungated_ops
roi_orig_data
root_node
ropt_fopt_drc_net
ropt_fopt_drc_pin
ropt_fopt_effort
ropt_fopt_hold_endpoint
ropt_fopt_hold_margin
ropt_fopt_mode
ropt_fopt_setup_endpoint
ropt_fopt_setup_margin
ropt_fopt_xtalk
route_data
route_opt_dummy1
route_opt_dummy2
route_opt_dummy3
route_opt_eco_sr_loop
route_opt_enable_port_punching
route_opt_fix_hold_mode
route_opt_groute_congestion_map
route_opt_groute_mode
route_opt_no_port_punching
route_opt_route_runtime_limit
route_opt_route_threshold
route_opt_sr_loop
route_opt_ta_xtalk_mode
route_opt_wvia_sr_loop
route_opt_xtalk_loop
route_opt_xtalk_sr_loop
route_percentage
route_pool
route_pool_filename
route_pool_horizontal_id
route_pool_vertical_id
route_user_attr_pool
routing_track_offset_x
routing_track_offset_y
routing_utilization
routing_weight
row_name
row_orient
row_type
rp_change_name_attr
rp_change_name_is_processed_attr
rp_index
rp_orientation
rp_override_pin_align_name
rpid_number
rsop_mutex_cv_count
rsop_mutex_st_count
rt66_gc_cols
rt66_gc_rows
rt66_glory
rtl_cap
rtl_min_cap
rtl_min_res
rtl_res
rtldrc_hdl_src_line
saif_toggle_rate_flag
save_action
save_condition
sb_degen_fid
sb_port_cnt
scalar_power_lut_template_set
scaling_factors
scan
scan_bidir_port_mode
scan_chain
scan_chains_reordered_in_compile
scan_core
scan_element
scan_end_of_chain_lockup
scan_exclude
scan_flip_flop_type
scan_flip_flop_type_exact
scan_in_net_name
scan_latch_transparent
scan_lockup
scan_state_route_clocks
scan_state_route_enables
scan_state_route_serial
scan_state_type
scan_transparent
scan_tristate_disable_option
scan_user
scandef_created_by_dft
scanned_by_test_compiler
scenario
scenario_option_cts_corner_max
scenario_option_cts_corner_min
scenario_option_cts_mode
scenario_option_dynamic_power
scenario_option_hold
scenario_option_hold_only
scenario_option_leakage_only
scenario_option_leakage_power
scenario_option_para
scenario_option_setup
scenario_option_skip_tw
scenario_pre_compression_name
scenario_pre_compression_options
scnd_route_data
scope
sdf_cond
sdf_cond_end
sdf_cond_start
second_autofix_async
second_variable_name
selector_zero_care
self_test_mode_name
sense
sensitivity
sensitization_master
seq_cell_created_by_dft
seqgen_boundary
seqgen_type
seqmap_cell_sync_reset
seqmap_cell_sync_set
seqmap_free
sequential_bridging
sequential_func
sequential_oper
sequential_oper_name
sequential_output
series_parallel
session_name
set_block_io_delay_str
set_block_supply_net_min_max
set_block_supply_port_min_max
set_cell_dont_touch
set_cell_fixed_dont_touch
set_dft_connect_data
set_dft_connect_data_length
set_dft_signal
set_optimize_dft_options
set_optimize_dft_options_force_repartition
set_optimize_dft_options_high_effort
set_optimize_dft_options_partition
set_optimize_dft_options_repartition_method
set_optimize_dft_options_single_dir
set_pin_cts_non_stop
set_placement_area_llx
set_placement_area_lly
set_placement_area_urx
set_placement_area_ury
set_pnet_option_object_types
set_port_location_x
set_port_location_y
set_ssg_data
set_ssg_data_length
set_test_power_modes_data
set_test_power_modes_data_length
setup_clock_fall_data_fall_max
setup_clock_fall_data_fall_min
setup_clock_fall_data_rise_max
setup_clock_fall_data_rise_min
setup_clock_rise_data_fall_max
setup_clock_rise_data_fall_min
setup_clock_rise_data_rise_max
setup_clock_rise_data_rise_min
setup_fall_false
setup_fall_multiplier
setup_fall_start
setup_rise_false
setup_rise_multiplier
setup_rise_start
setup_uncertainty
sge_target_system
share_cse
shared_memory_ports
shift_core_area
shift_register_flop
shift_register_head
shift_registers_extracted
shift_registers_identified
si_delta_delay_max_fall
si_delta_delay_max_rise
si_delta_delay_min_fall
si_delta_delay_min_rise
si_double_switching_slack
si_has_double_switching
si_has_immunity_above_high
si_has_immunity_above_low
si_has_immunity_below_high
si_has_immunity_below_low
si_has_iv_above_high
si_has_iv_above_low
si_has_iv_below_high
si_has_iv_below_low
si_has_propagation_above_high
si_has_propagation_above_low
si_has_propagation_below_high
si_has_propagation_below_low
si_has_resistance_above_high
si_has_resistance_above_low
si_has_resistance_below_high
si_has_resistance_below_low
si_noise_active_aggressors_above_high
si_noise_active_aggressors_above_low
si_noise_active_aggressors_below_high
si_noise_active_aggressors_below_low
si_noise_bumps_above_high
si_noise_bumps_above_low
si_noise_bumps_below_high
si_noise_bumps_below_low
si_noise_height_factor_above_high
si_noise_height_factor_above_low
si_noise_height_factor_below_high
si_noise_height_factor_below_low
si_noise_height_offset_above_high
si_noise_height_offset_above_low
si_noise_height_offset_below_high
si_noise_height_offset_below_low
si_noise_lib_pin_name
si_noise_prop_bumps_above_high
si_noise_prop_bumps_above_low
si_noise_prop_bumps_below_high
si_noise_prop_bumps_below_low
si_noise_slack_above_high
si_noise_slack_above_low
si_noise_slack_below_high
si_noise_slack_below_low
si_noise_total_bump_above_high
si_noise_total_bump_above_low
si_noise_total_bump_below_high
si_noise_total_bump_below_low
si_noise_width_factor_above_high
si_noise_width_factor_above_low
si_noise_width_factor_below_high
si_noise_width_factor_below_low
si_noise_worst_prop_arc_above_high
si_noise_worst_prop_arc_above_low
si_noise_worst_prop_arc_below_high
si_noise_worst_prop_arc_below_low
si_total_coupling_capacitance
si_total_effective_driver_strength
si_xtalk_bumps
si_xtalk_bumps_max_fall
si_xtalk_bumps_max_rise
si_xtalk_bumps_min_fall
si_xtalk_bumps_min_rise
si_xtalk_composite_aggr_max_fall
si_xtalk_composite_aggr_max_rise
si_xtalk_composite_aggr_min_fall
si_xtalk_composite_aggr_min_rise
si_xtalk_used_ccs_max_fall
si_xtalk_used_ccs_max_rise
si_xtalk_used_ccs_min_fall
si_xtalk_used_ccs_min_rise
signal_index
signal_memory_type
signal_type
signature
signoff_opt_pt_exec_dir
signoff_opt_pt_hold_slack_limit
signoff_opt_pt_license_limit
signoff_opt_pt_max_image
signoff_opt_pt_min_image
signoff_opt_pt_min_post_tcl_file
signoff_opt_pt_post_tcl_file
signoff_opt_pt_pre_tcl_file
signoff_opt_pt_scenario_image
signoff_opt_pt_scenario_mode
signoff_opt_pt_scenario_post_tcl_file
signoff_opt_pt_scenario_pre_tcl_file
signoff_opt_pt_scenario_sdc_file
signoff_opt_pt_scenario_session
signoff_opt_pt_script
signoff_opt_pt_sdc_file
signoff_opt_pt_session
signoff_opt_pt_setup_slack_limit
signoff_opt_star_max_image
signoff_opt_star_min_image
signoff_opt_star_scenario_image
signoff_opt_starrcxt_cmd_file
signoff_opt_starrcxt_csh_file
signoff_opt_starrcxt_exec_dir
signoff_opt_starrcxt_map_file
signoff_opt_starrcxt_max_nxtgrd_file
signoff_opt_starrcxt_min_nxtgrd_file
signoff_opt_starrcxt_mode
signoff_opt_starrcxt_num_partitions
signoff_opt_starrcxt_scenario_nxtgrd_file
simv_tmax_cell_id
simv_tmax_pin_name
single_bit_degenerate
site1
site1_area
site2
site2_area
site_ignore
site_name
site_number
site_orientation
site_origin_x
site_origin_y
site_row_pattern
site_space
site_viol
sites_ratio
size
size_off
skew_grp_name
skew_grp_root_pin
skewness
skip_vao_hierarchy
slack
slack_based_max_net_delay
slack_based_max_transition
slack_no_close_edge_adjustment
slave_label
slave_name
slew_control
slew_derate_from_library
slew_lower_threshold_pct_fall
slew_lower_threshold_pct_rise
slew_type
slew_upper_threshold_pct_fall
slew_upper_threshold_pct_rise
sm_area_buf
sm_area_sizeup
sm_drc_cap_buf
sm_drc_cap_sizeup
sm_drc_cap_tried
sm_drc_fo_buf
sm_drc_fo_sizeup
sm_drc_fo_tried
sm_drc_tran_buf
sm_drc_tran_sizeup
sm_drc_tran_tried
sm_drc_tried
sm_net_len_buf
sm_net_len_sizeup
sm_net_len_tried
sm_other_buf
sm_other_sizeup
sm_other_tried
sm_power_tried
sm_timing_buf
sm_timing_sizeup
sm_timing_tried
smva_guardband
snap_edge
soft_keepout_stretch
sosp_pin_class
sosp_pin_map
sosp_pin_sense
source_early_fall_delay
source_early_fall_min_delay
source_early_rise_delay
source_early_rise_min_delay
source_fall_delay
source_fall_min_delay
source_file_name
source_late_fall_delay
source_late_fall_min_delay
source_late_rise_delay
source_late_rise_min_delay
source_rise_delay
source_rise_min_delay
sources
spacing_rule_violator
special_cell_list
special_pin_list
specific_data_files
specific_variables
spg_ao_strategy_signature
spg_cells_signature
spg_keepout_signature
spg_obstruction_signature
spg_ports_signature
spg_power_domain_signature
spg_site_row_signature
spg_voltage_area_signature
split_arithmetic
split_size_only
sr_disable_value
sreset
stall
startpoint
startpoint_clock
startpoint_clock_is_inverted
startpoint_clock_is_propagated
startpoint_clock_latency
startpoint_clock_open_edge_type
startpoint_clock_open_edge_value
startpoint_input_delay_value
startpoint_is_level_sensitive
startpoint_unconstrained_reason
state
state_for_retiming
state_function
static_prob
static_probability
std_dev
stepping
stl_srs_in_design
store_value
string
structure
structure_boolean
structure_boolean_effort
structure_off
structure_timing
subtract_min_pin_load
subtract_pin_load
summary
supplies
supply_connection
supply_group
suppress_phase_optimization
svf_checkpoint
switch_cell_type
switch_function
switch_pin
switching_activity
switching_power
switching_power_derate_factor
symb_name_map_set
syn_library
syncff_first
syncff_first_n
syncff_last
syncff_middle
synch_set_reset
synchronization_element
synlib_array_naming_style
synlib_has_sequential
synlib_is_rounded
synlib_target_library
tainted_netlist_element
tainted_netlist_report
taper_rule_name
target_protected_function_class
tdep_propagate
tdrc_bidi_mode_in_shift
tdrc_simv_info
temp_cstr_scale_factor
temp_link_design
temperature_from_max_lib
temperature_from_min_lib
temperature_max
temperature_min
test_area_critical_flag
test_assume
test_cell
test_cell_for_donut_netlist
test_cell_tip_type
test_clock_fall_time
test_clock_period
test_clock_rise_time
test_design_function
test_design_is_mapped_by_core_wrapper
test_dft_cell_is_size_only
test_dft_cell_is_skew_group
test_dft_drc_tmax_set_build_options
test_dft_drc_tmax_set_busses
test_dft_drc_tmax_set_contention
test_dft_drc_tmax_set_drc_options
test_dft_drc_tmax_set_learning
test_dft_drc_tmax_set_netlist
test_dft_drc_tmax_set_rule
test_dft_drc_tmax_set_simulation
test_dft_sas_dcc_attr
test_dft_sdef_attr
test_dft_sdef_cell_count_attr
test_dft_spc_chain_attr
test_dft_transp_mode_attr
test_dft_xcell_violation
test_dft_xdcell_violation
test_dont_fault
test_driver_pin_for_transp_cells
test_func_id
test_hold
test_hookup_clock_gates_only
test_initial
test_is_asynchronous
test_is_tristate_disable
test_isolate
test_modeling_info_valid
test_modeling_not_for_atpg
test_net_globally_traced
test_non_scan_clock_base_clock
test_non_scan_clock_base_inactive_level
test_non_scan_clock_base_inverted
test_output_only
test_pin_created_by_upf
test_pin_function
test_pipeline
test_port_clock
test_port_clock_gating
test_port_collar_clock_attribute
test_port_function
test_port_read_disable_value
test_port_user_speicifed_tristate
test_require
test_routing_position
test_scan_def_capture_time
test_scan_def_cell_bits
test_scan_def_cell_pin
test_scan_def_chain_capture_name
test_scan_def_chain_launch_name
test_scan_def_chain_name
test_scan_def_chain_partition
test_scan_def_chain_port
test_scan_def_design_att
test_scan_def_expand
test_scan_def_file_compressed_size
test_scan_def_file_data
test_scan_def_file_uncompressed_size
test_scan_def_launch_time
test_scan_details_status
test_scan_flop_power_gating
test_scan_flop_power_gating_length
test_scan_group_selection_gate
test_scan_q_gating_cell
test_scan_style
test_scan_suppress_toggling
test_scan_type
test_sccomp_buffer
test_sccomp_pwr_gate
test_signal_is_optional
test_target_fault_coverage
test_timing_critial_flag
test_unconnected_test_pin_on_cg_cell
test_vectors_filename
testability_element
testdb_autofix_cell_is_dont_touch
testdb_autofix_clk_pin_invalid_val
testdb_autofix_d1
testdb_autofix_d12
testdb_autofix_d17
testdb_autofix_d2
testdb_autofix_d3
testdb_autofix_d4
testdb_autofix_d5
testdb_autofix_d6
testdb_autofix_d9
testdb_cells_not_uniquified
testdb_clock_name_and_edge_for_pin
testdb_compressed_ctl_data_length
testdb_compressed_ctl_version
testdb_compressed_dft_drc_rule_error_data_length
testdb_compressed_dft_drc_rule_ignore_data_length
testdb_compressed_dft_drc_rule_warn_data_length
testdb_compressed_repository_data_length
testdb_compressed_tmax_pin_name_data
testdb_compressed_tmax_pin_name_data_length
testdb_current_test_mode
testdb_dft_drc_config_enable_int_pin
testdb_dft_drc_config_use_model
testdb_dft_opt_config
testdb_meth_name
testdb_meth_sig_usage
testdb_meth_sig_usage_option
testdb_test_cell_violated
testdb_test_drc_persistency
testdb_test_model_loading_attribut
testdb_test_pin_violated
testdb_uncompressed_ctl_data_length
testdb_violated_segments_of_cell
the_func_class
the_func_fanin
the_func_id
the_tstate_fanin
the_tstate_id
thickness_variation_file
three_state
threshold_voltage_channel_width_factors
threshold_voltage_group
threshold_voltage_groups
tied_to
tim_derate_clk_cell_check_max_early
tim_derate_clk_cell_check_max_late
tim_derate_clk_cell_check_min_early
tim_derate_clk_cell_check_min_late
tim_derate_clk_cell_delay_max_early
tim_derate_clk_cell_delay_max_late
tim_derate_clk_cell_delay_min_early
tim_derate_clk_cell_delay_min_late
tim_derate_clk_net_delay_max_early
tim_derate_clk_net_delay_max_late
tim_derate_clk_net_delay_min_early
tim_derate_clk_net_delay_min_late
tim_derate_data_cell_check_max_early
tim_derate_data_cell_check_max_late
tim_derate_data_cell_check_min_early
tim_derate_data_cell_check_min_late
tim_derate_data_cell_delay_max_early
tim_derate_data_cell_delay_max_late
tim_derate_data_cell_delay_min_early
tim_derate_data_cell_delay_min_late
tim_derate_data_net_delay_max_early
tim_derate_data_net_delay_max_late
tim_derate_data_net_delay_min_early
tim_derate_data_net_delay_min_late
tim_derate_exist
time_borrowed_from_endpoint
time_lent_to_startpoint
time_sa_saved_gtp
time_scale
time_unit_in_second
time_unit_name
timestamp
timing_arc
timing_check
timing_model_type
timing_path
timing_point
timing_size_only_scenarios
timing_weight
timing_weight_dct
tio_restrictions_reason
to_lib_pin
to_pin
toggle_count
toggle_rate
tolerance_to_change
top_of_cache_hierarchy
top_pin_limit
total_antenna_area_threshold
total_antenna_area_threshold_int
total_antenna_diffusion_area
total_antenna_diffusion_area_int
total_antenna_gate_area
total_antenna_gate_area_int
total_antenna_gate_perimeter
total_antenna_gate_perimeter_int
total_antenna_length_threshold
total_antenna_length_threshold_int
total_antenna_metal_area
total_antenna_metal_area_int
total_antenna_metal_length
total_antenna_metal_length_int
total_antenna_metal_perimeter
total_antenna_metal_perimeter_int
total_antenna_threshold
total_capacitance_max
total_capacitance_min
total_ccs_capacitance_max_fall
total_ccs_capacitance_max_rise
total_ccs_capacitance_min_fall
total_ccs_capacitance_min_rise
total_coupling_capacitance
total_effective_coupling_capacitance
total_power
total_power_weight
tpp_signature
tpp_stitched
tracing_bus_position
trans_01
trans_0Z
trans_1Z
transform_csa
transform_for_retiming
transition
transition_override
transitive_slack_max_fall
transitive_slack_max_rise
translate
transparent_latch_paths
trc_src_sub
treat_as_unrouted
tree_type_max
tree_type_min
tri_control_reg
true_delay_case_analysis
tv_dont_touch
tv_timing_file_name_attr
type
type_id
udpe_flags
unconnected_pin_property
ungroup
ungroup_all
ungroup_all_option
uniquify_all
uniquify_id
upf_dw_lib_cells
upf_dw_ret_so_attr
upf_dw_retention_strategy
upf_dw_retention_type
upf_first_connect_convert_pg_cmd
upf_first_convert_pg_cmd
upf_first_create_convert_pg_cmd
upf_input_isolation_name_attr
upf_isolation_name_attr
upf_isolation_pd_name_attr
upf_isolation_strategy
upf_last_convert_pg_cmd
upf_lib_cells
upf_map_iso_attr
upf_no_ungroup
upf_output_isolation_name_attr
upf_retention_clamp
upf_retention_pd_name
upf_retention_strategy
upf_retention_type
upper_x_bounds
upper_y_bounds
urx
ury
use_default_vhdl_generics_in_comp
use_for_size_only
use_iso_rail_for_buffering
used_in_normal_op
user_case_value
user_designware
user_function_class
user_global_coupling_separated
user_hierarchy
user_image
user_net_isolation
user_pairwise_coupling_separated
user_scale
uses_generator
va_parameters
valid_porosity
valid_routing_layers
validate_pad_des
valprop_keep_netlink_cell
values_for_layer_utilization
vao_created
variable_name
variance
variation_arrival
variation_common_path_pessimism
variation_endpoint_clock_latency
variation_endpoint_hold_time_value
variation_endpoint_recovery_time_value
variation_endpoint_removal_time_value
variation_endpoint_setup_time_value
variation_required
variation_slack
variation_startpoint_clock_latency
variation_transition
verification_priority
verify
verify_ilm_total_wire_c_max
verify_ilm_total_wire_c_min
verify_ilm_total_wire_r_max
verify_ilm_total_wire_r_min
verify_use_implementation
verilogout_inout_force_direction
vh_module
vh_module_only_design
vh_split_design_attr
vhdl_buffer
vhdl_changed_name
vhdl_name
vhdlin_ref
violating_endpoints_max
violating_endpoints_min
vo_changed_name
voltage
voltage_for_max_delay
voltage_for_min_delay
voltage_max
voltage_min
voltage_unit
voltage_unit_in_volt
waveform
weight
when
wide_wire_layer_names
wide_wire_num_layers
wide_wire_space_multipliers
wide_wire_via_count
wide_wire_via_names
wide_wire_width_multipliers
width
width_coefficient
wire_capacitance
wire_capacitance_max
wire_capacitance_max_fall
wire_capacitance_max_rise
wire_capacitance_min
wire_capacitance_min_fall
wire_capacitance_min_rise
wire_capacitance_multiplier_horizontal
wire_capacitance_multiplier_vertical
wire_load_min_block_size
wire_load_mode
wire_load_model_max
wire_load_model_min
wire_load_model_mode
wire_load_model_name
wire_load_model_selection_group
wire_load_model_selection_group_lib
wire_load_selection_group_max
wire_load_selection_group_min
wire_load_selection_type
wire_min_capacitance_multiplier_horizontal
wire_min_capacitance_multiplier_vertical
wire_min_resistance_multiplier_horizontal
wire_min_resistance_multiplier_vertical
wire_resistance_multiplier_horizontal
wire_resistance_multiplier_vertical
wired_and
wired_or
within_block_abstraction
worst_fall_slack
worst_length_attr
worst_max_time_borrow_fall
worst_max_time_borrow_rise
worst_rise_slack
worst_slack
wrapper_exclude_port
write_port_name
write_sched_step
x
x2000_clb_base
x2000_clb_k
x2000_clb_k_phase
x2000_clb_q
x2000_clb_reset
x2000_clb_set
x2000_clb_x
x2000_clb_y
x2000_iob_i
x2000_iob_ts
x3000_clb_base
x3000_clb_dx
x3000_clb_dy
x3000_clb_ec
x3000_clb_k
x3000_clb_qx_name
x3000_clb_qy_name
x3000_clb_rd
x3000_clb_x
x3000_clb_y
x3000_iob_ik
x3000_iob_in
x3000_iob_inreg
x3000_iob_inreg_name
x3000_iob_ok
x3000_iob_out
x3000_iob_out_phase
x3000_iob_outff
x3000_iob_outreg_name
x3000_iob_pullup
x3000_iob_slew
x3000_iob_tri_en_phase
x3000_iob_tristate
x_coordinate
x_coordinate_max
x_coordinate_min
x_length
x_transition_power
xnf_blknm
xnf_device_name
xnf_init
xnf_loc
xnf_map
xnf_schnm
xnfout_use_blknames
xnfout_write_map_symbols
xtalk_router_cap_ratio
xtalk_router_cap_threshold
xtalk_router_critical_range
xtalk_router_max_pin_count
xtalk_router_min_pin_count
xtalk_router_noise_threshold
xtalk_router_num_of_ccap_nets
xtalk_router_num_of_noise_nets
y
y_coordinate
y_coordinate_max
y_coordinate_min
y_length

" Built-in Variables "
DW_lp_op_iso_mode
HIERARCHY_DELIMITER
PI_CAT
_Variable_Groups
__err
_acs_html_filename
_acs_top_html_filename
abstraction_enable_power_calculation
abstraction_ignore_percentage
access_internal_pins
acs_area_report_suffix
acs_attr
acs_autopart_max_area
acs_autopart_max_percent
acs_budgeted_cstr_suffix
acs_compile_script_suffix
acs_constraint_file_suffix
acs_dc_exec
acs_ddc_suffix
acs_default_pass_name
acs_dir
acs_exclude_extensions
acs_exclude_list
acs_hdl_source
acs_hdl_sverilog_define_list
acs_hdl_verilog_define_list
acs_insert_level_shifter
acs_lic_wait
acs_make_args
acs_make_exec
acs_num_parallel_jobs
acs_override_report_suffix
acs_preferred_target_compiler
acs_submit_log_uses_o_option
acs_sverilog_extensions
acs_svf_suffix
acs_use_autopartition
acs_use_default_delays
acs_user_budgeting_script
acs_user_top_compile_strategy_script
acs_verilog_extensions
acs_vhdl_extensions
alib_library_analysis_path
allow_input_delay_min_greater_than_max
annotation_control
arch
atpg_test_asynchronous_pins
auto_attr_spread_debug
auto_index
auto_insert_level_shifters
auto_insert_level_shifters_on_clocks
auto_link_disable
auto_link_options
auto_noexec
auto_oldpath
auto_path
auto_ungroup_preserve_constraints
auto_wire_load_selection
banking_enable_concatenate_name
bin_path
bind_unused_hierarchical_pins
bit_blasted_bus_linking_naming_styles
bit_blasted_bus_linking_order
bsd_max_in_switching_limit
bsd_max_out_switching_limit
bsd_physical_effort
budget_generate_critical_range
budget_map_clock_gating_cells
bus_inference_descending_sort
bus_inference_style
bus_minus_style
bus_multiple_name_separator_style
bus_multiple_separator_style
bus_naming_style
bus_range_separator_style
cache_dir_chmod_octal
cache_file_chmod_octal
cache_read
cache_read_info
cache_write
cache_write_info
case_analysis_log_file
case_analysis_propagate_through_icg
case_analysis_sequential_propagation
case_analysis_with_logic_constants
ccl_enable_always
cell_lib_max
cell_lib_min
change_names_bit_blast_negative_index
change_names_dont_change_bus_members
check_design_allow_inconsistent_input_port
check_design_allow_multiply_driven_nets_by_inputs_and_outputs
check_design_allow_non_tri_drivers_on_tri_bus
check_design_allow_unknown_wired_logic_type
check_design_check_for_wire_loop
check_error_list
clock_arnoldi_dbg_file
cmds
collection_result_display_limit
command
command_log_file
company
compatibility_version
compile_advanced_fix_multiple_port_nets
compile_allow_dw_hierarchical_inverter_opt
compile_assume_fully_decoded_three_state_busses
compile_auto_ungroup_area_num_cells
compile_auto_ungroup_count_leaf_cells
compile_auto_ungroup_override_wlm
compile_automatic_clock_phase_inference
compile_clock_gating_through_hierarchy
compile_cpu_limit
compile_delete_unloaded_sequential_cells
compile_disable_hierarchical_inverter_opt
compile_dont_use_dedicated_scanout
compile_enable_async_mux_mapping
compile_enable_constant_propagation_with_no_boundary_opt
compile_enable_register_merging
compile_enable_register_merging_with_exceptions
compile_enhanced_resource_sharing
compile_error_on_missing_physical_cells
compile_final_drc_fix
compile_implementation_selection
compile_instance_name_prefix
compile_instance_name_suffix
compile_keep_original_for_external_references
compile_log_format
compile_negative_logic_methodology
compile_no_new_cells_at_top_level
compile_optimize_unloaded_seq_logic_with_no_bound_opt
compile_power_domain_boundary_optimization
compile_prefer_mux
compile_preserve_subdesign_interfaces
compile_register_replication
compile_register_replication_across_hierarchy
compile_register_replication_do_size_only
compile_restructure_sync_set_reset
compile_retime_exception_registers
compile_retime_license_behavior
compile_seqmap_enable_output_inversion
compile_seqmap_honor_sync_set_reset
compile_seqmap_identify_shift_registers
compile_seqmap_identify_shift_registers_with_synchronous_logic
compile_seqmap_identify_shift_registers_with_synchronous_logic_ascii
compile_seqmap_propagate_constants
compile_seqmap_propagate_constants_size_only
compile_seqmap_propagate_high_effort
compile_slack_driven_buffering
compile_state_reachability_high_effort_merge
compile_timing_high_effort
compile_top_acs_partition
compile_top_all_paths
compile_ultra_ungroup_dw
compile_ultra_ungroup_small_hierarchies
complete_mixed_mode_extraction
create_clock_no_input_delay
ctldb_use_old_prot_flow
cts_clock_source_is_exclude_pin
cts_insert_boundary_cell
current_design
current_instance
db_load_ccs_data
db_load_ccs_noise_data
db_load_ccs_power_data
dbr_ignore_external_links
dc_allow_rtl_pg
dc_shell_mode
dct_adjust_net_model
dct_enable_track_auto_fill
dct_enable_va_aware_ao_synthesis
dct_placement_ignore_scan
dct_port_dont_snap_onto_tracks
dct_preserve_all_preroutes
dct_prioritize_area_correlation
ddc_allow_unknown_packed_commands
de_enable_upf_exploration
de_log_redirect_enable
default_input_delay
default_name_rules
default_oc_per_lib
default_output_delay
default_port_connection_class
default_schematic_options
delay_calc_waveform_analysis_constraint_arcs_compatibility
delay_calc_waveform_analysis_mode
derived_upf
designer
disable_auto_time_borrow
disable_case_analysis
disable_case_analysis_ti_hi_lo
disable_conditional_mode_analysis
disable_delta_slew_for_tran_cstr
disable_library_transition_degradation
disable_mdb_stop_points
disable_multicore_resource_checks
distributed_cleanup_variables_for_swap
distributed_custom_protocol_error_detection_timeout
distributed_farm_protocol_error_detection_timeout
distributed_logging
distributed_sh_protocol_error_detection_timeout
do_operand_isolation
dont_bind_unused_pins_to_logic_constant
dont_touch_nets_with_size_only_cells
dpcm_slewlimit
dps_distributed_licensing
dps_merge_grd_arch
dps_merge_grd_args
dps_merge_lsf_arch
dps_merge_lsf_args
dps_top_grd_arch
dps_top_grd_args
dps_top_lsf_arch
dps_top_lsf_args
duplicate_ports
echo_include_commands
eco_allow_filler_cells_as_open_sites
eco_allow_sizing_with_lib_cell_attributes
eco_alternative_area_ratio_threshold
eco_alternative_cell_attribute_restrictions
eco_enable_mim
eco_enable_more_scenarios_than_hosts
eco_estimation_output_columns
eco_insert_buffer_search_distance_in_site_rows
eco_instance_name_prefix
eco_leakage_exclude_unconstrained_cells
eco_net_name_prefix
eco_power_exclude_unconstrained_cells
eco_report_unfixed_reason_max_endpoints
eco_save_session_data_type
eco_strict_pin_name_equivalence
eco_write_changes_prepend_libfile_to_libcell
eco_write_changes_prepend_libname_to_libcell
enable_auto_attr_spread
enable_bit_blasted_bus_linking
enable_cell_based_verilog_reader
enable_clock_to_data_analysis
enable_golden_upf
enable_instances_in_report_net
enable_keep_signal
enable_keep_signal_dt_net
enable_license_auto_reduction
enable_netl_view
enable_nldm_timing_noise_signoff
enable_page_mode
enable_path_tagging
enable_recovery_removal_arcs
enable_rule_based_query
enable_slew_degradation
enable_special_level_shifter_naming
enable_verilog_netlist_reader
enable_vhdl_netlist_reader
err
estimate_io_latency
estimate_resource_preference
exit_delete_command_log_file
exit_delete_filename_log_file
extract_max_parallel_computations
extract_model_capacitance_limit
extract_model_clock_latency_arcs_include_all_registers
extract_model_clock_transition_limit
extract_model_create_variation_tables
extract_model_data_transition_limit
extract_model_db_naming_compatibility
extract_model_enable_report_delay_calculation
extract_model_gating_as_nochange
extract_model_include_clock_tree_pulse_width
extract_model_include_ideal_clock_network_latency
extract_model_include_upf_data
extract_model_keep_inferred_nochange_arcs
extract_model_lib_format_with_check_pins
extract_model_merge_clock_gating
extract_model_noise_iv_index_lower_factor
extract_model_noise_iv_index_upper_factor
extract_model_noise_width_points
extract_model_num_capacitance_points
extract_model_num_clock_transition_points
extract_model_num_data_transition_points
extract_model_num_noise_iv_points
extract_model_num_noise_width_points
extract_model_short_syntax_compatibility
extract_model_single_pin_cap
extract_model_single_pin_cap_max
extract_model_split_partial_clock_gating_arcs
extract_model_status_level
extract_model_suppress_three_state
extract_model_upf_supply_precedence
extract_model_use_conservative_current_slew
extract_model_with_3d_arcs
extract_model_with_ccs_timing
extract_model_with_clock_latency_arcs
extract_model_with_min_max_delay_constraint
extract_model_write_case_values_to_constraint_file
extract_model_write_verilog_format_wrapper
fanin_fanout_trace_arcs
filename_log_file
find_allow_only_non_hier_ports
find_converts_name_lists
find_ignore_case
focalopt_power_critical_range
font_library
fp_snap_type
fsm_auto_inferring
fsm_enable_state_minimization
fsm_export_formality_state_info
ft_array
gca_setup_file
gen_bussing_exact_implicit
gen_cell_pin_name_separator
gen_create_netlist_busses
gen_dont_show_single_bit_busses
gen_match_ripper_wire_widths
gen_max_compound_name_length
gen_max_ports_on_symbol_side
gen_open_name_postfix
gen_open_name_prefix
gen_show_created_busses
gen_show_created_symbols
gen_single_osc_per_name
generic_symbol_library
golden_upf_report_missing_objects
gui_auto_start
gui_graphics_system_native
gui_online_browser
gui_start_option_no_windows
hdl_keep_licenses
hdl_preferred_license
hdlin_analyze_verbose_mode
hdlin_auto_save_templates
hdlin_autoread_exclude_extensions
hdlin_autoread_sverilog_extensions
hdlin_autoread_verilog_extensions
hdlin_autoread_vhdl_extensions
hdlin_check_input_netlist
hdlin_check_no_latch
hdlin_elab_errors_deep
hdlin_enable_assertions
hdlin_enable_configurations
hdlin_enable_elaborate_ref_linking
hdlin_enable_hier_naming
hdlin_enable_relative_placement
hdlin_enable_rtldrc_info
hdlin_enable_upf_compatible_naming
hdlin_ff_always_async_set_reset
hdlin_ff_always_sync_set_reset
hdlin_field_naming_style
hdlin_generate_naming_style
hdlin_generate_separator_style
hdlin_ignore_textio_constructs
hdlin_infer_function_local_latches
hdlin_infer_multibit
hdlin_infer_mux
hdlin_interface_port_ABI
hdlin_keep_signal_name
hdlin_latch_always_async_set_reset
hdlin_module_arch_name_splitting
hdlin_module_name_limit
hdlin_mux_for_array_read_sparseness_limit
hdlin_mux_oversize_ratio
hdlin_mux_rp_limit
hdlin_mux_size_limit
hdlin_mux_size_min
hdlin_mux_size_only
hdlin_preserve_sequential
hdlin_presto_cell_name_prefix
hdlin_presto_net_name_prefix
hdlin_prohibit_nontri_multiple_drivers
hdlin_report_sequential_pruning
hdlin_reporting_level
hdlin_shorten_long_module_name
hdlin_strict_verilog_reader
hdlin_subprogram_default_values
hdlin_sv_blackbox_modules
hdlin_sv_packages
hdlin_sv_tokens
hdlin_sv_union_member_naming
hdlin_sverilog_std
hdlin_upcase_names
hdlin_verification_priority
hdlin_vhdl93_concat
hdlin_vhdl_mixed_language_instantiation
hdlin_vhdl_std
hdlin_vhdl_syntax_extensions
hdlin_vrlg_std
hdlin_while_loop_iterations
hdlout_internal_busses
hier_characterize_context_mode
hier_clock_mapping_period_percent_tolerance
hier_constraint_write_context
hier_create_template_scripts
hier_data_version
hier_disable_auto_clock_mapping
hier_distributed_working_directory
hier_dont_trace_ungroup
hier_enable_analysis
hier_keep_required_time_mode
hier_merge_match_clock_with_constant
hier_modeling_version
hier_scope_check_defaults
hierarchy_separator
high_fanout_net_pin_capacitance
high_fanout_net_threshold
hlo_resource_allocation
html_log_enable
html_log_filename
ignore_clock_input_delay_for_skew
ignore_tf_error
ilm_ignore_percentage
in_gui_session
inherit_parent_dont_touch
init_path
initial_target_library
insert_dft_clean_up
insert_test_design_naming_style
itclClass
jtag_manufacturer_id
jtag_part_number
jtag_port_drive_limit
jtag_test_clock_port_naming_style
jtag_test_data_in_port_naming_style
jtag_test_data_out_port_naming_style
jtag_test_mode_select_port_naming_style
jtag_test_reset_port_naming_style
jtag_version_number
lbo_cells_in_regions
lc
lc_enable_common_shell_lc
lc_enable_legacy_library_compiler
lc_run_from_legacy_library_compiler
ldd_return_val
level_shifter_naming_prefix
lib_cell_using_delay_from_ccs
lib_pin_using_cap_from_ccs
lib_use_thresholds_per_pin
library_pg_file_pattern
libsetup_max_auto_opcond_message
link_allow_design_mismatch
link_allow_pin_name_synonym
link_create_black_boxes
link_force_case
link_keep_cells_with_pg_only_connection
link_keep_pg_connectivity
link_keep_unconnected_cells
link_library
link_path
link_path_per_instance
link_portname_allow_period_to_match_underscore
link_portname_allow_square_bracket_to_match_underscore
link_preserve_dangling_pins
list_of_file_types
longstr
lp_default_ground_pin_name
lp_default_power_pin_name
ltl_obstruction_type
magnet_placement_disable_overlap
magnet_placement_fanout_limit
magnet_placement_stop_after_seq_cell
mcmm_high_capacity_effort_level
merge_model_allow_generated_clock_renaming
merge_model_ignore_pin_function_check
model_validation_capacitance_tolerance
model_validation_check_design
model_validation_ignore_pass
model_validation_output_file
model_validation_pba_clock_path
model_validation_percent_tolerance
model_validation_reanalyze_max_paths
model_validation_report_split
model_validation_save_session
model_validation_section
model_validation_significant_digits
model_validation_sort_by_worst
model_validation_timing_tolerance
model_validation_verbose
motif_files
multi_core_allow_overthreading
multi_pass_test_generation
multi_scenario_fault_handling
multi_scenario_license_mode
multi_scenario_merged_error_limit
multi_scenario_merged_error_log
multi_scenario_message_verbosity_level
multi_scenario_working_directory
mux_auto_inferring_effort
mv_allow_force_ls_with_iso_violations
mv_allow_ls_on_leaf_pin_boundary
mv_allow_pg_pin_reconnection
mv_allow_upf_cells_without_upf
mv_allow_va_beyond_core_area
mv_disable_voltage_area_aware_detour_routing
mv_input_enforce_simple_names
mv_insert_level_shifters_on_ideal_nets
mv_make_primary_supply_available_for_always_on
mv_mtcmos_detour_obstruction
mv_no_always_on_buffer_for_redundant_isolation
mv_no_cells_at_default_va
mv_no_main_power_violations
mv_output_enforce_simple_names
mv_output_upf_line_indent
mv_output_upf_line_width
mv_skip_opcond_checking_for_unloaded_level_shifter
mv_upf_enable_forward_bias_check
mv_upf_enable_forward_reverse_bias_check
mv_upf_enable_reverse_bias_check
mv_upf_tracking
mv_use_std_cell_for_isolation
mw_cel_as_escaped
mw_cell_name
mw_create_netlist_from_CEL
mw_current_design
mw_design_library
mw_disable_escape_char
mw_enable_net_bus
mw_ground_port
mw_hdl_bus_dir_for_undef_cell
mw_hdl_expand_cell_with_no_instance
mw_hdl_stop_at_FRAM_cells
mw_hdl_top_module_list
mw_hvo_core_filler_cells
mw_hvo_corner_pad_cells
mw_hvo_diode_ports
mw_hvo_dump_master_names
mw_hvo_empty_cell_definition
mw_hvo_generate_macro_definition
mw_hvo_must_not_dump_master_names
mw_hvo_output_onezero_for_pg
mw_hvo_output_wire_declaration
mw_hvo_pad_filler_cells
mw_hvo_pg_nets
mw_hvo_pg_ports
mw_hvo_split_bus
mw_hvo_strip_backslash_before_hiersep
mw_hvo_unconnected_cells
mw_hvo_unconnected_ports
mw_logic0_net
mw_logic1_net
mw_pgconn_cell_inst
mw_pgconn_cell_master
mw_power_port
mw_read_ignore_corner_cell
mw_read_ignore_filler_cell
mw_read_ignore_pad_cell
mw_read_ignore_unconnected_cell
mw_reference_library
mw_site_name_mapping
mw_use_pdb_lib_format
net_auto_layer_promotion_max_utilization
new_idn_switch
nglc_intermediate_db_files
nglc_is_none_tech_file
nglc_is_symbol_file
nglc_keep_nglc_temp_files
nglc_log_path
nglc_replay_tcl_file
nglc_result_path
nglc_search_path
old_port_voltage_assignment
optimize_reg_add_path_groups
parasitic_corner_name
parasitics_cap_warning_threshold
parasitics_log_file
parasitics_rejection_net_size
parasitics_res_warning_threshold
parasitics_warning_net_size
pass_dependent_file_types
pba_aocvm_only_mode
pba_derate_list
pba_derate_only_mode
pba_enable_path_based_physical_exclusivity
pba_enable_xtalk_delay_ocv_pessimism_reduction
pba_exhaustive_endpoint_path_limit
pba_path_mode_enumerate_by_gba_slack
pba_path_mode_sort_by_gba_slack
pba_path_recalculation_limit_compatibility
pba_recalculate_full_path
pdefout_diff_original
pgnet_power_nets_on_bb
physical_library
physopt_area_critical_range
physopt_cell_count_threshold
physopt_create_missing_physical_libcells
physopt_enable_via_res_support
physopt_hard_keepout_distance
physopt_ignore_lpin_fanout
physopt_power_critical_range
placer_channel_detect_mode
placer_congestion_effort
placer_disable_auto_bound_for_gated_clock
placer_disable_macro_placement_timeout
placer_dont_error_out_on_conflicting_bounds
placer_enable_enhanced_router
placer_enable_enhanced_soft_blockages
placer_enable_redefined_blockage_behavior
placer_gated_register_area_multiplier
placer_max_allowed_timing_depth
placer_max_cell_density_threshold
placer_max_parallel_computations
placer_reduce_high_density_regions
port_complement_naming_style
port_search_in_current_instance
power_activity_file_precedence_over_sca
power_analysis_mode
power_calc_use_ceff_for_internal_power
power_capp_edge_triggered_propagation
power_cg_all_registers
power_cg_auto_identify
power_cg_balance_stages
power_cg_cell_naming_style
power_cg_derive_related_clock
power_cg_designware
power_cg_enable_alternative_algorithm
power_cg_ext_feedback_loop
power_cg_flatten
power_cg_gated_clock_net_naming_style
power_cg_high_effort_enable_fanin_analysis
power_cg_ignore_setup_condition
power_cg_inherit_timing_exceptions
power_cg_iscgs_enable
power_cg_module_naming_style
power_cg_physically_aware_cg
power_cg_print_enable_conditions
power_cg_print_enable_conditions_max_terms
power_cg_reconfig_stages
power_check_defaults
power_clock_network_include_clock_gating_network
power_clock_network_include_register_clock_pin_power
power_default_base_clock
power_default_static_probability
power_default_toggle_rate
power_default_toggle_rate_reference_clock
power_default_toggle_rate_type
power_disable_exact_name_match_to_hier_pin
power_disable_exact_name_match_to_net
power_do_not_size_icg_cells
power_domains_compatibility
power_enable_analysis
power_enable_clock_scaling
power_enable_datapath_gating
power_enable_feedthrough_in_empty_cell
power_enable_leakage_variation_analysis
power_enable_multi_rail_analysis
power_enable_one_pass_power_gating
power_enable_power_gating
power_estimate_power_for_unmatched_event
power_fix_sdpd_annotation
power_fix_sdpd_annotation_verbose
power_full_transition_glitch_scaling
power_hdlc_do_not_split_cg_cells
power_include_initial_x_transitions
power_keep_license_after_power_commands
power_keep_vcd_event_order
power_lib2saif_rise_fall_pd
power_limit_extrapolation_range
power_low_power_placement
power_match_state_for_logic_x
power_min_internal_power_threshold
power_model_preference
power_opto_extra_high_dynamic_power_effort
power_order_clock_events
power_preserve_rtl_hier_names
power_rail_output_file
power_rclock_inputs_use_clocks_fanout
power_rclock_unrelated_use_fastest
power_rclock_use_asynch_inputs
power_read_activity_ignore_case
power_read_vcd_ignore_case
power_remove_redundant_clock_gates
power_report_leakage_breakdowns
power_reset_negative_extrapolation_value
power_reset_negative_internal_power
power_rtl_saif_file
power_same_switching_activity_on_connected_objects
power_scale_dynamic_power_at_power_off
power_scale_internal_arc
power_sdpd_message_tolerance
power_sequential_default_static_probability
power_sequential_default_toggle_rate
power_table_include_switching_power
power_use_ccsp_pin_capacitance
power_x_transition_derate_factor
preroute_opt_verbose
prev_sh_source_logging
product
product_build_date
product_version
psynopt_density_limit
psynopt_tns_high_effort
pt_ilm_dir
pt_model_dir
pt_shell_mode
pt_tmp_dir
ptxr_root
query_objects_format
rc_adjust_rd_when_less_than_rnet
rc_always_use_max_pin_cap
rc_cache_min_max_rise_fall_ceff
rc_ccs_extrapolation_range_compatibility
rc_ceff_use_delay_reference_at_cpin
rc_degrade_min_slew_when_rd_less_than_rnet
rc_degrade_wlm_net_slew_based_on_delay
rc_driver_model_mode
rc_filter_rd_less_than_rnet
rc_input_threshold_pct_fall
rc_input_threshold_pct_rise
rc_noise_model_mode
rc_output_threshold_pct_fall
rc_output_threshold_pct_rise
rc_rd_less_than_rnet_threshold
rc_receiver_model_mode
rc_slew_derate_from_library
rc_slew_lower_threshold_pct_fall
rc_slew_lower_threshold_pct_rise
rc_slew_upper_threshold_pct_fall
rc_slew_upper_threshold_pct_rise
read_parasitics_load_locations
read_translate_msff
register_duplicate
register_replication_naming_style
reoptimize_design_changed_list_file_name
report_capacitance_use_ccs_receiver_model
report_default_significant_digits
report_timing_use_accurate_delay_symbol
rom_auto_inferring
route_guide_naming_style
rtl_load_resistance_factor
scaling_calculation_compatibility
sdc_save_source_file_information
sdc_version
sdc_write_unambiguous_names
sdf_align_multi_drive_cell_arcs
sdf_align_multi_drive_cell_arcs_threshold
sdf_enable_cond_start_end
sdf_enable_port_construct
sdf_enable_port_construct_threshold
search_path
set_isolate_ports
sh_allow_tcl_with_set_app_var
sh_allow_tcl_with_set_app_var_no_message_list
sh_arch
sh_command_abbrev_mode
sh_command_abbrev_options
sh_command_log_file
sh_continue_on_error
sh_deprecated_is_error
sh_dev_null
sh_eco_enabled
sh_enable_line_editing
sh_enable_page_mode
sh_enable_stdout_redirect
sh_enable_system_monitoring
sh_global_per_message_limit
sh_help_shows_group_overview
sh_high_capacity_effort
sh_high_capacity_enabled
sh_launch_dir
sh_limited_messages
sh_line_editing_mode
sh_message_limit
sh_new_variable_message
sh_new_variable_message_in_proc
sh_new_variable_message_in_script
sh_new_variable_message_tmp
sh_obsolete_is_error
sh_output_log_file
sh_product_version
sh_script_stop_severity
sh_source_emits_line_numbers
sh_source_logging
sh_source_uses_search_path
sh_tcllib_app_dirname
sh_user_man_path
sheet_sizes
si_analysis_logical_correlation_mode
si_ccs_aggressor_alignment_mode
si_ccs_use_gate_level_simulation
si_enable_analysis
si_enable_multi_input_switching_analysis
si_enable_multi_input_switching_timing_window_filter
si_filter_accum_aggr_noise_peak_ratio
si_filter_keep_all_port_aggressors
si_filter_per_aggr_noise_peak_ratio
si_ilm_keep_si_user_excluded_aggressors
si_max_parallel_computations
si_noise_composite_aggr_mode
si_noise_endpoint_height_threshold_ratio
si_noise_immunity_default_height_ratio
si_noise_limit_propagation_ratio
si_noise_skip_update_for_report_attribute
si_noise_slack_skip_disabled_arcs
si_noise_update_status_level
si_use_driving_cell_derate_for_delta_delay
si_xtalk_composite_aggr_mode
si_xtalk_composite_aggr_noise_peak_ratio
si_xtalk_composite_aggr_quantile_high_pct
si_xtalk_delay_analysis_mode
si_xtalk_double_switching_mode
si_xtalk_exit_on_max_iteration_count
si_xtalk_max_transition_mode
simplified_verification_mode
simplified_verification_mode_allow_retiming
single_group_per_sheet
site_info_file
sort_outputs
spg_congestion_placement_in_incremental_compile
spg_enable_via_resistance_support
spg_enable_zroute_layer_promotion
spg_enhanced_timing_model
spg_place_enable_precluster
suppress_errors
svr_enable_vpp
svr_keep_unconnected_nets
symbol_library
synlib_abort_wo_dw_license
synlib_dont_get_license
synlib_dwhomeip
synlib_enable_analyze_dw_power
synlib_hiis_force_on_cells
synlib_iis_use_netlist
synlib_preferred_ff_chains
synlib_preferred_ffs
synlib_wait_for_design_license
synopsys_exec
synopsys_program_name
synopsys_root
synthetic_library
systemcout_debug_mode
systemcout_levelize
target_library
tcl_interactive
tcl_library
tcl_patchLevel
tcl_pkgPath
tcl_platform
tcl_precision
tcl_prompt1
tcl_version
template_naming_style
template_parameter_style
template_separator_style
test_allow_clock_reconvergence
test_allow_internal_pins_in_hierarchical_flow
test_ate_sync_cycles
test_bsd_allow_tolerable_violations
test_bsd_control_cell_drive_limit
test_bsd_dead_cycle_after_update_dr
test_bsd_default_bidir_delay
test_bsd_default_delay
test_bsd_default_strobe
test_bsd_default_strobe_width
test_bsd_input_ac_parametrics
test_bsd_make_private_instructions_public
test_bsd_manufacturer_id
test_bsd_new_output_parametrics
test_bsd_optimize_control_cell
test_bsd_part_number
test_bsd_synthesis_gated_tck
test_bsd_version_number
test_bsdl_default_suffix_name
test_bsdl_max_line_length
test_capture_clock_skew
test_cc_ir_masked_bits
test_cc_ir_value_of_masked_bits
test_check_port_changes_in_capture
test_clock_port_naming_style
test_core_wrap_sync_ctl_segment_length
test_core_wrap_use_sync_ctl_segment_length_for_fanout_check
test_dedicated_clock_chain_clock
test_dedicated_subdesign_scan_outs
test_default_bidir_delay
test_default_delay
test_default_min_fault_coverage
test_default_period
test_default_scan_style
test_default_strobe
test_default_strobe_width
test_disable_enhanced_dft_drc_reporting
test_disable_find_best_scan_out
test_disconnect_non_functional_so
test_dont_fix_constraint_violations
test_enable_capture_checks
test_enable_codec_sharing
test_enable_scan_reordering_in_compile_incremental
test_fast_feedthrough_analysis
test_icg_n_ref_for_dft
test_icg_p_ref_for_dft
test_infer_slave_clock_pulse_after_capture
test_input_wrapper_chain_naming_style
test_isolate_hier_scan_out
test_jump_over_bufs_invs
test_keep_connected_scan_en
test_mode_port_inverted_naming_style
test_mode_port_naming_style
test_mux_constant_si
test_mux_constant_so
test_non_scan_clock_port_naming_style
test_occ_insert_clock_gating_cells
test_output_wrapper_chain_naming_style
test_point_keep_hierarchy
test_preview_scan_shows_cell_types
test_protocol_add_cycle
test_rtldrc_latch_check_style
test_scan_chain_naming_style
test_scan_clock_a_port_naming_style
test_scan_clock_b_port_naming_style
test_scan_clock_port_naming_style
test_scan_enable_inverted_port_naming_style
test_scan_enable_port_naming_style
test_scan_in_port_naming_style
test_scan_link_so_lockup_key
test_scan_link_wire_key
test_scan_out_port_naming_style
test_scan_segment_key
test_scan_true_key
test_serialize_put_fsm_clock_output
test_setup_additional_clock_pulse
test_shared_codec_io_architecture
test_simulation_library
test_soc_core_wrap_allow_multibit_ioregs
test_stil_max_line_length
test_stil_multiclock_capture_procedures
test_stil_netlist_format
test_suppress_toggling_instance_name_prefix
test_sync_occ_1x_period
test_use_test_models
test_user_defined_instruction_naming_style
test_user_test_data_register_naming_style
test_validate_test_model_connectivity
test_wrapper_chain_naming_style
test_wrapper_new_wrp_clock_timing
test_write_four_cycle_stil_protocol
tested_technology
testsim_print_stats_file
timing_all_clocks_propagated
timing_allow_short_path_borrowing
timing_aocvm_analysis_mode
timing_aocvm_enable_analysis
timing_aocvm_enable_clock_network_only
timing_aocvm_enable_single_path_metrics
timing_aocvm_ocv_precedence_compatibility
timing_bidirectional_pin_max_transition_checks
timing_calculation_across_broken_hierarchy_compatibility
timing_check_defaults
timing_clock_gating_check_fanout_compatibility
timing_clock_gating_propagate_enable
timing_clock_reconvergence_pessimism
timing_consider_internal_startpoints
timing_crpr_remove_clock_to_data_crp
timing_crpr_remove_muxed_clock_crp
timing_crpr_threshold_ps
timing_disable_bus_contention_check
timing_disable_clock_gating_checks
timing_disable_cond_default_arcs
timing_disable_floating_bus_check
timing_disable_internal_inout_cell_paths
timing_disable_internal_inout_net_arcs
timing_disable_recovery_removal_checks
timing_dont_traverse_pg_net
timing_early_launch_at_borrowing_latches
timing_edge_specific_source_latency
timing_enable_auto_mux_clock_exclusivity
timing_enable_clock_propagation_through_preset_clear
timing_enable_clock_propagation_through_three_state_enable_pins
timing_enable_constraint_variation
timing_enable_cross_voltage_domain_analysis
timing_enable_cumulative_incremental_derate
timing_enable_library_max_cap_lookup_table
timing_enable_max_cap_precedence
timing_enable_max_capacitance_set_case_analysis
timing_enable_max_transition_set_case_analysis
timing_enable_multiple_clocks_per_reg
timing_enable_non_sequential_checks
timing_enable_normalized_slack
timing_enable_preset_clear_arcs
timing_enable_pulse_clock_constraints
timing_enable_slack_distribution
timing_enable_slew_variation
timing_enable_through_paths
timing_gclock_source_network_num_master_registers
timing_ideal_clock_zero_default_transition
timing_ignore_paths_within_block_abstraction
timing_include_available_borrow_in_slack
timing_include_uncertainty_for_pulse_checks
timing_input_port_default_clock
timing_keep_loop_breaking_disabled_arcs
timing_keep_waveform_on_points
timing_lib_cell_derived_clock_name_compatibility
timing_library_derate_is_scenario_specific
timing_library_max_cap_from_lookup_table
timing_max_capacitance_derate
timing_max_normalization_cycles
timing_max_parallel_computations
timing_max_transition_derate
timing_ocvm_enable_distance_analysis
timing_ocvm_precedence_compatibility
timing_path_arrival_required_attribute_include_clock_edge
timing_pocv_ignore_aocvm_mode
timing_pocvm_corner_sigma
timing_pocvm_enable_analysis
timing_pocvm_enable_extrapolation_warning
timing_pocvm_precedence
timing_pocvm_report_sigma
timing_pocvm_use_normalized_reporting
timing_point_arrival_attribute_compatibility
timing_prelayout_scaling
timing_propagate_interclock_uncertainty
timing_propagate_through_non_latch_d_pin_arcs
timing_reduce_multi_drive_net_arcs
timing_reduce_multi_drive_net_arcs_threshold
timing_reduce_parallel_cell_arcs
timing_remove_clock_reconvergence_pessimism
timing_report_always_use_valid_start_end_points
timing_report_fast_mode
timing_report_fixed_width_columns_on_left
timing_report_hier_stub_pin_paths
timing_report_include_eco_attributes
timing_report_maxpaths_nworst_reached
timing_report_recalculation_status
timing_report_skip_early_paths_at_intermediate_latches
timing_report_status_level
timing_report_unconstrained_paths
timing_report_union_tns
timing_report_use_worst_parallel_cell_arc
timing_save_block_level_reporting_data
timing_save_hier_context_data
timing_save_hier_model_data
timing_save_library_derate
timing_save_pin_arrival_and_required
timing_save_pin_arrival_and_slack
timing_scgc_override_library_setup_hold
timing_self_loops_no_skew
timing_separate_clock_gating_group
timing_separate_hier_side_inputs
timing_simultaneous_clock_data_port_compatibility
timing_single_edge_clock_gating_backward_compatibility
timing_slew_threshold_scaling_for_max_transition_compatibility
timing_through_path_max_segments
timing_update_effort
timing_update_status_level
timing_use_ceff_for_drc
timing_use_clock_specific_transition
timing_use_constraint_derates_for_pulse_checks
timing_use_driver_arc_transition_at_clock_source
timing_use_enhanced_capacitance_modeling
timing_use_zero_slew_for_annotated_arcs
tio_preload_block_site_rows
tio_preserve_routes_for_block
ungroup_keep_original_design
uniquify_keep_original_design
uniquify_naming_style
upf_allow_DD_primary_with_supply_sets
upf_allow_refer_before_define
upf_block_partition
upf_charz_allow_port_punch
upf_charz_enable_supply_port_punching
upf_charz_max_srsn_messages
upf_check_bias_supply_connections
upf_create_implicit_supply_sets
upf_enable_legacy_block
upf_enable_relaxed_charz
upf_extension
upf_iso_filter_elements_with_applies_to
upf_isols_allow_instances_in_elements
upf_levshi_on_constraint_only
upf_name_map
upf_name_map_version
upf_power_switches_always_on
upf_report_isolation_matching
upf_set_interface_cell_rel_sn
upf_skip_ao_check_for_els_input
upf_skip_retention_on_dft_cells
upf_suppress_etm_model_checking
upf_suppress_message_in_black_box
upf_suppress_message_in_etm
upf_use_additional_db_attributes
upf_use_driver_receiver_for_io_voltages
upf_wscript_retain_object_name_scope
use_port_name_for_oscs
vao_feedthrough_module_name_prefix
var_mux_mbm
variation_derived_scalar_attribute_mode
variation_report_timing_increment_format
verbose_messages
veriloglib_all_cells_in_one_file
veriloglib_cell_name_map
veriloglib_delay_signal_naming_style
veriloglib_insert_timing_in_specify_block
veriloglib_sdf3.0_support
veriloglib_sdf_edge
veriloglib_tb_compare
veriloglib_tb_use_sensitization_as_vectors
veriloglib_tb_x_eq_dontcare
veriloglib_violation_notifier_name
veriloglib_write_recrem_as_setuphold
veriloglib_zero_delay_model
verilogout_equation
verilogout_higher_designs_first
verilogout_ignore_case
verilogout_include_files
verilogout_indirect_inout_connection
verilogout_inout_is_in
verilogout_no_negative_index
verilogout_no_tri
verilogout_show_unconnected_pins
verilogout_single_bit
verilogout_unconnected_prefix
vhdllib_cell_name_map_file
vhdllib_insert_timing
vhdllib_sdf_edge
vhdllib_vital_99
vhdlout_bit_type
vhdlout_bit_vector_type
vhdlout_dont_create_dummy_nets
vhdlout_equations
vhdlout_follow_vector_direction
vhdlout_lower_design_vector
vhdlout_one_name
vhdlout_package_naming_style
vhdlout_preserve_hierarchical_types
vhdlout_separate_scan_in
vhdlout_single_bit
vhdlout_target_simulator
vhdlout_three_state_name
vhdlout_three_state_res_func
vhdlout_top_configuration_arch_name
vhdlout_top_configuration_entity_name
vhdlout_top_configuration_name
vhdlout_top_design_vector
vhdlout_unconnected_pin_prefix
vhdlout_unknown_name
vhdlout_upcase
vhdlout_use_packages
vhdlout_wired_and_res_func
vhdlout_wired_or_res_func
vhdlout_write_architecture
vhdlout_write_attributes
vhdlout_write_components
vhdlout_write_entity
vhdlout_write_top_configuration
vhdlout_zero_name
view_arch_types
view_background
view_command_log_file
view_execute_script_suffix
view_icon_path
view_read_file_suffix
view_report_append
view_report_interactive
view_report_output2file
view_write_file_suffix
when_analysis_permitted
when_analysis_without_case_analysis
write_converted_tf_syntax
write_name_nets_same_as_ports
write_script_include_library_constraints
write_script_output_lumped_net_annotation
write_sdc_output_lumped_net_capacitance
write_sdc_output_net_resistance
write_test_formats
write_test_include_scan_cell_info
write_test_input_dont_care_value
write_test_max_cycles
write_test_max_scan_patterns
write_test_new_translation_engine
write_test_pattern_set_naming_style
write_test_round_timing_values
write_test_scan_check_file_naming_style
write_test_vector_file_naming_style
write_test_vhdlout
x11_set_cursor_background
x11_set_cursor_foreground
x11_set_cursor_number
xt_filter_logic_constant_aggressors
zrt_max_parallel_computations

" Commands "
acs_check_directories  -verbose
acs_compile_design  -destination -force -prepare_only -update -update_source
acs_create_directories 
acs_customize_directory_structure  -type
acs_get_parent_partition  -hierarchy -list
acs_get_path  -append -file_type -mode -name -pass -relative
acs_merge_design  -auto_update -destination -mapped -reference -type -unmapped -update
acs_read_hdl  -auto_update -destination -exclude_list -format -hdl_source -library -no_dependency_check -no_elaborate -recurse -sv_package_files -update -verbose
acs_recompile_design  -budget_source -destination -force -prepare_only -source -update -update_source
acs_refine_design  -destination -force -prepare_only -source -update -update_source
acs_remove_dont_touch  -force
acs_report_attribute  -partitions
acs_report_directories  -file_types
acs_report_user_messages  -errors -infos -reset -total -warnings
acs_reset_directory_structure 
acs_set_attribute  -partitions
acs_submit  -command -exec -host -show
acs_submit_large  -command -exec -host -partitions -show
acs_write_html  -acs_work_dir -destination
add_ldb_views  -cell -lib -view
add_module  -force -no_warnings -overwrite -permanent
add_pg_pin_to_db  -expanded -fast -force_update -mw_library_name -output -pg_map_file -pg_map_template -verbose
add_pg_pin_to_lib  -common_shell_path -expanded -fast -force_update -mw_library_name -output -pg_map_file -pg_map_template -verbose
add_port_state  -state
add_power_state  -group -illegal} -logic_expr -simstate -simstate -state -supply -update
add_pst_state  -pst -state
add_row  -allow_overlap -bottom_offset -bottom_offset -direction -flip_first_row -left_offset -minimal_channel_height -no_double_back -no_start_from_first_row -right_offset -snap_to_orthogonal_row_direction -snap_to_row_direction -tile_name -top_offset -top_offset -within
add_to_collection  -unique
add_to_rp_group  -alignment -column -free_placement -height -hierarchy -instance -keepout -leaf -num_columns -num_rows -orientation -pin_align_name -row -type -width
after 
alias 
alib_analyze_libs 
all_active_scenarios 
all_clock_gates  -cells -clock -clock_pins -enable_pins -no_hierarchy -observation_pins -output_pins -test_pins
all_clocks 
all_connected  -leaf
all_critical_cells  -slack_range
all_critical_pins  -slack_range -type
all_designs 
all_dont_touch  -cells -nets
all_drc_violated_nets  -bound -max_capacitance -max_fanout -max_transition -threshold
all_fanin  -break_on_bboxes -continue_trace -exclude_bboxes -flat -from -levels -only_cells -pin_levels -quiet -startpoints_only -step_into_hierarchy -through -to -trace_arcs
all_fanout  -break_on_bboxes -clock_tree -continue_trace -endpoints_only -exclude_bboxes -flat -from -levels -only_cells -pin_levels -quiet -step_into_hierarchy -through -to -trace_arcs
all_high_fanout  -nets -threshold -through_buf_inv
all_ideal_nets 
all_inputs  -clock -edge_triggered -exclude_clock_ports -level_sensitive
all_instances  -hierarchy
all_isolation_cells 
all_level_shifters  -type
all_macro_cells 
all_outputs  -clock -edge_triggered -level_sensitive
all_physical_only_cells  -cell_name -coordinates -lib_cells
all_registers  -async_pins -cells -clock -clock_pins -data_pins -edge_triggered -fall_clock -level_sensitive -master_slave -no_hierarchy -output_pins -rise_clock -slave_clock_pins
all_rp_groups 
all_rp_hierarchicals 
all_rp_inclusions 
all_rp_instantiations 
all_rp_references  -design
all_scenarios 
all_self_gates  -cells -clock -clock_pins -enable_pins -no_hierarchy -output_pins -test_pins
all_test_modes 
all_threestate  -nets
all_tieoff_cells 
all_upf_repeater_cells 
analyze  -autoread -create_update -define -exclude -format -library -output_script -rebuild -recursive -top -update -uses -vcs -verbose -work
analyze_datapath  -file
analyze_datapath_extraction  -filter_msg -html_file_name -max_msgs -no_autoungroup -no_report -sort_msg
analyze_dw_power  -hierarchy -nosplit -sort -sort_ascending
analyze_library  -graph -ignore_dont_use_attribute -multi_vth
analyze_minpwr_library  -legend
analyze_mv_design  -always_on -from_pin -level_shifter -net -to_pin -verbose
analyze_rtl_congestion 
append 
append_to_collection  -unique
apply 
apply_clock_gate_latency 
apropos  -symbols_only
array anymore donesearch exists get names nextelement set size startsearch statistics unset
associate_supply_set  -handle
balance_buffer  -force -from -library -net -prefer -to
balance_registers 
binary 
break 
case 
catch 
cd 
cell_of 
chan 
change_link  -all_instances -force -pin_map
change_names  -dont_touch -hierarchy -instance -log_changes -names_file -new_name -restore -rules -skip_inactive_constraints -verbose
change_selection  -add -clock_trees -name -remove -replace -toggle -type
characterize  -connections -constraints -no_timing -power -verbose
characterize_context  -block -instances -name
check_bindings  -bindings -pin_widths
check_block_abstraction 
check_block_scope  -absolute_clock_arrival -check_types -instances -nosplit -scope_scenario -significant_digits -verbose
check_bsd  -effort -infer_instructions -verbose
check_budget  -from -no_interblock_logic -to -tolerance -verbose
check_constraints  -verbose
check_design  -cells -designs -html_file_name -multiple_designs -nets -no_connection_class -no_warnings -nosplit -one_level -ports -summary -tristates -unmapped
check_eco 
check_error  -reset -verbose
check_implementations  -implementations -parameters
check_level_shifters  -override_defaults -verbose
check_library  -cells -logic_library_name -mw_library_name
check_license 
check_mv_design  -clock_gating_style -connection_rules -isolation -level_shifters -max_messages -opcond_mismatches -output -power_nets -target_library_subset -verbose
check_noise  -beyond_rail -include -nosplit -verbose
check_power  -exclude -include -override_defaults -significant_digits -verbose
check_rp_groups  -all -critical -output -verbose
check_scan_def  -file
check_scenarios  -display -output
check_synlib 
check_target_library_subset  -max_messages -verbose
check_timing  -exclude -include -ms_min_separation -multiple_clock -overlap_tolerance -override_defaults -retain -significant_digits -verbose
check_tlu_plus_files 
check_upf 
clean_buffer_tree  -from -global -hierarchy -net -source_of -threshold -to
close 
close_mw_lib 
compare_collections  -order_dependent
compare_delay_calculation  -ccs -verbose
compare_interface_timing  -absolute_tolerance -capacitance_tolerance -ignore -include -noise_tolerance -nosplit -output -percent_tolerance -quiet -session -significant_digits -sort_by_worst
compare_lib 
compile  -area_effort -auto_ungroup -boundary_optimization -exact_map -gate_clock -incremental_mapping -map_effort -no_design_rule -no_map -only_design_rule -only_hold_time -power_effort -scan -top -ungroup_all
compile_mcl  -nosdc -quiet
compile_partitions  -destination
compile_prefer_runtime 
compile_ultra  -area_high_effort_script -check_only -congestion -exact_map -gate_clock -incremental -no_auto_layer_optimization -no_autoungroup -no_boundary_optimization -no_design_rule -no_seq_output_inversion -only_design_rule -retime -scan -self_gating -spg -timing_high_effort_script -top
complete_net_parasitics  -complete_with
compute_polygons  -boolean
concat 
connect_logic_net  -ports -reconnect
connect_net 
connect_pin  -from -port_name -to -verbose
connect_supply_net  -ports -vct
continue 
convert_db  -output
convert_from_polygon  -format
convert_pg  -net_creation_style
convert_spef_to_gpd 
convert_to_polygon  -collection -quiet
copy_collection 
copy_design 
copy_mw_lib  -from -to
coroutine 
cputime  -all -verbose
create_auto_path_groups  -exclude -file -mapped -mapped -max -min_regs_per_hierarchy -mode -prefix -rtl -slack -verbose
create_block_abstraction  -include
create_bounds  -color -coordinate -cycle_color -diamond -dimension -effort -exclusive -name -type
create_bsd_patterns  -bsd_test_setup -effort -jtag_reset -output -setup_instructions -type
create_buffer_tree  -align_hierarchy_for_long_nets -from -incremental -no_legalize -on_route -skip_detail_route
create_bus  -end -no_sort -sort -start -type
create_cache  -implementation -module -operating_condition -parameters -report -wire_load
create_cell  -exact -hierarchical -libraries -logic -only_physical
create_clock  -add -comment -dvfs_scenarios -name -period -waveform
create_command_group  -info
create_core_area  -coordinate -direction -name -tile_name
create_design 
create_dft_netlist  -type
create_die_area  -coordinate -polygon
create_generated_clock  -add -combinational -comment -divide_by -duty_cycle -edge_shift -edges -invert -master_clock -multiply_by -name -pll_feedback -pll_output -preinvert -source
create_ilm  -auto_ignore -block_scope -block_scope_only -context_borrow -critical_pins -ignore_boundary_pins -ignore_ports -include -include_pins -instances -keep_ignored_fanout -latch_level -parasitics_options -scope_scenario -script_format -sdf_options -traverse_disabled_arcs -validate -verbose -verification_script
create_logic_net 
create_logic_port  -direction
create_merged_modes  -interactive -keep_all_clocks -match_clock_names -test_only -value_tolerance
create_multibit  -name -no_sort -sort
create_mw_lib  -bus_naming_style -mw_reference_library -open -reference_control_file -technology
create_net  -exact -ground -power
create_net_search_pattern  -aspect_ratio_lower_limit -aspect_ratio_upper_limit -bbox_half_perimeter_lower_limit -bbox_half_perimeter_upper_limit -blocked_area_ratio_lower_limit -blocked_area_ratio_upper_limit -centered_within -connect_to_macro -connect_to_port -fanout_lower_limit -fanout_upper_limit -net_length_lower_limit -net_length_upper_limit -setup_slack_lower_limit -setup_slack_upper_limit
create_net_shape  -avoid_short_segment -bbox -datatype -layer -length -mask_constraint -net -net_type -origin -path_type -points -route_type -type -vertical -width
create_operating_conditions  -calc_mode -library -name -process -rail_voltages -temperature -tree_type -voltage
create_pass_directories 
create_path_tag_set  -append -name
create_pin_guide  -bbox -boundary -exclusive -name -parents
create_placement_blockage  -bbox -blocked_layers -blocked_percentage -buffer_only -category -name -no_hard_macro -no_pin -no_register -no_rp_group -type
create_port  -direction
create_power_domain  -available_supplies -elements -include_scope -scope -supply -update
create_power_group  -default -name
create_power_rail_mapping  -cells -default -lib_rail_name -off_condition
create_power_state_group 
create_power_switch  -ack_delay -ack_port -control_port -domain -error_state -input_supply_port -off_state -on_partial_state -on_state -output_supply_port -supply_set
create_pst  -supplies
create_qor_snapshot  -clock_tree -infeasible_paths -max_paths -name -nosplit -nworst -power -route -save_mw -scenarios -show_all -significant_digits -zero_wire_load
create_qtm_clock  -type
create_qtm_constraint_arc  -edge -from -hold -input_transition_fall -input_transition_rise -name -path_factor -path_type -recovery -removal -setup -signal_edge -to -value
create_qtm_delay_arc  -edge -from -from_edge -input_transition_fall -input_transition_rise -max_insertion_delay -min_insertion_delay -name -path_factor -path_type -to -to_edge -total_value -value
create_qtm_drive_type  -input_pin -input_transition_fall -input_transition_rise -lib_cell -output_pin
create_qtm_generated_clock  -divide_by -invert -multiply_by -source
create_qtm_insertion_delay  -max -min -value
create_qtm_load_type  -input_pin -lib_cell
create_qtm_model 
create_qtm_path_type  -fanout -input_pin -lib_cell -output_pin
create_qtm_port  -type
create_register_bank  -lib_cell -name
create_route_guide  -access_preference -coordinate -horizontal_track_utilization -name -no_preroute_layers -no_signal_layers -preferred_direction_only_layers -repair_as_single_sbox -single_layer_routing -switch_preferred_direction_layers -track_utilization_layers -vertical_track_utilization -zero_min_spacing
create_rp_group  -alignment -allow_keepout_over_tapcell -allow_non_rp_cells -anchor_column -anchor_corner -anchor_row -auto_blockage -cell_orient_opt -columns -cts_option -design -disable_buffering -group_orient -ignore -ignore_rows -max_rp_height -max_rp_width -move_effort -pin_align_name -place_around_fixed_cells -placement_type -psynopt_option -route_opt_option -rows -utilization -x_offset -y_offset
create_scenario  -affinity -common_data -common_variables -corner -image -mode -name -specific_data -specific_variables
create_si_context  -include -instances -no_design_parasitics -parasitics_options -top_inst
create_site_row  -coordinate -count -dir -kind -name -orient -space
create_supply_net  -domain -resolve -reuse
create_supply_port  -direction -domain
create_supply_set  -function -update
create_terminal  -bbox -boundary -bounding_box -direction -layer -mask_constraint -name -port
create_test_protocol  -capture_procedure -infer_asynch -infer_clock
create_track  -bounding_box -coord -count -dir -layer -mask_constraint -space
create_user_shape  -avoid_short_segment -bbox -boundary -datatype -layer -length -mask_constraint -origin -path_type -points -route_type -type -vertical -width
create_via  -allow_multiple -at -auto -col -master -name -net -no_net -orient -route_type -row -type -x_pitch -y_pitch
create_via_master  -cut_height -cut_layer_name -cut_width -lower_layer_enc_height -lower_layer_enc_width -lower_layer_name -min_cut_spacing -name -quiet -rectangles -upper_layer_enc_height -upper_layer_enc_width -upper_layer_name
create_voltage_area  -color -coordinate -cycle_color -guard_band_x -guard_band_y -is_fixed -name -polygons -power_domain -target_utilization
create_wiring_keepouts  -coordinate -layer -name
cross_probing_filter  -source
current_design 
current_design_name 
current_dft_partition 
current_instance 
current_mw_lib 
current_power_rail 
current_scenario  -all
current_session  -all
current_test_mode 
cut_row  -all -within
date 
dbatt  -move -nocurses -show
dbatt_dc  -move -nocurses -show
dc_allocate_budgets  -budget_design_ware -file_format_spec -format -levels -min_input_to_output -min_input_to_register -min_register_to_output -mode -no_interblock_logic -separator -write_script
decrypt_lib  -format -key
define_design_lib  -path
define_design_mode_group  -group_name
define_dft_design  -design_name -interface -params -test_model -type -validate
define_dft_partition  -clocks -default -extest_cells -falling_edge_clocks -include -rising_edge_clocks
define_libcell_subset  -family_name -libcell_list
define_name_maps  -application -columns -design -design_name
define_name_rules  -add_dummy_nets -allowed -case_insensitive -check_bus_indexing -check_bus_indexing_use_type_info -check_internal_net_name -collapse_name_space -dir_inout_as_in -dont_change_bus_members -dont_change_ports -dummy_net_prefix -equal_ports_nets -first_restricted -flatten_multi_dimension_busses -inout_ports_equal_nets -last_restricted -map -max_length -prefix -preserve_struct_ports -remove_chars -remove_internal_net_bus -remove_irregular_net_bus -remove_irregular_port_bus -remove_port_bus -rename_three_state_port_net -replacement_char -reserved_words -reset -restricted -special -target_bus_naming_style -type
define_proc_attributes  -command_group -define_arg_groups -define_args -dont_abbrev -hidden -hide_body -info -permanent -return boolean float int list merge_duplicates one_of_string optional remainder required string value_help values
define_qtm_attribute  -class -type
define_routing_rule  -cuts -default_reference_rule -double_pattern_mask_constraints -driver_taper_distance -multiplier_spacing -multiplier_width -rdl_taper_distance -rdl_taper_widths -reference_rule_name -shield -shield_spacings -shield_widths -snap_to_track -spacing_length_thresholds -spacing_weight_levels -spacing_weights -spacings -taper_distance -taper_level -taper_over_pin_layers -taper_under_pin_layers -via_cuts -via_spacings -widths
define_scaling_lib_group  -exact_match_only -name
define_test_mode  -encoding -target -transparent_mode_of -usage
define_user_attribute  -classes -import -one_of -quiet -range_max -range_min -type
delete_operating_conditions  -library -name
derive_clocks  -period -waveform
derive_constraints  -attributes_only -budget -verbose
dft_drc  -coverage_estimate -pre_dft -sample -verbose
dict 
disconnect_net  -all
drive_of  -fall -min -piece -rise -wire_drive
duplicate_logic  -from -location -report_only -sufix -through -to
echo  -n
elaborate  -architecture -file_parameters -library -parameters -ref -update -work
else 
elseif 
enable_primetime_icc_consistency_settings  -all
enable_write_lib_mode 
encoding 
encrypt_lib  -format -key -output
eof 
error 
error_info 
estimate_clock_network_power  -clocks -ignore_clock_gating -include_registers -input_transition -library -max_fanout -wire_load_model
estimate_eco  -current_library -fall -inverter_pair -lib_cells -libraries -max -min -nosplit -rise -significant_digits -sort_by -type -verbose
estimate_fp_black_boxes  -fixed_shape -hard_macros -polygon -reset_shape -sm_gate_equiv -sm_size -sm_util
eval 
exec 
exit 
expr abs acos asin atan atan2 ceil cos cosh double exp floor fmod hypot int log log10 pow round sin sinh sqrt tan tanh
extend_mw_layers 
extract_model  -arc_types -block_scope -block_scope_only -context_borrow -format -ignore_boundary_parasitics -latch_level -library_cell -noise -output -parasitic_format -power -remove_internal_arcs -scope_scenario -script_format -test_design -validate
extract_physical_constraints  -allow_physical_cells -exact -no_incremental -standard_cell -verbose
extract_rc  -estimate
fblocked 
fconfigure 
fcopy 
file  -force atime attributes channels copy delete dirname executable exists extension isdirectory isfile join link lstat mkdir mtime nativename normalize owned pathtype readable readlink rename rootname separator size split stat system tail type volumes writable
fileevent 
filter  -nocase -regexp
filter_collection  -nocase -regexp
find  -flat -hierarchy
find_objects  -direction -exact -leaf_only -non_leaf -object_type -pattern -transitive
fix_eco_drc  -buffer_list -current_library -hold_margin -methods -physical_mode -setup_margin -type -verbose
fix_eco_leakage  -attribute -cell_type -pattern_priority -setup_margin -verbose
fix_eco_power  -attribute -cell_type -current_library -hold_margin -methods -pattern_priority -pba_mode -pba_path_selection_options -power_attribute -setup_margin -verbose
fix_eco_timing  -buffer_list -cell_type -current_library -from -group -hold_margin -ignore_drc -methods -path_selection_options -pba_mode -physical_mode -setup_margin -slack_greater_than -slack_lesser_than -timeout -to -type -verbose
flush 
for 
foreach 
foreach_in_collection 
format 
generate_mv_constraints  -align_isolation_clamp_value -apply -include_elements -output
get_alternative_lib_cells  -base_names -current_library -exact -filter -libraries -nocase -quiet -regexp
get_always_on_logic  -all -boundary -cells -nets
get_app_var  -default -details -list -only_changed_vars
get_attribute  -bus -class -quiet -return_null_values -value_list
get_bounds  -exact -filter -nocase -of_objects -quiet -regexp
get_buffers  -exact -filter -inverter -inverting_buffers -library -nocase -quiet -regexp
get_cell  -all -at -exact -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -rtl -touching -within
get_cells  -all -at -exact -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -rtl -touching -within
get_clock_network_objects  -include_clock_gating_network -type
get_clock_relationship  -type
get_clocks  -filter -nocase -quiet -regexp
get_clusters  -exact -filter -flat -hier -nocase -of_objects -quiet -regexp
get_command_option_values  -command -current -default
get_cross_probing_info  -unique_source
get_current_power_domain 
get_current_power_net 
get_defined_attributes  -application -class -details -return_classes -user
get_defined_commands  -details -groups
get_design  -exact -filter -hierarchical -nocase -quiet -regexp
get_design_lib_path 
get_designs  -exact -filter -hierarchical -nocase -quiet -regexp
get_die_area 
get_distributed_variables  -attributes -merge_type -null_merge_method -post_commands -pre_commands
get_dont_touch_cells  -hierarchical -type
get_dont_touch_nets  -hierarchical -type
get_dvfs_scenarios  -reference_names -supply_group
get_flat_cells  -all -exact -filter -nocase -of_objects -quiet -regexp
get_flat_nets  -all -exact -filter -nocase -of_objects -quiet -regexp
get_flat_pins  -all -exact -filter -nocase -of_objects -quiet -regexp
get_generated_clock  -exact -filter -nocase -quiet -regexp
get_generated_clocks  -exact -filter -nocase -quiet -regexp
get_ilm_objects  -type
get_latch_loop_groups  -loop_breakers_only -of_objects
get_lib  -exact -filter -nocase -of_objects -quiet -regexp -scenarios
get_lib_attribute 
get_lib_cell  -exact -filter -nocase -of_objects -quiet -regexp -scenarios
get_lib_cells  -exact -filter -nocase -of_objects -quiet -regexp -scenarios
get_lib_pin  -exact -filter -nocase -of_objects -quiet -regexp
get_lib_pins  -exact -filter -nocase -of_objects -quiet -regexp
get_lib_timing_arcs  -filter -from -of_objects -quiet -to
get_libs  -exact -filter -nocase -of_objects -quiet -regexp -scenarios
get_license  -quantity
get_magnet_cells  -exclude_buffers -exclude_cells -logical_level -stop_by_sequential_cells -stop_points
get_matching_nets_for_pattern  -hold_slack_lower_limit -hold_slack_upper_limit -optimizable -pattern -setup_slack_lower_limit -setup_slack_upper_limit -transition_lower_limit -transition_upper_limit
get_message_ids  -type
get_message_info  -error_count -id -info_count -limit -occurrences -suppressed -warning_count
get_multibits  -filter -nocase -quiet -regexp
get_net  -all -boundary_type -exact -filter -hierarchical -nocase -of_objects -quiet -regexp -rtl -segments -top_net_of_hierarchical_group
get_nets  -all -boundary_type -exact -filter -hierarchical -nocase -of_objects -quiet -regexp -rtl -segments -top_net_of_hierarchical_group
get_noise_violation_sources  -above -below -high -low -max_sources_per_endpoint -nworst_endpoints -slack_type
get_object_name 
get_path_count_for_tag  -name
get_path_group  -filter -nocase -quiet -regexp
get_path_groups  -filter -nocase -quiet -regexp
get_physical_hierarchy 
get_pin  -exact -filter -hierarchical -leaf -nocase -of_objects -quiet -regexp
get_pins  -exact -filter -hierarchical -leaf -nocase -of_objects -quiet -regexp
get_placement_area 
get_placement_blockages  -filter -intersect -quiet -touching -type -within
get_polygon_area 
get_port  -exact -filter -hierarchical -nocase -of_objects -quiet -regexp
get_ports  -exact -filter -hierarchical -nocase -of_objects -quiet -regexp
get_power_domains  -filter -hierarchical -nocase -of_objects -quiet -regexp
get_power_group_objects 
get_power_per_pgpin  -power_type -return_supply_level
get_power_per_rail  -power_type -rails -return_supply_level
get_power_switches  -filter -hierarchical -nocase -quiet -regexp
get_qtm_ports 
get_random_numbers  -sample_size -seed
get_references  -exact -filter -hierarchical -nocase -quiet -regexp
get_related_supply_net  -ground
get_route_zrt_common_options  -name
get_route_zrt_global_options  -name
get_rp_groups  -exact -ignored -nocase -of_objects -quiet -regexp -top
get_scan_cell_names  -chain -test_mode -view
get_scan_cells_of_chain  -chain -test_mode
get_scan_chain_names  -test_mode -view
get_scan_chains  -test_mode
get_scan_chains_by_name  -test_mode
get_scenarios  -active -dynamic_power -hold -leakage_power -setup
get_selection  -count -create_slct_buses -design -fewer_than -more_than -name -num -slct_targets -slct_targets_operation -type -type_list
get_shift_register_chains  -power_domain -quiet
get_si_bottleneck_nets  -cost_type -include_clock_nets -max -max_nets -min -minimum_active_aggressors -nosplit -significant_digits -slack_lesser_than
get_site_rows  -exact -filter -intersect -nocase -quiet -regexp -touching -within
get_supply_groups  -filter -nocase -quiet -regexp
get_supply_nets  -filter -hierarchical -nocase -quiet -regexp
get_supply_ports  -filter -hierarchical -nocase -quiet -regexp
get_supply_sets  -filter -nocase -quiet -regexp
get_switching_activity  -average_activity -exclude -fall -glitch_rate -include_only -only_related_clock -path_sources -rise -state_condition -static_probability -toggle_limit -toggle_rate
get_terminals  -filter -nocase -of_objects -quiet -regexp
get_timing_arcs  -filter -from -of_objects -quiet -to
get_timing_paths  -attributes -cover_design -delay_type -dont_merge_duplicates -dvfs_scenarios -enable_preset_clear_arcs -exclude -fall_exclude -fall_from -fall_through -fall_to -from -greater -group -ignore_register_feedback -include_hierarchical_pins -lesser -max_paths -normalized_slack -nworst -path_type -pba_mode -post_commands -pre_commands -rise_exclude -rise_from -rise_through -rise_to -scenarios -slack_greater_than -slack_lesser_than -start_end_pair -tag_paths_filtered_by_pba -through -to -trace_latch_borrow -trace_latch_forward -unique_pins
get_tracks  -at -filter -intersect -of_objects -quiet -touching -within
get_unix_variable 
get_zero_interconnect_delay_mode 
getenv 
gets 
glob 
global 
group  -cell_name -design_name -except -fsm -hdl_all_blocks -hdl_block -hdl_bussed -logic -pla -soft
group_path  -comment -critical_range -default -fall_from -fall_through -fall_to -from -name -priority -rise_from -rise_through -rise_to -through -to -weight
group_variable 
gui_bin  -attr -bar_brush -bin_range -boundary -clct -cmd -create_slct_buses -exact_binning -filter_cmd -ignore_values -lower_bound -lower_bound_strict -nice_level -numBin -num_bins -overflow -return_values -slct_targets -slct_targets_operation -small_is_good -underflow -upper_bound -upper_bound_strict -value_list
gui_change_highlight  -add -all_colors -collection -color -remove -toggle
gui_create_attrgroup  -attr_list -class -name
gui_create_pref_category  -category
gui_create_pref_key  -category -description -keep_value_if_exist -key -legal_value_list -max -min -read_only -save_on_exit -string_to_int_map -value -value_type
gui_create_task  -default -help_string -icon -item_root -menu_string -name
gui_create_task_item  -item_root -name -page -search_terms -task
gui_create_tk_palette_type  -create_command -dock_edge -icon -title -type -window_types
gui_delete_attrgroup  -all -class -name
gui_eval_command  -command -echo -history -honor_preview -preview
gui_exist_pref_category  -category
gui_exist_pref_key  -category -key
gui_get_bucket_option  -bucket -default -map -option
gui_get_bucket_option_list  -map
gui_get_current_task 
gui_get_highlight  -all_colors -color -return_select_bus
gui_get_highlight_options  -all_colors -auto_cycle_color -current_color
gui_get_map_list 
gui_get_map_option  -default -map -option
gui_get_map_option_list  -map
gui_get_pref_keys  -category
gui_get_pref_value  -category -key
gui_get_setting  -list -setting -window
gui_get_task_list 
gui_get_window_ids  -parent -type
gui_get_window_pref_categories  -window -window_type
gui_get_window_pref_keys  -category -window -window_type
gui_get_window_pref_value  -category -key -window -window_type
gui_get_window_types  -type
gui_list_attrgroups  -all -attr_list -class -full -name -tcl
gui_load_cell_density_mm  -area
gui_load_pin_density_mm  -area
gui_remove_pref_key  -category -key
gui_report_task  -file -item_root -task
gui_set_bucket_option  -bucket -default -map -option -value
gui_set_current_task  -task
gui_set_highlight_options  -auto_cycle_color -current_color -next_color
gui_set_map_option  -default -map -option -value
gui_set_pref_value  -category -key -value
gui_set_setting  -setting -value -window
gui_set_task_list  -tasks
gui_set_window_pref_key  -category -key -value -value_type -window -window_type
gui_show_man_page  -apropos
gui_show_map  -map -show -window
gui_start  -- -file -no_windows
gui_stop 
gui_update_attrgroup  -add -anchor -attr -attr_list -class -delete -move -name
gui_update_pref_file  -file
gui_write_timing_paths  -comment -corner -design -file -label -lib -mode -overwrite -scenario -tag -view
help  -groups -verbose
help_attributes  -application -user -verbose
history  -h -r
identify_clock_gating  -gating_elements
identify_interface_logic  -auto_ignore -context_borrow -critical_pins -ignore_ports -include_all_net_pins -include_pins -keep_ignored_fanout -latch_level -traverse_disabled_arcs
identify_register_banks  -common_net_pins -exclude_instances -exclude_library_cells -exclude_size_only_flops -exclude_start_stop_scan_flops -input_map_file -maximum_flop_count -minimum_flop_count -multibit_components_only -name_prefix -output_file -register_group_file -wns_threshold -wns_threshold_file
if 
incr 
index_collection 
infer_switching_activity  -apply -nosplit -output -verbose
info args body cmdcount commands complete default exists globals hostname level library loaded locals nameofexecutable patchlevel procs script sharedlibextension tclversion vars
insert_buffer  -inverter_pair -libraries -new_cell_names -new_net_names -no_of_cells
insert_clock_gating  -global -no_hier -regular_only
insert_dft 
insert_isolation_cell  -enable -force -object_list -reference -verbose
insert_mv_cells  -all -isolation -level_shifter -verbose
interp 
is_false 
is_true 
join 
lappend 
lassign 
lib2saif  -lib_pathname -output
license_users 
lindex 
link  -force -keep_sub_designs -remove_sub_designs -verbose
link_design  -force -keep_sub_designs -remove_sub_designs -verbose
linsert 
list 
list_attributes  -application -class -nosplit
list_designs  -all -only_used -show_file
list_dont_touch_types  -class
list_duplicate_designs 
list_files 
list_hdl_blocks  -all_objects -nosplit
list_instances  -config -full -hierarchy -max_levels
list_key_bindings  -nosplit
list_libs  -only_used
list_licenses 
list_size_only_types 
list_test_models  -compressors
list_test_modes 
llength 
lmap 
lminus  -exact
load_of 
load_upf  -noecho -scope -simulation_only -strict_check -supplemental -version
lrange 
lrepeat 
lreplace 
lreverse 
ls 
lsearch 
lset 
lsort  -ascii -command -decreasing -dictionary -increasing -index -integer -real -unique
magnet_placement  -align -avoid_soft_blockages -cells -exclude_buffers -exclude_cells -logical_level -mark_fixed -move_fixed -stop_by_sequential_cells -stop_points
man 
map_design_mode  -from -through -to
map_isolation_cell  -domain -lib_cells
map_level_shifter_cell  -domain -lib_cells
map_power_switch  -domain -lib_cells
map_retention_cell  -domain -elements -lib_cell_type -lib_cells -lib_model_name
mem  -all -verbose
mem_dump_group  -file -group
merge_models  -formats -group_name -keep_all_arcs -lib_files -mode_names -output -pin_cap_tolerance -single_mode -tolerance
merge_saif  -derate_glitch -exclude -exclude_absolute -ignore -ignore_absolute -input_list -instance_name -khrate -map_names -output -path -quiet -scale -simple_merge -strip_path -unit_base
multicorner_check_cells  -cells -max_num_mv_msg -scenario_list
multicorner_is_on  -spread
name_format  -isolation_prefix -isolation_suffix -level_shift_prefix -level_shift_suffix
namespace 
open 
open_mw_lib  -readonly -write_ref
optimize_netlist  -area
optimize_registers  -async_transform -check_design -clock -delay_threshold -edge -justification_effort -latch -minimum_period_only -no_compile -only_attributed_designs -print_critical_loop -sync_transform -verbose
package  forget ifneeded names present provide require unknown vcompare versions vsatisfies
parallel_execute  -commands_only -compress -list_all -out
parallel_foreach_in_collection  -checks
parse_proc_arguments  -args
pid 
post_eval 
preview_dft  -bsd -script -show -test_points -test_wrappers -verbose
print_message_info  -ids -summary
print_suppressed_messages 
print_variable_group 
printenv 
printvar  -application -user_defined
proc 
proc_args args body cmdcount commands complete default exists globals hostname level library loaded locals nameofexecutable patchlevel procs script sharedlibextension tclversion vars
proc_body args body cmdcount commands complete default exists globals hostname level library loaded locals nameofexecutable patchlevel procs script sharedlibextension tclversion vars
propagate_constraints  -all -case_analysis -clocks -design -disable_timing -dont_apply -false_path -gate_clock -ideal_network -ignore_from_or_to_port_exceptions -ignore_through_port_exceptions -max_delay -min_delay -multicycle_path -opcond_inference -operating_conditions -output -port_isolation -power_supply_data -target_library_subset -verbose
propagate_switching_activity  -infer_related_clocks -verbose
push_down_model 
puts 
pwd 
query_cell_instances  -domain
query_cell_mapped 
query_map_power_switch  -detailed
query_net_ports  -leaf -transitive
query_objects  -class -truncate -verbose
query_port_net  -conn
query_port_state  -detailed -state
query_power_switch  -detailed
query_pst  -detailed
query_pst_state  -detailed -pst
query_qor_snapshot  -and -case_sensitive -clock_tree_only -columns -cts_and -cts_clear_exceptions_file -cts_columns -cts_filters -cts_output_file -cts_set_exceptions_file -cts_sort_by -directory -display -filters -from -group_by -group_path_append -group_path_prefix -hierarchy -incremental -infeasible_paths -name -output_false_paths -output_file -output_group_paths -sort_by -subgroup -through -to -type
quit 
quit! 
read 
read_aocvm  -distance_row -max -min -quiet
read_bsdl  -add_linkage_as_design_port
read_context  -name
read_db  -library -netlist_only
read_ddc  -active_scenarios -netlist_only -scenario -scenarios
read_eco_changes 
read_eco_design  -verbose
read_edif 
read_file  -active_scenarios -autoread -define -exclude -format -library -names_file -output_script -param -rebuild -recursive -rtl -scenarios -single_file -top -verbose -work
read_floorplan  -echo -verbose
read_fsdb  -format -path -rtl -strip_path -time -when -zero_delay
read_lib  -format -html -imported_jcr -lib_messages -names_file -no_warnings -plibrary -pplibrary -symbol -test_model
read_milkyway  -library -netlist_only -scenario -version
read_ocvm  -distance_row -max -min -quiet
read_parasitics  -arnoldi -axis_flip -complete_with -coupling_reduction_factor -dont_write_to_db -eco -elmore -format -ilm_context -increment -keep_capacitive_coupling -lumped_cap_only -net_cap_only -original_file_name -path -pin_cap_included -quiet -rotation -strip_path -syntax_only -triplet_type -verbose -x_offset -y_offset
read_partition  -format -source -type
read_pin_map 
read_saif  -auto_map_names -derate_glitch -exclude -exclude_absolute -ignore -ignore_absolute -input -instance_name -khrate -map_names -names_file -path -quiet -report_inconsistent_annotation -scale -strip_path -target_instance -unit_base -verbose
read_scan_def 
read_sdc  -echo -syntax_only -version
read_sdf  -analysis_type -cond_use -load_delay -max_file -max_type -min_file -min_type -path -strip_path -syntax_only -type -verbose -worst
read_sverilog  -netlist -rtl
read_test_model  -design -format
read_test_protocol  -overwrite -section -test_mode -verbose
read_vcd  -converter_options -format -path -pipe_exec -rtl -strip_path -time -when -zero_delay
read_verilog  -hdl_compiler -netlist -rtl
read_vhdl  -netlist -vhdl_compiler
rebuild_mw_lib 
redirect  -append -bg -channel -compress -file -tee -variable
regexp  - -about -all -expanded -indices -inline -line -linestop -nocase -start lineanchor
regsub  - -all -expanded -line -linestop -nocase -start lineanchor
remote_execute  -partitions -post_commands -pre_commands -verbose
remove_annotated_check  -all -clock -fall -from -hold -nochange_high -nochange_low -recovery -removal -rise -setup -to -width
remove_annotated_clock_network_power  -clock
remove_annotated_delay  -all -cell_all -from -net_all -non_clock_cell_all -non_clock_net_all -to
remove_annotated_parasitics  -all
remove_annotated_power  -all
remove_annotated_transition  -all -at<pin_list>
remove_annotations 
remove_aocvm  -coefficient -derate
remove_attribute  -bus -quiet
remove_auto_path_groups  -file -prefix -verbose
remove_boundary_cell  -class -core -function -ports
remove_boundary_cell_io  -all -cell
remove_bounds  -all -name -verbose
remove_bsd_ac_port  -all -port_list
remove_bsd_compliance  -all -name
remove_bsd_instruction 
remove_bsd_linkage_port  -all -port_list
remove_bsd_power_up_reset 
remove_buffer  -from -level -net -to
remove_buffer_tree  -all -from -source_of
remove_bus 
remove_cache  -accessed_beyond -accessed_since -design_lib -directory -implementation -larger -model_only -module -netlist_only -operating_conditions -parameters -smaller -tech_lib -wire_load
remove_capacitance 
remove_case_analysis  -all
remove_case_sequential_propagation  -all
remove_cell  -all
remove_cell_degradation 
remove_clock  -all
remove_clock_exclusivity  -output
remove_clock_gating  -all -gated_registers -gating_cells -min_bitwidth -no_hier -undo -verbose
remove_clock_gating_check  -fall -high -hold -low -rise -setup
remove_clock_gating_style  -designs -instances -power_domains
remove_clock_groups  -all -asynchronous -exclusive -logically_exclusive -name -physically_exclusive
remove_clock_jitter  -clock
remove_clock_latency  -clock -early -fall -late -max -min -rise -source
remove_clock_map  -all -instances
remove_clock_sense  -all -clocks
remove_clock_transition 
remove_clock_uncertainty  -fall -fall_from -fall_to -from -hold -rise -rise_from -rise_to -setup -to
remove_congestion_options  -all
remove_connection_class 
remove_constraint  -all -all_sdc
remove_context  -block -instances
remove_core_area 
remove_coupling_separation  -all -pairwise
remove_current_session 
remove_data_check  -clock -fall_from -fall_to -from -hold -rise_from -rise_to -setup -to
remove_design  -all -designs -hierarchy -quiet
remove_design_mode  -from -through -to
remove_dft_clock_gating_pin 
remove_dft_connect  -all
remove_dft_design  -all -design_name -type
remove_dft_equivalent_signals 
remove_dft_location  -type
remove_dft_partition 
remove_dft_power_control 
remove_dft_signal  -hookup_pin -port -test_mode -usage -view
remove_die_area  -verbose
remove_disable_clock_gating_check 
remove_disable_timing  -all_loop_breaking -from -to
remove_dont_override 
remove_dp_int_round  -all
remove_drive_resistance 
remove_driving_cell  -clock -clock_fall -fall -max -min -rise
remove_fanout_load 
remove_from_collection  -intersect
remove_from_rp_group  -hierarchy -instance -keepout -leaf
remove_generated_clock  -all
remove_host_options 
remove_ideal_latency  -all -fall -max -min -rise
remove_ideal_net 
remove_ideal_network  -all
remove_ideal_transition  -all -fall -max -min -rise
remove_ignored_layers  -all -max_routing_layer -min_routing_layer
remove_input_delay  -clock -clock_fall -fall -level_sensitive -max -min -rise
remove_input_noise  -above -below -high -low
remove_isolate_ports 
remove_isolation_cell  -force -object_list
remove_keepout_margin  -derived -type
remove_ldb_views  -cell -lib -view
remove_level_shifters  -force
remove_lib  -all
remove_libcell_subset  -family_name -object_list
remove_license  -keep
remove_license_limit 
remove_link_library_subset  -object_list -top
remove_max_area 
remove_max_capacitance 
remove_max_fanout 
remove_max_time_borrow 
remove_max_transition 
remove_min_capacitance 
remove_min_pulse_width  -high -low
remove_multi_scenario_design 
remove_multibit 
remove_net  -all -only_physical
remove_net_routing_layer_constraints 
remove_net_search_pattern  -all -pattern
remove_net_shape  -verbose
remove_noise_immunity_curve  -above -below -high -low
remove_noise_lib_pin 
remove_noise_margin  -above -below -high -low
remove_ocvm  -coefficient -derate
remove_operating_conditions  -object_list
remove_optimize_dft_options 
remove_output_delay  -clock -clock_fall -fall -level_sensitive -max -min -rise
remove_parasitic_corner 
remove_pass_directories 
remove_path_group  -all
remove_path_tag_set  -name
remove_pin_guides  -all -verbose
remove_pin_map 
remove_pin_name_synonym  -all
remove_placement_blockage  -all -name -verbose
remove_port 
remove_port_fanout_number 
remove_power_domain  -all
remove_power_groups  -all
remove_preferred_routing_direction  -layers
remove_propagated_clock  -all
remove_pulse_clock_max_transition  -fall -rise -transitive_fanout
remove_pulse_clock_max_width  -transitive_fanout
remove_pulse_clock_min_transition  -fall -rise
remove_pulse_clock_min_width  -transitive_fanout
remove_qtm_attribute  -class
remove_rail_voltage 
remove_resistance 
remove_route_guide  -all -name -verbose
remove_routing_rules  -all
remove_rp_group_options  -allow_non_rp_cells -auto_blockage -cell_orient_opt -disable_buffering -ignore -ignore_rows -max_rp_height -max_rp_width -x_offset -y_offset
remove_rp_groups  -all -hierarchy -quiet
remove_rtl_load  -all
remove_scaling_lib_group  -object_list
remove_scan_group 
remove_scan_link  -test_mode
remove_scan_path  -chain -test_mode -view
remove_scan_register_type 
remove_scan_replacement 
remove_scan_skew_group 
remove_scan_suppress_toggling 
remove_scenario  -all
remove_sdc  -keep_parasitics
remove_sense  -all -clocks -type
remove_setup_hold_pessimism_reduction  -hold_cutoff -setup_cutoff
remove_si_aggressor_exclusion  -all -fall -rise
remove_si_delay_analysis  -aggressors -all -fall -ignore_arrival -max -min -rise -victims
remove_si_delay_disable_statistical 
remove_si_noise_analysis  -above -aggressors -all -below -high -ignore_arrival -low -victims
remove_si_noise_disable_statistical 
remove_steady_state_resistance  -above -below -high -low
remove_target_library_subset  -object_list -top
remove_terminal  -verbose
remove_test_assume 
remove_test_mode 
remove_test_model  -design
remove_test_point_element  -type
remove_test_power_modes 
remove_test_protocol  -design -test_mode
remove_track  -all -dir -layer -verbose
remove_unconnected_ports  -blast_buses
remove_upf 
remove_user_attribute  -bus -class -quiet
remove_user_shape  -verbose
remove_verification_priority  -all
remove_via  -verbose
remove_voltage_area  -all -name
remove_waveform_integrity_analysis  -dynamic -static
remove_wire_load_min_block_size 
remove_wire_load_model  -max -min
remove_wire_load_selection_group  -max -min
rename 
rename_cell 
rename_design  -dont_link_with_original_name -postfix -prefix -update_links
rename_mw_lib  -from -to
rename_net 
replace_clock_gates  -global -no_hier
replace_synthetic  -ungroup
report_activity_file_check  -find -format -nosplit -path -pipe_exec -rtl -strip_path
report_activity_waveforms  -nosplit
report_ahfs_options 
report_alternative_lib_cells  -all_pins -current_library -delay_type -libraries -nosplit -significant_digits -total_design_cost -weighted_design_cost
report_analysis_coverage  -check_type -dvfs_scenarios -exclude_untested -nosplit -post_commands -pre_commands -significant_digits -sort_by -status_details
report_annotated_check  -clock_separation -constant_arcs -hold -list_annotated -list_lib_annotated -list_not_annotated -max_line -max_skew -nochange -nosplit -period -recovery -removal -setup -width
report_annotated_delay  -cell -constant_arcs -from_in_ports -list_annotated -list_not_annotated -max_line -min -net -nosplit -summary -to_out_ports
report_annotated_parasitics  -boundary_nets -check -constant_arcs -driverless_nets -internal_nets -list_annotated -list_lumped -list_not_annotated -loadless_nets -max_nets -no_check -pin_to_pin_nets
report_annotated_power  -list_annotated -rails
report_annotated_transition  -nosplit
report_aocvm  -cell_delay -clock -coefficient -data -early -fall -late -list_annotated -list_not_annotated -net_delay -nosplit -rise -voltage
report_app_var  -only_changed_vars -verbose
report_area  -designware -hierarchy -nosplit -physical
report_attribute  -application -attributes -cell -class -design -hierarchy -instance -net -nosplit -pin -port -reference -summary
report_auto_ungroup  -full -nosplit
report_autofix_configuration  -type
report_autofix_element  -type
report_bist_configuration  -test_mode
report_block_abstraction 
report_bottleneck  -cost_type -delay_type -fall_from -fall_through -fall_to -from -group -max_cells -max_paths -nosplit -nworst_paths -rise_from -rise_through -rise_to -significant_digits -slack_lesser_than -through -to
report_boundary_cell 
report_boundary_cell_io 
report_bounds  -all -name
report_bsd_ac_port 
report_bsd_buffers 
report_bsd_compliance 
report_bsd_configuration 
report_bsd_instruction  -instruction -view
report_bsd_linkage_port 
report_bsd_patterns 
report_bsd_power_up_reset 
report_buffer_tree  -connections -depth -from -hierarchy -net -nosplit -physical
report_buffer_tree_qor  -from
report_bus  -nosplit
report_cache  -accessed_beyond -accessed_since -design_lib -directory -implementation -larger -model_only -module -netlist_only -operating_conditions -parameters -smaller -sort_cache_key -sort_largest -sort_oldest -statistics -tech_lib -wire_load
report_case_analysis  -all -from -nosplit -sequential_propagation -to
report_cell  -connections -nosplit -only_physical -physical -significant_digits -verbose
report_cell_em_violation  -all -cell -current_type -exclude_arc -nworst -pin -verbose
report_cell_mode  -nosplit
report_cell_usage  -alternative_lib_cells -attribute -pattern_priority -power_attribute -show_others
report_check_library_options  -default -logic -logic_vs_physical -physical
report_clock  -attributes -cells -exclusivity -groups -include -map -map_of -nosplit -scenarios -skew
report_clock_gate_savings  -by_clock_gate -clocks -hierarchical -nosplit -sequential -sort_by
report_clock_gating  -enable_conditions -gated -gating_elements -multi_stage -no_hier -nosplit -only -physical -scenarios -structure -style -ungated -verbose
report_clock_gating_check  -nosplit -significant_digits
report_clock_jitter  -clock
report_clock_timing  -attributes -capacitance -capture -clock -clock_crossing -crosstalk_delta -derate -fall -filter_false_paths -from -from_clock -greater_than -hold -include_clock_gating -include_uncertainty_in_skew -launch -lesser_than -max -min -nets -nosplit -nworst -physical -post_commands -pre_commands -rise -scenarios -setup -show_clocks -significant_digits -slack_lesser_than -sort_by -to -to_clock -type -variation -verbose
report_clock_tree  -all_drc_violators -capture_pins -clock_trees -drc_violators -exceptions -from -high_fanout_net -histogram_capacitance -histogram_fanout -histogram_local_skew -histogram_rcdelay -histogram_rcdelay_to_sink -histogram_transition -interclock_timing -launch_pins -level_info -local_skew -local_skew_skip_icg -nosplit -number_of_bins -nworst -operating_condition -partial_structure_within_exceptions -postmesh -premesh -scenarios -settings -show_all_sinks -sink_group -sink_group_detail_file -sink_group_ignore_buf_inv -sink_group_ignore_cts_exceptions -sink_group_ignore_icg -sink_group_sort_by -sink_group_sort_order -sink_group_timing_relationship_file -sink_group_timing_relationship_limit -skew_group -structure -summary -to
report_compile_options  -nosplit
report_congestion  -effort -list_cells_over_grc_violation
report_congestion_options  -all
report_constraint  -all_violators -boundary_check -boundary_check_include -cell_degradation -clock_gating_hold -clock_gating_setup -clock_separation -connection_class -critical_range -default_scenario_name -dvfs_scenarios -format -ignore_infeasible_paths -ignore_register_feedback -include_hierarchical_pins -max_area -max_capacitance -max_delay -max_dynamic_power -max_fanout -max_leakage_power -max_net_length -max_skew -max_toggle_rate -max_total_power -max_transition -min_capacitance -min_delay -min_fanout -min_period -min_porosity -min_pulse_width -min_transition -multiport_net -nosplit -output -path_type -pba_mode -post_commands -pre_commands -pulse_clock_max_transition -pulse_clock_max_width -pulse_clock_min_transition -pulse_clock_min_width -recovery -removal -scenarios -significant_digits -verbose -waveform_integrity
report_context  -constant_inputs -design_rules -environment -list_context_override -multi_instance_merge_compatibility -nosplit -timing
report_cross_probing  -nosplit -original_hierarchy
report_cross_probing_files  -errors_only
report_crpr  -dvfs_scenarios -from -from_clock -hold -setup -significant_digits -to -to_clock
report_datapath_gating  -gated -instances -nosplit -ungated
report_delay_calculation  -crosstalk -derate -from -from_fall_transition -from_rise_transition -max -min -nosplit -of_objects -thresholds -to
report_delay_estimation_options 
report_design  -nosplit -physical
report_design_lib  -architectures -designs -libraries -packages
report_design_mismatch  -class -summary
report_dft_clock_controller  -view
report_dft_clock_gating_configuration 
report_dft_clock_gating_pin 
report_dft_configuration 
report_dft_connect 
report_dft_design  -all -design_name -type
report_dft_drc_rules  -cell -violation
report_dft_drc_violations  -rule
report_dft_equivalent_signals 
report_dft_insertion_configuration 
report_dft_location  -all
report_dft_partition 
report_dft_power_control 
report_dft_signal  -port -test_mode -type -view
report_direct_power_rail_tie 
report_disable_timing  -nosplit
report_dont_touch  -class -nosplit
report_dp_smartgen_options 
report_driver_model  -capacitance -fall_slew -from_pin -lib_cell -rise_slew -to_pin
report_eco_library_cells  -attribute -current_library -nosplit -pattern_priority -power_attribute -show_others
report_eco_options 
report_etm_arc  -arc_type -context_borrow -etm_report -fall_from -fall_to -from -include -latch_level -library_cell -netlist_report -rise_from -rise_to -significant_digits -to
report_exceptions  -fall_from -fall_through -fall_to -from -ignored -nosplit -rise_from -rise_through -rise_to -through -to
report_extraction_options  -all -scenarios
report_fsm  -nosplit
report_global_slack  -fall -max -min -nosplit -rise -significant_digits
report_global_timing  -delay_type -dvfs_scenarios -format -group -include -output -pba_mode -separate_all_groups -separate_non_standard_groups -significant_digits
report_hier_analysis  -config -nosplit -port_abstraction
report_hierarchy  -full -noleaf -nosplit
report_host_options 
report_host_usage  -nosplit -verbose
report_hybrid_stats 
report_icc2_options  -check -verbose
report_icc_dp_options  -check -verbose
report_ideal_network  -cell -load_pin -net -timing
report_ieee_1500_configuration 
report_ignored_layers 
report_inferred_opconds 
report_interclock_relation  -edge -fall_from -fall_to -from -hold -nosplit -rise_from -rise_to -setup -significant_digits -to
report_internal_loads  -nosplit
report_isolate_ports  -nosplit
report_isolation_cell  -domain -isolation_strategy -nosplit -ports -verbose
report_keepout_margin  -all_derivable -original -parameters -type
report_latch_loop_groups  -loop_breakers_only -nosplit -of_objects -path_breakers_only
report_level_shifter  -domain -macro -nosplit -verbose
report_lib  -all -ccs_recv -char -em -fpga -full_table -jcr -k_factors -noise -noise_arcs -nosplit -op_cond_name -operating_condition -pg_pin -power -power_arcs -power_label -routing_rule -rwm -switch -table -timing -timing_arcs -timing_label -user_defined_data -vhdl_name -yield
report_lib_groups  -nosplit -scaling -show
report_libcell_subset  -nosplit -object_list
report_license_limit 
report_link_library_subset  -nosplit -object_list -scenarios -top
report_logicbist_configuration  -test_mode
report_min_period  -all_violators -capacitance -crosstalk_delta -derate -dvfs_scenarios -input_pins -nets -nosplit -path_type -significant_digits -transition_time
report_min_pulse_width  -all_violators -capacitance -crosstalk_delta -derate -dvfs_scenarios -input_pins -nets -nosplit -path_type -scenarios -significant_digits -transition_time
report_mode  -nosplit -type
report_multi_input_switching_coefficient  -nosplit -significant_digits
report_multi_scenario_design  -license -scenario -session
report_multibit  -hierarchical -nosplit
report_multibit_banking  -hierarchical -nosplit
report_mv_library_cells  -always_on_cells -cell_name -isolation_cells -level_shifters -retention_cells -switch_cells -verbose
report_mw_lib  -mw_reference_library -unit_range
report_name_mapping  -nosplit
report_name_rules 
report_names  -dont_touch -hierarchy -nosplit -original -rules
report_net  -cell_degradation -connections -max_capacitance -max_toggle_rate -min -noflat -nosplit -only_physical -physical -scenarios -segments -significant_digits -transition_times -verbose
report_net_fanout  -bound -connections -depth -high_fanout -min -nosplit -physical -threshold -tree -verbose
report_net_routing_layer_constraints  -output
report_net_routing_rules  -freeze -minorchange -normal
report_net_search_pattern  -all -pattern
report_net_search_pattern_delay_estimation_options  -all -pattern
report_net_search_pattern_priority 
report_noise  -above -all_violators -async_pins -below -clock_pins -data_pins -high -low -nosplit -nworst_pins -significant_digits -slack_lesser_than -slack_type -verbose
report_noise_calculation  -above -below -from -high -low -nosplit -significant_digits -to
report_noise_parameters 
report_noise_violation_sources  -above -below -high -low -max_sources_per_endpoint -nosplit -nworst_endpoints -significant_digits -slack_type -verbose
report_ocvm  -arc_details -cell_delay -clock -coefficient -data -early -fall -late -lib_cell -list_annotated -list_not_annotated -max -min -net_delay -nosplit -rise -type -voltage
report_opcond_inference  -object_list
report_operating_conditions  -library -name
report_optimize_dft_options 
report_partitions  -nosplit
report_pass_data  -hierarchy -pass_list
report_path_budget  -all -from -input_pins -max_paths -nets -nosplit -nworst -significant_digits -through -to -transition_time -verbose
report_path_group  -expanded -nosplit -scenarios
report_path_tag_set  -name -show_pins
report_physical_constraints  -no_site_row -pre_route
report_pin_map 
report_pin_name_synonym  -nosplit
report_pipeline_scan_data_configuration 
report_port  -design_rule -drive -input_delay -nosplit -only_physical -output_delay -physical -significant_digits -verbose -wire_load
report_power  -analysis_effort -attribute -cell -cell_power -clocks -derate -exclude_boundary_nets -exclude_geq -exclude_leq -flat -groups -hierarchy -histogram -include_boundary_nets -include_estimated_clock_network -include_input_nets -leaf -levels -lvth_groups -net -net_power -nosplit -nworst -only -pattern_priority -power_greater_than -rails -scenarios -sort_by -sort_mode -threshold_voltage_group -verbose
report_power_analysis_options 
report_power_calculation  -fall -nosplit -path_sources -report_output -report_type -rise -state_condition -time -verbose
report_power_derate  -include_inherited -nosplit -significant_digits
report_power_domain  -hierarchy -nosplit -verbose
report_power_gating  -missing -unconnected
report_power_groups  -nosplit
report_power_network  -nets
report_power_pin_info  -nosplit
report_power_rail_mapping  -cells -nosplit -verbose
report_power_switch  -verbose
report_preferred_routing_direction 
report_pst  -derived -pst_state_limit -scope -supplies -verbose
report_pulse_clock_max_transition  -all_violators -fall -nosplit -rise -significant_digits -transitive_fanout
report_pulse_clock_max_width  -all_violators -nosplit -path_type -significant_digits -transitive_fanout
report_pulse_clock_min_transition  -all_violators -fall -nosplit -rise -significant_digits
report_pulse_clock_min_width  -all_violators -nosplit -path_type -significant_digits -transitive_fanout
report_qor  -dvfs_scenarios -ignore_infeasible_paths -max -min -only_violated -pba_mode -physical -scenarios -significant_digits -summary
report_qtm_model  -arcs -global_parameters -nosplit -ports
report_reference  -hierarchy -nosplit
report_resources  -context -hierarchy -html_file_name -minpower -nosplit
report_retention_cell  -domain -retention_strategy -verbose
report_route_zrt_common_options 
report_route_zrt_global_options 
report_routing_rules  -output
report_rp_group_options 
report_saif  -annotated_flag -hier -missing -only -rtl_saif
report_scale_parasitics 
report_scaling_lib_group  -all -nosplit -object_list -show_list
report_scan_cell_set 
report_scan_chain 
report_scan_compression_configuration  -test_mode
report_scan_configuration  -test_mode
report_scan_group 
report_scan_link  -test_mode
report_scan_path  -cell -chain -test_mode -view
report_scan_register_type 
report_scan_replacement 
report_scan_skew_group 
report_scan_state 
report_scan_suppress_toggling 
report_scenario_options  -scenarios
report_scenarios 
report_scope_data  -block_name -check_types -clock_names -instance -nosplit -port_names -scope_scenarios -significant_digits -verbose
report_self_gating  -nosplit -ungated
report_sense  -clocks -nosplit -type
report_separate_process_options 
report_serialize_configuration 
report_si_aggressor_exclusion  -fall -nosplit -rise
report_si_bottleneck  -cost_type -include_clock_nets -max -max_nets -min -minimum_active_aggressors -nosplit -post_commands -pre_commands -significant_digits -slack_lesser_than
report_si_delay_analysis  -coupling_separated -disabled_statistical -excluded -ignored_arrival -nosplit
report_si_double_switching  -clock_network -fall -nosplit -rise
report_si_noise_analysis  -coupling_separated -disabled_statistical -excluded -ignored_arrival -nosplit
report_size_only  -nosplit -summary
report_streaming_compression_configuration  -test_mode
report_supply_group 
report_supply_net  -domain -include_exception -scope
report_supply_port 
report_supply_set 
report_switching_activity  -average_activity -base_clock -cells -coverage -exclude -hierarchy -include_only -list_annotated -list_by_source -list_low_activity -list_not_annotated -only_related_clock -show_pin -sort_by -toggle_limit
report_synlib 
report_target_library_subset  -nosplit -object_list -top
report_test_assume 
report_test_model  -design
report_test_point_configuration 
report_test_point_element  -type
report_test_power_modes 
report_testability_configuration  -type
report_threshold_voltage_group  -area -attribute -lvth_groups -nosplit -pattern_priority -verbose
report_timing  -attributes -capacitance -cover_design -crosstalk_delta -delay_type -derate -dont_merge_duplicates -dvfs_scenarios -effective_capacitance -enable_preset_clear_arcs -exceptions -exclude -fall_exclude -fall_from -fall_through -fall_to -from -greater_path -group -ignore_infeasible_paths -ignore_register_feedback -include_hierarchical_pins -input_pins -lesser_path -loops -max_paths -nets -normalized_slack -nosplit -nworst -path_type -pba_mode -physical -post_commands -pre_commands -report_ignored_register_feedback -rise_exclude -rise_from -rise_through -rise_to -scenarios -significant_digits -slack_greater_than -slack_lesser_than -sort_by -start_end_pair -supply_net_group -tag_paths_filtered_by_pba -temperature -through -to -trace_latch_borrow -trace_latch_forward -transition_time -unique_pins -variation -voltage
report_timing_derate  -aocvm_guardband -include_inherited -increment -nosplit -pocvm_coefficient_scale_factor -pocvm_guardband -scenarios -significant_digits -variation
report_timing_requirements  -attributes -expanded -fall_from -fall_through -fall_to -from -ignored -nosplit -rise_from -rise_through -rise_to -through -to
report_tlu_plus_files  -scenarios
report_top_implementation_options 
report_track  -dir -layer
report_transitive_fanin  -from -nosplit -through -to -trace_arcs
report_transitive_fanout  -clock_tree -from -nosplit -through -to -trace_arcs
report_units  -nosplit
report_use_test_model 
report_vcd_hierarchy  -find -full_path -pipe_exec
report_voltage_area  -all -name -nosplit -verbose
report_waveform_integrity_analysis  -dynamic -nosplit -significant_digits -static
report_wire_load  -design -libraries -name -nosplit
report_wrapper_configuration  -test_mode
report_write_lib_mode 
reset_aocvm_table_group 
reset_autofix_configuration  -type
reset_autofix_element  -type
reset_bsd_configuration 
reset_cell_mode 
reset_clock_gate_latency  -clock
reset_design  -keep_parasitics
reset_dft_clock_controller  -test_mode
reset_dft_clock_gating_configuration 
reset_dft_configuration 
reset_dft_drc_rules  -cell -violation
reset_dft_insertion_configuration 
reset_eco_options 
reset_extract_model_indexes 
reset_ieee_1500_configuration 
reset_logicbist_configuration 
reset_mode  -group -type
reset_multi_input_switching_coefficient  -all
reset_noise_parameters 
reset_ocvm_table_group  -table_type -type
reset_path  -fall -fall_from -fall_through -fall_to -from -hold -rise -rise_from -rise_through -rise_to -setup -through -to
reset_physical_constraints 
reset_pipeline_scan_data_configuration 
reset_power_base_clock 
reset_power_derate  -groups -rails
reset_rtl_to_gate_name 
reset_scale_parasitics 
reset_scan_compression_configuration 
reset_scan_configuration  -test_mode
reset_serialize_configuration 
reset_streaming_compression_configuration 
reset_switching_activity  -no_hierarchy -path_sources -quiet -state_condition -static_probability -toggle_rate -verbose
reset_test_mode 
reset_test_point_configuration 
reset_testability_configuration  -type
reset_timing_derate  -aocvm_guardband -hierarchical_net_delay -increment -pocvm_coefficient_scale_factor -pocvm_guardband -scalar -variation
reset_wrapper_configuration  -test_mode
resize_polygon  -size -size_bottom -size_left -size_right -size_top
restore_session  -name
return 
rewire_clock_gating  -balance_fanout -gated_objects -gating_cell -undo -verbose
rp_group_inclusions 
rp_group_instantiations 
rp_group_references  -all_leaf -instance -leaf
saif_map  -add_name -clear_name -columns -create_map -end -get_name -get_object_names -hsep -input -instances -inverted -missing_rtl -no_hierarchical -nosplit -preview -read_map -remove_name -report -reset -review -rtl_summary -set_name -sort -source_instance -start -target_instance -type -write_map
save_qtm_model  -format -library_cell -output
save_session  -disable_common_data_sharing -include -name -only_timing_paths -only_used_libraries
save_upf  -full_upf -include_supply_exceptions -supplemental
scale_parasitics  -coupling_capacitance_factor -dont_apply_to_annotated -ground_capacitance_factor -resistance_factor
scan 
seek 
select_block_scenario  -block_references -block_scenario -reset -scenarios
set 
set_active_clocks 
set_active_scenarios  -all
set_advanced_analysis 
set_ahfs_options  -constant_nets -default -default_reference -enable_port_punching -global_route -no_port_punching -no_port_punching -port_map_file -preserve_boundary_phase
set_always_on_cell 
set_always_on_strategy  -cell_type -object_list
set_annotated_check  -clock -cond -fall -from -hold -increment -max -min -nochange_high -nochange_low -override_increment -period -recovery -removal -rise -setup -to -width -worst
set_annotated_clock_network_power  -clock -internal_power -leakage_power -switching_power -total_power
set_annotated_delay  -cell -cond -delta_only -dont_touch -fall -from -increment -load_delay -max -min -net -of_objects -rise -to -variation -worst
set_annotated_power  -internal_power -leakage_power -rails -switching_power
set_annotated_transition  -delta_only -fall -max -min -rise
set_aocvm_coefficient 
set_aocvm_table_group 
set_app_var  -default
set_aspect_ratio 
set_attribute  -bus -quiet -type
set_auto_disable_drc_nets  -all -clock -constant -default -none -on_clock_network -scan
set_auto_ideal_nets  -all -clock -constant -default -none -scan
set_autofix_configuration  -control_signal -exclude_elements -fix_data -fix_latch -include_elements -method -test_data -type
set_autofix_element  -control_signal -fix_data -fix_latch -method -test_data -type
set_balance_registers  -design
set_boundary_cell  -class -core_cells -design -exclude -function -hookup_pin -include -instance -name -ports -register_io_implementation -reuse_threshold -safe_state -share -shift_clk -type -use_dedicated_wrapper_clock
set_boundary_cell_io  -access -cell -type
set_boundary_optimization 
set_bsd_ac_port  -port_list
set_bsd_compliance  -name -pattern
set_bsd_configuration  -asynchronous_reset -check_pad_designs -control_cell_max_fanout -default_package -ieee1149.1_1993 -instruction_encoding -ir_width -rtl -std -style
set_bsd_instruction  -bsd_init_data -capture_value -clock_cycles -code -excluded_bsr_condition -high -input_clock_condition -internal_scan -length -low -output_condition -private -register -sequential_high -sequential_low -signature -time -view
set_bsd_linkage_port  -port_list
set_bsd_power_up_reset  -active -cell_name -delay -reset_pin_name
set_case_analysis 
set_case_sequential_propagation 
set_cell_degradation 
set_cell_internal_power  -delete_all
set_cell_location  -coordinates -fixed -orientation
set_cell_mode 
set_check_library_options  -all -analyze -antenna -bus_delimiter -by_group_order -cell_area -cell_footprint -char_integrity -compare -criteria -drc -group_attribute -leq -logic -logic_vs_physical -mcmm -optimization -phys_property -physical -physical_only_cell -rail -rectilinear_cell -report_format -reset -routeability -same_name_cell -scaling -signal_em -significant_digits -tech -tech_consistency -tolerance -upf -validate -view_comparison
set_cle_options  -beep -defaults -mode
set_clock_exclusivity  -inputs -output -type
set_clock_gate_latency  -clock -fanout_latency -overwrite -stage -transitive_fanout
set_clock_gating_check  -fall -high -hold -low -rise -setup
set_clock_gating_enable  -exclude -undo
set_clock_gating_objects  -exclude -force_include -include -undo
set_clock_gating_registers  -exclude_instances -include_instances -undo
set_clock_gating_style  -control_point -control_signal -designs -hold -instances -max_fanout -minimum_bitwidth -negative_edge_logic -no_sharing -num_stages -observation_logic_depth -observation_point -positive_edge_logic -power_domains -sequential_cell -setup
set_clock_groups  -allow_paths -asynchronous -comment -exclusive -group -logically_exclusive -name -physically_exclusive
set_clock_jitter  -clock -cycle -duty_cycle
set_clock_latency  -clock -clock_fall -clock_rise -dynamic -early -fall -generated -late -max -min -pll_shift -primary -rise -source
set_clock_map  -add -block_clocks -instances -parent_clock
set_clock_sense  -clocks -logical_stop_propagation -negative -non_unate -positive -pulse -stop_propagation
set_clock_transition  -fall -max -min -rise
set_clock_uncertainty  -fall -fall_from -fall_to -from -hold -rise -rise_from -rise_to -setup -to
set_combinational_type  -replacement_gate
set_compile_directives  -constant_propagation -critical_path_resynthesis -delete_unloaded_gate -local_optimization
set_compile_icc2_spg_mode  -dont_override
set_compile_partitions  -all -auto -designs -force -level -no_reset
set_congestion_optimization 
set_congestion_options  -availability -coordinate -layer -max_util
set_connection_class 
set_context_margin  -above -below -clock_only -data_only -delay -fall -height -high -low -max -min -noise -objects -percent -relax -rise -transition -width
set_cost_priority  -default -delay -design_rules -min_delay
set_coupling_separation  -pairwise
set_critical_range 
set_cross_voltage_domain_analysis_guardband  -cell_check -early -late
set_current_command_mode  -command -mode
set_current_power_domain 
set_current_power_net 
set_data_check  -clock -fall_from -fall_to -from -hold -rise_from -rise_to -setup -to
set_datapath_gating_options  -dp -dw -exclude -include -noungroup -reset -retime -retime_clk_period
set_datapath_optimization_effort 
set_default_drive  -fall -max -min -none -rise
set_default_driving_cell  -dont_scale -fall -from_pin -lib_cell -library -multiply_by -no_design_rule -none -pin -rise
set_default_fanout_load  -none
set_default_input_delay  -none
set_default_load  -max -min -none -pin_load -wire_load
set_default_output_delay  -none
set_delay_estimation_options  -default -density_outside_block -max_unit_horizontal_capacitance -max_unit_horizontal_capacitance_scaling_factor -max_unit_horizontal_resistance -max_unit_horizontal_resistance_scaling_factor -max_unit_vertical_capacitance -max_unit_vertical_capacitance_scaling_factor -max_unit_vertical_resistance -max_unit_vertical_resistance_scaling_factor -max_via_resistance -max_via_resistance_scaling_factor -min_unit_horizontal_capacitance -min_unit_horizontal_capacitance_scaling_factor -min_unit_horizontal_resistance -min_unit_horizontal_resistance_scaling_factor -min_unit_vertical_capacitance -min_unit_vertical_capacitance_scaling_factor -min_unit_vertical_resistance -min_unit_vertical_resistance_scaling_factor -min_via_resistance -min_via_resistance_scaling_factor
set_design_attributes  -attribute -elements -models
set_design_license  -dont_show -limited -quiet
set_design_top 
set_dft_clock_controller  -1x_clocks -2x_clocks -4x_clocks -ateclocks -cell_name -chain_count -cycles_per_clock -design_name -pllclocks -test_mode_port
set_dft_clock_gating_configuration  -dont_connect_cgs_of -exclude_elements
set_dft_clock_gating_pin  -active_state -control_signal -pin_name
set_dft_configuration  -boundary -bsd -clock_controller -connect_clock_gating -control_points -fix_bidirectional -fix_bus -fix_clock -fix_reset -fix_set -fix_xpropagation -ieee_1500 -integration -mode_decoding_style -observe_points -pipeline_scan_data -power_control -scan -scan_compression -streaming_compression -test_points -wrapper
set_dft_connect  -exclude -fall_target -rise_target -source -target -type
set_dft_drc_configuration  -allow_se_set_reset_fix -analyze_multi_clock_activation -assume_pi_scan -assume_po_scan -clock_gating_init_cycles -internal_pins -pll_bypass -static_x_analysis -use_test_model
set_dft_drc_rules  -allow -cell -ignore
set_dft_equivalent_signals 
set_dft_insertion_configuration  -map_effort -preserve_design_name -route_scan_clock -route_scan_enable -route_scan_serial -synthesis_optimization -unscan
set_dft_location  -exclude -include
set_dft_power_control 
set_dft_signal  -active_state -associated_clock -associated_internal_clocks -ate_clock -codec -connect_to -connect_to_domain_fall -connect_to_domain_rise -ctrl_bits -differential_clock -exclude -hookup_pin -hookup_sense -internal_clocks -period -pll_clock -port -test_mode -timing -type -usage -view
set_direct_power_rail_tie 
set_disable_auto_mux_clock_exclusivity 
set_disable_clock_gating_check 
set_disable_timing  -from -restore -to
set_distributed_parameters  -collection_levels -script -worker_common_user_data
set_distributed_variables  -post_commands -pre_commands
set_domain_supply_net  -primary_ground_net -primary_power_net
set_dont_override 
set_dont_retime 
set_dont_touch 
set_dont_touch_network  -no_propagate
set_dont_use  -power
set_dp_int_round 
set_dp_smartgen_options  -4to2_compressor_cell -adder_radix -all_options -booth_cell -booth_encoding -booth_mux_based -booth_radix8 -bounded_fanout_adder -brent_kung_adder -carry_select_adder_cell -cond_sum_adder -hierarchy -hybrid_adder -inv_adder_cell -inv_out_adder_cell -ling_adder -mult_arch -mult_nand_based -mult_radix4 -mux_based -optimize_for -power_effort -sklansky_adder -smart_compare -sop2pos_transformation -tp_oper_sel -tp_opt_tree
set_drive  -fall -max -min -rise
set_drive_resistance  -fall -max -min -rise
set_driving_cell  -cell -clock -clock_fall -dont_scale -fall -from_pin -input_transition_fall -input_transition_rise -lib_cell -library -max -min -multiply_by -no_design_rule -none -pin -please -rise
set_dynamic_optimization 
set_eco_options  -drc_hold_margin -drc_setup_margin -filler_cell_names -log_file -mim_group -physical_constraint_file -physical_design_path -physical_lib_constraint_file -physical_lib_path -physical_tech_lib_path -power_hold_margin -power_setup_margin -programmable_spare_cell_names -timing_hold_margin -timing_setup_margin
set_equal 
set_equivalent  -function_only -nets -sets
set_extract_model_indexes  -fall -max -min -ports -rise -type
set_extract_model_margin  -max -min -ports
set_extraction_options  -default -max_process_scale -min_process_scale -reference_direction
set_false_path  -comment -dvfs_scenarios -fall -fall_from -fall_through -fall_to -from -hold -reset_path -rise -rise_from -rise_through -rise_to -setup -through -to
set_fanout_load 
set_fix_hold 
set_fix_multiple_port_nets  -all -buffer_constants -constants -default -exclude_clock_network -feedthroughs -no_rewire -outputs
set_flatten  -design -effort -minimize -phase -quiet
set_fp_base_gate  -area -cell
set_fsm_encoding 
set_fsm_encoding_style 
set_fsm_minimize 
set_fsm_order 
set_fsm_preserve_state 
set_fsm_state_vector 
set_hier_config  -block -enable_mim -exclude -instances -name -partitions -path -session -split -top
set_host_options  -local_process -max_cores -name -num_processes -protocol -submit_command -terminate_command
set_icc2_options  -check -golden_upf -icc2_executable -keep_files -ref_libs -reset -technology -work_dir
set_icc_dp_options  -check -file_name_prefix -icc_executable -keep_files -work_dir
set_ideal_latency  -fall -max -min -rise
set_ideal_net 
set_ideal_network  -dont_care_placement -no_propagate
set_ideal_transition  -fall -max -min -rise
set_ieee_1500_configuration  -wir_width
set_ignored_layers  -max_routing_layer -min_routing_layer -rc_congestion_ignored_layers
set_impl_priority  -priority -set_id
set_implementation  -check_impl
set_input_delay  -add_delay -clock -clock_fall -fall -level_sensitive -max -min -network_latency_included -reference_pin -rise -source_latency_included
set_input_noise  -above -add_noise -below -height -high -low -width
set_input_transition  -clock -clock_fall -fall -max -min -rise
set_isolate_ports  -driver -force -type
set_isolation  -applies_to -clamp_value -diff_supply_only -domain -elements -exclude_elements -force_isolation -isolation_ground_net -isolation_power_net -isolation_sense -isolation_signal -isolation_supply_set -location -name_prefix -name_suffix -no_isolation -sink -source -update
set_isolation_cell  -data_pin -enable_pin
set_isolation_control  -domain -isolation_sense -isolation_signal -location
set_keepout_margin  -all_macros -macro_instances -macro_masters -max_padding_per_macro -min_padding_per_macro -north -outer -tracks_per_macro_pin -type
set_latch_loop_breaker  -avoid -pin -remove
set_latch_loop_breakers  -avoid -pin -remove
set_lbist_configuration  -pattern_counter_width
set_leakage_optimization 
set_leakage_power_model  -mvth_weights -reset -type
set_level_shifter  -applies_to -domain -elements -exclude_elements -force_shift -location -name_prefix -name_suffix -no_shift -rule -threshold -update
set_level_shifter_cell  -cell_input_voltage_range -cell_output_voltage_range -cell_type -data_pin -enable_pin -enable_signal_level -input_signal_level -input_voltage_range -output_signal_level -output_voltage_range -std_cell_main_rail_pg_pin
set_level_shifter_strategy  -rule
set_level_shifter_threshold  -percent -voltage
set_lib_attribute 
set_lib_cell_spacing_label  -left_lib_cells -name -right_lib_cells
set_lib_rail_connection  -lib_cell_names -lib_pin_names -lib_rail_names
set_libcell_dimensions  -cell -height -width
set_libcell_subset  -family_name -object_list
set_libpin_location  -cell -coordinate -pin
set_library_driver_waveform  -type
set_license_limit  -quantity
set_link_library_subset  -object_list -top
set_load  -allow_negative_cap -fall -max -min -pin_load -rise -subtract_pin_load -wire_load
set_local_link_library 
set_logic_dc 
set_logic_one 
set_logic_zero 
set_logicbist_configuration  -base_mode -burn_in -chain_count -clock -max_length -misr_width -occ_clock_weights -pattern_counter_width -power_ramp_up -prpg_width -reset_weights -self_test_mode -shift_counter_width -test_mode
set_map_only 
set_max_area  -ignore_tns
set_max_capacitance  -clock_path -data_path -fall -force -rise
set_max_delay  -comment -dvfs_scenarios -fall -fall_from -fall_through -fall_to -from -group_path -ignore_clock_latency -reset_path -rise -rise_from -rise_through -rise_to -through -to
set_max_dynamic_power 
set_max_fanout 
set_max_leakage_power 
set_max_net_length 
set_max_time_borrow 
set_max_transition  -clock_path -data_path -fall -force -rise
set_message_info  -id -limit -stop_off -stop_on
set_message_severity  -names
set_min_capacitance 
set_min_delay  -comment -dvfs_scenarios -fall -fall_from -fall_through -fall_to -from -ignore_clock_latency -reset_path -rise -rise_from -rise_through -rise_to -through -to
set_min_library  -min_version -none
set_min_pulse_width  -high -low
set_minimize_tree_delay  -design
set_mode  -type
set_model_drive 
set_model_load 
set_model_map_effort 
set_multi_input_switching_coefficient  -delay -fall -rise
set_multi_vth_constraint  -cost -include_blackboxes -lvth_groups -lvth_percentage -reset -type
set_multibit_options  -critical_range -default -minimum_width -mode -path_groups
set_multicycle_path  -comment -dvfs_scenarios -end -fall -fall_from -fall_through -fall_to -from -hold -reset_path -rise -rise_from -rise_through -rise_to -setup -start -through -to
set_mw_lib_reference  -mw_reference_library -reference_control_file
set_mw_technology_file  -alf -technology
set_net_routing_layer_constraints  -max_layer_name -min_layer_name
set_net_routing_rule  -reroute -rule -timing_driven_spacing -top_layer_probe
set_net_search_pattern_delay_estimation_options  -default -max_layer_name -min_layer_name -pattern -rule
set_net_search_pattern_priority  -default
set_noise_derate  -above -below -height_factor -height_offset -high -low -width_factor
set_noise_immunity_curve  -above -area -below -height -high -low -width
set_noise_lib_pin 
set_noise_margin  -above -below -high -low
set_noise_parameters  -analysis_mode -analysis_type -enable_propagation -ignore_arrival -include_beyond_rails
set_ocvm_table_group  -table_type -type
set_opcond_inference  -applies_to -level -match_process_temperature -object_list
set_operating_conditions  -analysis_type -library -max -max_library -max_phys -min -min_library -min_phys -object_list
set_opposite 
set_optimize_dft_options  -repartitioning_method -single_dir_option
set_optimize_registers  -async_transform -check_design -clock -delay_threshold -designs -edge -justification_effort -latch -minimum_period_only -print_critical_loop -sync_transform -verbose
set_output_clock_port_type  -clock -data
set_output_delay  -add_delay -clock -clock_fall -fall -group_path -level_sensitive -max -min -network_latency_included -reference_pin -rise -source_latency_included
set_parasitic_corner  -name
set_partial_on_translation  -full_on_tools -off_tools
set_path_margin  -comment -fall -fall_from -fall_through -fall_to -from -hold -reset_path -rise -rise_from -rise_through -rise_to -setup -through -to
set_pg_pin_model  -pg_physical_connection -pg_pin_direction -pg_pin_name -pg_pin_type -pg_related_bias_pin -pg_voltage_name
set_physical_hierarchy 
set_pin_abstraction  -clear -keep -list
set_pin_model  -pins -power_down_function -related_bias_pin -related_ground_pin -related_power_pin
set_pin_name_synonym  -force -full_name
set_pin_physical_constraints  -cell -depth -exclude_sides -layers -location -nets -off_edge -offset -order -pin_name -pin_spacing -side -width
set_pipeline_scan_data_configuration  -head_pipeline_clock -head_pipeline_stages -head_scan_flop -head_shared_pipeline_stages -tail_pipeline_clock -tail_pipeline_stages -tail_shared_pipeline_stages
set_placement_area  -coordinate -fixed -unfixed
set_port_abstraction  -clear -ignore -keep -list
set_port_attributes  -applies_to -attribute -clamp_value -driver_supply -elements -feedthrough -model -ports -receiver_supply -repeater_supply -unconnected
set_port_fanout_number  -max -min
set_port_location  -append -coordinate -layer_area -layer_name
set_port_side  -side
set_power_analysis_options  -cells -cycle_accurate_clock -cycle_accurate_cycle_count -include -include_groups -sdpd_tracking -sdpd_tracking_cells -separate_dyn_and_leak_power_waveform -static_leakage_only -variation_quantile -waveform_format -waveform_interval -waveform_output
set_power_base_clock  -clock_name
set_power_clock_scaling  -period -ratio
set_power_derate  -groups -internal -leakage -rails -switching
set_power_guide  -guard_band_x -guard_band_y -name
set_power_prediction  -ct_references
set_power_switch_cell  -cell_type -is_macro -pg_pin -switch_pin
set_prefer  -min
set_preferred_routing_direction  -direction -layers
set_preferred_scenario 
set_preserve_clock_gate  -dont_modify_enable -dont_modify_fanout
set_process  -max -min -object_list
set_program_options  -disable_eco -disable_high_capacity -enable_eco -enable_high_capacity
set_propagated_clock 
set_pulse_clock_max_transition  -fall -rise -transitive_fanout
set_pulse_clock_max_width  -transitive_fanout
set_pulse_clock_min_transition  -fall -rise
set_pulse_clock_min_width  -transitive_fanout
set_qtm_attribute  -class
set_qtm_global_parameter  -clock -lib_cell -param -pin -value
set_qtm_port_drive  -input_transition_fall -input_transition_rise -subtract_max_delay_from_total -type -value
set_qtm_port_load  -factor -type -value
set_qtm_technology  -library -max_capacitance -max_transition -min_capacitance -min_transition -operating_condition -process -temperature -voltage -wire_load_model
set_query_rules  -bus_name_notations -class -hierarchical_separators -nocase -regsub -regsub_cumulative -reset -show -suffix -verbose -wildcard
set_rail_voltage  -dynamic_rail_list -dynamic_rail_value -max -min -rail_list -rail_value
set_register_merging 
set_register_output_inversion 
set_register_replication  -include_fanin_logic -include_fanout_logic -max_fanout -num_copies
set_register_type  -exact -flip_flop -latch
set_related_supply_net  -ground -object_list -power -reset
set_replace_clock_gates  -exclude_cells -falling_edge_clock -include_cells -rising_edge_clock -undo
set_resistance  -max -min
set_resource_allocation 
set_retention  -domain -elements -no_retention -restore_condition -restore_signal -retention_condition -retention_ground_net -retention_power_net -retention_supply_set -save_condition -save_signal -update
set_retention_cell  -cell_type -retention_pin
set_retention_control  -assert_r_mutex -assert_rs_mutex -assert_s_mutex -domain -restore_signal -save_signal
set_retention_control_pins  -is_restore_pin -is_save_pin -is_save_restore_pin -library_pin -power_pin_index -type
set_retention_elements  -elements
set_route_zrt_common_options  -1 -allow_pg_as_shield -child_process_net_threshold -clock_topology -comb_distance -concurrent_redundant_via_effort_level -concurrent_redundant_via_mode -connect_floating_shapes -connect_within_pins_by_layer_name -default -eco_route_concurrent_redundant_via_effort_level -eco_route_concurrent_redundant_via_mode -enforce_voltage_areas -extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name -extra_preferred_direction_wire_cost_multiplier_by_layer_name -extra_via_cost_multiplier_by_layer_name -extra_via_off_grid_cost_multiplier_by_layer_name -forbid_new_metal_by_layer_name -freeze_layer_by_layer_name -freeze_via_to_frozen_layer_by_layer_name -global_max_layer_mode -global_min_layer_mode -ignore_var_spacing_to_blockage -ignore_var_spacing_to_pg -ignore_var_spacing_to_shield -mark_clock_nets_minor_change -min_edge_offset_for_macro_pin_connection_by_layer_name -min_shield_length_by_layer_name -net_max_layer_mode -net_max_layer_mode_soft_cost -net_min_layer_mode -net_min_layer_mode_soft_cost -number_of_secondary_pg_pin_connections -number_of_vias_over_global_max_layer -number_of_vias_over_net_max_layer -number_of_vias_under_global_min_layer -number_of_vias_under_net_min_layer -pg_shield_distance_threshold -plan_group_aware -post_detail_route_fix_soft_violations -post_detail_route_redundant_via_insertion -post_eco_route_fix_soft_violations -post_group_route_fix_soft_violations -post_incremental_detail_route_fix_soft_violations -rc_driven_setup_effort_level -read_user_metal_blockage_layer -report_local_double_pattern_odd_cycles -reroute_clock_shapes -reroute_user_shapes -reshield_modified_nets -rotate_default_vias -route_soft_rule_effort_level -route_top_boundary_mode -routing_rule_effort_level -separate_tie_off_from_secondary_pg -shielding_nets -single_connection_to_pins -soft_rule_weight_to_effort_level_map -standard_cell_blockage_as_thin -tie_off_mode -track_auto_fill -verbose_level -via_array_mode -via_on_grid_by_layer_name -voltage_area_weight -wide_macro_pin_as_fat_wire -wire_on_grid_by_layer_name
set_route_zrt_global_options  -crosstalk_driven -default -double_pattern_utilization_by_layer_name -effort -exclude_blocked_gcells_from_congestion_report -extra_blocked_layer_utilization_reduction -force_full_effort -layer_based_congestion_map -macro_boundary_track_utilization -macro_boundary_width -macro_corner_track_utilization -timing_driven -timing_driven_effort_level -voltage_area_corner_track_utilization
set_rp_group_options  -alignment -allow_keepout_over_tapcell -allow_non_rp_cells -anchor_column -anchor_corner -anchor_row -auto_blockage -cell_orient_opt -cts_option -disable_buffering -group_orient -ignore -ignore_rows -max_rp_height -max_rp_width -move_effort -pin_align_name -place_around_fixed_cells -placement_type -psynopt_option -route_opt_option -utilization -x_offset -y_offset
set_rtl_load  -capacitance -max -min -resistance
set_rtl_to_gate_name  -gate -inverted -rtl -substitute
set_scaling_lib_group  -max -min -object_list
set_scan_compression_configuration  -base_mode -chain_count -compressor_pipeline -force_diagnosis -hybrid -identical_cores -inputs -integration_only -location -max_length -min_power -minimum_compression -outputs -scramble_identical_outputs -serialize -shared_block_select -shared_codec_controls -shared_inputs -shared_outputs -shift_power_chain_length -shift_power_chain_ratio -shift_power_clock -shift_power_disable -shift_power_groups -static_x_chain_isolation -synchronize_chains -test_mode -xtolerance
set_scan_configuration  -add_lockup -add_test_retiming_flops -chain_count -clock_mixing -count_per_domain -create_dedicated_scan_out_ports -create_test_clocks_by_system_clock_domain -domain_based_scan_enable -exact_length -exclude_elements -hierarchical_isolation -insert_terminal_lockup -internal_clocks -lockup_type -max_length -mix_internal_clock_driver -pipeline_fanout_limit -pipeline_scan_enable -power_domain_mixing -preserve_multibit_segment -replace -reuse_mv_cells -shared_scan_in -static_x_chain_isolation -style -test_mode -voltage_mixing
set_scan_element 
set_scan_group  -access -class -clock -edge -include_elements -lockup_exists -segment_length -serial_routed
set_scan_link  -test_mode
set_scan_path  -bsd_style -class -complete -dedicated_scan_out -edge -exact_length -head_elements -hookup -include_elements -infer_dft_signals -init_data -input_wrapper_cells_only -insert_terminal_lockup -opcode -ordered_elements -output_wrapper_cells_only -pipeline_head_registers -pipeline_tail_registers -scan_data_in -scan_data_out -scan_enable -scan_master_clock -scan_slave_clock -sel_wir_position -tail_elements -test_mode -view
set_scan_register_type  -exact -type
set_scan_replacement  -clocked_scan -combinational -lssd -multiplexed_flip_flop -nonscan -scan_enabled_lssd
set_scan_skew_group  -include_elements
set_scan_state 
set_scan_suppress_toggling  -exclude_elements -ignore_timing_impact -include_elements -min_slack -selection_method -total_percentage_gating
set_scenario_options  -cts_corner -cts_mode -dynamic_power -hold -leakage_power -reset_all -scenarios -setup
set_scope 
set_script_runtime_report_mode 
set_self_gating_objects  -exclude -force_include -include -undo
set_self_gating_options  -interaction_with_clock_gating -max_bitwidth -max_fanout -min_bitwidth -min_fanout
set_sense  -clock_fall -clock_leaf -clock_rise -clocks -fall -generated -negative -non_unate -positive -primary -pulse -rise -stop_propagation -type
set_separate_process_options  -placement
set_serialize_configuration  -exclude_clocks -inputs -ip_inputs -ip_outputs -outputs -parallel_mode -serializer_clock -strobe -test_mode -update_clock -update_stage -wide_duty_cycle
set_setup_hold_pessimism_reduction  -hold_cutoff -mode -setup_cutoff
set_si_aggressor_exclusion  -fall -number_of_active_aggressors -rise
set_si_delay_analysis  -aggressors -exclude -fall -ignore_arrival -max -min -rise -victims
set_si_delay_disable_statistical 
set_si_noise_analysis  -above -aggressors -below -exclude -high -ignore_arrival -low -victims
set_si_noise_disable_statistical 
set_size_only  -all_instances
set_spacing_label_rule  -labels
set_steady_state_resistance  -above -below -high -low
set_streaming_compression_configuration  -base_mode -chain_count -clock -compressed_max_length -compressor_clock -configuration_ports -decompressor_clock -exclude_clocks -inputs -max_length -min_power -outputs -test_mode
set_structure  -boolean -boolean_effort -design -timing
set_svf  -append -off
set_switching_activity  -base_clock -clock_derate -clock_domains -glitch_rate -hierarchy -path_sources -period -rise_ratio -state_condition -static_probability -toggle_rate -type -verbose
set_switching_activity_profile  -all_buses -base_clock -linear -normal_dist -period -uniform -verbose
set_synlib_dont_get_license 
set_tap_elements  -state_cells
set_target_library_subset  -clock_path -dont_use -milkyway_reflibs -object_list -only_here -top -use
set_temperature  -min -object_list
set_test_assume 
set_test_point_configuration  -clock_signal -clock_type -control_signal -max_additional_logic_area -max_control_points -max_observe_points -power_saving -target -test_points_per_scan_cell
set_test_point_element  -clock_signal -control_signal -power_saving -scan_source_or_sink -scan_test_point_enable -source_or_sink -test_point_enable -test_points_per_source_or_sink -test_points_per_test_point_enable -type
set_test_power_modes  -exclude -include
set_testability_configuration  -clock_signal -control_signal -max_test_points -power_saving -test_points_per_scan_cell -type
set_timing_derate  -aocvm_guardband -cell_check -cell_delay -clock -data -dynamic -early -fall -increment -late -max -min -net_delay -pocvm_coefficient_scale_factor -pocvm_guardband -rise -scalar -static -variation
set_timing_ranges  -library
set_tlu_plus_files  -max_emulation_tluplus -max_tluplus -min_emulation_tluplus -min_tluplus -tech2itf_map
set_top_implementation_options  -block_references -block_update_cmd_script -block_update_setup_script -load_logic -optimize_block_interface -optimize_shared_logic -reset -size_only_mode
set_transform_for_retiming 
set_unconnected 
set_ungroup 
set_units  -capacitance -current -power -resistance -time -voltage
set_unix_variable 
set_upf_query_options  -bus_struct_mode
set_user_attribute  -bus -class -quiet
set_user_budget  -from -percent -to
set_utilization 
set_verification_priority  -all -high
set_voltage  -cell -dynamic -min -min_dynamic -object_list -pg_pin_name
set_voltage_levels  -reset
set_voltage_model  -voltage
set_vsdc  -append -off
set_waveform_integrity_analysis  -dynamic -static
set_wire_load  -cluster -library -max -min -mode -name -selection_group -size
set_wire_load_min_block_size 
set_wire_load_mode 
set_wire_load_model  -library -max -min -name
set_wire_load_selection_group  -library -max -min
set_wrapper_configuration  -add_wrapper_cells_to_power_domains -chain_count -class -core -create_only_wrapper_modes -dedicated_cell_type -dedicated_design_name -delay_test -depth_threshold -end_of_chain_logic -feedthrough_chains -gate_dedicated_wrapper_cell_clk -hier_wrapping -hold_mux_for_shared_wrapper_cells -input_mask_bound -input_shift_enable -input_wrapper_cells -max_length -maximize_reuse -mix_cells -no_dedicated_wrapper_cells -output_mask_bound -output_shift_enable -output_wrapper_cells -register_io_implementation -reuse_threshold -safe_state -shared_cell_type -shared_design_name -shift_enable -style -test_mode -use_dedicated_wrapper_clock -use_separate_wrapper_chain_controls -use_system_clock_for_dedicated_wrp_cells
set_zero_interconnect_delay_mode 
setenv 
sh 
sh_list_key_bindings  -nosplit
share_operations_on_one_resource  -exclusive
shell_is_in_exploration_mode 
shell_is_in_topographical_mode 
shell_is_in_xg_mode 
sim_analyze_clock_network  -from -from_fall_slew -from_rise_slew -output -to -use_probe
sim_enable_si_correlation 
sim_setup_library  -file_name_pattern -header -library -sub_circuit
sim_setup_simulator  -preserve -sim_options -simulator -simulator_type -work_dir
sim_setup_spice_deck  -enable_clock_mesh -use_pin_load
sim_validate_noise  -analysis_type -area -verbose
sim_validate_path  -from -to -transition_time -verbose
sim_validate_setup  -capacitance -from -lib_cell -to -transition_time -verbose
sim_validate_stage  -analysis_type -measure_type -transition_time -verbose
simplify_constants  -boundary_optimization
size_cell  -current_library -libraries
sizeof_collection 
snpsTest::findString  -exact -glob -regex
socket 
sort_collection  -descending -dictionary
source  -continue_on_error -echo -verbose
split 
split_register_bank  -lib_cells
start_gui  -- -file -no_windows
start_hosts  -min_hosts -timeout
start_icc2  -check_only -f -verbose
start_icc_dp  -check_only -f -verbose
start_profile  -include -output -verbose
stop_gui 
stop_hosts 
stop_profile 
streaming_dft_planner  -show -verbose
string  bytelength compare equal first index is last length map match range repeat replace tolower totitle toupper trim trimleft trimright wordend wordstart
sub_designs_of  -dt_only -hierarchy -in_partition -multiple_instances -names_only -ndt_only -partition_only -single_instances
sub_instances_of  -dt_only -hierarchy -in_partition -master_instance -names_only -ndt_only -of_references -partition_only
subst 
suppress_message 
swap_cell  -dont_preserve_constraints -file -format
switch  -exact -glob -regexp
tailcall 
tell 
then 
throw 
time 
trace 
transform_exceptions  -dry_run -fall_from -fall_through -fall_to -flatten -from -remove_ignored -rise_from -rise_through -rise_to -through -to -use_to_for_endpoints -verbose
translate  -preserve_structure
try 
unalias 
ungroup  -all -all_instances -flatten -force -prefix -simple_names -small -soft -start_level
uniquify  -base_name -cell -dont_skip_empty_designs -force -new_name -reference
unset 
unset_power_guide 
unset_rtl_to_gate_name 
unsetenv 
unsuppress_message 
update 
update_bounds  -add -bound -name -remove
update_cross_probing_files  -force -new_file -original_file -search_path -verbose -write_script_only
update_floorplan 
update_lib  -no_warnings -overwrite -permanent
update_lib_model  -reference_mode
update_lib_pg_pin_model  -pg_physical_connection -pg_pin_direction -pg_pin_name -pg_pin_type -pg_related_bias_pin -pg_voltage_name
update_lib_pin_model  -pins -power_down_function -related_bias_pin -related_ground_pin -related_power_pin
update_lib_voltage_model  -voltage
update_noise  -full
update_power 
update_scope_data  -keep_last -merge_with -remove_blocks -remove_scenarios
update_timing  -full
upf_version 
uplevel 
upvar 
use_test_model  -false -true
variable 
vwait 
which 
while 
win_select_objects  -again_at -at -create_slct_buses -index -intersect -line -radius -root -slct_targets -slct_targets_operation -visible -within
win_set_filter  -class -expand_cell_types -filter -highlighted_only -layer -level -user_filter -user_filter_cmd -visible
win_set_select_class  -all -visible
write  -exclude_references -format -hierarchy -include_anchor_cells -library -no_implicit -output -pg -scenarios
write_activity_waveforms  -coverage -exclude_cells -exclude_signals -format -hierarchical_levels -interval -output -peak_type -peak_window -strip_path -time -vcd -verbose
write_app_var  -all -only_changed_vars -output
write_arrival_annotations  -context -design -instances
write_binary_aocvm  -compress
write_bsd_rtl  -all -bsr -format -output -tap
write_bsdl  -effort -naming_check -output
write_changes  -format -output -reset
write_compile_script  -absolute_paths -destination -hierarchy -no_reports -refining -update
write_context  -boundary_only -clock -compress -format -nosplit -output
write_def  -all_vias -blockages -components -compressed -diode_pins -fixed -floating_metal_fill -lef -macro -nets -no_legalize -nondefault_rule -notch_gap -output -pg_metal_fill -pins -placed -regions_groups -routed_nets -rows_tracks_gcells -scanchain -specialnets -unit -verbose -version -vias
write_design_lib_paths  -dc_setup -filename
write_eco_design  -endpoints -force -type -verbose
write_environment  -cells -compress -consistency -constraints_only -designs -environment_only -format -no_lib_info -output -script -suffix
write_file  -exclude_references -format -hierarchy -include_anchor_cells -library -no_implicit -output -pg -scenarios
write_floorplan  -all -create_bound -create_terminal -format -net_shape -no_bound -no_create_boundary -no_placement_blockage -no_route_guide -no_voltage_area -pin_guide -placement -preroute -row -track -user_shape
write_hier_data  -config -exclude -netlist -parasitics
write_icc2_files  -environment_only -force -golden_upf -output -pg -scenarios
write_ilm_netlist  -include_all_net_pins -verbose
write_ilm_parasitics  -compress -constant_nets -format -input_port_nets
write_ilm_script  -compress -format -instance -nosplit
write_ilm_sdf  -annotated -compress -input_port_nets -no_edge -output_port_nets -significant_digits -version
write_interface_timing  -ignore_ports -include -latch_level -nosplit -significant_digits -timing_type -verbose
write_lib  -format -names_file -output
write_lib_specification_model 
write_link_library  -full_path_lib_names -nosplit -output -target
write_makefile  -absolute_paths -bsubargs -dependencies -destination -lsf -target -update
write_milkyway  -output -overwrite -scenario
write_multibit_components  -output
write_multibit_guidance_files  -prefix
write_mw_lib_files  -output -reference_control_file -stream_layer_map_file -technology
write_parasitics  -format -min -nets -no_name_mapping -output -ratio -script
write_partition  -destination -format -hierarchy -type
write_partition_constraints  -destination -hierarchy -update
write_physical_annotations  -append -boundary_nets -cells_only -format -nets_only -parasitics -sdf -version
write_physical_constraints  -no_site_row -output -pre_route
write_qtm_model  -out_dir -text
write_rp_groups  -all -create -hierarchy -include -instance -keepout -leaf -nosplit -output -quiet
write_rtl_load  -format -output
write_saif  -cells -derate_glitch -exclude_sdpd -instances -no_hierarchy -output -propagated -rtl
write_scan_def  -expand_elements -output
write_script  -compress -format -full_path_lib_names -hierarchy -include -no_annotated_check -no_annotated_delay -no_cg -nosplit -output
write_sdc  -compress -include -nosplit -version
write_sdf  -annotated -compress -context -delay_calculation_only_mode -enabled_arcs_only -exclude -exclude_cells -include -input_port_nets -instance -levels -map -no_cell_delays -no_edge -no_edge_merging -no_internal_pins -no_negative_values -no_net_delays -no_timing_checks -output_port_nets -significant_digits -version
write_sdf_constraints  -compress -context -cover_design -fall_from -fall_through -from -max_paths -nworst -rise_from -rise_through -significant_digits -slack_lesser_than -through -to -version
write_spice_deck  -align_aggressors -analysis_type -ground_coupling_capacitors -header -initial_delay -logic_one_name -logic_one_voltage -logic_zero_name -logic_zero_voltage -minimum_transition_time -output -sample_size -sub_circuit_file -sweep_size -sweep_step -time_precision -transient_size -transient_step -use_probe -user_measures
write_test  -format -output
write_test_model  -design -format -inclusive -names -output
write_test_protocol  -design -disable_codecs -instruction -names -output -test_mode
write_timing_context  -format -nosplit -output -scenarios
write_tmax_library  -path
yield 
yieldto 
