module mux2_1(input i0,i1,sel,output y);
  assign y=(~sel&i0)|(sel&i1);
endmodule

