set_property PACKAGE_PIN L1 [get_ports {led[0]}]
set_property PACKAGE_PIN P1 [get_ports {led[1]}]
set_property PACKAGE_PIN N3 [get_ports {led[2]}]
set_property PACKAGE_PIN P3 [get_ports {led[3]}]
set_property PACKAGE_PIN U3 [get_ports {led[4]}]
set_property PACKAGE_PIN W3 [get_ports {led[5]}]
set_property PACKAGE_PIN V3 [get_ports {led[6]}]
set_property PACKAGE_PIN V13 [get_ports {led[7]}]
set_property PACKAGE_PIN V14 [get_ports {led[8]}]
set_property PACKAGE_PIN U14 [get_ports {led[9]}]
set_property PACKAGE_PIN U15 [get_ports {led[10]}]
set_property PACKAGE_PIN W18 [get_ports {led[11]}]
set_property PACKAGE_PIN V19 [get_ports {led[12]}]
set_property PACKAGE_PIN U19 [get_ports {led[13]}]
set_property PACKAGE_PIN E19 [get_ports {led[14]}]
set_property PACKAGE_PIN U16 [get_ports {led[15]}]
set_property PACKAGE_PIN W7 [get_ports {ssDisp[0]}]
set_property PACKAGE_PIN W6 [get_ports {ssDisp[1]}]
set_property PACKAGE_PIN U8 [get_ports {ssDisp[2]}]
set_property PACKAGE_PIN V8 [get_ports {ssDisp[3]}]
set_property PACKAGE_PIN U5 [get_ports {ssDisp[4]}]
set_property PACKAGE_PIN V5 [get_ports {ssDisp[5]}]
set_property PACKAGE_PIN U7 [get_ports {ssDisp[6]}]
set_property PACKAGE_PIN V7 [get_ports {ssDisp[7]}]
set_property PACKAGE_PIN W4 [get_ports {ssSel[0]}]
set_property PACKAGE_PIN V4 [get_ports {ssSel[1]}]
set_property PACKAGE_PIN U4 [get_ports {ssSel[2]}]
set_property PACKAGE_PIN U2 [get_ports {ssSel[3]}]
set_property PACKAGE_PIN J1 [get_ports {row[0]}]
set_property PACKAGE_PIN L2 [get_ports {row[1]}]
set_property PACKAGE_PIN J2 [get_ports {row[2]}]
set_property PACKAGE_PIN N2 [get_ports {row[3]}]
set_property PACKAGE_PIN K2 [get_ports {col[0]}]
set_property PACKAGE_PIN H2 [get_ports {col[1]}]
set_property PACKAGE_PIN G3 [get_ports {col[2]}]
set_property PACKAGE_PIN A14 [get_ports {ResetPW}]
set_property PACKAGE_PIN A15 [get_ports {init}]
set_property PACKAGE_PIN W5 [get_ports clk]

set_property IOSTANDARD LVCMOS18 [get_ports {led[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssDisp[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssDisp[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssDisp[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssDisp[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssDisp[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssDisp[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssDisp[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssDisp[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssSel[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssSel[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssSel[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ssSel[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {row[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {row[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {row[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {row[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {col[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {col[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {col[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ResetPW}]
set_property IOSTANDARD LVCMOS18 [get_ports {init}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets init_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets col_IBUF[0]]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets col_IBUF[2]]

create_clock -period 10.000 -name clk0 -waveform {0.000 5.000} [get_ports clk]