{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675776607444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675776607445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 07 21:30:07 2023 " "Processing started: Tue Feb 07 21:30:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675776607445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675776607445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675776607445 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675776608090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/altera/Experiment7/digital monitor/top/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675776608145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675776608145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan.v 1 1 " "Found 1 design units, including 1 entities, in source file scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan " "Found entity 1: scan" {  } { { "scan.v" "" { Text "C:/altera/Experiment7/digital monitor/top/scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675776608149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675776608149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.v" "" { Text "C:/altera/Experiment7/digital monitor/top/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675776608153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675776608153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/altera/Experiment7/digital monitor/top/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675776608157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675776608157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test02.v 1 1 " "Found 1 design units, including 1 entities, in source file test02.v" { { "Info" "ISGN_ENTITY_NAME" "1 test02 " "Found entity 1: test02" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675776608161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675776608161 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(12) " "Verilog HDL Instantiation warning at top.v(12): instance has no name" {  } { { "top.v" "" { Text "C:/altera/Experiment7/digital monitor/top/top.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1675776608162 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(13) " "Verilog HDL Instantiation warning at top.v(13): instance has no name" {  } { { "top.v" "" { Text "C:/altera/Experiment7/digital monitor/top/top.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1675776608162 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(14) " "Verilog HDL Instantiation warning at top.v(14): instance has no name" {  } { { "top.v" "" { Text "C:/altera/Experiment7/digital monitor/top/top.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1675776608162 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(15) " "Verilog HDL Instantiation warning at top.v(15): instance has no name" {  } { { "top.v" "" { Text "C:/altera/Experiment7/digital monitor/top/top.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1675776608162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675776608201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:comb_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:comb_3\"" {  } { { "top.v" "comb_3" { Text "C:/altera/Experiment7/digital monitor/top/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan scan:comb_4 " "Elaborating entity \"scan\" for hierarchy \"scan:comb_4\"" {  } { { "top.v" "comb_4" { Text "C:/altera/Experiment7/digital monitor/top/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 scan.v(12) " "Verilog HDL assignment warning at scan.v(12): truncated value with size 32 to match size of target (2)" {  } { { "scan.v" "" { Text "C:/altera/Experiment7/digital monitor/top/scan.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675776608239 "|top|scan:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 scan.v(19) " "Verilog HDL assignment warning at scan.v(19): truncated value with size 8 to match size of target (2)" {  } { { "scan.v" "" { Text "C:/altera/Experiment7/digital monitor/top/scan.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675776608239 "|top|scan:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test02 test02:comb_5 " "Elaborating entity \"test02\" for hierarchy \"test02:comb_5\"" {  } { { "top.v" "comb_5" { Text "C:/altera/Experiment7/digital monitor/top/top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02.v(9) " "Verilog HDL assignment warning at test02.v(9): truncated value with size 32 to match size of target (4)" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675776608247 "|top|test02:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02.v(10) " "Verilog HDL assignment warning at test02.v(10): truncated value with size 32 to match size of target (4)" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675776608247 "|top|test02:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_en test02.v(13) " "Verilog HDL Always Construct warning at test02.v(13): variable \"n_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675776608247 "|top|test02:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b test02.v(15) " "Verilog HDL Always Construct warning at test02.v(15): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675776608247 "|top|test02:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a test02.v(16) " "Verilog HDL Always Construct warning at test02.v(16): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675776608247 "|top|test02:comb_5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "test02.v(14) " "Verilog HDL Case Statement warning at test02.v(14): incomplete case statement has no default case item" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1675776608247 "|top|test02:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out test02.v(11) " "Verilog HDL Always Construct warning at test02.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675776608247 "|top|test02:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] test02.v(19) " "Inferred latch for \"out\[0\]\" at test02.v(19)" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675776608248 "|top|test02:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] test02.v(19) " "Inferred latch for \"out\[1\]\" at test02.v(19)" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675776608248 "|top|test02:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] test02.v(19) " "Inferred latch for \"out\[2\]\" at test02.v(19)" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675776608248 "|top|test02:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] test02.v(19) " "Inferred latch for \"out\[3\]\" at test02.v(19)" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675776608248 "|top|test02:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:comb_6 " "Elaborating entity \"LED\" for hierarchy \"LED:comb_6\"" {  } { { "top.v" "comb_6" { Text "C:/altera/Experiment7/digital monitor/top/top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608255 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02:comb_5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02:comb_5\|Mod0\"" {  } { { "test02.v" "Mod0" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675776608534 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02:comb_5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02:comb_5\|Div0\"" {  } { { "test02.v" "Div0" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675776608534 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1675776608534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test02:comb_5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"test02:comb_5\|lpm_divide:Mod0\"" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675776608636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test02:comb_5\|lpm_divide:Mod0 " "Instantiated megafunction \"test02:comb_5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608636 ""}  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675776608636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b8m " "Found entity 1: lpm_divide_b8m" {  } { { "db/lpm_divide_b8m.tdf" "" { Text "C:/altera/Experiment7/digital monitor/top/db/lpm_divide_b8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675776608689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675776608689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/altera/Experiment7/digital monitor/top/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675776608714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675776608714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "C:/altera/Experiment7/digital monitor/top/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675776608741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675776608741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/Experiment7/digital monitor/top/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675776608855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675776608855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/Experiment7/digital monitor/top/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675776608912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675776608912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test02:comb_5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"test02:comb_5\|lpm_divide:Div0\"" {  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675776608938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test02:comb_5\|lpm_divide:Div0 " "Instantiated megafunction \"test02:comb_5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675776608938 ""}  } { { "test02.v" "" { Text "C:/altera/Experiment7/digital monitor/top/test02.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675776608938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8gm " "Found entity 1: lpm_divide_8gm" {  } { { "db/lpm_divide_8gm.tdf" "" { Text "C:/altera/Experiment7/digital monitor/top/db/lpm_divide_8gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675776608988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675776608988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1675776609251 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675776609560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675776609560 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675776609633 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675776609633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675776609633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675776609633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675776609655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 07 21:30:09 2023 " "Processing ended: Tue Feb 07 21:30:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675776609655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675776609655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675776609655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675776609655 ""}
