Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Jul 31 00:32:53 2018
| Host         : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.272        0.000                      0                13877        0.021        0.000                      0                13877        3.000        0.000                       0                  6671  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_in1                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1        0.272        0.000                      0                13877        0.021        0.000                      0                13877        3.750        0.000                       0                  6667  
  clkfbout_design_1_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1
  To Clock:  clk_out1_design_1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_HTA_0/inst/ap_CS_fsm_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 0.456ns (5.063%)  route 8.550ns (94.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 7.983 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.835    -1.259    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X3Y4           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=162, routed)         8.550     7.747    design_1_i/Ext_HTA_0/inst/ap_rst
    SLICE_X93Y25         FDRE                                         r  design_1_i/Ext_HTA_0/inst/ap_CS_fsm_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.602     7.983    design_1_i/Ext_HTA_0/inst/ap_clk
    SLICE_X93Y25         FDRE                                         r  design_1_i/Ext_HTA_0/inst/ap_CS_fsm_reg[63]/C
                         clock pessimism              0.539     8.522    
                         clock uncertainty           -0.074     8.448    
    SLICE_X93Y25         FDRE (Setup_fdre_C_R)       -0.429     8.019    design_1_i/Ext_HTA_0/inst/ap_CS_fsm_reg[63]
  -------------------------------------------------------------------
                         required time                          8.019    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_HTA_0/inst/ap_CS_fsm_reg[70]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 0.456ns (5.063%)  route 8.550ns (94.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 7.983 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.835    -1.259    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X3Y4           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=162, routed)         8.550     7.747    design_1_i/Ext_HTA_0/inst/ap_rst
    SLICE_X93Y25         FDRE                                         r  design_1_i/Ext_HTA_0/inst/ap_CS_fsm_reg[70]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.602     7.983    design_1_i/Ext_HTA_0/inst/ap_clk
    SLICE_X93Y25         FDRE                                         r  design_1_i/Ext_HTA_0/inst/ap_CS_fsm_reg[70]/C
                         clock pessimism              0.539     8.522    
                         clock uncertainty           -0.074     8.448    
    SLICE_X93Y25         FDRE (Setup_fdre_C_R)       -0.429     8.019    design_1_i/Ext_HTA_0/inst/ap_CS_fsm_reg[70]
  -------------------------------------------------------------------
                         required time                          8.019    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 2.644ns (28.978%)  route 6.480ns (71.022%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.742    -1.352    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X27Y37         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.933 r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/Q
                         net (fo=4, routed)           1.180     0.247    design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522[16]
    SLICE_X26Y33         LUT6 (Prop_lut6_I2_O)        0.299     0.546 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     0.546    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.079 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.308 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_3/CO[2]
                         net (fo=3, routed)           1.059     2.367    design_1_i/Ext_KWTA32k_0/inst/tmp_75_fu_3075_p2
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.310     2.677 f  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1/O
                         net (fo=5, routed)           0.603     3.279    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150     3.429 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=4, routed)           0.594     4.023    design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_vld
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.332     4.355 r  design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.642     4.997    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/alloc_addr_ap_ack
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/ap_CS_fsm[2]_i_2/O
                         net (fo=12, routed)          0.361     5.481    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U_n_1
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.605 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[43]_i_2/O
                         net (fo=4, routed)           0.337     5.942    design_1_i/Ext_KWTA32k_0/inst/tmp_5_reg_41090
    SLICE_X46Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.066 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[28]_i_1/O
                         net (fo=385, routed)         1.705     7.772    design_1_i/Ext_KWTA32k_0/inst/ap_NS_fsm[28]
    SLICE_X60Y55         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.543     7.923    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X60Y55         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[60]/C
                         clock pessimism              0.525     8.448    
                         clock uncertainty           -0.074     8.374    
    SLICE_X60Y55         FDRE (Setup_fdre_C_CE)      -0.205     8.169    design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[60]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 2.644ns (29.059%)  route 6.455ns (70.941%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.742    -1.352    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X27Y37         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.933 r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/Q
                         net (fo=4, routed)           1.180     0.247    design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522[16]
    SLICE_X26Y33         LUT6 (Prop_lut6_I2_O)        0.299     0.546 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     0.546    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.079 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.308 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_3/CO[2]
                         net (fo=3, routed)           1.059     2.367    design_1_i/Ext_KWTA32k_0/inst/tmp_75_fu_3075_p2
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.310     2.677 f  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1/O
                         net (fo=5, routed)           0.603     3.279    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150     3.429 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=4, routed)           0.594     4.023    design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_vld
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.332     4.355 r  design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.642     4.997    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/alloc_addr_ap_ack
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/ap_CS_fsm[2]_i_2/O
                         net (fo=12, routed)          0.361     5.481    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U_n_1
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.605 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[43]_i_2/O
                         net (fo=4, routed)           0.337     5.942    design_1_i/Ext_KWTA32k_0/inst/tmp_5_reg_41090
    SLICE_X46Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.066 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[28]_i_1/O
                         net (fo=385, routed)         1.680     7.746    design_1_i/Ext_KWTA32k_0/inst/ap_NS_fsm[28]
    SLICE_X60Y53         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.543     7.923    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X60Y53         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[52]/C
                         clock pessimism              0.525     8.448    
                         clock uncertainty           -0.074     8.374    
    SLICE_X60Y53         FDRE (Setup_fdre_C_CE)      -0.205     8.169    design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[52]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/p_Val2_51_reg_4128_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 2.644ns (29.059%)  route 6.455ns (70.941%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.742    -1.352    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X27Y37         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.933 r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/Q
                         net (fo=4, routed)           1.180     0.247    design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522[16]
    SLICE_X26Y33         LUT6 (Prop_lut6_I2_O)        0.299     0.546 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     0.546    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.079 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.308 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_3/CO[2]
                         net (fo=3, routed)           1.059     2.367    design_1_i/Ext_KWTA32k_0/inst/tmp_75_fu_3075_p2
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.310     2.677 f  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1/O
                         net (fo=5, routed)           0.603     3.279    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150     3.429 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=4, routed)           0.594     4.023    design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_vld
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.332     4.355 r  design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.642     4.997    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/alloc_addr_ap_ack
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/ap_CS_fsm[2]_i_2/O
                         net (fo=12, routed)          0.361     5.481    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U_n_1
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.605 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[43]_i_2/O
                         net (fo=4, routed)           0.337     5.942    design_1_i/Ext_KWTA32k_0/inst/tmp_5_reg_41090
    SLICE_X46Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.066 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[28]_i_1/O
                         net (fo=385, routed)         1.680     7.746    design_1_i/Ext_KWTA32k_0/inst/ap_NS_fsm[28]
    SLICE_X60Y53         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_51_reg_4128_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.543     7.923    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X60Y53         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_51_reg_4128_reg[58]/C
                         clock pessimism              0.525     8.448    
                         clock uncertainty           -0.074     8.374    
    SLICE_X60Y53         FDRE (Setup_fdre_C_CE)      -0.205     8.169    design_1_i/Ext_KWTA32k_0/inst/p_Val2_51_reg_4128_reg[58]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/p_Val2_53_reg_4113_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 2.644ns (29.059%)  route 6.455ns (70.941%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.742    -1.352    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X27Y37         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.933 r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/Q
                         net (fo=4, routed)           1.180     0.247    design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522[16]
    SLICE_X26Y33         LUT6 (Prop_lut6_I2_O)        0.299     0.546 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     0.546    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.079 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.308 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_3/CO[2]
                         net (fo=3, routed)           1.059     2.367    design_1_i/Ext_KWTA32k_0/inst/tmp_75_fu_3075_p2
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.310     2.677 f  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1/O
                         net (fo=5, routed)           0.603     3.279    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150     3.429 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=4, routed)           0.594     4.023    design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_vld
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.332     4.355 r  design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.642     4.997    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/alloc_addr_ap_ack
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/ap_CS_fsm[2]_i_2/O
                         net (fo=12, routed)          0.361     5.481    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U_n_1
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.605 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[43]_i_2/O
                         net (fo=4, routed)           0.337     5.942    design_1_i/Ext_KWTA32k_0/inst/tmp_5_reg_41090
    SLICE_X46Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.066 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[28]_i_1/O
                         net (fo=385, routed)         1.680     7.746    design_1_i/Ext_KWTA32k_0/inst/ap_NS_fsm[28]
    SLICE_X60Y53         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_53_reg_4113_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.543     7.923    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X60Y53         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_53_reg_4113_reg[52]/C
                         clock pessimism              0.525     8.448    
                         clock uncertainty           -0.074     8.374    
    SLICE_X60Y53         FDRE (Setup_fdre_C_CE)      -0.205     8.169    design_1_i/Ext_KWTA32k_0/inst/p_Val2_53_reg_4113_reg[52]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/p_Val2_53_reg_4113_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 2.644ns (29.059%)  route 6.455ns (70.941%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.742    -1.352    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X27Y37         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.933 r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/Q
                         net (fo=4, routed)           1.180     0.247    design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522[16]
    SLICE_X26Y33         LUT6 (Prop_lut6_I2_O)        0.299     0.546 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     0.546    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.079 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.308 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_3/CO[2]
                         net (fo=3, routed)           1.059     2.367    design_1_i/Ext_KWTA32k_0/inst/tmp_75_fu_3075_p2
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.310     2.677 f  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1/O
                         net (fo=5, routed)           0.603     3.279    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150     3.429 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=4, routed)           0.594     4.023    design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_vld
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.332     4.355 r  design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.642     4.997    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/alloc_addr_ap_ack
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/ap_CS_fsm[2]_i_2/O
                         net (fo=12, routed)          0.361     5.481    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U_n_1
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.605 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[43]_i_2/O
                         net (fo=4, routed)           0.337     5.942    design_1_i/Ext_KWTA32k_0/inst/tmp_5_reg_41090
    SLICE_X46Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.066 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[28]_i_1/O
                         net (fo=385, routed)         1.680     7.746    design_1_i/Ext_KWTA32k_0/inst/ap_NS_fsm[28]
    SLICE_X60Y53         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_53_reg_4113_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.543     7.923    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X60Y53         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_53_reg_4113_reg[58]/C
                         clock pessimism              0.525     8.448    
                         clock uncertainty           -0.074     8.374    
    SLICE_X60Y53         FDRE (Setup_fdre_C_CE)      -0.205     8.169    design_1_i/Ext_KWTA32k_0/inst/p_Val2_53_reg_4113_reg[58]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/val_assign_3_cast_reg_4638_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/top_heap_V_3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 1.324ns (14.386%)  route 7.879ns (85.614%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.273ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.821    -1.273    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X7Y29          FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/val_assign_3_cast_reg_4638_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.817 r  design_1_i/Ext_KWTA32k_0/inst/val_assign_3_cast_reg_4638_reg[23]/Q
                         net (fo=1, routed)           0.622    -0.195    design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_3_U/Ext_KWTA32k_heap_cud_ram_U/val_assign_3_cast_reg_4638_reg[29][9]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.124    -0.071 r  design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_3_U/Ext_KWTA32k_heap_cud_ram_U/ram_reg_i_129__1/O
                         net (fo=1, routed)           1.487     1.416    design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_3_U/Ext_KWTA32k_heap_cud_ram_U/ram_reg_i_129__1_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I1_O)        0.124     1.540 r  design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_3_U/Ext_KWTA32k_heap_cud_ram_U/ram_reg_i_127__1/O
                         net (fo=36, routed)          1.760     3.300    design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_3_U/Ext_KWTA32k_heap_cud_ram_U/ram_reg_86
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.424 r  design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_3_U/Ext_KWTA32k_heap_cud_ram_U/ram_reg_i_102__1/O
                         net (fo=2, routed)           1.015     4.439    design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_3_U_n_280
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.124     4.563 f  design_1_i/Ext_KWTA32k_0/inst/storemerge1_reg_1575[63]_i_14/O
                         net (fo=1, routed)           0.595     5.159    design_1_i/Ext_KWTA32k_0/inst/storemerge1_reg_1575[63]_i_14_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.283 r  design_1_i/Ext_KWTA32k_0/inst/storemerge1_reg_1575[63]_i_4/O
                         net (fo=64, routed)          1.170     6.453    design_1_i/Ext_KWTA32k_0/inst/storemerge1_reg_1575[63]_i_4_n_0
    SLICE_X56Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.577 r  design_1_i/Ext_KWTA32k_0/inst/storemerge1_reg_1575[14]_i_2/O
                         net (fo=2, routed)           1.229     7.806    design_1_i/Ext_KWTA32k_0/inst/storemerge1_reg_1575[14]_i_2_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  design_1_i/Ext_KWTA32k_0/inst/top_heap_V_3[14]_i_1/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/Ext_KWTA32k_0/inst/top_heap_V_3[14]_i_1_n_0
    SLICE_X52Y39         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/top_heap_V_3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.477     7.858    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X52Y39         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/top_heap_V_3_reg[14]/C
                         clock pessimism              0.539     8.397    
                         clock uncertainty           -0.074     8.323    
    SLICE_X52Y39         FDRE (Setup_fdre_C_D)        0.031     8.354    design_1_i/Ext_KWTA32k_0/inst/top_heap_V_3_reg[14]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/p_Val2_47_reg_4118_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 2.644ns (29.353%)  route 6.364ns (70.647%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 7.847 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.742    -1.352    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X27Y37         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.933 r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/Q
                         net (fo=4, routed)           1.180     0.247    design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522[16]
    SLICE_X26Y33         LUT6 (Prop_lut6_I2_O)        0.299     0.546 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     0.546    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.079 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.308 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_3/CO[2]
                         net (fo=3, routed)           1.059     2.367    design_1_i/Ext_KWTA32k_0/inst/tmp_75_fu_3075_p2
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.310     2.677 f  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1/O
                         net (fo=5, routed)           0.603     3.279    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150     3.429 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=4, routed)           0.594     4.023    design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_vld
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.332     4.355 r  design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.642     4.997    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/alloc_addr_ap_ack
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/ap_CS_fsm[2]_i_2/O
                         net (fo=12, routed)          0.361     5.481    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U_n_1
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.605 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[43]_i_2/O
                         net (fo=4, routed)           0.337     5.942    design_1_i/Ext_KWTA32k_0/inst/tmp_5_reg_41090
    SLICE_X46Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.066 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[28]_i_1/O
                         net (fo=385, routed)         1.589     7.655    design_1_i/Ext_KWTA32k_0/inst/ap_NS_fsm[28]
    SLICE_X52Y60         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_47_reg_4118_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.467     7.847    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X52Y60         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_47_reg_4118_reg[43]/C
                         clock pessimism              0.525     8.372    
                         clock uncertainty           -0.074     8.298    
    SLICE_X52Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.093    design_1_i/Ext_KWTA32k_0/inst/p_Val2_47_reg_4118_reg[43]
  -------------------------------------------------------------------
                         required time                          8.093    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/p_Val2_47_reg_4118_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 2.644ns (29.353%)  route 6.364ns (70.647%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 7.847 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.742    -1.352    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X27Y37         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.933 r  design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522_reg[16]/Q
                         net (fo=4, routed)           1.180     0.247    design_1_i/Ext_KWTA32k_0/inst/tmp_68_reg_4522[16]
    SLICE_X26Y33         LUT6 (Prop_lut6_I2_O)        0.299     0.546 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     0.546    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_24_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.079 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.079    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_9_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.308 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_3/CO[2]
                         net (fo=3, routed)           1.059     2.367    design_1_i/Ext_KWTA32k_0/inst/tmp_75_fu_3075_p2
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.310     2.677 f  design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1/O
                         net (fo=5, routed)           0.603     3.279    design_1_i/Ext_KWTA32k_0/inst/alloc_addr[20]_INST_0_i_1_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150     3.429 r  design_1_i/Ext_KWTA32k_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=4, routed)           0.594     4.023    design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_vld
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.332     4.355 r  design_1_i/acc32kmau_0/inst/grp_HLS_malloc_1_s_fu_99/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.642     4.997    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/alloc_addr_ap_ack
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U/Ext_KWTA32k_extrakbM_rom_U/ap_CS_fsm[2]_i_2/O
                         net (fo=12, routed)          0.361     5.481    design_1_i/Ext_KWTA32k_0/inst/extra_mask_V_U_n_1
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.605 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[43]_i_2/O
                         net (fo=4, routed)           0.337     5.942    design_1_i/Ext_KWTA32k_0/inst/tmp_5_reg_41090
    SLICE_X46Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.066 r  design_1_i/Ext_KWTA32k_0/inst/ap_CS_fsm[28]_i_1/O
                         net (fo=385, routed)         1.589     7.655    design_1_i/Ext_KWTA32k_0/inst/ap_NS_fsm[28]
    SLICE_X52Y60         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_47_reg_4118_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        1.467     7.847    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X52Y60         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_47_reg_4118_reg[48]/C
                         clock pessimism              0.525     8.372    
                         clock uncertainty           -0.074     8.298    
    SLICE_X52Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.093    design_1_i/Ext_KWTA32k_0/inst/p_Val2_47_reg_4118_reg[48]
  -------------------------------------------------------------------
                         required time                          8.093    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  0.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_2_load_3_reg_982_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/tmp_49_reg_4425_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.721%)  route 0.204ns (52.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.579    -0.622    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X29Y50         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_2_load_3_reg_982_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_2_load_3_reg_982_reg[10]/Q
                         net (fo=1, routed)           0.204    -0.277    design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_2_load_3_reg_982[10]
    SLICE_X29Y46         LUT4 (Prop_lut4_I3_O)        0.045    -0.232 r  design_1_i/Ext_KWTA32k_0/inst/tmp_49_reg_4425[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/Ext_KWTA32k_0/inst/tmp_49_fu_2717_p2[10]
    SLICE_X29Y46         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/tmp_49_reg_4425_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.856    -0.850    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X29Y46         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/tmp_49_reg_4425_reg[10]/C
                         clock pessimism              0.505    -0.344    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.091    -0.253    design_1_i/Ext_KWTA32k_0/inst/tmp_49_reg_4425_reg[10]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/Ext_HTA_0/inst/r_V_13_reg_3043_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/addr_HTA_V_3_reg_4693_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.388%)  route 0.198ns (51.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.554    -0.647    design_1_i/Ext_HTA_0/inst/ap_clk
    SLICE_X40Y17         FDRE                                         r  design_1_i/Ext_HTA_0/inst/r_V_13_reg_3043_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/Ext_HTA_0/inst/r_V_13_reg_3043_reg[6]/Q
                         net (fo=2, routed)           0.198    -0.307    design_1_i/Ext_HTA_0/inst/r_V_13_reg_3043[6]
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.045    -0.262 r  design_1_i/Ext_HTA_0/inst/alloc_allocated_addr_V[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/Ext_KWTA32k_0/inst/com_port_allocated_addr_V[6]
    SLICE_X51Y17         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/addr_HTA_V_3_reg_4693_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.815    -0.891    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X51Y17         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/addr_HTA_V_3_reg_4693_reg[6]/C
                         clock pessimism              0.500    -0.390    
    SLICE_X51Y17         FDRE (Hold_fdre_C_D)         0.091    -0.299    design_1_i/Ext_KWTA32k_0/inst/addr_HTA_V_3_reg_4693_reg[6]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/Ext_HTA_0/inst/r_V_15_reg_2991_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/addr_HTA_V_3_reg_4693_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.430%)  route 0.233ns (55.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.553    -0.648    design_1_i/Ext_HTA_0/inst/ap_clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/Ext_HTA_0/inst/r_V_15_reg_2991_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  design_1_i/Ext_HTA_0/inst/r_V_15_reg_2991_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.274    design_1_i/Ext_HTA_0/inst/r_V_15_reg_2991[4]
    SLICE_X50Y22         LUT5 (Prop_lut5_I1_O)        0.045    -0.229 r  design_1_i/Ext_HTA_0/inst/alloc_allocated_addr_V[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/Ext_KWTA32k_0/inst/com_port_allocated_addr_V[4]
    SLICE_X50Y22         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/addr_HTA_V_3_reg_4693_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.810    -0.896    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X50Y22         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/addr_HTA_V_3_reg_4693_reg[4]/C
                         clock pessimism              0.500    -0.395    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.120    -0.275    design_1_i/Ext_KWTA32k_0/inst/addr_HTA_V_3_reg_4693_reg[4]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/top_heap_V_1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.438%)  route 0.246ns (63.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.582    -0.619    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X67Y50         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/top_heap_V_1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/Ext_KWTA32k_0/inst/top_heap_V_1_reg[31]/Q
                         net (fo=5, routed)           0.246    -0.232    design_1_i/Ext_KWTA32k_0/inst/top_heap_V_1[31]
    SLICE_X71Y48         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.853    -0.853    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X71Y48         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[31]/C
                         clock pessimism              0.505    -0.347    
    SLICE_X71Y48         FDRE (Hold_fdre_C_D)         0.066    -0.281    design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[31]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/reg_1746_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_3_load_reg_1613_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.039%)  route 0.200ns (48.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.561    -0.640    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X38Y48         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/reg_1746_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  design_1_i/Ext_KWTA32k_0/inst/reg_1746_reg[4]/Q
                         net (fo=6, routed)           0.200    -0.275    design_1_i/Ext_KWTA32k_0/inst/Ext_KWTA32k_mux_4lbW_U4/reg_1746_reg[31][4]
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  design_1_i/Ext_KWTA32k_0/inst/Ext_KWTA32k_mux_4lbW_U4/heap_tree_V_3_load_reg_1613[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/Ext_KWTA32k_0/inst/Ext_KWTA32k_mux_4lbW_U4_n_99
    SLICE_X37Y51         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_3_load_reg_1613_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.827    -0.879    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_3_load_reg_1613_reg[4]/C
                         clock pessimism              0.505    -0.373    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.091    -0.282    design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_3_load_reg_1613_reg[4]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/Ext_HTA_0/inst/TMP_0_V_1_reg_3022_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_HTA_0/inst/TMP_0_V_1_cast_reg_3032_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.312%)  route 0.247ns (63.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.553    -0.648    design_1_i/Ext_HTA_0/inst/ap_clk
    SLICE_X52Y12         FDRE                                         r  design_1_i/Ext_HTA_0/inst/TMP_0_V_1_reg_3022_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  design_1_i/Ext_HTA_0/inst/TMP_0_V_1_reg_3022_reg[5]/Q
                         net (fo=2, routed)           0.247    -0.259    design_1_i/Ext_HTA_0/inst/TMP_0_V_1_reg_3022[5]
    SLICE_X48Y15         FDRE                                         r  design_1_i/Ext_HTA_0/inst/TMP_0_V_1_cast_reg_3032_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.821    -0.885    design_1_i/Ext_HTA_0/inst/ap_clk
    SLICE_X48Y15         FDRE                                         r  design_1_i/Ext_HTA_0/inst/TMP_0_V_1_cast_reg_3032_reg[5]/C
                         clock pessimism              0.500    -0.384    
    SLICE_X48Y15         FDRE (Hold_fdre_C_D)         0.070    -0.314    design_1_i/Ext_HTA_0/inst/TMP_0_V_1_cast_reg_3032_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/Ext_HTA_0/inst/t_V_reg_555_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_HTA_0/inst/tmp_75_reg_2800_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.091%)  route 0.188ns (55.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.549    -0.652    design_1_i/Ext_HTA_0/inst/ap_clk
    SLICE_X50Y31         FDRE                                         r  design_1_i/Ext_HTA_0/inst/t_V_reg_555_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.504 r  design_1_i/Ext_HTA_0/inst/t_V_reg_555_reg[2]/Q
                         net (fo=4, routed)           0.188    -0.316    design_1_i/Ext_HTA_0/inst/t_V_reg_555_reg_n_0_[2]
    SLICE_X49Y31         FDRE                                         r  design_1_i/Ext_HTA_0/inst/tmp_75_reg_2800_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.818    -0.888    design_1_i/Ext_HTA_0/inst/ap_clk
    SLICE_X49Y31         FDRE                                         r  design_1_i/Ext_HTA_0/inst/tmp_75_reg_2800_reg[2]/C
                         clock pessimism              0.500    -0.387    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.013    -0.374    design_1_i/Ext_HTA_0/inst/tmp_75_reg_2800_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/Ext_HTA_0/inst/mark_mask_V_U/Ext_HTA_mark_mask_V_rom_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_HTA_0/inst/p_Repl2_4_reg_3171_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.169%)  route 0.226ns (54.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.558    -0.643    design_1_i/Ext_HTA_0/inst/mark_mask_V_U/Ext_HTA_mark_mask_V_rom_U/ap_clk
    SLICE_X45Y11         FDRE                                         r  design_1_i/Ext_HTA_0/inst/mark_mask_V_U/Ext_HTA_mark_mask_V_rom_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  design_1_i/Ext_HTA_0/inst/mark_mask_V_U/Ext_HTA_mark_mask_V_rom_U/q0_reg[3]/Q
                         net (fo=3, routed)           0.226    -0.276    design_1_i/Ext_HTA_0/inst/mark_mask_V_U/Ext_HTA_mark_mask_V_rom_U/q0[2]
    SLICE_X52Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.231 r  design_1_i/Ext_HTA_0/inst/mark_mask_V_U/Ext_HTA_mark_mask_V_rom_U/p_Repl2_4_reg_3171[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/Ext_HTA_0/inst/p_Repl2_4_fu_2394_p2
    SLICE_X52Y11         FDRE                                         r  design_1_i/Ext_HTA_0/inst/p_Repl2_4_reg_3171_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.821    -0.885    design_1_i/Ext_HTA_0/inst/ap_clk
    SLICE_X52Y11         FDRE                                         r  design_1_i/Ext_HTA_0/inst/p_Repl2_4_reg_3171_reg[0]/C
                         clock pessimism              0.500    -0.384    
    SLICE_X52Y11         FDRE (Hold_fdre_C_D)         0.091    -0.293    design_1_i/Ext_HTA_0/inst/p_Repl2_4_reg_3171_reg[0]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/Ext_KWTA32k_0/inst/top_heap_V_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.230%)  route 0.248ns (63.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.560    -0.641    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X48Y49         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/top_heap_V_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  design_1_i/Ext_KWTA32k_0/inst/top_heap_V_1_reg[6]/Q
                         net (fo=5, routed)           0.248    -0.252    design_1_i/Ext_KWTA32k_0/inst/top_heap_V_1[6]
    SLICE_X50Y50         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.823    -0.883    design_1_i/Ext_KWTA32k_0/inst/ap_clk
    SLICE_X50Y50         FDRE                                         r  design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[6]/C
                         clock pessimism              0.505    -0.377    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.063    -0.314    design_1_i/Ext_KWTA32k_0/inst/p_Val2_49_reg_4123_reg[6]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/Ext_HTA_0/inst/r_V_15_reg_2991_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ext_HTA_0/inst/p_03578_0_in_reg_708_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.549    -0.652    design_1_i/Ext_HTA_0/inst/ap_clk
    SLICE_X52Y18         FDRE                                         r  design_1_i/Ext_HTA_0/inst/r_V_15_reg_2991_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/Ext_HTA_0/inst/r_V_15_reg_2991_reg[1]/Q
                         net (fo=2, routed)           0.241    -0.270    design_1_i/Ext_HTA_0/inst/r_V_15_reg_2991[1]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.045    -0.225 r  design_1_i/Ext_HTA_0/inst/p_03578_0_in_reg_708[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/Ext_HTA_0/inst/p_03578_0_in_reg_708[1]_i_1_n_0
    SLICE_X49Y17         FDRE                                         r  design_1_i/Ext_HTA_0/inst/p_03578_0_in_reg_708_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6665, routed)        0.819    -0.887    design_1_i/Ext_HTA_0/inst/ap_clk
    SLICE_X49Y17         FDRE                                         r  design_1_i/Ext_HTA_0/inst/p_03578_0_in_reg_708_reg[1]/C
                         clock pessimism              0.500    -0.386    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.092    -0.294    design_1_i/Ext_HTA_0/inst/p_03578_0_in_reg_708_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y6      design_1_i/Ext_HTA_0/inst/group_tree_V_U/Ext_HTA_group_trecud_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y6      design_1_i/Ext_HTA_0/inst/group_tree_V_U/Ext_HTA_group_trecud_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16     design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_1_U/Ext_KWTA32k_heap_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16     design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_1_U/Ext_KWTA32k_heap_cud_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y9      design_1_i/Ext_HTA_0/inst/group_tree_V_U/Ext_HTA_group_trecud_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y9      design_1_i/Ext_HTA_0/inst/group_tree_V_U/Ext_HTA_group_trecud_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      design_1_i/Ext_KWTA32k_0/inst/group_tree_V_U/Ext_KWTA32k_groupg8j_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      design_1_i/Ext_KWTA32k_0/inst/group_tree_V_U/Ext_KWTA32k_groupg8j_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y17     design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_2_U/Ext_KWTA32k_heap_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y17     design_1_i/Ext_KWTA32k_0/inst/heap_tree_V_2_U/Ext_KWTA32k_heap_cud_ram_U/ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y26     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y26     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y26     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_12_12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y26     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_31_31/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_32_32/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_32_32/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_33_33/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_33_33/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y26     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y26     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y26     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_12_12/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y26     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y25     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_13_13/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y25     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y25     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_14_14/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y25     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y25     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_15_15/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y25     design_1_i/Ext_HTA_0/inst/buddy_tree_V_U/Ext_HTA_buddy_trebkb_ram_U/ram_reg_0_15_15_15/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1
  To Clock:  clkfbout_design_1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



