
Rarchi_game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d6c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001968  08003e78  08003e78  00013e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057e0  080057e0  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  080057e0  080057e0  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  080057e0  080057e0  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057e0  080057e0  000157e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057e4  080057e4  000157e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080057e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d4  20000080  08005868  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000554  08005868  00020554  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ebd7  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ed4  00000000  00000000  0002ec80  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d78  00000000  00000000  00030b58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ca8  00000000  00000000  000318d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017edb  00000000  00000000  00032578  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b387  00000000  00000000  0004a453  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008b023  00000000  00000000  000557da  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e07fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bc0  00000000  00000000  000e0878  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08003e60 	.word	0x08003e60

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08003e60 	.word	0x08003e60

0800014c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b09a      	sub	sp, #104	; 0x68
 8000150:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */
	Player children;
	children.points = 33;
 8000152:	2321      	movs	r3, #33	; 0x21
 8000154:	657b      	str	r3, [r7, #84]	; 0x54
	children.state_machine = INIT;
 8000156:	2300      	movs	r3, #0
 8000158:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
	children.scrol_position = 18;
 800015c:	2312      	movs	r3, #18
 800015e:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000162:	f001 f9a3 	bl	80014ac <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000166:	f000 fa79 	bl	800065c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800016a:	f000 fb39 	bl	80007e0 <MX_GPIO_Init>
	MX_I2C1_Init();
 800016e:	f000 fabb 	bl	80006e8 <MX_I2C1_Init>
	MX_TIM2_Init();
 8000172:	f000 fae7 	bl	8000744 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	SSD1306_Init(); // initialise
 8000176:	f000 fc2d 	bl	80009d4 <SSD1306_Init>
	HAL_TIM_Base_Init(&htim2);
 800017a:	48c9      	ldr	r0, [pc, #804]	; (80004a0 <main+0x354>)
 800017c:	f002 fe3e 	bl	8002dfc <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 8000180:	48c7      	ldr	r0, [pc, #796]	; (80004a0 <main+0x354>)
 8000182:	f002 fe8b 	bl	8002e9c <HAL_TIM_Base_Start_IT>
	timer_val = __HAL_TIM_GET_COUNTER(&htim2);
 8000186:	4bc6      	ldr	r3, [pc, #792]	; (80004a0 <main+0x354>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800018c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	SSD1306_GotoXY(0, 0);
 8000190:	2100      	movs	r1, #0
 8000192:	2000      	movs	r0, #0
 8000194:	f000 fd86 	bl	8000ca4 <SSD1306_GotoXY>
	SSD1306_Puts("PTS:", &Font_11x18, 1);
 8000198:	2201      	movs	r2, #1
 800019a:	49c2      	ldr	r1, [pc, #776]	; (80004a4 <main+0x358>)
 800019c:	48c2      	ldr	r0, [pc, #776]	; (80004a8 <main+0x35c>)
 800019e:	f000 fe17 	bl	8000dd0 <SSD1306_Puts>
	SSD1306_GotoXY(42, 0);
 80001a2:	2100      	movs	r1, #0
 80001a4:	202a      	movs	r0, #42	; 0x2a
 80001a6:	f000 fd7d 	bl	8000ca4 <SSD1306_GotoXY>
	char *numberstring[(((sizeof children.points)) + 2) / 3 + 2];
	sprintf(numberstring, "%d", children.points++);
 80001aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80001ac:	1c5a      	adds	r2, r3, #1
 80001ae:	657a      	str	r2, [r7, #84]	; 0x54
 80001b0:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80001b4:	461a      	mov	r2, r3
 80001b6:	49bd      	ldr	r1, [pc, #756]	; (80004ac <main+0x360>)
 80001b8:	f003 fa40 	bl	800363c <siprintf>
	SSD1306_Puts(numberstring, &Font_11x18, 1);
 80001bc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80001c0:	2201      	movs	r2, #1
 80001c2:	49b8      	ldr	r1, [pc, #736]	; (80004a4 <main+0x358>)
 80001c4:	4618      	mov	r0, r3
 80001c6:	f000 fe03 	bl	8000dd0 <SSD1306_Puts>
	HAL_GPIO_WritePin(RGB_GREEN_GPIO_Port, RGB_GREEN_Pin, 0);
 80001ca:	2200      	movs	r2, #0
 80001cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001d0:	48b7      	ldr	r0, [pc, #732]	; (80004b0 <main+0x364>)
 80001d2:	f001 fc6e 	bl	8001ab2 <HAL_GPIO_WritePin>
	uint8_t update_screen = 0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	SSD1306_DrawBitmap(0, 0, image_data_test_real, 128, 64, 1);
 80001dc:	2301      	movs	r3, #1
 80001de:	9301      	str	r3, [sp, #4]
 80001e0:	2340      	movs	r3, #64	; 0x40
 80001e2:	9300      	str	r3, [sp, #0]
 80001e4:	2380      	movs	r3, #128	; 0x80
 80001e6:	4ab3      	ldr	r2, [pc, #716]	; (80004b4 <main+0x368>)
 80001e8:	2100      	movs	r1, #0
 80001ea:	2000      	movs	r0, #0
 80001ec:	f000 fb8a 	bl	8000904 <SSD1306_DrawBitmap>
	SSD1306_UpdateScreen();
 80001f0:	f000 fcb4 	bl	8000b5c <SSD1306_UpdateScreen>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		switch (children.state_machine) {
 80001f4:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80001f8:	2b05      	cmp	r3, #5
 80001fa:	d8fb      	bhi.n	80001f4 <main+0xa8>
 80001fc:	a201      	add	r2, pc, #4	; (adr r2, 8000204 <main+0xb8>)
 80001fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000202:	bf00      	nop
 8000204:	0800021d 	.word	0x0800021d
 8000208:	080002df 	.word	0x080002df
 800020c:	0800042b 	.word	0x0800042b
 8000210:	080004d9 	.word	0x080004d9
 8000214:	0800054f 	.word	0x0800054f
 8000218:	080005c3 	.word	0x080005c3
		case INIT:
			if (HAL_GPIO_ReadPin(BUTTON_RIGHT_GPIO_Port, BUTTON_RIGHT_Pin) == 0
 800021c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000220:	48a3      	ldr	r0, [pc, #652]	; (80004b0 <main+0x364>)
 8000222:	f001 fc2f 	bl	8001a84 <HAL_GPIO_ReadPin>
 8000226:	4603      	mov	r3, r0
 8000228:	2b00      	cmp	r3, #0
 800022a:	d008      	beq.n	800023e <main+0xf2>
					|| HAL_GPIO_ReadPin(BUTTON_LEFT_GPIO_Port, BUTTON_LEFT_Pin)
 800022c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000230:	489f      	ldr	r0, [pc, #636]	; (80004b0 <main+0x364>)
 8000232:	f001 fc27 	bl	8001a84 <HAL_GPIO_ReadPin>
 8000236:	4603      	mov	r3, r0
 8000238:	2b00      	cmp	r3, #0
 800023a:	f040 81fa 	bne.w	8000632 <main+0x4e6>
							== 0) {
				HAL_GPIO_WritePin(RGB_RED_GPIO_Port, RGB_RED_Pin, 1);
 800023e:	2201      	movs	r2, #1
 8000240:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000244:	489a      	ldr	r0, [pc, #616]	; (80004b0 <main+0x364>)
 8000246:	f001 fc34 	bl	8001ab2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RGB_GREEN_GPIO_Port, RGB_GREEN_Pin, 0);
 800024a:	2200      	movs	r2, #0
 800024c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000250:	4897      	ldr	r0, [pc, #604]	; (80004b0 <main+0x364>)
 8000252:	f001 fc2e 	bl	8001ab2 <HAL_GPIO_WritePin>
				//I update the screen
				SSD1306_Clear();
 8000256:	f000 ff45 	bl	80010e4 <SSD1306_Clear>
				SSD1306_GotoXY(20, 18);
 800025a:	2112      	movs	r1, #18
 800025c:	2014      	movs	r0, #20
 800025e:	f000 fd21 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts("GAME 1", &Font_7x10, 1);
 8000262:	2201      	movs	r2, #1
 8000264:	4994      	ldr	r1, [pc, #592]	; (80004b8 <main+0x36c>)
 8000266:	4895      	ldr	r0, [pc, #596]	; (80004bc <main+0x370>)
 8000268:	f000 fdb2 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(20, 28);
 800026c:	211c      	movs	r1, #28
 800026e:	2014      	movs	r0, #20
 8000270:	f000 fd18 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts("GAME 2", &Font_7x10, 1);
 8000274:	2201      	movs	r2, #1
 8000276:	4990      	ldr	r1, [pc, #576]	; (80004b8 <main+0x36c>)
 8000278:	4891      	ldr	r0, [pc, #580]	; (80004c0 <main+0x374>)
 800027a:	f000 fda9 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(20, 38);
 800027e:	2126      	movs	r1, #38	; 0x26
 8000280:	2014      	movs	r0, #20
 8000282:	f000 fd0f 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts("GAME 3", &Font_7x10, 1);
 8000286:	2201      	movs	r2, #1
 8000288:	498b      	ldr	r1, [pc, #556]	; (80004b8 <main+0x36c>)
 800028a:	488e      	ldr	r0, [pc, #568]	; (80004c4 <main+0x378>)
 800028c:	f000 fda0 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(20, 48);
 8000290:	2130      	movs	r1, #48	; 0x30
 8000292:	2014      	movs	r0, #20
 8000294:	f000 fd06 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts("GAME 4", &Font_7x10, 1);
 8000298:	2201      	movs	r2, #1
 800029a:	4987      	ldr	r1, [pc, #540]	; (80004b8 <main+0x36c>)
 800029c:	488a      	ldr	r0, [pc, #552]	; (80004c8 <main+0x37c>)
 800029e:	f000 fd97 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(50, 0);
 80002a2:	2100      	movs	r1, #0
 80002a4:	2032      	movs	r0, #50	; 0x32
 80002a6:	f000 fcfd 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts("Select game", &Font_7x10, 1);
 80002aa:	2201      	movs	r2, #1
 80002ac:	4982      	ldr	r1, [pc, #520]	; (80004b8 <main+0x36c>)
 80002ae:	4887      	ldr	r0, [pc, #540]	; (80004cc <main+0x380>)
 80002b0:	f000 fd8e 	bl	8000dd0 <SSD1306_Puts>
				children.scrol_position = 28;
 80002b4:	231c      	movs	r3, #28
 80002b6:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
				SSD1306_GotoXY(10, 18);
 80002ba:	2112      	movs	r1, #18
 80002bc:	200a      	movs	r0, #10
 80002be:	f000 fcf1 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts(">", &Font_7x10, 1);
 80002c2:	2201      	movs	r2, #1
 80002c4:	497c      	ldr	r1, [pc, #496]	; (80004b8 <main+0x36c>)
 80002c6:	4882      	ldr	r0, [pc, #520]	; (80004d0 <main+0x384>)
 80002c8:	f000 fd82 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_UpdateScreen(); //display
 80002cc:	f000 fc46 	bl	8000b5c <SSD1306_UpdateScreen>
				HAL_Delay(60);
 80002d0:	203c      	movs	r0, #60	; 0x3c
 80002d2:	f001 f94d 	bl	8001570 <HAL_Delay>
				children.state_machine = MENU;
 80002d6:	2301      	movs	r3, #1
 80002d8:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
			}
			break;
 80002dc:	e1a9      	b.n	8000632 <main+0x4e6>
		case MENU:
			if (HAL_GPIO_ReadPin(BUTTON_LEFT_GPIO_Port, BUTTON_LEFT_Pin) == 0) {
 80002de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002e2:	4873      	ldr	r0, [pc, #460]	; (80004b0 <main+0x364>)
 80002e4:	f001 fbce 	bl	8001a84 <HAL_GPIO_ReadPin>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d146      	bne.n	800037c <main+0x230>
				SSD1306_GotoXY(10, 18);
 80002ee:	2112      	movs	r1, #18
 80002f0:	200a      	movs	r0, #10
 80002f2:	f000 fcd7 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts(" ", &Font_7x10, 1);
 80002f6:	2201      	movs	r2, #1
 80002f8:	496f      	ldr	r1, [pc, #444]	; (80004b8 <main+0x36c>)
 80002fa:	4876      	ldr	r0, [pc, #472]	; (80004d4 <main+0x388>)
 80002fc:	f000 fd68 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(10, 28);
 8000300:	211c      	movs	r1, #28
 8000302:	200a      	movs	r0, #10
 8000304:	f000 fcce 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts(" ", &Font_7x10, 1);
 8000308:	2201      	movs	r2, #1
 800030a:	496b      	ldr	r1, [pc, #428]	; (80004b8 <main+0x36c>)
 800030c:	4871      	ldr	r0, [pc, #452]	; (80004d4 <main+0x388>)
 800030e:	f000 fd5f 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(10, 38);
 8000312:	2126      	movs	r1, #38	; 0x26
 8000314:	200a      	movs	r0, #10
 8000316:	f000 fcc5 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts(" ", &Font_7x10, 1);
 800031a:	2201      	movs	r2, #1
 800031c:	4966      	ldr	r1, [pc, #408]	; (80004b8 <main+0x36c>)
 800031e:	486d      	ldr	r0, [pc, #436]	; (80004d4 <main+0x388>)
 8000320:	f000 fd56 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(10, 48);
 8000324:	2130      	movs	r1, #48	; 0x30
 8000326:	200a      	movs	r0, #10
 8000328:	f000 fcbc 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts(" ", &Font_7x10, 1);
 800032c:	2201      	movs	r2, #1
 800032e:	4962      	ldr	r1, [pc, #392]	; (80004b8 <main+0x36c>)
 8000330:	4868      	ldr	r0, [pc, #416]	; (80004d4 <main+0x388>)
 8000332:	f000 fd4d 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(10, children.scrol_position);
 8000336:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 800033a:	b29b      	uxth	r3, r3
 800033c:	4619      	mov	r1, r3
 800033e:	200a      	movs	r0, #10
 8000340:	f000 fcb0 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts(">", &Font_7x10, 1);
 8000344:	2201      	movs	r2, #1
 8000346:	495c      	ldr	r1, [pc, #368]	; (80004b8 <main+0x36c>)
 8000348:	4861      	ldr	r0, [pc, #388]	; (80004d0 <main+0x384>)
 800034a:	f000 fd41 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_UpdateScreen(); //display
 800034e:	f000 fc05 	bl	8000b5c <SSD1306_UpdateScreen>
				if (children.scrol_position >= 48) {
 8000352:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8000356:	2b2f      	cmp	r3, #47	; 0x2f
 8000358:	d903      	bls.n	8000362 <main+0x216>
					children.scrol_position = 18;
 800035a:	2312      	movs	r3, #18
 800035c:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
 8000360:	e009      	b.n	8000376 <main+0x22a>
				} else if (children.scrol_position != 48) {
 8000362:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8000366:	2b30      	cmp	r3, #48	; 0x30
 8000368:	d005      	beq.n	8000376 <main+0x22a>
					children.scrol_position += 10;
 800036a:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 800036e:	330a      	adds	r3, #10
 8000370:	b2db      	uxtb	r3, r3
 8000372:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
				}
				HAL_Delay(60);
 8000376:	203c      	movs	r0, #60	; 0x3c
 8000378:	f001 f8fa 	bl	8001570 <HAL_Delay>
			}
			if (HAL_GPIO_ReadPin(BUTTON_RIGHT_GPIO_Port, BUTTON_RIGHT_Pin)
 800037c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000380:	484b      	ldr	r0, [pc, #300]	; (80004b0 <main+0x364>)
 8000382:	f001 fb7f 	bl	8001a84 <HAL_GPIO_ReadPin>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	f040 8154 	bne.w	8000636 <main+0x4ea>
					== 0) {
				SSD1306_Clear();
 800038e:	f000 fea9 	bl	80010e4 <SSD1306_Clear>
				HAL_GPIO_WritePin(RGB_RED_GPIO_Port, RGB_RED_Pin, 0);
 8000392:	2200      	movs	r2, #0
 8000394:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000398:	4845      	ldr	r0, [pc, #276]	; (80004b0 <main+0x364>)
 800039a:	f001 fb8a 	bl	8001ab2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RGB_GREEN_GPIO_Port, RGB_GREEN_Pin, 0);
 800039e:	2200      	movs	r2, #0
 80003a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003a4:	4842      	ldr	r0, [pc, #264]	; (80004b0 <main+0x364>)
 80003a6:	f001 fb84 	bl	8001ab2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RGB_BLUE_GPIO_Port, RGB_BLUE_Pin, 1);
 80003aa:	2201      	movs	r2, #1
 80003ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003b0:	483f      	ldr	r0, [pc, #252]	; (80004b0 <main+0x364>)
 80003b2:	f001 fb7e 	bl	8001ab2 <HAL_GPIO_WritePin>
				SSD1306_GotoXY(0, 0);
 80003b6:	2100      	movs	r1, #0
 80003b8:	2000      	movs	r0, #0
 80003ba:	f000 fc73 	bl	8000ca4 <SSD1306_GotoXY>

				if (children.scrol_position == 28) {
 80003be:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 80003c2:	2b1c      	cmp	r3, #28
 80003c4:	d108      	bne.n	80003d8 <main+0x28c>
					children.state_machine = GAME_1;
 80003c6:	2302      	movs	r3, #2
 80003c8:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
					SSD1306_Puts("GAME 1", &Font_11x18, 1);
 80003cc:	2201      	movs	r2, #1
 80003ce:	4935      	ldr	r1, [pc, #212]	; (80004a4 <main+0x358>)
 80003d0:	483a      	ldr	r0, [pc, #232]	; (80004bc <main+0x370>)
 80003d2:	f000 fcfd 	bl	8000dd0 <SSD1306_Puts>
 80003d6:	e025      	b.n	8000424 <main+0x2d8>
				} else if (children.scrol_position == 38) {
 80003d8:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 80003dc:	2b26      	cmp	r3, #38	; 0x26
 80003de:	d108      	bne.n	80003f2 <main+0x2a6>
					SSD1306_Puts("GAME 2", &Font_11x18, 1);
 80003e0:	2201      	movs	r2, #1
 80003e2:	4930      	ldr	r1, [pc, #192]	; (80004a4 <main+0x358>)
 80003e4:	4836      	ldr	r0, [pc, #216]	; (80004c0 <main+0x374>)
 80003e6:	f000 fcf3 	bl	8000dd0 <SSD1306_Puts>
					children.state_machine = GAME_2;
 80003ea:	2303      	movs	r3, #3
 80003ec:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
 80003f0:	e018      	b.n	8000424 <main+0x2d8>
				} else if (children.scrol_position == 48) {
 80003f2:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 80003f6:	2b30      	cmp	r3, #48	; 0x30
 80003f8:	d108      	bne.n	800040c <main+0x2c0>
					SSD1306_Puts("GAME 3", &Font_11x18, 1);
 80003fa:	2201      	movs	r2, #1
 80003fc:	4929      	ldr	r1, [pc, #164]	; (80004a4 <main+0x358>)
 80003fe:	4831      	ldr	r0, [pc, #196]	; (80004c4 <main+0x378>)
 8000400:	f000 fce6 	bl	8000dd0 <SSD1306_Puts>
					children.state_machine = GAME_3;
 8000404:	2304      	movs	r3, #4
 8000406:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
 800040a:	e00b      	b.n	8000424 <main+0x2d8>
				} else if (children.scrol_position == 18) {
 800040c:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8000410:	2b12      	cmp	r3, #18
 8000412:	d107      	bne.n	8000424 <main+0x2d8>
					SSD1306_Puts("GAME 4", &Font_11x18, 1);
 8000414:	2201      	movs	r2, #1
 8000416:	4923      	ldr	r1, [pc, #140]	; (80004a4 <main+0x358>)
 8000418:	482b      	ldr	r0, [pc, #172]	; (80004c8 <main+0x37c>)
 800041a:	f000 fcd9 	bl	8000dd0 <SSD1306_Puts>
					children.state_machine = GAME_4;
 800041e:	2305      	movs	r3, #5
 8000420:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
				}
				SSD1306_UpdateScreen();
 8000424:	f000 fb9a 	bl	8000b5c <SSD1306_UpdateScreen>
			}
			break;
 8000428:	e105      	b.n	8000636 <main+0x4ea>
		case (GAME_1):
			if (HAL_GPIO_ReadPin(BUTTON_RIGHT_GPIO_Port, BUTTON_RIGHT_Pin)
 800042a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800042e:	4820      	ldr	r0, [pc, #128]	; (80004b0 <main+0x364>)
 8000430:	f001 fb28 	bl	8001a84 <HAL_GPIO_ReadPin>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	f040 80ff 	bne.w	800063a <main+0x4ee>
					== 0) {
				children.state_machine = INIT;
 800043c:	2300      	movs	r3, #0
 800043e:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
				character_draw(1);
 8000442:	2001      	movs	r0, #1
 8000444:	f000 ffe0 	bl	8001408 <character_draw>
				SSD1306_GotoXY(0, 0);
 8000448:	2100      	movs	r1, #0
 800044a:	2000      	movs	r0, #0
 800044c:	f000 fc2a 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts("PTS:", &Font_11x18, 1);
 8000450:	2201      	movs	r2, #1
 8000452:	4914      	ldr	r1, [pc, #80]	; (80004a4 <main+0x358>)
 8000454:	4814      	ldr	r0, [pc, #80]	; (80004a8 <main+0x35c>)
 8000456:	f000 fcbb 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(42, 0);
 800045a:	2100      	movs	r1, #0
 800045c:	202a      	movs	r0, #42	; 0x2a
 800045e:	f000 fc21 	bl	8000ca4 <SSD1306_GotoXY>
				char *numberstring[(((sizeof children.points)) + 2) / 3 + 2];
				sprintf(numberstring, "%d", children.points++);
 8000462:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000464:	1c5a      	adds	r2, r3, #1
 8000466:	657a      	str	r2, [r7, #84]	; 0x54
 8000468:	f107 0034 	add.w	r0, r7, #52	; 0x34
 800046c:	461a      	mov	r2, r3
 800046e:	490f      	ldr	r1, [pc, #60]	; (80004ac <main+0x360>)
 8000470:	f003 f8e4 	bl	800363c <siprintf>
				SSD1306_Puts(numberstring, &Font_11x18, 1);
 8000474:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000478:	2201      	movs	r2, #1
 800047a:	490a      	ldr	r1, [pc, #40]	; (80004a4 <main+0x358>)
 800047c:	4618      	mov	r0, r3
 800047e:	f000 fca7 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_UpdateScreen(); //display
 8000482:	f000 fb6b 	bl	8000b5c <SSD1306_UpdateScreen>
				HAL_GPIO_WritePin(RGB_BLUE_GPIO_Port, RGB_BLUE_Pin, 0);
 8000486:	2200      	movs	r2, #0
 8000488:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800048c:	4808      	ldr	r0, [pc, #32]	; (80004b0 <main+0x364>)
 800048e:	f001 fb10 	bl	8001ab2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RGB_GREEN_GPIO_Port, RGB_GREEN_Pin, 1);
 8000492:	2201      	movs	r2, #1
 8000494:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000498:	4805      	ldr	r0, [pc, #20]	; (80004b0 <main+0x364>)
 800049a:	f001 fb0a 	bl	8001ab2 <HAL_GPIO_WritePin>
			}
			break;
 800049e:	e0cc      	b.n	800063a <main+0x4ee>
 80004a0:	20000504 	.word	0x20000504
 80004a4:	20000008 	.word	0x20000008
 80004a8:	08003e78 	.word	0x08003e78
 80004ac:	08003e80 	.word	0x08003e80
 80004b0:	40010c00 	.word	0x40010c00
 80004b4:	08005394 	.word	0x08005394
 80004b8:	20000000 	.word	0x20000000
 80004bc:	08003e84 	.word	0x08003e84
 80004c0:	08003e8c 	.word	0x08003e8c
 80004c4:	08003e94 	.word	0x08003e94
 80004c8:	08003e9c 	.word	0x08003e9c
 80004cc:	08003ea4 	.word	0x08003ea4
 80004d0:	08003eb0 	.word	0x08003eb0
 80004d4:	08003eb4 	.word	0x08003eb4
		case (GAME_2):
			if (HAL_GPIO_ReadPin(BUTTON_RIGHT_GPIO_Port, BUTTON_RIGHT_Pin)
 80004d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004dc:	485b      	ldr	r0, [pc, #364]	; (800064c <main+0x500>)
 80004de:	f001 fad1 	bl	8001a84 <HAL_GPIO_ReadPin>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	f040 80aa 	bne.w	800063e <main+0x4f2>
					== 0) {
				children.state_machine = INIT;
 80004ea:	2300      	movs	r3, #0
 80004ec:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
				character_draw(1);
 80004f0:	2001      	movs	r0, #1
 80004f2:	f000 ff89 	bl	8001408 <character_draw>
				SSD1306_GotoXY(0, 0);
 80004f6:	2100      	movs	r1, #0
 80004f8:	2000      	movs	r0, #0
 80004fa:	f000 fbd3 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts("PTS:", &Font_11x18, 1);
 80004fe:	2201      	movs	r2, #1
 8000500:	4953      	ldr	r1, [pc, #332]	; (8000650 <main+0x504>)
 8000502:	4854      	ldr	r0, [pc, #336]	; (8000654 <main+0x508>)
 8000504:	f000 fc64 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(42, 0);
 8000508:	2100      	movs	r1, #0
 800050a:	202a      	movs	r0, #42	; 0x2a
 800050c:	f000 fbca 	bl	8000ca4 <SSD1306_GotoXY>
				char *numberstring[(((sizeof children.points)) + 2) / 3 + 2];
				sprintf(numberstring, "%d", children.points++);
 8000510:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000512:	1c5a      	adds	r2, r3, #1
 8000514:	657a      	str	r2, [r7, #84]	; 0x54
 8000516:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800051a:	461a      	mov	r2, r3
 800051c:	494e      	ldr	r1, [pc, #312]	; (8000658 <main+0x50c>)
 800051e:	f003 f88d 	bl	800363c <siprintf>
				SSD1306_Puts(numberstring, &Font_11x18, 1);
 8000522:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000526:	2201      	movs	r2, #1
 8000528:	4949      	ldr	r1, [pc, #292]	; (8000650 <main+0x504>)
 800052a:	4618      	mov	r0, r3
 800052c:	f000 fc50 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_UpdateScreen(); //display
 8000530:	f000 fb14 	bl	8000b5c <SSD1306_UpdateScreen>
				HAL_GPIO_WritePin(RGB_BLUE_GPIO_Port, RGB_BLUE_Pin, 0);
 8000534:	2200      	movs	r2, #0
 8000536:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800053a:	4844      	ldr	r0, [pc, #272]	; (800064c <main+0x500>)
 800053c:	f001 fab9 	bl	8001ab2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RGB_GREEN_GPIO_Port, RGB_GREEN_Pin, 1);
 8000540:	2201      	movs	r2, #1
 8000542:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000546:	4841      	ldr	r0, [pc, #260]	; (800064c <main+0x500>)
 8000548:	f001 fab3 	bl	8001ab2 <HAL_GPIO_WritePin>
			}
			break;
 800054c:	e077      	b.n	800063e <main+0x4f2>
		case (GAME_3):
			if (HAL_GPIO_ReadPin(BUTTON_RIGHT_GPIO_Port, BUTTON_RIGHT_Pin)
 800054e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000552:	483e      	ldr	r0, [pc, #248]	; (800064c <main+0x500>)
 8000554:	f001 fa96 	bl	8001a84 <HAL_GPIO_ReadPin>
 8000558:	4603      	mov	r3, r0
 800055a:	2b00      	cmp	r3, #0
 800055c:	d171      	bne.n	8000642 <main+0x4f6>
					== 0) {
				children.state_machine = INIT;
 800055e:	2300      	movs	r3, #0
 8000560:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
				character_draw(1);
 8000564:	2001      	movs	r0, #1
 8000566:	f000 ff4f 	bl	8001408 <character_draw>
				SSD1306_GotoXY(0, 0);
 800056a:	2100      	movs	r1, #0
 800056c:	2000      	movs	r0, #0
 800056e:	f000 fb99 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts("PTS:", &Font_11x18, 1);
 8000572:	2201      	movs	r2, #1
 8000574:	4936      	ldr	r1, [pc, #216]	; (8000650 <main+0x504>)
 8000576:	4837      	ldr	r0, [pc, #220]	; (8000654 <main+0x508>)
 8000578:	f000 fc2a 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(42, 0);
 800057c:	2100      	movs	r1, #0
 800057e:	202a      	movs	r0, #42	; 0x2a
 8000580:	f000 fb90 	bl	8000ca4 <SSD1306_GotoXY>
				char *numberstring[(((sizeof children.points)) + 2) / 3 + 2];
				sprintf(numberstring, "%d", children.points++);
 8000584:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000586:	1c5a      	adds	r2, r3, #1
 8000588:	657a      	str	r2, [r7, #84]	; 0x54
 800058a:	f107 0014 	add.w	r0, r7, #20
 800058e:	461a      	mov	r2, r3
 8000590:	4931      	ldr	r1, [pc, #196]	; (8000658 <main+0x50c>)
 8000592:	f003 f853 	bl	800363c <siprintf>
				SSD1306_Puts(numberstring, &Font_11x18, 1);
 8000596:	f107 0314 	add.w	r3, r7, #20
 800059a:	2201      	movs	r2, #1
 800059c:	492c      	ldr	r1, [pc, #176]	; (8000650 <main+0x504>)
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 fc16 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_UpdateScreen(); //display
 80005a4:	f000 fada 	bl	8000b5c <SSD1306_UpdateScreen>
				HAL_GPIO_WritePin(RGB_BLUE_GPIO_Port, RGB_BLUE_Pin, 0);
 80005a8:	2200      	movs	r2, #0
 80005aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ae:	4827      	ldr	r0, [pc, #156]	; (800064c <main+0x500>)
 80005b0:	f001 fa7f 	bl	8001ab2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RGB_GREEN_GPIO_Port, RGB_GREEN_Pin, 1);
 80005b4:	2201      	movs	r2, #1
 80005b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005ba:	4824      	ldr	r0, [pc, #144]	; (800064c <main+0x500>)
 80005bc:	f001 fa79 	bl	8001ab2 <HAL_GPIO_WritePin>
			}
			break;
 80005c0:	e03f      	b.n	8000642 <main+0x4f6>
		case (GAME_4):
			if (HAL_GPIO_ReadPin(BUTTON_RIGHT_GPIO_Port, BUTTON_RIGHT_Pin)
 80005c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005c6:	4821      	ldr	r0, [pc, #132]	; (800064c <main+0x500>)
 80005c8:	f001 fa5c 	bl	8001a84 <HAL_GPIO_ReadPin>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d139      	bne.n	8000646 <main+0x4fa>
					== 0) {
				children.state_machine = INIT;
 80005d2:	2300      	movs	r3, #0
 80005d4:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
				character_draw(1);
 80005d8:	2001      	movs	r0, #1
 80005da:	f000 ff15 	bl	8001408 <character_draw>
				SSD1306_GotoXY(0, 0);
 80005de:	2100      	movs	r1, #0
 80005e0:	2000      	movs	r0, #0
 80005e2:	f000 fb5f 	bl	8000ca4 <SSD1306_GotoXY>
				SSD1306_Puts("PTS:", &Font_11x18, 1);
 80005e6:	2201      	movs	r2, #1
 80005e8:	4919      	ldr	r1, [pc, #100]	; (8000650 <main+0x504>)
 80005ea:	481a      	ldr	r0, [pc, #104]	; (8000654 <main+0x508>)
 80005ec:	f000 fbf0 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_GotoXY(42, 0);
 80005f0:	2100      	movs	r1, #0
 80005f2:	202a      	movs	r0, #42	; 0x2a
 80005f4:	f000 fb56 	bl	8000ca4 <SSD1306_GotoXY>
				char *numberstring[(((sizeof children.points)) + 2) / 3 + 2];
				sprintf(numberstring, "%d", children.points++);
 80005f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80005fa:	1c5a      	adds	r2, r3, #1
 80005fc:	657a      	str	r2, [r7, #84]	; 0x54
 80005fe:	1d38      	adds	r0, r7, #4
 8000600:	461a      	mov	r2, r3
 8000602:	4915      	ldr	r1, [pc, #84]	; (8000658 <main+0x50c>)
 8000604:	f003 f81a 	bl	800363c <siprintf>
				SSD1306_Puts(numberstring, &Font_11x18, 1);
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2201      	movs	r2, #1
 800060c:	4910      	ldr	r1, [pc, #64]	; (8000650 <main+0x504>)
 800060e:	4618      	mov	r0, r3
 8000610:	f000 fbde 	bl	8000dd0 <SSD1306_Puts>
				SSD1306_UpdateScreen(); //display
 8000614:	f000 faa2 	bl	8000b5c <SSD1306_UpdateScreen>
				HAL_GPIO_WritePin(RGB_BLUE_GPIO_Port, RGB_BLUE_Pin, 0);
 8000618:	2200      	movs	r2, #0
 800061a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800061e:	480b      	ldr	r0, [pc, #44]	; (800064c <main+0x500>)
 8000620:	f001 fa47 	bl	8001ab2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RGB_GREEN_GPIO_Port, RGB_GREEN_Pin, 1);
 8000624:	2201      	movs	r2, #1
 8000626:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800062a:	4808      	ldr	r0, [pc, #32]	; (800064c <main+0x500>)
 800062c:	f001 fa41 	bl	8001ab2 <HAL_GPIO_WritePin>
			}
			break;
 8000630:	e009      	b.n	8000646 <main+0x4fa>
			break;
 8000632:	bf00      	nop
 8000634:	e5de      	b.n	80001f4 <main+0xa8>
			break;
 8000636:	bf00      	nop
 8000638:	e5dc      	b.n	80001f4 <main+0xa8>
			break;
 800063a:	bf00      	nop
 800063c:	e5da      	b.n	80001f4 <main+0xa8>
			break;
 800063e:	bf00      	nop
 8000640:	e5d8      	b.n	80001f4 <main+0xa8>
			break;
 8000642:	bf00      	nop
 8000644:	e5d6      	b.n	80001f4 <main+0xa8>
			break;
 8000646:	bf00      	nop
		switch (children.state_machine) {
 8000648:	e5d4      	b.n	80001f4 <main+0xa8>
 800064a:	bf00      	nop
 800064c:	40010c00 	.word	0x40010c00
 8000650:	20000008 	.word	0x20000008
 8000654:	08003e78 	.word	0x08003e78
 8000658:	08003e80 	.word	0x08003e80

0800065c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b090      	sub	sp, #64	; 0x40
 8000660:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000662:	f107 0318 	add.w	r3, r7, #24
 8000666:	2228      	movs	r2, #40	; 0x28
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f002 ffde 	bl	800362c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	2200      	movs	r2, #0
 8000674:	601a      	str	r2, [r3, #0]
 8000676:	605a      	str	r2, [r3, #4]
 8000678:	609a      	str	r2, [r3, #8]
 800067a:	60da      	str	r2, [r3, #12]
 800067c:	611a      	str	r2, [r3, #16]

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800067e:	2301      	movs	r3, #1
 8000680:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000682:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000686:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000688:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800068c:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800068e:	2301      	movs	r3, #1
 8000690:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000692:	2302      	movs	r3, #2
 8000694:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000696:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800069a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL15;
 800069c:	f44f 1350 	mov.w	r3, #3407872	; 0x340000
 80006a0:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80006a2:	f107 0318 	add.w	r3, r7, #24
 80006a6:	4618      	mov	r0, r3
 80006a8:	f001 ffa0 	bl	80025ec <HAL_RCC_OscConfig>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0x5a>
		Error_Handler();
 80006b2:	f000 f921 	bl	80008f8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80006b6:	230f      	movs	r3, #15
 80006b8:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ba:	2302      	movs	r3, #2
 80006bc:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006be:	2300      	movs	r3, #0
 80006c0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006c6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80006cc:	1d3b      	adds	r3, r7, #4
 80006ce:	2102      	movs	r1, #2
 80006d0:	4618      	mov	r0, r3
 80006d2:	f002 fa0b 	bl	8002aec <HAL_RCC_ClockConfig>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0x84>
		Error_Handler();
 80006dc:	f000 f90c 	bl	80008f8 <Error_Handler>
	}
}
 80006e0:	bf00      	nop
 80006e2:	3740      	adds	r7, #64	; 0x40
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80006ec:	4b12      	ldr	r3, [pc, #72]	; (8000738 <MX_I2C1_Init+0x50>)
 80006ee:	4a13      	ldr	r2, [pc, #76]	; (800073c <MX_I2C1_Init+0x54>)
 80006f0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 80006f2:	4b11      	ldr	r3, [pc, #68]	; (8000738 <MX_I2C1_Init+0x50>)
 80006f4:	4a12      	ldr	r2, [pc, #72]	; (8000740 <MX_I2C1_Init+0x58>)
 80006f6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006f8:	4b0f      	ldr	r3, [pc, #60]	; (8000738 <MX_I2C1_Init+0x50>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80006fe:	4b0e      	ldr	r3, [pc, #56]	; (8000738 <MX_I2C1_Init+0x50>)
 8000700:	2200      	movs	r2, #0
 8000702:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000704:	4b0c      	ldr	r3, [pc, #48]	; (8000738 <MX_I2C1_Init+0x50>)
 8000706:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800070a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800070c:	4b0a      	ldr	r3, [pc, #40]	; (8000738 <MX_I2C1_Init+0x50>)
 800070e:	2200      	movs	r2, #0
 8000710:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8000712:	4b09      	ldr	r3, [pc, #36]	; (8000738 <MX_I2C1_Init+0x50>)
 8000714:	2200      	movs	r2, #0
 8000716:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000718:	4b07      	ldr	r3, [pc, #28]	; (8000738 <MX_I2C1_Init+0x50>)
 800071a:	2200      	movs	r2, #0
 800071c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800071e:	4b06      	ldr	r3, [pc, #24]	; (8000738 <MX_I2C1_Init+0x50>)
 8000720:	2200      	movs	r2, #0
 8000722:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000724:	4804      	ldr	r0, [pc, #16]	; (8000738 <MX_I2C1_Init+0x50>)
 8000726:	f001 f9f5 	bl	8001b14 <HAL_I2C_Init>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8000730:	f000 f8e2 	bl	80008f8 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}
 8000738:	200004b0 	.word	0x200004b0
 800073c:	40005400 	.word	0x40005400
 8000740:	00061a80 	.word	0x00061a80

08000744 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800074a:	f107 0308 	add.w	r3, r7, #8
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]
 8000754:	609a      	str	r2, [r3, #8]
 8000756:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000758:	463b      	mov	r3, r7
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000760:	4b1e      	ldr	r3, [pc, #120]	; (80007dc <MX_TIM2_Init+0x98>)
 8000762:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000766:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 6000 - 1;
 8000768:	4b1c      	ldr	r3, [pc, #112]	; (80007dc <MX_TIM2_Init+0x98>)
 800076a:	f241 726f 	movw	r2, #5999	; 0x176f
 800076e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000770:	4b1a      	ldr	r3, [pc, #104]	; (80007dc <MX_TIM2_Init+0x98>)
 8000772:	2200      	movs	r2, #0
 8000774:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 10000 - 1;
 8000776:	4b19      	ldr	r3, [pc, #100]	; (80007dc <MX_TIM2_Init+0x98>)
 8000778:	f242 720f 	movw	r2, #9999	; 0x270f
 800077c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800077e:	4b17      	ldr	r3, [pc, #92]	; (80007dc <MX_TIM2_Init+0x98>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000784:	4b15      	ldr	r3, [pc, #84]	; (80007dc <MX_TIM2_Init+0x98>)
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800078a:	4814      	ldr	r0, [pc, #80]	; (80007dc <MX_TIM2_Init+0x98>)
 800078c:	f002 fb36 	bl	8002dfc <HAL_TIM_Base_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_TIM2_Init+0x56>
		Error_Handler();
 8000796:	f000 f8af 	bl	80008f8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800079a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800079e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80007a0:	f107 0308 	add.w	r3, r7, #8
 80007a4:	4619      	mov	r1, r3
 80007a6:	480d      	ldr	r0, [pc, #52]	; (80007dc <MX_TIM2_Init+0x98>)
 80007a8:	f002 fcd2 	bl	8003150 <HAL_TIM_ConfigClockSource>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_TIM2_Init+0x72>
		Error_Handler();
 80007b2:	f000 f8a1 	bl	80008f8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007b6:	2300      	movs	r3, #0
 80007b8:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80007be:	463b      	mov	r3, r7
 80007c0:	4619      	mov	r1, r3
 80007c2:	4806      	ldr	r0, [pc, #24]	; (80007dc <MX_TIM2_Init+0x98>)
 80007c4:	f002 fe98 	bl	80034f8 <HAL_TIMEx_MasterConfigSynchronization>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_TIM2_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 80007ce:	f000 f893 	bl	80008f8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80007d2:	bf00      	nop
 80007d4:	3718      	adds	r7, #24
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000504 	.word	0x20000504

080007e0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b088      	sub	sp, #32
 80007e4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80007e6:	f107 0310 	add.w	r3, r7, #16
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	605a      	str	r2, [r3, #4]
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80007f4:	4b35      	ldr	r3, [pc, #212]	; (80008cc <MX_GPIO_Init+0xec>)
 80007f6:	699b      	ldr	r3, [r3, #24]
 80007f8:	4a34      	ldr	r2, [pc, #208]	; (80008cc <MX_GPIO_Init+0xec>)
 80007fa:	f043 0310 	orr.w	r3, r3, #16
 80007fe:	6193      	str	r3, [r2, #24]
 8000800:	4b32      	ldr	r3, [pc, #200]	; (80008cc <MX_GPIO_Init+0xec>)
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	f003 0310 	and.w	r3, r3, #16
 8000808:	60fb      	str	r3, [r7, #12]
 800080a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800080c:	4b2f      	ldr	r3, [pc, #188]	; (80008cc <MX_GPIO_Init+0xec>)
 800080e:	699b      	ldr	r3, [r3, #24]
 8000810:	4a2e      	ldr	r2, [pc, #184]	; (80008cc <MX_GPIO_Init+0xec>)
 8000812:	f043 0320 	orr.w	r3, r3, #32
 8000816:	6193      	str	r3, [r2, #24]
 8000818:	4b2c      	ldr	r3, [pc, #176]	; (80008cc <MX_GPIO_Init+0xec>)
 800081a:	699b      	ldr	r3, [r3, #24]
 800081c:	f003 0320 	and.w	r3, r3, #32
 8000820:	60bb      	str	r3, [r7, #8]
 8000822:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000824:	4b29      	ldr	r3, [pc, #164]	; (80008cc <MX_GPIO_Init+0xec>)
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	4a28      	ldr	r2, [pc, #160]	; (80008cc <MX_GPIO_Init+0xec>)
 800082a:	f043 0308 	orr.w	r3, r3, #8
 800082e:	6193      	str	r3, [r2, #24]
 8000830:	4b26      	ldr	r3, [pc, #152]	; (80008cc <MX_GPIO_Init+0xec>)
 8000832:	699b      	ldr	r3, [r3, #24]
 8000834:	f003 0308 	and.w	r3, r3, #8
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800083c:	4b23      	ldr	r3, [pc, #140]	; (80008cc <MX_GPIO_Init+0xec>)
 800083e:	699b      	ldr	r3, [r3, #24]
 8000840:	4a22      	ldr	r2, [pc, #136]	; (80008cc <MX_GPIO_Init+0xec>)
 8000842:	f043 0304 	orr.w	r3, r3, #4
 8000846:	6193      	str	r3, [r2, #24]
 8000848:	4b20      	ldr	r3, [pc, #128]	; (80008cc <MX_GPIO_Init+0xec>)
 800084a:	699b      	ldr	r3, [r3, #24]
 800084c:	f003 0304 	and.w	r3, r3, #4
 8000850:	603b      	str	r3, [r7, #0]
 8000852:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_BUILD_GPIO_Port, LED_BUILD_Pin, GPIO_PIN_RESET);
 8000854:	2200      	movs	r2, #0
 8000856:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800085a:	481d      	ldr	r0, [pc, #116]	; (80008d0 <MX_GPIO_Init+0xf0>)
 800085c:	f001 f929 	bl	8001ab2 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, RGB_RED_Pin | RGB_BLUE_Pin | RGB_GREEN_Pin,
 8000860:	2200      	movs	r2, #0
 8000862:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8000866:	481b      	ldr	r0, [pc, #108]	; (80008d4 <MX_GPIO_Init+0xf4>)
 8000868:	f001 f923 	bl	8001ab2 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : LED_BUILD_Pin */
	GPIO_InitStruct.Pin = LED_BUILD_Pin;
 800086c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000870:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000872:	2301      	movs	r3, #1
 8000874:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087a:	2302      	movs	r3, #2
 800087c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LED_BUILD_GPIO_Port, &GPIO_InitStruct);
 800087e:	f107 0310 	add.w	r3, r7, #16
 8000882:	4619      	mov	r1, r3
 8000884:	4812      	ldr	r0, [pc, #72]	; (80008d0 <MX_GPIO_Init+0xf0>)
 8000886:	f000 ffa3 	bl	80017d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : BUTTON_LEFT_Pin BUTTON_RIGHT_Pin */
	GPIO_InitStruct.Pin = BUTTON_LEFT_Pin | BUTTON_RIGHT_Pin;
 800088a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800088e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000890:	2300      	movs	r3, #0
 8000892:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000894:	2301      	movs	r3, #1
 8000896:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000898:	f107 0310 	add.w	r3, r7, #16
 800089c:	4619      	mov	r1, r3
 800089e:	480d      	ldr	r0, [pc, #52]	; (80008d4 <MX_GPIO_Init+0xf4>)
 80008a0:	f000 ff96 	bl	80017d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : RGB_RED_Pin RGB_BLUE_Pin RGB_GREEN_Pin */
	GPIO_InitStruct.Pin = RGB_RED_Pin | RGB_BLUE_Pin | RGB_GREEN_Pin;
 80008a4:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80008a8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008aa:	2301      	movs	r3, #1
 80008ac:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b2:	2302      	movs	r3, #2
 80008b4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b6:	f107 0310 	add.w	r3, r7, #16
 80008ba:	4619      	mov	r1, r3
 80008bc:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_GPIO_Init+0xf4>)
 80008be:	f000 ff87 	bl	80017d0 <HAL_GPIO_Init>

}
 80008c2:	bf00      	nop
 80008c4:	3720      	adds	r7, #32
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40021000 	.word	0x40021000
 80008d0:	40011000 	.word	0x40011000
 80008d4:	40010c00 	.word	0x40010c00

080008d8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(RGB_RED_GPIO_Port, RGB_RED_Pin);
 80008e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008e4:	4803      	ldr	r0, [pc, #12]	; (80008f4 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 80008e6:	f001 f8fc 	bl	8001ae2 <HAL_GPIO_TogglePin>

}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40010c00 	.word	0x40010c00

080008f8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr

08000904 <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af00      	add	r7, sp, #0
 800090a:	60ba      	str	r2, [r7, #8]
 800090c:	461a      	mov	r2, r3
 800090e:	4603      	mov	r3, r0
 8000910:	81fb      	strh	r3, [r7, #14]
 8000912:	460b      	mov	r3, r1
 8000914:	81bb      	strh	r3, [r7, #12]
 8000916:	4613      	mov	r3, r2
 8000918:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800091a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800091e:	3307      	adds	r3, #7
 8000920:	2b00      	cmp	r3, #0
 8000922:	da00      	bge.n	8000926 <SSD1306_DrawBitmap+0x22>
 8000924:	3307      	adds	r3, #7
 8000926:	10db      	asrs	r3, r3, #3
 8000928:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 800092a:	2300      	movs	r3, #0
 800092c:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 800092e:	2300      	movs	r3, #0
 8000930:	82bb      	strh	r3, [r7, #20]
 8000932:	e044      	b.n	80009be <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 8000934:	2300      	movs	r3, #0
 8000936:	827b      	strh	r3, [r7, #18]
 8000938:	e02f      	b.n	800099a <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 800093a:	8a7b      	ldrh	r3, [r7, #18]
 800093c:	f003 0307 	and.w	r3, r3, #7
 8000940:	2b00      	cmp	r3, #0
 8000942:	d003      	beq.n	800094c <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 8000944:	7dfb      	ldrb	r3, [r7, #23]
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	75fb      	strb	r3, [r7, #23]
 800094a:	e012      	b.n	8000972 <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 800094c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000950:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000954:	fb02 f203 	mul.w	r2, r2, r3
 8000958:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800095c:	2b00      	cmp	r3, #0
 800095e:	da00      	bge.n	8000962 <SSD1306_DrawBitmap+0x5e>
 8000960:	3307      	adds	r3, #7
 8000962:	10db      	asrs	r3, r3, #3
 8000964:	b21b      	sxth	r3, r3
 8000966:	4413      	add	r3, r2
 8000968:	461a      	mov	r2, r3
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	4413      	add	r3, r2
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8000972:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000976:	2b00      	cmp	r3, #0
 8000978:	da09      	bge.n	800098e <SSD1306_DrawBitmap+0x8a>
 800097a:	89fa      	ldrh	r2, [r7, #14]
 800097c:	8a7b      	ldrh	r3, [r7, #18]
 800097e:	4413      	add	r3, r2
 8000980:	b29b      	uxth	r3, r3
 8000982:	89b9      	ldrh	r1, [r7, #12]
 8000984:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000986:	b2d2      	uxtb	r2, r2
 8000988:	4618      	mov	r0, r3
 800098a:	f000 f92d 	bl	8000be8 <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 800098e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000992:	b29b      	uxth	r3, r3
 8000994:	3301      	adds	r3, #1
 8000996:	b29b      	uxth	r3, r3
 8000998:	827b      	strh	r3, [r7, #18]
 800099a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800099e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009a2:	429a      	cmp	r2, r3
 80009a4:	dbc9      	blt.n	800093a <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 80009a6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	3301      	adds	r3, #1
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	82bb      	strh	r3, [r7, #20]
 80009b2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	3301      	adds	r3, #1
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	81bb      	strh	r3, [r7, #12]
 80009be:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80009c2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	dbb4      	blt.n	8000934 <SSD1306_DrawBitmap+0x30>
        }
    }
}
 80009ca:	bf00      	nop
 80009cc:	3718      	adds	r7, #24
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
	...

080009d4 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80009da:	f000 fb8d 	bl	80010f8 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80009de:	f644 6320 	movw	r3, #20000	; 0x4e20
 80009e2:	2201      	movs	r2, #1
 80009e4:	2178      	movs	r1, #120	; 0x78
 80009e6:	485b      	ldr	r0, [pc, #364]	; (8000b54 <SSD1306_Init+0x180>)
 80009e8:	f001 faca 	bl	8001f80 <HAL_I2C_IsDeviceReady>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80009f2:	2300      	movs	r3, #0
 80009f4:	e0a9      	b.n	8000b4a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 80009f6:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80009fa:	607b      	str	r3, [r7, #4]
	while(p>0)
 80009fc:	e002      	b.n	8000a04 <SSD1306_Init+0x30>
		p--;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	3b01      	subs	r3, #1
 8000a02:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d1f9      	bne.n	80009fe <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000a0a:	22ae      	movs	r2, #174	; 0xae
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	2078      	movs	r0, #120	; 0x78
 8000a10:	f000 fbce 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000a14:	2220      	movs	r2, #32
 8000a16:	2100      	movs	r1, #0
 8000a18:	2078      	movs	r0, #120	; 0x78
 8000a1a:	f000 fbc9 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000a1e:	2210      	movs	r2, #16
 8000a20:	2100      	movs	r1, #0
 8000a22:	2078      	movs	r0, #120	; 0x78
 8000a24:	f000 fbc4 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000a28:	22b0      	movs	r2, #176	; 0xb0
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	2078      	movs	r0, #120	; 0x78
 8000a2e:	f000 fbbf 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000a32:	22c8      	movs	r2, #200	; 0xc8
 8000a34:	2100      	movs	r1, #0
 8000a36:	2078      	movs	r0, #120	; 0x78
 8000a38:	f000 fbba 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	2100      	movs	r1, #0
 8000a40:	2078      	movs	r0, #120	; 0x78
 8000a42:	f000 fbb5 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000a46:	2210      	movs	r2, #16
 8000a48:	2100      	movs	r1, #0
 8000a4a:	2078      	movs	r0, #120	; 0x78
 8000a4c:	f000 fbb0 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000a50:	2240      	movs	r2, #64	; 0x40
 8000a52:	2100      	movs	r1, #0
 8000a54:	2078      	movs	r0, #120	; 0x78
 8000a56:	f000 fbab 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000a5a:	2281      	movs	r2, #129	; 0x81
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	2078      	movs	r0, #120	; 0x78
 8000a60:	f000 fba6 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000a64:	22ff      	movs	r2, #255	; 0xff
 8000a66:	2100      	movs	r1, #0
 8000a68:	2078      	movs	r0, #120	; 0x78
 8000a6a:	f000 fba1 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000a6e:	22a1      	movs	r2, #161	; 0xa1
 8000a70:	2100      	movs	r1, #0
 8000a72:	2078      	movs	r0, #120	; 0x78
 8000a74:	f000 fb9c 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000a78:	22a6      	movs	r2, #166	; 0xa6
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	2078      	movs	r0, #120	; 0x78
 8000a7e:	f000 fb97 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000a82:	22a8      	movs	r2, #168	; 0xa8
 8000a84:	2100      	movs	r1, #0
 8000a86:	2078      	movs	r0, #120	; 0x78
 8000a88:	f000 fb92 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000a8c:	223f      	movs	r2, #63	; 0x3f
 8000a8e:	2100      	movs	r1, #0
 8000a90:	2078      	movs	r0, #120	; 0x78
 8000a92:	f000 fb8d 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000a96:	22a4      	movs	r2, #164	; 0xa4
 8000a98:	2100      	movs	r1, #0
 8000a9a:	2078      	movs	r0, #120	; 0x78
 8000a9c:	f000 fb88 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000aa0:	22d3      	movs	r2, #211	; 0xd3
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	2078      	movs	r0, #120	; 0x78
 8000aa6:	f000 fb83 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2100      	movs	r1, #0
 8000aae:	2078      	movs	r0, #120	; 0x78
 8000ab0:	f000 fb7e 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000ab4:	22d5      	movs	r2, #213	; 0xd5
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	2078      	movs	r0, #120	; 0x78
 8000aba:	f000 fb79 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000abe:	22f0      	movs	r2, #240	; 0xf0
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	2078      	movs	r0, #120	; 0x78
 8000ac4:	f000 fb74 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000ac8:	22d9      	movs	r2, #217	; 0xd9
 8000aca:	2100      	movs	r1, #0
 8000acc:	2078      	movs	r0, #120	; 0x78
 8000ace:	f000 fb6f 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000ad2:	2222      	movs	r2, #34	; 0x22
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	2078      	movs	r0, #120	; 0x78
 8000ad8:	f000 fb6a 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000adc:	22da      	movs	r2, #218	; 0xda
 8000ade:	2100      	movs	r1, #0
 8000ae0:	2078      	movs	r0, #120	; 0x78
 8000ae2:	f000 fb65 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000ae6:	2212      	movs	r2, #18
 8000ae8:	2100      	movs	r1, #0
 8000aea:	2078      	movs	r0, #120	; 0x78
 8000aec:	f000 fb60 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000af0:	22db      	movs	r2, #219	; 0xdb
 8000af2:	2100      	movs	r1, #0
 8000af4:	2078      	movs	r0, #120	; 0x78
 8000af6:	f000 fb5b 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000afa:	2220      	movs	r2, #32
 8000afc:	2100      	movs	r1, #0
 8000afe:	2078      	movs	r0, #120	; 0x78
 8000b00:	f000 fb56 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000b04:	228d      	movs	r2, #141	; 0x8d
 8000b06:	2100      	movs	r1, #0
 8000b08:	2078      	movs	r0, #120	; 0x78
 8000b0a:	f000 fb51 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000b0e:	2214      	movs	r2, #20
 8000b10:	2100      	movs	r1, #0
 8000b12:	2078      	movs	r0, #120	; 0x78
 8000b14:	f000 fb4c 	bl	80011b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000b18:	22af      	movs	r2, #175	; 0xaf
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	2078      	movs	r0, #120	; 0x78
 8000b1e:	f000 fb47 	bl	80011b0 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000b22:	222e      	movs	r2, #46	; 0x2e
 8000b24:	2100      	movs	r1, #0
 8000b26:	2078      	movs	r0, #120	; 0x78
 8000b28:	f000 fb42 	bl	80011b0 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f000 f843 	bl	8000bb8 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000b32:	f000 f813 	bl	8000b5c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000b36:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <SSD1306_Init+0x184>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000b3c:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <SSD1306_Init+0x184>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000b42:	4b05      	ldr	r3, [pc, #20]	; (8000b58 <SSD1306_Init+0x184>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8000b48:	2301      	movs	r3, #1
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	200004b0 	.word	0x200004b0
 8000b58:	2000049c 	.word	0x2000049c

08000b5c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8000b62:	2300      	movs	r3, #0
 8000b64:	71fb      	strb	r3, [r7, #7]
 8000b66:	e01d      	b.n	8000ba4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	3b50      	subs	r3, #80	; 0x50
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	461a      	mov	r2, r3
 8000b70:	2100      	movs	r1, #0
 8000b72:	2078      	movs	r0, #120	; 0x78
 8000b74:	f000 fb1c 	bl	80011b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	2078      	movs	r0, #120	; 0x78
 8000b7e:	f000 fb17 	bl	80011b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000b82:	2210      	movs	r2, #16
 8000b84:	2100      	movs	r1, #0
 8000b86:	2078      	movs	r0, #120	; 0x78
 8000b88:	f000 fb12 	bl	80011b0 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	01db      	lsls	r3, r3, #7
 8000b90:	4a08      	ldr	r2, [pc, #32]	; (8000bb4 <SSD1306_UpdateScreen+0x58>)
 8000b92:	441a      	add	r2, r3
 8000b94:	2380      	movs	r3, #128	; 0x80
 8000b96:	2140      	movs	r1, #64	; 0x40
 8000b98:	2078      	movs	r0, #120	; 0x78
 8000b9a:	f000 fac1 	bl	8001120 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	71fb      	strb	r3, [r7, #7]
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	2b07      	cmp	r3, #7
 8000ba8:	d9de      	bls.n	8000b68 <SSD1306_UpdateScreen+0xc>
	}
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	2000009c 	.word	0x2000009c

08000bb8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000bc2:	79fb      	ldrb	r3, [r7, #7]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d101      	bne.n	8000bcc <SSD1306_Fill+0x14>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	e000      	b.n	8000bce <SSD1306_Fill+0x16>
 8000bcc:	23ff      	movs	r3, #255	; 0xff
 8000bce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4803      	ldr	r0, [pc, #12]	; (8000be4 <SSD1306_Fill+0x2c>)
 8000bd6:	f002 fd29 	bl	800362c <memset>
}
 8000bda:	bf00      	nop
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	2000009c 	.word	0x2000009c

08000be8 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	80fb      	strh	r3, [r7, #6]
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	80bb      	strh	r3, [r7, #4]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	70fb      	strb	r3, [r7, #3]
	if (
 8000bfa:	88fb      	ldrh	r3, [r7, #6]
 8000bfc:	2b7f      	cmp	r3, #127	; 0x7f
 8000bfe:	d848      	bhi.n	8000c92 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000c00:	88bb      	ldrh	r3, [r7, #4]
 8000c02:	2b3f      	cmp	r3, #63	; 0x3f
 8000c04:	d845      	bhi.n	8000c92 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000c06:	4b25      	ldr	r3, [pc, #148]	; (8000c9c <SSD1306_DrawPixel+0xb4>)
 8000c08:	791b      	ldrb	r3, [r3, #4]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d006      	beq.n	8000c1c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000c0e:	78fb      	ldrb	r3, [r7, #3]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	bf0c      	ite	eq
 8000c14:	2301      	moveq	r3, #1
 8000c16:	2300      	movne	r3, #0
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000c1c:	78fb      	ldrb	r3, [r7, #3]
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d11a      	bne.n	8000c58 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000c22:	88fa      	ldrh	r2, [r7, #6]
 8000c24:	88bb      	ldrh	r3, [r7, #4]
 8000c26:	08db      	lsrs	r3, r3, #3
 8000c28:	b298      	uxth	r0, r3
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	01db      	lsls	r3, r3, #7
 8000c2e:	4413      	add	r3, r2
 8000c30:	4a1b      	ldr	r2, [pc, #108]	; (8000ca0 <SSD1306_DrawPixel+0xb8>)
 8000c32:	5cd3      	ldrb	r3, [r2, r3]
 8000c34:	b25a      	sxtb	r2, r3
 8000c36:	88bb      	ldrh	r3, [r7, #4]
 8000c38:	f003 0307 	and.w	r3, r3, #7
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c42:	b25b      	sxtb	r3, r3
 8000c44:	4313      	orrs	r3, r2
 8000c46:	b259      	sxtb	r1, r3
 8000c48:	88fa      	ldrh	r2, [r7, #6]
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	01db      	lsls	r3, r3, #7
 8000c4e:	4413      	add	r3, r2
 8000c50:	b2c9      	uxtb	r1, r1
 8000c52:	4a13      	ldr	r2, [pc, #76]	; (8000ca0 <SSD1306_DrawPixel+0xb8>)
 8000c54:	54d1      	strb	r1, [r2, r3]
 8000c56:	e01d      	b.n	8000c94 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000c58:	88fa      	ldrh	r2, [r7, #6]
 8000c5a:	88bb      	ldrh	r3, [r7, #4]
 8000c5c:	08db      	lsrs	r3, r3, #3
 8000c5e:	b298      	uxth	r0, r3
 8000c60:	4603      	mov	r3, r0
 8000c62:	01db      	lsls	r3, r3, #7
 8000c64:	4413      	add	r3, r2
 8000c66:	4a0e      	ldr	r2, [pc, #56]	; (8000ca0 <SSD1306_DrawPixel+0xb8>)
 8000c68:	5cd3      	ldrb	r3, [r2, r3]
 8000c6a:	b25a      	sxtb	r2, r3
 8000c6c:	88bb      	ldrh	r3, [r7, #4]
 8000c6e:	f003 0307 	and.w	r3, r3, #7
 8000c72:	2101      	movs	r1, #1
 8000c74:	fa01 f303 	lsl.w	r3, r1, r3
 8000c78:	b25b      	sxtb	r3, r3
 8000c7a:	43db      	mvns	r3, r3
 8000c7c:	b25b      	sxtb	r3, r3
 8000c7e:	4013      	ands	r3, r2
 8000c80:	b259      	sxtb	r1, r3
 8000c82:	88fa      	ldrh	r2, [r7, #6]
 8000c84:	4603      	mov	r3, r0
 8000c86:	01db      	lsls	r3, r3, #7
 8000c88:	4413      	add	r3, r2
 8000c8a:	b2c9      	uxtb	r1, r1
 8000c8c:	4a04      	ldr	r2, [pc, #16]	; (8000ca0 <SSD1306_DrawPixel+0xb8>)
 8000c8e:	54d1      	strb	r1, [r2, r3]
 8000c90:	e000      	b.n	8000c94 <SSD1306_DrawPixel+0xac>
		return;
 8000c92:	bf00      	nop
	}
}
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bc80      	pop	{r7}
 8000c9a:	4770      	bx	lr
 8000c9c:	2000049c 	.word	0x2000049c
 8000ca0:	2000009c 	.word	0x2000009c

08000ca4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	460a      	mov	r2, r1
 8000cae:	80fb      	strh	r3, [r7, #6]
 8000cb0:	4613      	mov	r3, r2
 8000cb2:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000cb4:	4a05      	ldr	r2, [pc, #20]	; (8000ccc <SSD1306_GotoXY+0x28>)
 8000cb6:	88fb      	ldrh	r3, [r7, #6]
 8000cb8:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000cba:	4a04      	ldr	r2, [pc, #16]	; (8000ccc <SSD1306_GotoXY+0x28>)
 8000cbc:	88bb      	ldrh	r3, [r7, #4]
 8000cbe:	8053      	strh	r3, [r2, #2]
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bc80      	pop	{r7}
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	2000049c 	.word	0x2000049c

08000cd0 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	6039      	str	r1, [r7, #0]
 8000cda:	71fb      	strb	r3, [r7, #7]
 8000cdc:	4613      	mov	r3, r2
 8000cde:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000ce0:	4b3a      	ldr	r3, [pc, #232]	; (8000dcc <SSD1306_Putc+0xfc>)
 8000ce2:	881b      	ldrh	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	4413      	add	r3, r2
	if (
 8000cec:	2b7f      	cmp	r3, #127	; 0x7f
 8000cee:	dc07      	bgt.n	8000d00 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000cf0:	4b36      	ldr	r3, [pc, #216]	; (8000dcc <SSD1306_Putc+0xfc>)
 8000cf2:	885b      	ldrh	r3, [r3, #2]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	785b      	ldrb	r3, [r3, #1]
 8000cfa:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000cfc:	2b3f      	cmp	r3, #63	; 0x3f
 8000cfe:	dd01      	ble.n	8000d04 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000d00:	2300      	movs	r3, #0
 8000d02:	e05e      	b.n	8000dc2 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000d04:	2300      	movs	r3, #0
 8000d06:	617b      	str	r3, [r7, #20]
 8000d08:	e04b      	b.n	8000da2 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685a      	ldr	r2, [r3, #4]
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	3b20      	subs	r3, #32
 8000d12:	6839      	ldr	r1, [r7, #0]
 8000d14:	7849      	ldrb	r1, [r1, #1]
 8000d16:	fb01 f303 	mul.w	r3, r1, r3
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	440b      	add	r3, r1
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	4413      	add	r3, r2
 8000d24:	881b      	ldrh	r3, [r3, #0]
 8000d26:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
 8000d2c:	e030      	b.n	8000d90 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000d2e:	68fa      	ldr	r2, [r7, #12]
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	fa02 f303 	lsl.w	r3, r2, r3
 8000d36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d010      	beq.n	8000d60 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000d3e:	4b23      	ldr	r3, [pc, #140]	; (8000dcc <SSD1306_Putc+0xfc>)
 8000d40:	881a      	ldrh	r2, [r3, #0]
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	b29b      	uxth	r3, r3
 8000d46:	4413      	add	r3, r2
 8000d48:	b298      	uxth	r0, r3
 8000d4a:	4b20      	ldr	r3, [pc, #128]	; (8000dcc <SSD1306_Putc+0xfc>)
 8000d4c:	885a      	ldrh	r2, [r3, #2]
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	4413      	add	r3, r2
 8000d54:	b29b      	uxth	r3, r3
 8000d56:	79ba      	ldrb	r2, [r7, #6]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	f7ff ff45 	bl	8000be8 <SSD1306_DrawPixel>
 8000d5e:	e014      	b.n	8000d8a <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000d60:	4b1a      	ldr	r3, [pc, #104]	; (8000dcc <SSD1306_Putc+0xfc>)
 8000d62:	881a      	ldrh	r2, [r3, #0]
 8000d64:	693b      	ldr	r3, [r7, #16]
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	4413      	add	r3, r2
 8000d6a:	b298      	uxth	r0, r3
 8000d6c:	4b17      	ldr	r3, [pc, #92]	; (8000dcc <SSD1306_Putc+0xfc>)
 8000d6e:	885a      	ldrh	r2, [r3, #2]
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	4413      	add	r3, r2
 8000d76:	b299      	uxth	r1, r3
 8000d78:	79bb      	ldrb	r3, [r7, #6]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	bf0c      	ite	eq
 8000d7e:	2301      	moveq	r3, #1
 8000d80:	2300      	movne	r3, #0
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	461a      	mov	r2, r3
 8000d86:	f7ff ff2f 	bl	8000be8 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000d8a:	693b      	ldr	r3, [r7, #16]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	613b      	str	r3, [r7, #16]
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	461a      	mov	r2, r3
 8000d96:	693b      	ldr	r3, [r7, #16]
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d3c8      	bcc.n	8000d2e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	617b      	str	r3, [r7, #20]
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	785b      	ldrb	r3, [r3, #1]
 8000da6:	461a      	mov	r2, r3
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d3ad      	bcc.n	8000d0a <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000dae:	4b07      	ldr	r3, [pc, #28]	; (8000dcc <SSD1306_Putc+0xfc>)
 8000db0:	881a      	ldrh	r2, [r3, #0]
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	4413      	add	r3, r2
 8000dba:	b29a      	uxth	r2, r3
 8000dbc:	4b03      	ldr	r3, [pc, #12]	; (8000dcc <SSD1306_Putc+0xfc>)
 8000dbe:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3718      	adds	r7, #24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	2000049c 	.word	0x2000049c

08000dd0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8000dde:	e012      	b.n	8000e06 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	79fa      	ldrb	r2, [r7, #7]
 8000de6:	68b9      	ldr	r1, [r7, #8]
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff ff71 	bl	8000cd0 <SSD1306_Putc>
 8000dee:	4603      	mov	r3, r0
 8000df0:	461a      	mov	r2, r3
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d002      	beq.n	8000e00 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	e008      	b.n	8000e12 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	3301      	adds	r3, #1
 8000e04:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d1e8      	bne.n	8000de0 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	781b      	ldrb	r3, [r3, #0]
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8000e1a:	b590      	push	{r4, r7, lr}
 8000e1c:	b087      	sub	sp, #28
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	4604      	mov	r4, r0
 8000e22:	4608      	mov	r0, r1
 8000e24:	4611      	mov	r1, r2
 8000e26:	461a      	mov	r2, r3
 8000e28:	4623      	mov	r3, r4
 8000e2a:	80fb      	strh	r3, [r7, #6]
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	80bb      	strh	r3, [r7, #4]
 8000e30:	460b      	mov	r3, r1
 8000e32:	807b      	strh	r3, [r7, #2]
 8000e34:	4613      	mov	r3, r2
 8000e36:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8000e38:	88fb      	ldrh	r3, [r7, #6]
 8000e3a:	2b7f      	cmp	r3, #127	; 0x7f
 8000e3c:	d901      	bls.n	8000e42 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8000e3e:	237f      	movs	r3, #127	; 0x7f
 8000e40:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8000e42:	887b      	ldrh	r3, [r7, #2]
 8000e44:	2b7f      	cmp	r3, #127	; 0x7f
 8000e46:	d901      	bls.n	8000e4c <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8000e48:	237f      	movs	r3, #127	; 0x7f
 8000e4a:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8000e4c:	88bb      	ldrh	r3, [r7, #4]
 8000e4e:	2b3f      	cmp	r3, #63	; 0x3f
 8000e50:	d901      	bls.n	8000e56 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8000e52:	233f      	movs	r3, #63	; 0x3f
 8000e54:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8000e56:	883b      	ldrh	r3, [r7, #0]
 8000e58:	2b3f      	cmp	r3, #63	; 0x3f
 8000e5a:	d901      	bls.n	8000e60 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8000e5c:	233f      	movs	r3, #63	; 0x3f
 8000e5e:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8000e60:	88fa      	ldrh	r2, [r7, #6]
 8000e62:	887b      	ldrh	r3, [r7, #2]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d205      	bcs.n	8000e74 <SSD1306_DrawLine+0x5a>
 8000e68:	887a      	ldrh	r2, [r7, #2]
 8000e6a:	88fb      	ldrh	r3, [r7, #6]
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	b21b      	sxth	r3, r3
 8000e72:	e004      	b.n	8000e7e <SSD1306_DrawLine+0x64>
 8000e74:	88fa      	ldrh	r2, [r7, #6]
 8000e76:	887b      	ldrh	r3, [r7, #2]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	b21b      	sxth	r3, r3
 8000e7e:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8000e80:	88ba      	ldrh	r2, [r7, #4]
 8000e82:	883b      	ldrh	r3, [r7, #0]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d205      	bcs.n	8000e94 <SSD1306_DrawLine+0x7a>
 8000e88:	883a      	ldrh	r2, [r7, #0]
 8000e8a:	88bb      	ldrh	r3, [r7, #4]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	b21b      	sxth	r3, r3
 8000e92:	e004      	b.n	8000e9e <SSD1306_DrawLine+0x84>
 8000e94:	88ba      	ldrh	r2, [r7, #4]
 8000e96:	883b      	ldrh	r3, [r7, #0]
 8000e98:	1ad3      	subs	r3, r2, r3
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	b21b      	sxth	r3, r3
 8000e9e:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8000ea0:	88fa      	ldrh	r2, [r7, #6]
 8000ea2:	887b      	ldrh	r3, [r7, #2]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d201      	bcs.n	8000eac <SSD1306_DrawLine+0x92>
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	e001      	b.n	8000eb0 <SSD1306_DrawLine+0x96>
 8000eac:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb0:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8000eb2:	88ba      	ldrh	r2, [r7, #4]
 8000eb4:	883b      	ldrh	r3, [r7, #0]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d201      	bcs.n	8000ebe <SSD1306_DrawLine+0xa4>
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e001      	b.n	8000ec2 <SSD1306_DrawLine+0xa8>
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec2:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8000ec4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000ec8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	dd06      	ble.n	8000ede <SSD1306_DrawLine+0xc4>
 8000ed0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000ed4:	0fda      	lsrs	r2, r3, #31
 8000ed6:	4413      	add	r3, r2
 8000ed8:	105b      	asrs	r3, r3, #1
 8000eda:	b21b      	sxth	r3, r3
 8000edc:	e006      	b.n	8000eec <SSD1306_DrawLine+0xd2>
 8000ede:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000ee2:	425b      	negs	r3, r3
 8000ee4:	0fda      	lsrs	r2, r3, #31
 8000ee6:	4413      	add	r3, r2
 8000ee8:	105b      	asrs	r3, r3, #1
 8000eea:	b21b      	sxth	r3, r3
 8000eec:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8000eee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d129      	bne.n	8000f4a <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8000ef6:	883a      	ldrh	r2, [r7, #0]
 8000ef8:	88bb      	ldrh	r3, [r7, #4]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d205      	bcs.n	8000f0a <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8000efe:	883b      	ldrh	r3, [r7, #0]
 8000f00:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8000f02:	88bb      	ldrh	r3, [r7, #4]
 8000f04:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8000f06:	893b      	ldrh	r3, [r7, #8]
 8000f08:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8000f0a:	887a      	ldrh	r2, [r7, #2]
 8000f0c:	88fb      	ldrh	r3, [r7, #6]
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d205      	bcs.n	8000f1e <SSD1306_DrawLine+0x104>
			tmp = x1;
 8000f12:	887b      	ldrh	r3, [r7, #2]
 8000f14:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8000f16:	88fb      	ldrh	r3, [r7, #6]
 8000f18:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8000f1a:	893b      	ldrh	r3, [r7, #8]
 8000f1c:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8000f1e:	88bb      	ldrh	r3, [r7, #4]
 8000f20:	82bb      	strh	r3, [r7, #20]
 8000f22:	e00c      	b.n	8000f3e <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8000f24:	8ab9      	ldrh	r1, [r7, #20]
 8000f26:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000f2a:	88fb      	ldrh	r3, [r7, #6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fe5b 	bl	8000be8 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8000f32:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	3301      	adds	r3, #1
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	82bb      	strh	r3, [r7, #20]
 8000f3e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000f42:	883b      	ldrh	r3, [r7, #0]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	dded      	ble.n	8000f24 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 8000f48:	e05f      	b.n	800100a <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 8000f4a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d129      	bne.n	8000fa6 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8000f52:	883a      	ldrh	r2, [r7, #0]
 8000f54:	88bb      	ldrh	r3, [r7, #4]
 8000f56:	429a      	cmp	r2, r3
 8000f58:	d205      	bcs.n	8000f66 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 8000f5a:	883b      	ldrh	r3, [r7, #0]
 8000f5c:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8000f5e:	88bb      	ldrh	r3, [r7, #4]
 8000f60:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8000f62:	893b      	ldrh	r3, [r7, #8]
 8000f64:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8000f66:	887a      	ldrh	r2, [r7, #2]
 8000f68:	88fb      	ldrh	r3, [r7, #6]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d205      	bcs.n	8000f7a <SSD1306_DrawLine+0x160>
			tmp = x1;
 8000f6e:	887b      	ldrh	r3, [r7, #2]
 8000f70:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8000f72:	88fb      	ldrh	r3, [r7, #6]
 8000f74:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8000f76:	893b      	ldrh	r3, [r7, #8]
 8000f78:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8000f7a:	88fb      	ldrh	r3, [r7, #6]
 8000f7c:	82bb      	strh	r3, [r7, #20]
 8000f7e:	e00c      	b.n	8000f9a <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8000f80:	8abb      	ldrh	r3, [r7, #20]
 8000f82:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000f86:	88b9      	ldrh	r1, [r7, #4]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff fe2d 	bl	8000be8 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8000f8e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	3301      	adds	r3, #1
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	82bb      	strh	r3, [r7, #20]
 8000f9a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000f9e:	887b      	ldrh	r3, [r7, #2]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	dded      	ble.n	8000f80 <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 8000fa4:	e031      	b.n	800100a <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8000fa6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000faa:	88b9      	ldrh	r1, [r7, #4]
 8000fac:	88fb      	ldrh	r3, [r7, #6]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff fe1a 	bl	8000be8 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8000fb4:	88fa      	ldrh	r2, [r7, #6]
 8000fb6:	887b      	ldrh	r3, [r7, #2]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d103      	bne.n	8000fc4 <SSD1306_DrawLine+0x1aa>
 8000fbc:	88ba      	ldrh	r2, [r7, #4]
 8000fbe:	883b      	ldrh	r3, [r7, #0]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d021      	beq.n	8001008 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 8000fc4:	8afb      	ldrh	r3, [r7, #22]
 8000fc6:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8000fc8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000fcc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000fd0:	425b      	negs	r3, r3
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	dd08      	ble.n	8000fe8 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8000fd6:	8afa      	ldrh	r2, [r7, #22]
 8000fd8:	8a3b      	ldrh	r3, [r7, #16]
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8000fe0:	89fa      	ldrh	r2, [r7, #14]
 8000fe2:	88fb      	ldrh	r3, [r7, #6]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8000fe8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000fec:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	dad8      	bge.n	8000fa6 <SSD1306_DrawLine+0x18c>
			err += dx;
 8000ff4:	8afa      	ldrh	r2, [r7, #22]
 8000ff6:	8a7b      	ldrh	r3, [r7, #18]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8000ffe:	89ba      	ldrh	r2, [r7, #12]
 8001000:	88bb      	ldrh	r3, [r7, #4]
 8001002:	4413      	add	r3, r2
 8001004:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8001006:	e7ce      	b.n	8000fa6 <SSD1306_DrawLine+0x18c>
			break;
 8001008:	bf00      	nop
		} 
	}
}
 800100a:	371c      	adds	r7, #28
 800100c:	46bd      	mov	sp, r7
 800100e:	bd90      	pop	{r4, r7, pc}

08001010 <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b085      	sub	sp, #20
 8001014:	af02      	add	r7, sp, #8
 8001016:	4604      	mov	r4, r0
 8001018:	4608      	mov	r0, r1
 800101a:	4611      	mov	r1, r2
 800101c:	461a      	mov	r2, r3
 800101e:	4623      	mov	r3, r4
 8001020:	80fb      	strh	r3, [r7, #6]
 8001022:	4603      	mov	r3, r0
 8001024:	80bb      	strh	r3, [r7, #4]
 8001026:	460b      	mov	r3, r1
 8001028:	807b      	strh	r3, [r7, #2]
 800102a:	4613      	mov	r3, r2
 800102c:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 800102e:	88fb      	ldrh	r3, [r7, #6]
 8001030:	2b7f      	cmp	r3, #127	; 0x7f
 8001032:	d853      	bhi.n	80010dc <SSD1306_DrawRectangle+0xcc>
		x >= SSD1306_WIDTH ||
 8001034:	88bb      	ldrh	r3, [r7, #4]
 8001036:	2b3f      	cmp	r3, #63	; 0x3f
 8001038:	d850      	bhi.n	80010dc <SSD1306_DrawRectangle+0xcc>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 800103a:	88fa      	ldrh	r2, [r7, #6]
 800103c:	887b      	ldrh	r3, [r7, #2]
 800103e:	4413      	add	r3, r2
 8001040:	2b7f      	cmp	r3, #127	; 0x7f
 8001042:	dd03      	ble.n	800104c <SSD1306_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8001044:	88fb      	ldrh	r3, [r7, #6]
 8001046:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800104a:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 800104c:	88ba      	ldrh	r2, [r7, #4]
 800104e:	883b      	ldrh	r3, [r7, #0]
 8001050:	4413      	add	r3, r2
 8001052:	2b3f      	cmp	r3, #63	; 0x3f
 8001054:	dd03      	ble.n	800105e <SSD1306_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8001056:	88bb      	ldrh	r3, [r7, #4]
 8001058:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800105c:	803b      	strh	r3, [r7, #0]
	}
	
	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 800105e:	88fa      	ldrh	r2, [r7, #6]
 8001060:	887b      	ldrh	r3, [r7, #2]
 8001062:	4413      	add	r3, r2
 8001064:	b29a      	uxth	r2, r3
 8001066:	88bc      	ldrh	r4, [r7, #4]
 8001068:	88b9      	ldrh	r1, [r7, #4]
 800106a:	88f8      	ldrh	r0, [r7, #6]
 800106c:	7e3b      	ldrb	r3, [r7, #24]
 800106e:	9300      	str	r3, [sp, #0]
 8001070:	4623      	mov	r3, r4
 8001072:	f7ff fed2 	bl	8000e1a <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 8001076:	88ba      	ldrh	r2, [r7, #4]
 8001078:	883b      	ldrh	r3, [r7, #0]
 800107a:	4413      	add	r3, r2
 800107c:	b299      	uxth	r1, r3
 800107e:	88fa      	ldrh	r2, [r7, #6]
 8001080:	887b      	ldrh	r3, [r7, #2]
 8001082:	4413      	add	r3, r2
 8001084:	b29c      	uxth	r4, r3
 8001086:	88ba      	ldrh	r2, [r7, #4]
 8001088:	883b      	ldrh	r3, [r7, #0]
 800108a:	4413      	add	r3, r2
 800108c:	b29a      	uxth	r2, r3
 800108e:	88f8      	ldrh	r0, [r7, #6]
 8001090:	7e3b      	ldrb	r3, [r7, #24]
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	4613      	mov	r3, r2
 8001096:	4622      	mov	r2, r4
 8001098:	f7ff febf 	bl	8000e1a <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 800109c:	88ba      	ldrh	r2, [r7, #4]
 800109e:	883b      	ldrh	r3, [r7, #0]
 80010a0:	4413      	add	r3, r2
 80010a2:	b29c      	uxth	r4, r3
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	88b9      	ldrh	r1, [r7, #4]
 80010a8:	88f8      	ldrh	r0, [r7, #6]
 80010aa:	7e3b      	ldrb	r3, [r7, #24]
 80010ac:	9300      	str	r3, [sp, #0]
 80010ae:	4623      	mov	r3, r4
 80010b0:	f7ff feb3 	bl	8000e1a <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	4413      	add	r3, r2
 80010ba:	b298      	uxth	r0, r3
 80010bc:	88fa      	ldrh	r2, [r7, #6]
 80010be:	887b      	ldrh	r3, [r7, #2]
 80010c0:	4413      	add	r3, r2
 80010c2:	b29c      	uxth	r4, r3
 80010c4:	88ba      	ldrh	r2, [r7, #4]
 80010c6:	883b      	ldrh	r3, [r7, #0]
 80010c8:	4413      	add	r3, r2
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	88b9      	ldrh	r1, [r7, #4]
 80010ce:	7e3b      	ldrb	r3, [r7, #24]
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	4613      	mov	r3, r2
 80010d4:	4622      	mov	r2, r4
 80010d6:	f7ff fea0 	bl	8000e1a <SSD1306_DrawLine>
 80010da:	e000      	b.n	80010de <SSD1306_DrawRectangle+0xce>
		return;
 80010dc:	bf00      	nop
}
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd90      	pop	{r4, r7, pc}

080010e4 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80010e8:	2000      	movs	r0, #0
 80010ea:	f7ff fd65 	bl	8000bb8 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80010ee:	f7ff fd35 	bl	8000b5c <SSD1306_UpdateScreen>
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80010fe:	4b07      	ldr	r3, [pc, #28]	; (800111c <ssd1306_I2C_Init+0x24>)
 8001100:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001102:	e002      	b.n	800110a <ssd1306_I2C_Init+0x12>
		p--;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	3b01      	subs	r3, #1
 8001108:	607b      	str	r3, [r7, #4]
	while(p>0)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d1f9      	bne.n	8001104 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	bc80      	pop	{r7}
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	0003d090 	.word	0x0003d090

08001120 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001120:	b590      	push	{r4, r7, lr}
 8001122:	b0c7      	sub	sp, #284	; 0x11c
 8001124:	af02      	add	r7, sp, #8
 8001126:	4604      	mov	r4, r0
 8001128:	4608      	mov	r0, r1
 800112a:	4639      	mov	r1, r7
 800112c:	600a      	str	r2, [r1, #0]
 800112e:	4619      	mov	r1, r3
 8001130:	1dfb      	adds	r3, r7, #7
 8001132:	4622      	mov	r2, r4
 8001134:	701a      	strb	r2, [r3, #0]
 8001136:	1dbb      	adds	r3, r7, #6
 8001138:	4602      	mov	r2, r0
 800113a:	701a      	strb	r2, [r3, #0]
 800113c:	1d3b      	adds	r3, r7, #4
 800113e:	460a      	mov	r2, r1
 8001140:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001142:	f107 030c 	add.w	r3, r7, #12
 8001146:	1dba      	adds	r2, r7, #6
 8001148:	7812      	ldrb	r2, [r2, #0]
 800114a:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800114c:	2300      	movs	r3, #0
 800114e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001152:	e010      	b.n	8001176 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8001154:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001158:	463a      	mov	r2, r7
 800115a:	6812      	ldr	r2, [r2, #0]
 800115c:	441a      	add	r2, r3
 800115e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001162:	3301      	adds	r3, #1
 8001164:	7811      	ldrb	r1, [r2, #0]
 8001166:	f107 020c 	add.w	r2, r7, #12
 800116a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800116c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001170:	3301      	adds	r3, #1
 8001172:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001176:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800117a:	b29b      	uxth	r3, r3
 800117c:	1d3a      	adds	r2, r7, #4
 800117e:	8812      	ldrh	r2, [r2, #0]
 8001180:	429a      	cmp	r2, r3
 8001182:	d8e7      	bhi.n	8001154 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001184:	1dfb      	adds	r3, r7, #7
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	b299      	uxth	r1, r3
 800118a:	1d3b      	adds	r3, r7, #4
 800118c:	881b      	ldrh	r3, [r3, #0]
 800118e:	3301      	adds	r3, #1
 8001190:	b298      	uxth	r0, r3
 8001192:	f107 020c 	add.w	r2, r7, #12
 8001196:	230a      	movs	r3, #10
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	4603      	mov	r3, r0
 800119c:	4803      	ldr	r0, [pc, #12]	; (80011ac <ssd1306_I2C_WriteMulti+0x8c>)
 800119e:	f000 fdf1 	bl	8001d84 <HAL_I2C_Master_Transmit>
}
 80011a2:	bf00      	nop
 80011a4:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd90      	pop	{r4, r7, pc}
 80011ac:	200004b0 	.word	0x200004b0

080011b0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af02      	add	r7, sp, #8
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
 80011ba:	460b      	mov	r3, r1
 80011bc:	71bb      	strb	r3, [r7, #6]
 80011be:	4613      	mov	r3, r2
 80011c0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80011c2:	79bb      	ldrb	r3, [r7, #6]
 80011c4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80011c6:	797b      	ldrb	r3, [r7, #5]
 80011c8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	b299      	uxth	r1, r3
 80011ce:	f107 020c 	add.w	r2, r7, #12
 80011d2:	230a      	movs	r3, #10
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2302      	movs	r3, #2
 80011d8:	4803      	ldr	r0, [pc, #12]	; (80011e8 <ssd1306_I2C_Write+0x38>)
 80011da:	f000 fdd3 	bl	8001d84 <HAL_I2C_Master_Transmit>
}
 80011de:	bf00      	nop
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200004b0 	.word	0x200004b0

080011ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011f2:	4b19      	ldr	r3, [pc, #100]	; (8001258 <HAL_MspInit+0x6c>)
 80011f4:	699b      	ldr	r3, [r3, #24]
 80011f6:	4a18      	ldr	r2, [pc, #96]	; (8001258 <HAL_MspInit+0x6c>)
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	6193      	str	r3, [r2, #24]
 80011fe:	4b16      	ldr	r3, [pc, #88]	; (8001258 <HAL_MspInit+0x6c>)
 8001200:	699b      	ldr	r3, [r3, #24]
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	60bb      	str	r3, [r7, #8]
 8001208:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800120a:	4b13      	ldr	r3, [pc, #76]	; (8001258 <HAL_MspInit+0x6c>)
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	4a12      	ldr	r2, [pc, #72]	; (8001258 <HAL_MspInit+0x6c>)
 8001210:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001214:	61d3      	str	r3, [r2, #28]
 8001216:	4b10      	ldr	r3, [pc, #64]	; (8001258 <HAL_MspInit+0x6c>)
 8001218:	69db      	ldr	r3, [r3, #28]
 800121a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	2100      	movs	r1, #0
 8001226:	2005      	movs	r0, #5
 8001228:	f000 fa9b 	bl	8001762 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800122c:	2005      	movs	r0, #5
 800122e:	f000 fab4 	bl	800179a <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001232:	4b0a      	ldr	r3, [pc, #40]	; (800125c <HAL_MspInit+0x70>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	4a04      	ldr	r2, [pc, #16]	; (800125c <HAL_MspInit+0x70>)
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40021000 	.word	0x40021000
 800125c:	40010000 	.word	0x40010000

08001260 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 0310 	add.w	r3, r7, #16
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a15      	ldr	r2, [pc, #84]	; (80012d0 <HAL_I2C_MspInit+0x70>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d123      	bne.n	80012c8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001280:	4b14      	ldr	r3, [pc, #80]	; (80012d4 <HAL_I2C_MspInit+0x74>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	4a13      	ldr	r2, [pc, #76]	; (80012d4 <HAL_I2C_MspInit+0x74>)
 8001286:	f043 0308 	orr.w	r3, r3, #8
 800128a:	6193      	str	r3, [r2, #24]
 800128c:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <HAL_I2C_MspInit+0x74>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	f003 0308 	and.w	r3, r3, #8
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001298:	23c0      	movs	r3, #192	; 0xc0
 800129a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800129c:	2312      	movs	r3, #18
 800129e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012a0:	2303      	movs	r3, #3
 80012a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a4:	f107 0310 	add.w	r3, r7, #16
 80012a8:	4619      	mov	r1, r3
 80012aa:	480b      	ldr	r0, [pc, #44]	; (80012d8 <HAL_I2C_MspInit+0x78>)
 80012ac:	f000 fa90 	bl	80017d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012b0:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <HAL_I2C_MspInit+0x74>)
 80012b2:	69db      	ldr	r3, [r3, #28]
 80012b4:	4a07      	ldr	r2, [pc, #28]	; (80012d4 <HAL_I2C_MspInit+0x74>)
 80012b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012ba:	61d3      	str	r3, [r2, #28]
 80012bc:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <HAL_I2C_MspInit+0x74>)
 80012be:	69db      	ldr	r3, [r3, #28]
 80012c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012c4:	60bb      	str	r3, [r7, #8]
 80012c6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80012c8:	bf00      	nop
 80012ca:	3720      	adds	r7, #32
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40005400 	.word	0x40005400
 80012d4:	40021000 	.word	0x40021000
 80012d8:	40010c00 	.word	0x40010c00

080012dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012ec:	d113      	bne.n	8001316 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012ee:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <HAL_TIM_Base_MspInit+0x44>)
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	4a0b      	ldr	r2, [pc, #44]	; (8001320 <HAL_TIM_Base_MspInit+0x44>)
 80012f4:	f043 0301 	orr.w	r3, r3, #1
 80012f8:	61d3      	str	r3, [r2, #28]
 80012fa:	4b09      	ldr	r3, [pc, #36]	; (8001320 <HAL_TIM_Base_MspInit+0x44>)
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2100      	movs	r1, #0
 800130a:	201c      	movs	r0, #28
 800130c:	f000 fa29 	bl	8001762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001310:	201c      	movs	r0, #28
 8001312:	f000 fa42 	bl	800179a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40021000 	.word	0x40021000

08001324 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr

08001330 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001334:	e7fe      	b.n	8001334 <HardFault_Handler+0x4>

08001336 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001336:	b480      	push	{r7}
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800133a:	e7fe      	b.n	800133a <MemManage_Handler+0x4>

0800133c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <BusFault_Handler+0x4>

08001342 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001346:	e7fe      	b.n	8001346 <UsageFault_Handler+0x4>

08001348 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr

08001354 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr

08001360 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001364:	bf00      	nop
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr

0800136c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001370:	f000 f8e2 	bl	8001538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}

08001378 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RCC_IRQn 0 */
	HAL_GPIO_TogglePin(RGB_RED_GPIO_Port, RGB_RED_Pin);
 800137c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001380:	4802      	ldr	r0, [pc, #8]	; (800138c <RCC_IRQHandler+0x14>)
 8001382:	f000 fbae 	bl	8001ae2 <HAL_GPIO_TogglePin>
  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	40010c00 	.word	0x40010c00

08001390 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001394:	4802      	ldr	r0, [pc, #8]	; (80013a0 <TIM2_IRQHandler+0x10>)
 8001396:	f001 fdd3 	bl	8002f40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000504 	.word	0x20000504

080013a4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80013ac:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <_sbrk+0x50>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d102      	bne.n	80013ba <_sbrk+0x16>
		heap_end = &end;
 80013b4:	4b0f      	ldr	r3, [pc, #60]	; (80013f4 <_sbrk+0x50>)
 80013b6:	4a10      	ldr	r2, [pc, #64]	; (80013f8 <_sbrk+0x54>)
 80013b8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80013ba:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <_sbrk+0x50>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <_sbrk+0x50>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	4413      	add	r3, r2
 80013c8:	466a      	mov	r2, sp
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d907      	bls.n	80013de <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80013ce:	f002 f903 	bl	80035d8 <__errno>
 80013d2:	4602      	mov	r2, r0
 80013d4:	230c      	movs	r3, #12
 80013d6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80013d8:	f04f 33ff 	mov.w	r3, #4294967295
 80013dc:	e006      	b.n	80013ec <_sbrk+0x48>
	}

	heap_end += incr;
 80013de:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <_sbrk+0x50>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4413      	add	r3, r2
 80013e6:	4a03      	ldr	r2, [pc, #12]	; (80013f4 <_sbrk+0x50>)
 80013e8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80013ea:	68fb      	ldr	r3, [r7, #12]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	200004a4 	.word	0x200004a4
 80013f8:	20000558 	.word	0x20000558

080013fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr

08001408 <character_draw>:
        SSD1306_UpdateScreen();
        HAL_Delay (10);
    }
}
void character_draw (uint8_t color)
{
 8001408:	b590      	push	{r4, r7, lr}
 800140a:	b087      	sub	sp, #28
 800140c:	af02      	add	r7, sp, #8
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
    uint8_t n, i, i2;

    SSD1306_Clear ();
 8001412:	f7ff fe67 	bl	80010e4 <SSD1306_Clear>

    n = min(SSD1306_WIDTH, SSD1306_HEIGHT);
 8001416:	2340      	movs	r3, #64	; 0x40
 8001418:	73bb      	strb	r3, [r7, #14]

    for (i = 2; i < 30; i += 6)
 800141a:	2302      	movs	r3, #2
 800141c:	73fb      	strb	r3, [r7, #15]
 800141e:	e018      	b.n	8001452 <character_draw+0x4a>
    {
        i2 = i / 2;
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	085b      	lsrs	r3, r3, #1
 8001424:	737b      	strb	r3, [r7, #13]
        SSD1306_DrawRectangle((SSD1306_WIDTH/2) - i2, (SSD1306_HEIGHT/2) - i2 + 10, i, i, color);
 8001426:	7b7b      	ldrb	r3, [r7, #13]
 8001428:	b29b      	uxth	r3, r3
 800142a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800142e:	b298      	uxth	r0, r3
 8001430:	7b7b      	ldrb	r3, [r7, #13]
 8001432:	b29b      	uxth	r3, r3
 8001434:	f1c3 032a 	rsb	r3, r3, #42	; 0x2a
 8001438:	b299      	uxth	r1, r3
 800143a:	7bfb      	ldrb	r3, [r7, #15]
 800143c:	b29a      	uxth	r2, r3
 800143e:	7bfb      	ldrb	r3, [r7, #15]
 8001440:	b29c      	uxth	r4, r3
 8001442:	79fb      	ldrb	r3, [r7, #7]
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	4623      	mov	r3, r4
 8001448:	f7ff fde2 	bl	8001010 <SSD1306_DrawRectangle>
    for (i = 2; i < 30; i += 6)
 800144c:	7bfb      	ldrb	r3, [r7, #15]
 800144e:	3306      	adds	r3, #6
 8001450:	73fb      	strb	r3, [r7, #15]
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	2b1d      	cmp	r3, #29
 8001456:	d9e3      	bls.n	8001420 <character_draw+0x18>
        //SSD1306_UpdateScreen();
        //HAL_Delay (10);
    }
}
 8001458:	bf00      	nop
 800145a:	3714      	adds	r7, #20
 800145c:	46bd      	mov	sp, r7
 800145e:	bd90      	pop	{r4, r7, pc}

08001460 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001460:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001462:	e003      	b.n	800146c <LoopCopyDataInit>

08001464 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001464:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001466:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001468:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800146a:	3104      	adds	r1, #4

0800146c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800146c:	480a      	ldr	r0, [pc, #40]	; (8001498 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001470:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001472:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001474:	d3f6      	bcc.n	8001464 <CopyDataInit>
  ldr r2, =_sbss
 8001476:	4a0a      	ldr	r2, [pc, #40]	; (80014a0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001478:	e002      	b.n	8001480 <LoopFillZerobss>

0800147a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800147a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800147c:	f842 3b04 	str.w	r3, [r2], #4

08001480 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001480:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001482:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001484:	d3f9      	bcc.n	800147a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001486:	f7ff ffb9 	bl	80013fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800148a:	f002 f8ab 	bl	80035e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800148e:	f7fe fe5d 	bl	800014c <main>
  bx lr
 8001492:	4770      	bx	lr
  ldr r3, =_sidata
 8001494:	080057e8 	.word	0x080057e8
  ldr r0, =_sdata
 8001498:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800149c:	20000080 	.word	0x20000080
  ldr r2, =_sbss
 80014a0:	20000080 	.word	0x20000080
  ldr r3, = _ebss
 80014a4:	20000554 	.word	0x20000554

080014a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014a8:	e7fe      	b.n	80014a8 <ADC1_2_IRQHandler>
	...

080014ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014b0:	4b08      	ldr	r3, [pc, #32]	; (80014d4 <HAL_Init+0x28>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a07      	ldr	r2, [pc, #28]	; (80014d4 <HAL_Init+0x28>)
 80014b6:	f043 0310 	orr.w	r3, r3, #16
 80014ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014bc:	2003      	movs	r0, #3
 80014be:	f000 f945 	bl	800174c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f000 f808 	bl	80014d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c8:	f7ff fe90 	bl	80011ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40022000 	.word	0x40022000

080014d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e0:	4b12      	ldr	r3, [pc, #72]	; (800152c <HAL_InitTick+0x54>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <HAL_InitTick+0x58>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	4619      	mov	r1, r3
 80014ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 f95d 	bl	80017b6 <HAL_SYSTICK_Config>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e00e      	b.n	8001524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b0f      	cmp	r3, #15
 800150a:	d80a      	bhi.n	8001522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800150c:	2200      	movs	r2, #0
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	f04f 30ff 	mov.w	r0, #4294967295
 8001514:	f000 f925 	bl	8001762 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001518:	4a06      	ldr	r2, [pc, #24]	; (8001534 <HAL_InitTick+0x5c>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800151e:	2300      	movs	r3, #0
 8001520:	e000      	b.n	8001524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000010 	.word	0x20000010
 8001530:	20000018 	.word	0x20000018
 8001534:	20000014 	.word	0x20000014

08001538 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800153c:	4b05      	ldr	r3, [pc, #20]	; (8001554 <HAL_IncTick+0x1c>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b05      	ldr	r3, [pc, #20]	; (8001558 <HAL_IncTick+0x20>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4413      	add	r3, r2
 8001548:	4a03      	ldr	r2, [pc, #12]	; (8001558 <HAL_IncTick+0x20>)
 800154a:	6013      	str	r3, [r2, #0]
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr
 8001554:	20000018 	.word	0x20000018
 8001558:	2000054c 	.word	0x2000054c

0800155c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return uwTick;
 8001560:	4b02      	ldr	r3, [pc, #8]	; (800156c <HAL_GetTick+0x10>)
 8001562:	681b      	ldr	r3, [r3, #0]
}
 8001564:	4618      	mov	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr
 800156c:	2000054c 	.word	0x2000054c

08001570 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001578:	f7ff fff0 	bl	800155c <HAL_GetTick>
 800157c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001588:	d005      	beq.n	8001596 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800158a:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <HAL_Delay+0x40>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	461a      	mov	r2, r3
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	4413      	add	r3, r2
 8001594:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001596:	bf00      	nop
 8001598:	f7ff ffe0 	bl	800155c <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d8f7      	bhi.n	8001598 <HAL_Delay+0x28>
  {
  }
}
 80015a8:	bf00      	nop
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000018 	.word	0x20000018

080015b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c4:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <__NVIC_SetPriorityGrouping+0x44>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ca:	68ba      	ldr	r2, [r7, #8]
 80015cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015d0:	4013      	ands	r3, r2
 80015d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015e6:	4a04      	ldr	r2, [pc, #16]	; (80015f8 <__NVIC_SetPriorityGrouping+0x44>)
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	60d3      	str	r3, [r2, #12]
}
 80015ec:	bf00      	nop
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	e000ed00 	.word	0xe000ed00

080015fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001600:	4b04      	ldr	r3, [pc, #16]	; (8001614 <__NVIC_GetPriorityGrouping+0x18>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	0a1b      	lsrs	r3, r3, #8
 8001606:	f003 0307 	and.w	r3, r3, #7
}
 800160a:	4618      	mov	r0, r3
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	e000ed00 	.word	0xe000ed00

08001618 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001626:	2b00      	cmp	r3, #0
 8001628:	db0b      	blt.n	8001642 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	f003 021f 	and.w	r2, r3, #31
 8001630:	4906      	ldr	r1, [pc, #24]	; (800164c <__NVIC_EnableIRQ+0x34>)
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	095b      	lsrs	r3, r3, #5
 8001638:	2001      	movs	r0, #1
 800163a:	fa00 f202 	lsl.w	r2, r0, r2
 800163e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001642:	bf00      	nop
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	e000e100 	.word	0xe000e100

08001650 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	6039      	str	r1, [r7, #0]
 800165a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800165c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001660:	2b00      	cmp	r3, #0
 8001662:	db0a      	blt.n	800167a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	b2da      	uxtb	r2, r3
 8001668:	490c      	ldr	r1, [pc, #48]	; (800169c <__NVIC_SetPriority+0x4c>)
 800166a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166e:	0112      	lsls	r2, r2, #4
 8001670:	b2d2      	uxtb	r2, r2
 8001672:	440b      	add	r3, r1
 8001674:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001678:	e00a      	b.n	8001690 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	b2da      	uxtb	r2, r3
 800167e:	4908      	ldr	r1, [pc, #32]	; (80016a0 <__NVIC_SetPriority+0x50>)
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	f003 030f 	and.w	r3, r3, #15
 8001686:	3b04      	subs	r3, #4
 8001688:	0112      	lsls	r2, r2, #4
 800168a:	b2d2      	uxtb	r2, r2
 800168c:	440b      	add	r3, r1
 800168e:	761a      	strb	r2, [r3, #24]
}
 8001690:	bf00      	nop
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	bc80      	pop	{r7}
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000e100 	.word	0xe000e100
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b089      	sub	sp, #36	; 0x24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	f003 0307 	and.w	r3, r3, #7
 80016b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	f1c3 0307 	rsb	r3, r3, #7
 80016be:	2b04      	cmp	r3, #4
 80016c0:	bf28      	it	cs
 80016c2:	2304      	movcs	r3, #4
 80016c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3304      	adds	r3, #4
 80016ca:	2b06      	cmp	r3, #6
 80016cc:	d902      	bls.n	80016d4 <NVIC_EncodePriority+0x30>
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	3b03      	subs	r3, #3
 80016d2:	e000      	b.n	80016d6 <NVIC_EncodePriority+0x32>
 80016d4:	2300      	movs	r3, #0
 80016d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d8:	f04f 32ff 	mov.w	r2, #4294967295
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	fa02 f303 	lsl.w	r3, r2, r3
 80016e2:	43da      	mvns	r2, r3
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	401a      	ands	r2, r3
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016ec:	f04f 31ff 	mov.w	r1, #4294967295
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	fa01 f303 	lsl.w	r3, r1, r3
 80016f6:	43d9      	mvns	r1, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016fc:	4313      	orrs	r3, r2
         );
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3724      	adds	r7, #36	; 0x24
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr

08001708 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3b01      	subs	r3, #1
 8001714:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001718:	d301      	bcc.n	800171e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800171a:	2301      	movs	r3, #1
 800171c:	e00f      	b.n	800173e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800171e:	4a0a      	ldr	r2, [pc, #40]	; (8001748 <SysTick_Config+0x40>)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3b01      	subs	r3, #1
 8001724:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001726:	210f      	movs	r1, #15
 8001728:	f04f 30ff 	mov.w	r0, #4294967295
 800172c:	f7ff ff90 	bl	8001650 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001730:	4b05      	ldr	r3, [pc, #20]	; (8001748 <SysTick_Config+0x40>)
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001736:	4b04      	ldr	r3, [pc, #16]	; (8001748 <SysTick_Config+0x40>)
 8001738:	2207      	movs	r2, #7
 800173a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	e000e010 	.word	0xe000e010

0800174c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff ff2d 	bl	80015b4 <__NVIC_SetPriorityGrouping>
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001762:	b580      	push	{r7, lr}
 8001764:	b086      	sub	sp, #24
 8001766:	af00      	add	r7, sp, #0
 8001768:	4603      	mov	r3, r0
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
 800176e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001774:	f7ff ff42 	bl	80015fc <__NVIC_GetPriorityGrouping>
 8001778:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	68b9      	ldr	r1, [r7, #8]
 800177e:	6978      	ldr	r0, [r7, #20]
 8001780:	f7ff ff90 	bl	80016a4 <NVIC_EncodePriority>
 8001784:	4602      	mov	r2, r0
 8001786:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800178a:	4611      	mov	r1, r2
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff5f 	bl	8001650 <__NVIC_SetPriority>
}
 8001792:	bf00      	nop
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b082      	sub	sp, #8
 800179e:	af00      	add	r7, sp, #0
 80017a0:	4603      	mov	r3, r0
 80017a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff ff35 	bl	8001618 <__NVIC_EnableIRQ>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b082      	sub	sp, #8
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f7ff ffa2 	bl	8001708 <SysTick_Config>
 80017c4:	4603      	mov	r3, r0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
	...

080017d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b08b      	sub	sp, #44	; 0x2c
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017da:	2300      	movs	r3, #0
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017de:	2300      	movs	r3, #0
 80017e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017e2:	e127      	b.n	8001a34 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017e4:	2201      	movs	r2, #1
 80017e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	69fa      	ldr	r2, [r7, #28]
 80017f4:	4013      	ands	r3, r2
 80017f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	f040 8116 	bne.w	8001a2e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b12      	cmp	r3, #18
 8001808:	d034      	beq.n	8001874 <HAL_GPIO_Init+0xa4>
 800180a:	2b12      	cmp	r3, #18
 800180c:	d80d      	bhi.n	800182a <HAL_GPIO_Init+0x5a>
 800180e:	2b02      	cmp	r3, #2
 8001810:	d02b      	beq.n	800186a <HAL_GPIO_Init+0x9a>
 8001812:	2b02      	cmp	r3, #2
 8001814:	d804      	bhi.n	8001820 <HAL_GPIO_Init+0x50>
 8001816:	2b00      	cmp	r3, #0
 8001818:	d031      	beq.n	800187e <HAL_GPIO_Init+0xae>
 800181a:	2b01      	cmp	r3, #1
 800181c:	d01c      	beq.n	8001858 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800181e:	e048      	b.n	80018b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001820:	2b03      	cmp	r3, #3
 8001822:	d043      	beq.n	80018ac <HAL_GPIO_Init+0xdc>
 8001824:	2b11      	cmp	r3, #17
 8001826:	d01b      	beq.n	8001860 <HAL_GPIO_Init+0x90>
          break;
 8001828:	e043      	b.n	80018b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800182a:	4a89      	ldr	r2, [pc, #548]	; (8001a50 <HAL_GPIO_Init+0x280>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d026      	beq.n	800187e <HAL_GPIO_Init+0xae>
 8001830:	4a87      	ldr	r2, [pc, #540]	; (8001a50 <HAL_GPIO_Init+0x280>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d806      	bhi.n	8001844 <HAL_GPIO_Init+0x74>
 8001836:	4a87      	ldr	r2, [pc, #540]	; (8001a54 <HAL_GPIO_Init+0x284>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d020      	beq.n	800187e <HAL_GPIO_Init+0xae>
 800183c:	4a86      	ldr	r2, [pc, #536]	; (8001a58 <HAL_GPIO_Init+0x288>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d01d      	beq.n	800187e <HAL_GPIO_Init+0xae>
          break;
 8001842:	e036      	b.n	80018b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001844:	4a85      	ldr	r2, [pc, #532]	; (8001a5c <HAL_GPIO_Init+0x28c>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d019      	beq.n	800187e <HAL_GPIO_Init+0xae>
 800184a:	4a85      	ldr	r2, [pc, #532]	; (8001a60 <HAL_GPIO_Init+0x290>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d016      	beq.n	800187e <HAL_GPIO_Init+0xae>
 8001850:	4a84      	ldr	r2, [pc, #528]	; (8001a64 <HAL_GPIO_Init+0x294>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d013      	beq.n	800187e <HAL_GPIO_Init+0xae>
          break;
 8001856:	e02c      	b.n	80018b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	623b      	str	r3, [r7, #32]
          break;
 800185e:	e028      	b.n	80018b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	3304      	adds	r3, #4
 8001866:	623b      	str	r3, [r7, #32]
          break;
 8001868:	e023      	b.n	80018b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	3308      	adds	r3, #8
 8001870:	623b      	str	r3, [r7, #32]
          break;
 8001872:	e01e      	b.n	80018b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	330c      	adds	r3, #12
 800187a:	623b      	str	r3, [r7, #32]
          break;
 800187c:	e019      	b.n	80018b2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d102      	bne.n	800188c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001886:	2304      	movs	r3, #4
 8001888:	623b      	str	r3, [r7, #32]
          break;
 800188a:	e012      	b.n	80018b2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d105      	bne.n	80018a0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001894:	2308      	movs	r3, #8
 8001896:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	69fa      	ldr	r2, [r7, #28]
 800189c:	611a      	str	r2, [r3, #16]
          break;
 800189e:	e008      	b.n	80018b2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018a0:	2308      	movs	r3, #8
 80018a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	69fa      	ldr	r2, [r7, #28]
 80018a8:	615a      	str	r2, [r3, #20]
          break;
 80018aa:	e002      	b.n	80018b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018ac:	2300      	movs	r3, #0
 80018ae:	623b      	str	r3, [r7, #32]
          break;
 80018b0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	2bff      	cmp	r3, #255	; 0xff
 80018b6:	d801      	bhi.n	80018bc <HAL_GPIO_Init+0xec>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	e001      	b.n	80018c0 <HAL_GPIO_Init+0xf0>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3304      	adds	r3, #4
 80018c0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	2bff      	cmp	r3, #255	; 0xff
 80018c6:	d802      	bhi.n	80018ce <HAL_GPIO_Init+0xfe>
 80018c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	e002      	b.n	80018d4 <HAL_GPIO_Init+0x104>
 80018ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d0:	3b08      	subs	r3, #8
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	210f      	movs	r1, #15
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	fa01 f303 	lsl.w	r3, r1, r3
 80018e2:	43db      	mvns	r3, r3
 80018e4:	401a      	ands	r2, r3
 80018e6:	6a39      	ldr	r1, [r7, #32]
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	fa01 f303 	lsl.w	r3, r1, r3
 80018ee:	431a      	orrs	r2, r3
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	f000 8096 	beq.w	8001a2e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001902:	4b59      	ldr	r3, [pc, #356]	; (8001a68 <HAL_GPIO_Init+0x298>)
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	4a58      	ldr	r2, [pc, #352]	; (8001a68 <HAL_GPIO_Init+0x298>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	6193      	str	r3, [r2, #24]
 800190e:	4b56      	ldr	r3, [pc, #344]	; (8001a68 <HAL_GPIO_Init+0x298>)
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	60bb      	str	r3, [r7, #8]
 8001918:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800191a:	4a54      	ldr	r2, [pc, #336]	; (8001a6c <HAL_GPIO_Init+0x29c>)
 800191c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191e:	089b      	lsrs	r3, r3, #2
 8001920:	3302      	adds	r3, #2
 8001922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001926:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192a:	f003 0303 	and.w	r3, r3, #3
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	220f      	movs	r2, #15
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	43db      	mvns	r3, r3
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	4013      	ands	r3, r2
 800193c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a4b      	ldr	r2, [pc, #300]	; (8001a70 <HAL_GPIO_Init+0x2a0>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d013      	beq.n	800196e <HAL_GPIO_Init+0x19e>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a4a      	ldr	r2, [pc, #296]	; (8001a74 <HAL_GPIO_Init+0x2a4>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d00d      	beq.n	800196a <HAL_GPIO_Init+0x19a>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a49      	ldr	r2, [pc, #292]	; (8001a78 <HAL_GPIO_Init+0x2a8>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d007      	beq.n	8001966 <HAL_GPIO_Init+0x196>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a48      	ldr	r2, [pc, #288]	; (8001a7c <HAL_GPIO_Init+0x2ac>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d101      	bne.n	8001962 <HAL_GPIO_Init+0x192>
 800195e:	2303      	movs	r3, #3
 8001960:	e006      	b.n	8001970 <HAL_GPIO_Init+0x1a0>
 8001962:	2304      	movs	r3, #4
 8001964:	e004      	b.n	8001970 <HAL_GPIO_Init+0x1a0>
 8001966:	2302      	movs	r3, #2
 8001968:	e002      	b.n	8001970 <HAL_GPIO_Init+0x1a0>
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <HAL_GPIO_Init+0x1a0>
 800196e:	2300      	movs	r3, #0
 8001970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001972:	f002 0203 	and.w	r2, r2, #3
 8001976:	0092      	lsls	r2, r2, #2
 8001978:	4093      	lsls	r3, r2
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	4313      	orrs	r3, r2
 800197e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001980:	493a      	ldr	r1, [pc, #232]	; (8001a6c <HAL_GPIO_Init+0x29c>)
 8001982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001984:	089b      	lsrs	r3, r3, #2
 8001986:	3302      	adds	r3, #2
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d006      	beq.n	80019a8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800199a:	4b39      	ldr	r3, [pc, #228]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	4938      	ldr	r1, [pc, #224]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	600b      	str	r3, [r1, #0]
 80019a6:	e006      	b.n	80019b6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019a8:	4b35      	ldr	r3, [pc, #212]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	43db      	mvns	r3, r3
 80019b0:	4933      	ldr	r1, [pc, #204]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 80019b2:	4013      	ands	r3, r2
 80019b4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d006      	beq.n	80019d0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019c2:	4b2f      	ldr	r3, [pc, #188]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 80019c4:	685a      	ldr	r2, [r3, #4]
 80019c6:	492e      	ldr	r1, [pc, #184]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	604b      	str	r3, [r1, #4]
 80019ce:	e006      	b.n	80019de <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019d0:	4b2b      	ldr	r3, [pc, #172]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	43db      	mvns	r3, r3
 80019d8:	4929      	ldr	r1, [pc, #164]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 80019da:	4013      	ands	r3, r2
 80019dc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d006      	beq.n	80019f8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019ea:	4b25      	ldr	r3, [pc, #148]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 80019ec:	689a      	ldr	r2, [r3, #8]
 80019ee:	4924      	ldr	r1, [pc, #144]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	608b      	str	r3, [r1, #8]
 80019f6:	e006      	b.n	8001a06 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019f8:	4b21      	ldr	r3, [pc, #132]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	43db      	mvns	r3, r3
 8001a00:	491f      	ldr	r1, [pc, #124]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 8001a02:	4013      	ands	r3, r2
 8001a04:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d006      	beq.n	8001a20 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a12:	4b1b      	ldr	r3, [pc, #108]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 8001a14:	68da      	ldr	r2, [r3, #12]
 8001a16:	491a      	ldr	r1, [pc, #104]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	60cb      	str	r3, [r1, #12]
 8001a1e:	e006      	b.n	8001a2e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a20:	4b17      	ldr	r3, [pc, #92]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 8001a22:	68da      	ldr	r2, [r3, #12]
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	43db      	mvns	r3, r3
 8001a28:	4915      	ldr	r1, [pc, #84]	; (8001a80 <HAL_GPIO_Init+0x2b0>)
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a30:	3301      	adds	r3, #1
 8001a32:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	f47f aed0 	bne.w	80017e4 <HAL_GPIO_Init+0x14>
  }
}
 8001a44:	bf00      	nop
 8001a46:	372c      	adds	r7, #44	; 0x2c
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bc80      	pop	{r7}
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	10210000 	.word	0x10210000
 8001a54:	10110000 	.word	0x10110000
 8001a58:	10120000 	.word	0x10120000
 8001a5c:	10310000 	.word	0x10310000
 8001a60:	10320000 	.word	0x10320000
 8001a64:	10220000 	.word	0x10220000
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	40010000 	.word	0x40010000
 8001a70:	40010800 	.word	0x40010800
 8001a74:	40010c00 	.word	0x40010c00
 8001a78:	40011000 	.word	0x40011000
 8001a7c:	40011400 	.word	0x40011400
 8001a80:	40010400 	.word	0x40010400

08001a84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b085      	sub	sp, #20
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689a      	ldr	r2, [r3, #8]
 8001a94:	887b      	ldrh	r3, [r7, #2]
 8001a96:	4013      	ands	r3, r2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d002      	beq.n	8001aa2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	73fb      	strb	r3, [r7, #15]
 8001aa0:	e001      	b.n	8001aa6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr

08001ab2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b083      	sub	sp, #12
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
 8001aba:	460b      	mov	r3, r1
 8001abc:	807b      	strh	r3, [r7, #2]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ac2:	787b      	ldrb	r3, [r7, #1]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ac8:	887a      	ldrh	r2, [r7, #2]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ace:	e003      	b.n	8001ad8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ad0:	887b      	ldrh	r3, [r7, #2]
 8001ad2:	041a      	lsls	r2, r3, #16
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	611a      	str	r2, [r3, #16]
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr

08001ae2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	b085      	sub	sp, #20
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
 8001aea:	460b      	mov	r3, r1
 8001aec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001af4:	887a      	ldrh	r2, [r7, #2]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	4013      	ands	r3, r2
 8001afa:	041a      	lsls	r2, r3, #16
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	43d9      	mvns	r1, r3
 8001b00:	887b      	ldrh	r3, [r7, #2]
 8001b02:	400b      	ands	r3, r1
 8001b04:	431a      	orrs	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	611a      	str	r2, [r3, #16]
}
 8001b0a:	bf00      	nop
 8001b0c:	3714      	adds	r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr

08001b14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e11f      	b.n	8001d66 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d106      	bne.n	8001b40 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f7ff fb90 	bl	8001260 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2224      	movs	r2, #36	; 0x24
 8001b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f022 0201 	bic.w	r2, r2, #1
 8001b56:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b66:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b76:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001b78:	f001 f90e 	bl	8002d98 <HAL_RCC_GetPCLK1Freq>
 8001b7c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	4a7b      	ldr	r2, [pc, #492]	; (8001d70 <HAL_I2C_Init+0x25c>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d807      	bhi.n	8001b98 <HAL_I2C_Init+0x84>
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4a7a      	ldr	r2, [pc, #488]	; (8001d74 <HAL_I2C_Init+0x260>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	bf94      	ite	ls
 8001b90:	2301      	movls	r3, #1
 8001b92:	2300      	movhi	r3, #0
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	e006      	b.n	8001ba6 <HAL_I2C_Init+0x92>
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	4a77      	ldr	r2, [pc, #476]	; (8001d78 <HAL_I2C_Init+0x264>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	bf94      	ite	ls
 8001ba0:	2301      	movls	r3, #1
 8001ba2:	2300      	movhi	r3, #0
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e0db      	b.n	8001d66 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	4a72      	ldr	r2, [pc, #456]	; (8001d7c <HAL_I2C_Init+0x268>)
 8001bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb6:	0c9b      	lsrs	r3, r3, #18
 8001bb8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	68ba      	ldr	r2, [r7, #8]
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	4a64      	ldr	r2, [pc, #400]	; (8001d70 <HAL_I2C_Init+0x25c>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d802      	bhi.n	8001be8 <HAL_I2C_Init+0xd4>
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	3301      	adds	r3, #1
 8001be6:	e009      	b.n	8001bfc <HAL_I2C_Init+0xe8>
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001bee:	fb02 f303 	mul.w	r3, r2, r3
 8001bf2:	4a63      	ldr	r2, [pc, #396]	; (8001d80 <HAL_I2C_Init+0x26c>)
 8001bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf8:	099b      	lsrs	r3, r3, #6
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	6812      	ldr	r2, [r2, #0]
 8001c00:	430b      	orrs	r3, r1
 8001c02:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	69db      	ldr	r3, [r3, #28]
 8001c0a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001c0e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	4956      	ldr	r1, [pc, #344]	; (8001d70 <HAL_I2C_Init+0x25c>)
 8001c18:	428b      	cmp	r3, r1
 8001c1a:	d80d      	bhi.n	8001c38 <HAL_I2C_Init+0x124>
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	1e59      	subs	r1, r3, #1
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c30:	2b04      	cmp	r3, #4
 8001c32:	bf38      	it	cc
 8001c34:	2304      	movcc	r3, #4
 8001c36:	e04f      	b.n	8001cd8 <HAL_I2C_Init+0x1c4>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d111      	bne.n	8001c64 <HAL_I2C_Init+0x150>
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	1e58      	subs	r0, r3, #1
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6859      	ldr	r1, [r3, #4]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	440b      	add	r3, r1
 8001c4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c52:	3301      	adds	r3, #1
 8001c54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	bf0c      	ite	eq
 8001c5c:	2301      	moveq	r3, #1
 8001c5e:	2300      	movne	r3, #0
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	e012      	b.n	8001c8a <HAL_I2C_Init+0x176>
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	1e58      	subs	r0, r3, #1
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6859      	ldr	r1, [r3, #4]
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	440b      	add	r3, r1
 8001c72:	0099      	lsls	r1, r3, #2
 8001c74:	440b      	add	r3, r1
 8001c76:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	bf0c      	ite	eq
 8001c84:	2301      	moveq	r3, #1
 8001c86:	2300      	movne	r3, #0
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <HAL_I2C_Init+0x17e>
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e022      	b.n	8001cd8 <HAL_I2C_Init+0x1c4>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d10e      	bne.n	8001cb8 <HAL_I2C_Init+0x1a4>
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	1e58      	subs	r0, r3, #1
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6859      	ldr	r1, [r3, #4]
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	440b      	add	r3, r1
 8001ca8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001cac:	3301      	adds	r3, #1
 8001cae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cb6:	e00f      	b.n	8001cd8 <HAL_I2C_Init+0x1c4>
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	1e58      	subs	r0, r3, #1
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6859      	ldr	r1, [r3, #4]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	440b      	add	r3, r1
 8001cc6:	0099      	lsls	r1, r3, #2
 8001cc8:	440b      	add	r3, r1
 8001cca:	fbb0 f3f3 	udiv	r3, r0, r3
 8001cce:	3301      	adds	r3, #1
 8001cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cd4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	6809      	ldr	r1, [r1, #0]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	69da      	ldr	r2, [r3, #28]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a1b      	ldr	r3, [r3, #32]
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001d06:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	6911      	ldr	r1, [r2, #16]
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	68d2      	ldr	r2, [r2, #12]
 8001d12:	4311      	orrs	r1, r2
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6812      	ldr	r2, [r2, #0]
 8001d18:	430b      	orrs	r3, r1
 8001d1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	695a      	ldr	r2, [r3, #20]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	431a      	orrs	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	430a      	orrs	r2, r1
 8001d36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f042 0201 	orr.w	r2, r2, #1
 8001d46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2220      	movs	r2, #32
 8001d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	000186a0 	.word	0x000186a0
 8001d74:	001e847f 	.word	0x001e847f
 8001d78:	003d08ff 	.word	0x003d08ff
 8001d7c:	431bde83 	.word	0x431bde83
 8001d80:	10624dd3 	.word	0x10624dd3

08001d84 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b088      	sub	sp, #32
 8001d88:	af02      	add	r7, sp, #8
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	607a      	str	r2, [r7, #4]
 8001d8e:	461a      	mov	r2, r3
 8001d90:	460b      	mov	r3, r1
 8001d92:	817b      	strh	r3, [r7, #10]
 8001d94:	4613      	mov	r3, r2
 8001d96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001d98:	f7ff fbe0 	bl	800155c <HAL_GetTick>
 8001d9c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2b20      	cmp	r3, #32
 8001da8:	f040 80e0 	bne.w	8001f6c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	2319      	movs	r3, #25
 8001db2:	2201      	movs	r2, #1
 8001db4:	4970      	ldr	r1, [pc, #448]	; (8001f78 <HAL_I2C_Master_Transmit+0x1f4>)
 8001db6:	68f8      	ldr	r0, [r7, #12]
 8001db8:	f000 fa92 	bl	80022e0 <I2C_WaitOnFlagUntilTimeout>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	e0d3      	b.n	8001f6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d101      	bne.n	8001dd4 <HAL_I2C_Master_Transmit+0x50>
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	e0cc      	b.n	8001f6e <HAL_I2C_Master_Transmit+0x1ea>
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d007      	beq.n	8001dfa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f042 0201 	orr.w	r2, r2, #1
 8001df8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2221      	movs	r2, #33	; 0x21
 8001e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2210      	movs	r2, #16
 8001e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	893a      	ldrh	r2, [r7, #8]
 8001e2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	4a50      	ldr	r2, [pc, #320]	; (8001f7c <HAL_I2C_Master_Transmit+0x1f8>)
 8001e3a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001e3c:	8979      	ldrh	r1, [r7, #10]
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	6a3a      	ldr	r2, [r7, #32]
 8001e42:	68f8      	ldr	r0, [r7, #12]
 8001e44:	f000 f9ca 	bl	80021dc <I2C_MasterRequestWrite>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e08d      	b.n	8001f6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e52:	2300      	movs	r3, #0
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	695b      	ldr	r3, [r3, #20]
 8001e5c:	613b      	str	r3, [r7, #16]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	613b      	str	r3, [r7, #16]
 8001e66:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001e68:	e066      	b.n	8001f38 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e6a:	697a      	ldr	r2, [r7, #20]
 8001e6c:	6a39      	ldr	r1, [r7, #32]
 8001e6e:	68f8      	ldr	r0, [r7, #12]
 8001e70:	f000 fb0c 	bl	800248c <I2C_WaitOnTXEFlagUntilTimeout>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d00d      	beq.n	8001e96 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7e:	2b04      	cmp	r3, #4
 8001e80:	d107      	bne.n	8001e92 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e06b      	b.n	8001f6e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9a:	781a      	ldrb	r2, [r3, #0]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea6:	1c5a      	adds	r2, r3, #1
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	695b      	ldr	r3, [r3, #20]
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	2b04      	cmp	r3, #4
 8001ed2:	d11b      	bne.n	8001f0c <HAL_I2C_Master_Transmit+0x188>
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d017      	beq.n	8001f0c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee0:	781a      	ldrb	r2, [r3, #0]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eec:	1c5a      	adds	r2, r3, #1
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f04:	3b01      	subs	r3, #1
 8001f06:	b29a      	uxth	r2, r3
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f0c:	697a      	ldr	r2, [r7, #20]
 8001f0e:	6a39      	ldr	r1, [r7, #32]
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	f000 fafc 	bl	800250e <I2C_WaitOnBTFFlagUntilTimeout>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d00d      	beq.n	8001f38 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f20:	2b04      	cmp	r3, #4
 8001f22:	d107      	bne.n	8001f34 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f32:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e01a      	b.n	8001f6e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d194      	bne.n	8001e6a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2220      	movs	r2, #32
 8001f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	e000      	b.n	8001f6e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001f6c:	2302      	movs	r3, #2
  }
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	00100002 	.word	0x00100002
 8001f7c:	ffff0000 	.word	0xffff0000

08001f80 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b08a      	sub	sp, #40	; 0x28
 8001f84:	af02      	add	r7, sp, #8
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	607a      	str	r2, [r7, #4]
 8001f8a:	603b      	str	r3, [r7, #0]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001f90:	f7ff fae4 	bl	800155c <HAL_GetTick>
 8001f94:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8001f96:	2301      	movs	r3, #1
 8001f98:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b20      	cmp	r3, #32
 8001fa4:	f040 8111 	bne.w	80021ca <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	9300      	str	r3, [sp, #0]
 8001fac:	2319      	movs	r3, #25
 8001fae:	2201      	movs	r2, #1
 8001fb0:	4988      	ldr	r1, [pc, #544]	; (80021d4 <HAL_I2C_IsDeviceReady+0x254>)
 8001fb2:	68f8      	ldr	r0, [r7, #12]
 8001fb4:	f000 f994 	bl	80022e0 <I2C_WaitOnFlagUntilTimeout>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	e104      	b.n	80021cc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d101      	bne.n	8001fd0 <HAL_I2C_IsDeviceReady+0x50>
 8001fcc:	2302      	movs	r3, #2
 8001fce:	e0fd      	b.n	80021cc <HAL_I2C_IsDeviceReady+0x24c>
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d007      	beq.n	8001ff6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f042 0201 	orr.w	r2, r2, #1
 8001ff4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002004:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2224      	movs	r2, #36	; 0x24
 800200a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2200      	movs	r2, #0
 8002012:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4a70      	ldr	r2, [pc, #448]	; (80021d8 <HAL_I2C_IsDeviceReady+0x258>)
 8002018:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002028:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	9300      	str	r3, [sp, #0]
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	2200      	movs	r2, #0
 8002032:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002036:	68f8      	ldr	r0, [r7, #12]
 8002038:	f000 f952 	bl	80022e0 <I2C_WaitOnFlagUntilTimeout>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d00d      	beq.n	800205e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800204c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002050:	d103      	bne.n	800205a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002058:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e0b6      	b.n	80021cc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800205e:	897b      	ldrh	r3, [r7, #10]
 8002060:	b2db      	uxtb	r3, r3
 8002062:	461a      	mov	r2, r3
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800206c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800206e:	f7ff fa75 	bl	800155c <HAL_GetTick>
 8002072:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	695b      	ldr	r3, [r3, #20]
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	2b02      	cmp	r3, #2
 8002080:	bf0c      	ite	eq
 8002082:	2301      	moveq	r3, #1
 8002084:	2300      	movne	r3, #0
 8002086:	b2db      	uxtb	r3, r3
 8002088:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	695b      	ldr	r3, [r3, #20]
 8002090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002098:	bf0c      	ite	eq
 800209a:	2301      	moveq	r3, #1
 800209c:	2300      	movne	r3, #0
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80020a2:	e025      	b.n	80020f0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80020a4:	f7ff fa5a 	bl	800155c <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	683a      	ldr	r2, [r7, #0]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d302      	bcc.n	80020ba <HAL_I2C_IsDeviceReady+0x13a>
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d103      	bne.n	80020c2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	22a0      	movs	r2, #160	; 0xa0
 80020be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	695b      	ldr	r3, [r3, #20]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	bf0c      	ite	eq
 80020d0:	2301      	moveq	r3, #1
 80020d2:	2300      	movne	r3, #0
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	695b      	ldr	r3, [r3, #20]
 80020de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020e6:	bf0c      	ite	eq
 80020e8:	2301      	moveq	r3, #1
 80020ea:	2300      	movne	r3, #0
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	2ba0      	cmp	r3, #160	; 0xa0
 80020fa:	d005      	beq.n	8002108 <HAL_I2C_IsDeviceReady+0x188>
 80020fc:	7dfb      	ldrb	r3, [r7, #23]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d102      	bne.n	8002108 <HAL_I2C_IsDeviceReady+0x188>
 8002102:	7dbb      	ldrb	r3, [r7, #22]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d0cd      	beq.n	80020a4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2220      	movs	r2, #32
 800210c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b02      	cmp	r3, #2
 800211c:	d129      	bne.n	8002172 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800212c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800212e:	2300      	movs	r3, #0
 8002130:	613b      	str	r3, [r7, #16]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	695b      	ldr	r3, [r3, #20]
 8002138:	613b      	str	r3, [r7, #16]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	613b      	str	r3, [r7, #16]
 8002142:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	2319      	movs	r3, #25
 800214a:	2201      	movs	r2, #1
 800214c:	4921      	ldr	r1, [pc, #132]	; (80021d4 <HAL_I2C_IsDeviceReady+0x254>)
 800214e:	68f8      	ldr	r0, [r7, #12]
 8002150:	f000 f8c6 	bl	80022e0 <I2C_WaitOnFlagUntilTimeout>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e036      	b.n	80021cc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2220      	movs	r2, #32
 8002162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800216e:	2300      	movs	r3, #0
 8002170:	e02c      	b.n	80021cc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002180:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800218a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	2319      	movs	r3, #25
 8002192:	2201      	movs	r2, #1
 8002194:	490f      	ldr	r1, [pc, #60]	; (80021d4 <HAL_I2C_IsDeviceReady+0x254>)
 8002196:	68f8      	ldr	r0, [r7, #12]
 8002198:	f000 f8a2 	bl	80022e0 <I2C_WaitOnFlagUntilTimeout>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e012      	b.n	80021cc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	3301      	adds	r3, #1
 80021aa:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	f4ff af32 	bcc.w	800201a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2220      	movs	r2, #32
 80021ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e000      	b.n	80021cc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80021ca:	2302      	movs	r3, #2
  }
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3720      	adds	r7, #32
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	00100002 	.word	0x00100002
 80021d8:	ffff0000 	.word	0xffff0000

080021dc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b088      	sub	sp, #32
 80021e0:	af02      	add	r7, sp, #8
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	607a      	str	r2, [r7, #4]
 80021e6:	603b      	str	r3, [r7, #0]
 80021e8:	460b      	mov	r3, r1
 80021ea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	2b08      	cmp	r3, #8
 80021f6:	d006      	beq.n	8002206 <I2C_MasterRequestWrite+0x2a>
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d003      	beq.n	8002206 <I2C_MasterRequestWrite+0x2a>
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002204:	d108      	bne.n	8002218 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002214:	601a      	str	r2, [r3, #0]
 8002216:	e00b      	b.n	8002230 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221c:	2b12      	cmp	r3, #18
 800221e:	d107      	bne.n	8002230 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800222e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f000 f84f 	bl	80022e0 <I2C_WaitOnFlagUntilTimeout>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d00d      	beq.n	8002264 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002252:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002256:	d103      	bne.n	8002260 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800225e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e035      	b.n	80022d0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800226c:	d108      	bne.n	8002280 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800226e:	897b      	ldrh	r3, [r7, #10]
 8002270:	b2db      	uxtb	r3, r3
 8002272:	461a      	mov	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800227c:	611a      	str	r2, [r3, #16]
 800227e:	e01b      	b.n	80022b8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002280:	897b      	ldrh	r3, [r7, #10]
 8002282:	11db      	asrs	r3, r3, #7
 8002284:	b2db      	uxtb	r3, r3
 8002286:	f003 0306 	and.w	r3, r3, #6
 800228a:	b2db      	uxtb	r3, r3
 800228c:	f063 030f 	orn	r3, r3, #15
 8002290:	b2da      	uxtb	r2, r3
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	490e      	ldr	r1, [pc, #56]	; (80022d8 <I2C_MasterRequestWrite+0xfc>)
 800229e:	68f8      	ldr	r0, [r7, #12]
 80022a0:	f000 f875 	bl	800238e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e010      	b.n	80022d0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80022ae:	897b      	ldrh	r3, [r7, #10]
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	4907      	ldr	r1, [pc, #28]	; (80022dc <I2C_MasterRequestWrite+0x100>)
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f000 f865 	bl	800238e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e000      	b.n	80022d0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	00010008 	.word	0x00010008
 80022dc:	00010002 	.word	0x00010002

080022e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	60b9      	str	r1, [r7, #8]
 80022ea:	603b      	str	r3, [r7, #0]
 80022ec:	4613      	mov	r3, r2
 80022ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022f0:	e025      	b.n	800233e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f8:	d021      	beq.n	800233e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022fa:	f7ff f92f 	bl	800155c <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	683a      	ldr	r2, [r7, #0]
 8002306:	429a      	cmp	r2, r3
 8002308:	d302      	bcc.n	8002310 <I2C_WaitOnFlagUntilTimeout+0x30>
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d116      	bne.n	800233e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2200      	movs	r2, #0
 8002314:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2220      	movs	r2, #32
 800231a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	f043 0220 	orr.w	r2, r3, #32
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e023      	b.n	8002386 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	0c1b      	lsrs	r3, r3, #16
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b01      	cmp	r3, #1
 8002346:	d10d      	bne.n	8002364 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	695b      	ldr	r3, [r3, #20]
 800234e:	43da      	mvns	r2, r3
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	4013      	ands	r3, r2
 8002354:	b29b      	uxth	r3, r3
 8002356:	2b00      	cmp	r3, #0
 8002358:	bf0c      	ite	eq
 800235a:	2301      	moveq	r3, #1
 800235c:	2300      	movne	r3, #0
 800235e:	b2db      	uxtb	r3, r3
 8002360:	461a      	mov	r2, r3
 8002362:	e00c      	b.n	800237e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	43da      	mvns	r2, r3
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	4013      	ands	r3, r2
 8002370:	b29b      	uxth	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	bf0c      	ite	eq
 8002376:	2301      	moveq	r3, #1
 8002378:	2300      	movne	r3, #0
 800237a:	b2db      	uxtb	r3, r3
 800237c:	461a      	mov	r2, r3
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	429a      	cmp	r2, r3
 8002382:	d0b6      	beq.n	80022f2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	3710      	adds	r7, #16
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b084      	sub	sp, #16
 8002392:	af00      	add	r7, sp, #0
 8002394:	60f8      	str	r0, [r7, #12]
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
 800239a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800239c:	e051      	b.n	8002442 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	695b      	ldr	r3, [r3, #20]
 80023a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023ac:	d123      	bne.n	80023f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023bc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80023c6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2200      	movs	r2, #0
 80023cc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2220      	movs	r2, #32
 80023d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2200      	movs	r2, #0
 80023da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e2:	f043 0204 	orr.w	r2, r3, #4
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e046      	b.n	8002484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023fc:	d021      	beq.n	8002442 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023fe:	f7ff f8ad 	bl	800155c <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	429a      	cmp	r2, r3
 800240c:	d302      	bcc.n	8002414 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d116      	bne.n	8002442 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2200      	movs	r2, #0
 8002418:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2220      	movs	r2, #32
 800241e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	f043 0220 	orr.w	r2, r3, #32
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e020      	b.n	8002484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	0c1b      	lsrs	r3, r3, #16
 8002446:	b2db      	uxtb	r3, r3
 8002448:	2b01      	cmp	r3, #1
 800244a:	d10c      	bne.n	8002466 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	43da      	mvns	r2, r3
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	4013      	ands	r3, r2
 8002458:	b29b      	uxth	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	bf14      	ite	ne
 800245e:	2301      	movne	r3, #1
 8002460:	2300      	moveq	r3, #0
 8002462:	b2db      	uxtb	r3, r3
 8002464:	e00b      	b.n	800247e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	43da      	mvns	r2, r3
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	4013      	ands	r3, r2
 8002472:	b29b      	uxth	r3, r3
 8002474:	2b00      	cmp	r3, #0
 8002476:	bf14      	ite	ne
 8002478:	2301      	movne	r3, #1
 800247a:	2300      	moveq	r3, #0
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d18d      	bne.n	800239e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002498:	e02d      	b.n	80024f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800249a:	68f8      	ldr	r0, [r7, #12]
 800249c:	f000 f878 	bl	8002590 <I2C_IsAcknowledgeFailed>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e02d      	b.n	8002506 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b0:	d021      	beq.n	80024f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024b2:	f7ff f853 	bl	800155c <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	68ba      	ldr	r2, [r7, #8]
 80024be:	429a      	cmp	r2, r3
 80024c0:	d302      	bcc.n	80024c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d116      	bne.n	80024f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2200      	movs	r2, #0
 80024cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2220      	movs	r2, #32
 80024d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	f043 0220 	orr.w	r2, r3, #32
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e007      	b.n	8002506 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	695b      	ldr	r3, [r3, #20]
 80024fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002500:	2b80      	cmp	r3, #128	; 0x80
 8002502:	d1ca      	bne.n	800249a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b084      	sub	sp, #16
 8002512:	af00      	add	r7, sp, #0
 8002514:	60f8      	str	r0, [r7, #12]
 8002516:	60b9      	str	r1, [r7, #8]
 8002518:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800251a:	e02d      	b.n	8002578 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800251c:	68f8      	ldr	r0, [r7, #12]
 800251e:	f000 f837 	bl	8002590 <I2C_IsAcknowledgeFailed>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e02d      	b.n	8002588 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002532:	d021      	beq.n	8002578 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002534:	f7ff f812 	bl	800155c <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	68ba      	ldr	r2, [r7, #8]
 8002540:	429a      	cmp	r2, r3
 8002542:	d302      	bcc.n	800254a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d116      	bne.n	8002578 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2200      	movs	r2, #0
 800254e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2220      	movs	r2, #32
 8002554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002564:	f043 0220 	orr.w	r2, r3, #32
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2200      	movs	r2, #0
 8002570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e007      	b.n	8002588 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	f003 0304 	and.w	r3, r3, #4
 8002582:	2b04      	cmp	r3, #4
 8002584:	d1ca      	bne.n	800251c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3710      	adds	r7, #16
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	695b      	ldr	r3, [r3, #20]
 800259e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025a6:	d11b      	bne.n	80025e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80025b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025cc:	f043 0204 	orr.w	r2, r3, #4
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e000      	b.n	80025e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e26c      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 8087 	beq.w	800271a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800260c:	4b92      	ldr	r3, [pc, #584]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f003 030c 	and.w	r3, r3, #12
 8002614:	2b04      	cmp	r3, #4
 8002616:	d00c      	beq.n	8002632 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002618:	4b8f      	ldr	r3, [pc, #572]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f003 030c 	and.w	r3, r3, #12
 8002620:	2b08      	cmp	r3, #8
 8002622:	d112      	bne.n	800264a <HAL_RCC_OscConfig+0x5e>
 8002624:	4b8c      	ldr	r3, [pc, #560]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800262c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002630:	d10b      	bne.n	800264a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002632:	4b89      	ldr	r3, [pc, #548]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d06c      	beq.n	8002718 <HAL_RCC_OscConfig+0x12c>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d168      	bne.n	8002718 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e246      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002652:	d106      	bne.n	8002662 <HAL_RCC_OscConfig+0x76>
 8002654:	4b80      	ldr	r3, [pc, #512]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a7f      	ldr	r2, [pc, #508]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800265a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800265e:	6013      	str	r3, [r2, #0]
 8002660:	e02e      	b.n	80026c0 <HAL_RCC_OscConfig+0xd4>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10c      	bne.n	8002684 <HAL_RCC_OscConfig+0x98>
 800266a:	4b7b      	ldr	r3, [pc, #492]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a7a      	ldr	r2, [pc, #488]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002670:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002674:	6013      	str	r3, [r2, #0]
 8002676:	4b78      	ldr	r3, [pc, #480]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a77      	ldr	r2, [pc, #476]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800267c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002680:	6013      	str	r3, [r2, #0]
 8002682:	e01d      	b.n	80026c0 <HAL_RCC_OscConfig+0xd4>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800268c:	d10c      	bne.n	80026a8 <HAL_RCC_OscConfig+0xbc>
 800268e:	4b72      	ldr	r3, [pc, #456]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a71      	ldr	r2, [pc, #452]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002694:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002698:	6013      	str	r3, [r2, #0]
 800269a:	4b6f      	ldr	r3, [pc, #444]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a6e      	ldr	r2, [pc, #440]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a4:	6013      	str	r3, [r2, #0]
 80026a6:	e00b      	b.n	80026c0 <HAL_RCC_OscConfig+0xd4>
 80026a8:	4b6b      	ldr	r3, [pc, #428]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a6a      	ldr	r2, [pc, #424]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026b2:	6013      	str	r3, [r2, #0]
 80026b4:	4b68      	ldr	r3, [pc, #416]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a67      	ldr	r2, [pc, #412]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d013      	beq.n	80026f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c8:	f7fe ff48 	bl	800155c <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026d0:	f7fe ff44 	bl	800155c <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b64      	cmp	r3, #100	; 0x64
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e1fa      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026e2:	4b5d      	ldr	r3, [pc, #372]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0xe4>
 80026ee:	e014      	b.n	800271a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f0:	f7fe ff34 	bl	800155c <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026f8:	f7fe ff30 	bl	800155c <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b64      	cmp	r3, #100	; 0x64
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e1e6      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800270a:	4b53      	ldr	r3, [pc, #332]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1f0      	bne.n	80026f8 <HAL_RCC_OscConfig+0x10c>
 8002716:	e000      	b.n	800271a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d063      	beq.n	80027ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002726:	4b4c      	ldr	r3, [pc, #304]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00b      	beq.n	800274a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002732:	4b49      	ldr	r3, [pc, #292]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f003 030c 	and.w	r3, r3, #12
 800273a:	2b08      	cmp	r3, #8
 800273c:	d11c      	bne.n	8002778 <HAL_RCC_OscConfig+0x18c>
 800273e:	4b46      	ldr	r3, [pc, #280]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d116      	bne.n	8002778 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800274a:	4b43      	ldr	r3, [pc, #268]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <HAL_RCC_OscConfig+0x176>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d001      	beq.n	8002762 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e1ba      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002762:	4b3d      	ldr	r3, [pc, #244]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	4939      	ldr	r1, [pc, #228]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002772:	4313      	orrs	r3, r2
 8002774:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002776:	e03a      	b.n	80027ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	691b      	ldr	r3, [r3, #16]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d020      	beq.n	80027c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002780:	4b36      	ldr	r3, [pc, #216]	; (800285c <HAL_RCC_OscConfig+0x270>)
 8002782:	2201      	movs	r2, #1
 8002784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002786:	f7fe fee9 	bl	800155c <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800278e:	f7fe fee5 	bl	800155c <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e19b      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a0:	4b2d      	ldr	r3, [pc, #180]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0302 	and.w	r3, r3, #2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0f0      	beq.n	800278e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ac:	4b2a      	ldr	r3, [pc, #168]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	4927      	ldr	r1, [pc, #156]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	600b      	str	r3, [r1, #0]
 80027c0:	e015      	b.n	80027ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027c2:	4b26      	ldr	r3, [pc, #152]	; (800285c <HAL_RCC_OscConfig+0x270>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c8:	f7fe fec8 	bl	800155c <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027d0:	f7fe fec4 	bl	800155c <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e17a      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027e2:	4b1d      	ldr	r3, [pc, #116]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f0      	bne.n	80027d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0308 	and.w	r3, r3, #8
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d03a      	beq.n	8002870 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d019      	beq.n	8002836 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002802:	4b17      	ldr	r3, [pc, #92]	; (8002860 <HAL_RCC_OscConfig+0x274>)
 8002804:	2201      	movs	r2, #1
 8002806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002808:	f7fe fea8 	bl	800155c <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002810:	f7fe fea4 	bl	800155c <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e15a      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002822:	4b0d      	ldr	r3, [pc, #52]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0f0      	beq.n	8002810 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800282e:	2001      	movs	r0, #1
 8002830:	f000 fac6 	bl	8002dc0 <RCC_Delay>
 8002834:	e01c      	b.n	8002870 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002836:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <HAL_RCC_OscConfig+0x274>)
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800283c:	f7fe fe8e 	bl	800155c <HAL_GetTick>
 8002840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002842:	e00f      	b.n	8002864 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002844:	f7fe fe8a 	bl	800155c <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d908      	bls.n	8002864 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e140      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
 8002856:	bf00      	nop
 8002858:	40021000 	.word	0x40021000
 800285c:	42420000 	.word	0x42420000
 8002860:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002864:	4b9e      	ldr	r3, [pc, #632]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002868:	f003 0302 	and.w	r3, r3, #2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1e9      	bne.n	8002844 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0304 	and.w	r3, r3, #4
 8002878:	2b00      	cmp	r3, #0
 800287a:	f000 80a6 	beq.w	80029ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800287e:	2300      	movs	r3, #0
 8002880:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002882:	4b97      	ldr	r3, [pc, #604]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002884:	69db      	ldr	r3, [r3, #28]
 8002886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10d      	bne.n	80028aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800288e:	4b94      	ldr	r3, [pc, #592]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002890:	69db      	ldr	r3, [r3, #28]
 8002892:	4a93      	ldr	r2, [pc, #588]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002894:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002898:	61d3      	str	r3, [r2, #28]
 800289a:	4b91      	ldr	r3, [pc, #580]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 800289c:	69db      	ldr	r3, [r3, #28]
 800289e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028a6:	2301      	movs	r3, #1
 80028a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028aa:	4b8e      	ldr	r3, [pc, #568]	; (8002ae4 <HAL_RCC_OscConfig+0x4f8>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d118      	bne.n	80028e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028b6:	4b8b      	ldr	r3, [pc, #556]	; (8002ae4 <HAL_RCC_OscConfig+0x4f8>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a8a      	ldr	r2, [pc, #552]	; (8002ae4 <HAL_RCC_OscConfig+0x4f8>)
 80028bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028c2:	f7fe fe4b 	bl	800155c <HAL_GetTick>
 80028c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c8:	e008      	b.n	80028dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ca:	f7fe fe47 	bl	800155c <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b64      	cmp	r3, #100	; 0x64
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e0fd      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028dc:	4b81      	ldr	r3, [pc, #516]	; (8002ae4 <HAL_RCC_OscConfig+0x4f8>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d0f0      	beq.n	80028ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d106      	bne.n	80028fe <HAL_RCC_OscConfig+0x312>
 80028f0:	4b7b      	ldr	r3, [pc, #492]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	4a7a      	ldr	r2, [pc, #488]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 80028f6:	f043 0301 	orr.w	r3, r3, #1
 80028fa:	6213      	str	r3, [r2, #32]
 80028fc:	e02d      	b.n	800295a <HAL_RCC_OscConfig+0x36e>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d10c      	bne.n	8002920 <HAL_RCC_OscConfig+0x334>
 8002906:	4b76      	ldr	r3, [pc, #472]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002908:	6a1b      	ldr	r3, [r3, #32]
 800290a:	4a75      	ldr	r2, [pc, #468]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 800290c:	f023 0301 	bic.w	r3, r3, #1
 8002910:	6213      	str	r3, [r2, #32]
 8002912:	4b73      	ldr	r3, [pc, #460]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	4a72      	ldr	r2, [pc, #456]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002918:	f023 0304 	bic.w	r3, r3, #4
 800291c:	6213      	str	r3, [r2, #32]
 800291e:	e01c      	b.n	800295a <HAL_RCC_OscConfig+0x36e>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	2b05      	cmp	r3, #5
 8002926:	d10c      	bne.n	8002942 <HAL_RCC_OscConfig+0x356>
 8002928:	4b6d      	ldr	r3, [pc, #436]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	4a6c      	ldr	r2, [pc, #432]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 800292e:	f043 0304 	orr.w	r3, r3, #4
 8002932:	6213      	str	r3, [r2, #32]
 8002934:	4b6a      	ldr	r3, [pc, #424]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002936:	6a1b      	ldr	r3, [r3, #32]
 8002938:	4a69      	ldr	r2, [pc, #420]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 800293a:	f043 0301 	orr.w	r3, r3, #1
 800293e:	6213      	str	r3, [r2, #32]
 8002940:	e00b      	b.n	800295a <HAL_RCC_OscConfig+0x36e>
 8002942:	4b67      	ldr	r3, [pc, #412]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002944:	6a1b      	ldr	r3, [r3, #32]
 8002946:	4a66      	ldr	r2, [pc, #408]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002948:	f023 0301 	bic.w	r3, r3, #1
 800294c:	6213      	str	r3, [r2, #32]
 800294e:	4b64      	ldr	r3, [pc, #400]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	4a63      	ldr	r2, [pc, #396]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002954:	f023 0304 	bic.w	r3, r3, #4
 8002958:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d015      	beq.n	800298e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002962:	f7fe fdfb 	bl	800155c <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002968:	e00a      	b.n	8002980 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800296a:	f7fe fdf7 	bl	800155c <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	f241 3288 	movw	r2, #5000	; 0x1388
 8002978:	4293      	cmp	r3, r2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e0ab      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002980:	4b57      	ldr	r3, [pc, #348]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002982:	6a1b      	ldr	r3, [r3, #32]
 8002984:	f003 0302 	and.w	r3, r3, #2
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0ee      	beq.n	800296a <HAL_RCC_OscConfig+0x37e>
 800298c:	e014      	b.n	80029b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800298e:	f7fe fde5 	bl	800155c <HAL_GetTick>
 8002992:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002994:	e00a      	b.n	80029ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002996:	f7fe fde1 	bl	800155c <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e095      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ac:	4b4c      	ldr	r3, [pc, #304]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 80029ae:	6a1b      	ldr	r3, [r3, #32]
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1ee      	bne.n	8002996 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029b8:	7dfb      	ldrb	r3, [r7, #23]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d105      	bne.n	80029ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029be:	4b48      	ldr	r3, [pc, #288]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	4a47      	ldr	r2, [pc, #284]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 80029c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 8081 	beq.w	8002ad6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029d4:	4b42      	ldr	r3, [pc, #264]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f003 030c 	and.w	r3, r3, #12
 80029dc:	2b08      	cmp	r3, #8
 80029de:	d061      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	69db      	ldr	r3, [r3, #28]
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d146      	bne.n	8002a76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029e8:	4b3f      	ldr	r3, [pc, #252]	; (8002ae8 <HAL_RCC_OscConfig+0x4fc>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ee:	f7fe fdb5 	bl	800155c <HAL_GetTick>
 80029f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029f4:	e008      	b.n	8002a08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f6:	f7fe fdb1 	bl	800155c <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d901      	bls.n	8002a08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a04:	2303      	movs	r3, #3
 8002a06:	e067      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a08:	4b35      	ldr	r3, [pc, #212]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1f0      	bne.n	80029f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a1b      	ldr	r3, [r3, #32]
 8002a18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a1c:	d108      	bne.n	8002a30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a1e:	4b30      	ldr	r3, [pc, #192]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	492d      	ldr	r1, [pc, #180]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a30:	4b2b      	ldr	r3, [pc, #172]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a19      	ldr	r1, [r3, #32]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	430b      	orrs	r3, r1
 8002a42:	4927      	ldr	r1, [pc, #156]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a48:	4b27      	ldr	r3, [pc, #156]	; (8002ae8 <HAL_RCC_OscConfig+0x4fc>)
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4e:	f7fe fd85 	bl	800155c <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a56:	f7fe fd81 	bl	800155c <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e037      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a68:	4b1d      	ldr	r3, [pc, #116]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0f0      	beq.n	8002a56 <HAL_RCC_OscConfig+0x46a>
 8002a74:	e02f      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a76:	4b1c      	ldr	r3, [pc, #112]	; (8002ae8 <HAL_RCC_OscConfig+0x4fc>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7c:	f7fe fd6e 	bl	800155c <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a84:	f7fe fd6a 	bl	800155c <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e020      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a96:	4b12      	ldr	r3, [pc, #72]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1f0      	bne.n	8002a84 <HAL_RCC_OscConfig+0x498>
 8002aa2:	e018      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	69db      	ldr	r3, [r3, #28]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d101      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e013      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ab0:	4b0b      	ldr	r3, [pc, #44]	; (8002ae0 <HAL_RCC_OscConfig+0x4f4>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d106      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d001      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e000      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	40007000 	.word	0x40007000
 8002ae8:	42420060 	.word	0x42420060

08002aec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d101      	bne.n	8002b00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0d0      	b.n	8002ca2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b00:	4b6a      	ldr	r3, [pc, #424]	; (8002cac <HAL_RCC_ClockConfig+0x1c0>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	683a      	ldr	r2, [r7, #0]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d910      	bls.n	8002b30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b0e:	4b67      	ldr	r3, [pc, #412]	; (8002cac <HAL_RCC_ClockConfig+0x1c0>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f023 0207 	bic.w	r2, r3, #7
 8002b16:	4965      	ldr	r1, [pc, #404]	; (8002cac <HAL_RCC_ClockConfig+0x1c0>)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b1e:	4b63      	ldr	r3, [pc, #396]	; (8002cac <HAL_RCC_ClockConfig+0x1c0>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0307 	and.w	r3, r3, #7
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d001      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e0b8      	b.n	8002ca2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0302 	and.w	r3, r3, #2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d020      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d005      	beq.n	8002b54 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b48:	4b59      	ldr	r3, [pc, #356]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	4a58      	ldr	r2, [pc, #352]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b4e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b52:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0308 	and.w	r3, r3, #8
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d005      	beq.n	8002b6c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b60:	4b53      	ldr	r3, [pc, #332]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	4a52      	ldr	r2, [pc, #328]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b66:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b6a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b6c:	4b50      	ldr	r3, [pc, #320]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	494d      	ldr	r1, [pc, #308]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d040      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d107      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b92:	4b47      	ldr	r3, [pc, #284]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d115      	bne.n	8002bca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e07f      	b.n	8002ca2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d107      	bne.n	8002bba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002baa:	4b41      	ldr	r3, [pc, #260]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d109      	bne.n	8002bca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e073      	b.n	8002ca2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bba:	4b3d      	ldr	r3, [pc, #244]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0302 	and.w	r3, r3, #2
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e06b      	b.n	8002ca2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bca:	4b39      	ldr	r3, [pc, #228]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f023 0203 	bic.w	r2, r3, #3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	4936      	ldr	r1, [pc, #216]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bdc:	f7fe fcbe 	bl	800155c <HAL_GetTick>
 8002be0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002be2:	e00a      	b.n	8002bfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002be4:	f7fe fcba 	bl	800155c <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e053      	b.n	8002ca2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bfa:	4b2d      	ldr	r3, [pc, #180]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f003 020c 	and.w	r2, r3, #12
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d1eb      	bne.n	8002be4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c0c:	4b27      	ldr	r3, [pc, #156]	; (8002cac <HAL_RCC_ClockConfig+0x1c0>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d210      	bcs.n	8002c3c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c1a:	4b24      	ldr	r3, [pc, #144]	; (8002cac <HAL_RCC_ClockConfig+0x1c0>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f023 0207 	bic.w	r2, r3, #7
 8002c22:	4922      	ldr	r1, [pc, #136]	; (8002cac <HAL_RCC_ClockConfig+0x1c0>)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c2a:	4b20      	ldr	r3, [pc, #128]	; (8002cac <HAL_RCC_ClockConfig+0x1c0>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0307 	and.w	r3, r3, #7
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d001      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e032      	b.n	8002ca2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d008      	beq.n	8002c5a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c48:	4b19      	ldr	r3, [pc, #100]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	4916      	ldr	r1, [pc, #88]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0308 	and.w	r3, r3, #8
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d009      	beq.n	8002c7a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c66:	4b12      	ldr	r3, [pc, #72]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	00db      	lsls	r3, r3, #3
 8002c74:	490e      	ldr	r1, [pc, #56]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c7a:	f000 f821 	bl	8002cc0 <HAL_RCC_GetSysClockFreq>
 8002c7e:	4601      	mov	r1, r0
 8002c80:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	091b      	lsrs	r3, r3, #4
 8002c86:	f003 030f 	and.w	r3, r3, #15
 8002c8a:	4a0a      	ldr	r2, [pc, #40]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c8>)
 8002c8c:	5cd3      	ldrb	r3, [r2, r3]
 8002c8e:	fa21 f303 	lsr.w	r3, r1, r3
 8002c92:	4a09      	ldr	r2, [pc, #36]	; (8002cb8 <HAL_RCC_ClockConfig+0x1cc>)
 8002c94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c96:	4b09      	ldr	r3, [pc, #36]	; (8002cbc <HAL_RCC_ClockConfig+0x1d0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7fe fc1c 	bl	80014d8 <HAL_InitTick>

  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	40022000 	.word	0x40022000
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	08005794 	.word	0x08005794
 8002cb8:	20000010 	.word	0x20000010
 8002cbc:	20000014 	.word	0x20000014

08002cc0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cc0:	b490      	push	{r4, r7}
 8002cc2:	b08a      	sub	sp, #40	; 0x28
 8002cc4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002cc6:	4b2a      	ldr	r3, [pc, #168]	; (8002d70 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002cc8:	1d3c      	adds	r4, r7, #4
 8002cca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ccc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002cd0:	4b28      	ldr	r3, [pc, #160]	; (8002d74 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002cd2:	881b      	ldrh	r3, [r3, #0]
 8002cd4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61fb      	str	r3, [r7, #28]
 8002cda:	2300      	movs	r3, #0
 8002cdc:	61bb      	str	r3, [r7, #24]
 8002cde:	2300      	movs	r3, #0
 8002ce0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002cea:	4b23      	ldr	r3, [pc, #140]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	f003 030c 	and.w	r3, r3, #12
 8002cf6:	2b04      	cmp	r3, #4
 8002cf8:	d002      	beq.n	8002d00 <HAL_RCC_GetSysClockFreq+0x40>
 8002cfa:	2b08      	cmp	r3, #8
 8002cfc:	d003      	beq.n	8002d06 <HAL_RCC_GetSysClockFreq+0x46>
 8002cfe:	e02d      	b.n	8002d5c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d00:	4b1e      	ldr	r3, [pc, #120]	; (8002d7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d02:	623b      	str	r3, [r7, #32]
      break;
 8002d04:	e02d      	b.n	8002d62 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	0c9b      	lsrs	r3, r3, #18
 8002d0a:	f003 030f 	and.w	r3, r3, #15
 8002d0e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d12:	4413      	add	r3, r2
 8002d14:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002d18:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d013      	beq.n	8002d4c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d24:	4b14      	ldr	r3, [pc, #80]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	0c5b      	lsrs	r3, r3, #17
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d32:	4413      	add	r3, r2
 8002d34:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002d38:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	4a0f      	ldr	r2, [pc, #60]	; (8002d7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d3e:	fb02 f203 	mul.w	r2, r2, r3
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d48:	627b      	str	r3, [r7, #36]	; 0x24
 8002d4a:	e004      	b.n	8002d56 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	4a0c      	ldr	r2, [pc, #48]	; (8002d80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d50:	fb02 f303 	mul.w	r3, r2, r3
 8002d54:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d58:	623b      	str	r3, [r7, #32]
      break;
 8002d5a:	e002      	b.n	8002d62 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d5c:	4b07      	ldr	r3, [pc, #28]	; (8002d7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d5e:	623b      	str	r3, [r7, #32]
      break;
 8002d60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d62:	6a3b      	ldr	r3, [r7, #32]
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3728      	adds	r7, #40	; 0x28
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bc90      	pop	{r4, r7}
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	08003eb8 	.word	0x08003eb8
 8002d74:	08003ec8 	.word	0x08003ec8
 8002d78:	40021000 	.word	0x40021000
 8002d7c:	007a1200 	.word	0x007a1200
 8002d80:	003d0900 	.word	0x003d0900

08002d84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d88:	4b02      	ldr	r3, [pc, #8]	; (8002d94 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr
 8002d94:	20000010 	.word	0x20000010

08002d98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d9c:	f7ff fff2 	bl	8002d84 <HAL_RCC_GetHCLKFreq>
 8002da0:	4601      	mov	r1, r0
 8002da2:	4b05      	ldr	r3, [pc, #20]	; (8002db8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	0a1b      	lsrs	r3, r3, #8
 8002da8:	f003 0307 	and.w	r3, r3, #7
 8002dac:	4a03      	ldr	r2, [pc, #12]	; (8002dbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dae:	5cd3      	ldrb	r3, [r2, r3]
 8002db0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	080057a4 	.word	0x080057a4

08002dc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002dc8:	4b0a      	ldr	r3, [pc, #40]	; (8002df4 <RCC_Delay+0x34>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a0a      	ldr	r2, [pc, #40]	; (8002df8 <RCC_Delay+0x38>)
 8002dce:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd2:	0a5b      	lsrs	r3, r3, #9
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	fb02 f303 	mul.w	r3, r2, r3
 8002dda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ddc:	bf00      	nop
  }
  while (Delay --);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	1e5a      	subs	r2, r3, #1
 8002de2:	60fa      	str	r2, [r7, #12]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1f9      	bne.n	8002ddc <RCC_Delay+0x1c>
}
 8002de8:	bf00      	nop
 8002dea:	3714      	adds	r7, #20
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bc80      	pop	{r7}
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	20000010 	.word	0x20000010
 8002df8:	10624dd3 	.word	0x10624dd3

08002dfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d101      	bne.n	8002e0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e041      	b.n	8002e92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d106      	bne.n	8002e28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f7fe fa5a 	bl	80012dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2202      	movs	r2, #2
 8002e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3304      	adds	r3, #4
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4610      	mov	r0, r2
 8002e3c:	f000 fa64 	bl	8003308 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3708      	adds	r7, #8
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
	...

08002e9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d001      	beq.n	8002eb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e03a      	b.n	8002f2a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	68da      	ldr	r2, [r3, #12]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f042 0201 	orr.w	r2, r2, #1
 8002eca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a18      	ldr	r2, [pc, #96]	; (8002f34 <HAL_TIM_Base_Start_IT+0x98>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d00e      	beq.n	8002ef4 <HAL_TIM_Base_Start_IT+0x58>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ede:	d009      	beq.n	8002ef4 <HAL_TIM_Base_Start_IT+0x58>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a14      	ldr	r2, [pc, #80]	; (8002f38 <HAL_TIM_Base_Start_IT+0x9c>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d004      	beq.n	8002ef4 <HAL_TIM_Base_Start_IT+0x58>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a13      	ldr	r2, [pc, #76]	; (8002f3c <HAL_TIM_Base_Start_IT+0xa0>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d111      	bne.n	8002f18 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 0307 	and.w	r3, r3, #7
 8002efe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2b06      	cmp	r3, #6
 8002f04:	d010      	beq.n	8002f28 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f042 0201 	orr.w	r2, r2, #1
 8002f14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f16:	e007      	b.n	8002f28 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3714      	adds	r7, #20
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bc80      	pop	{r7}
 8002f32:	4770      	bx	lr
 8002f34:	40012c00 	.word	0x40012c00
 8002f38:	40000400 	.word	0x40000400
 8002f3c:	40000800 	.word	0x40000800

08002f40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	691b      	ldr	r3, [r3, #16]
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d122      	bne.n	8002f9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d11b      	bne.n	8002f9c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f06f 0202 	mvn.w	r2, #2
 8002f6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2201      	movs	r2, #1
 8002f72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	f003 0303 	and.w	r3, r3, #3
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d003      	beq.n	8002f8a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 f9a4 	bl	80032d0 <HAL_TIM_IC_CaptureCallback>
 8002f88:	e005      	b.n	8002f96 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 f997 	bl	80032be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 f9a6 	bl	80032e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	f003 0304 	and.w	r3, r3, #4
 8002fa6:	2b04      	cmp	r3, #4
 8002fa8:	d122      	bne.n	8002ff0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b04      	cmp	r3, #4
 8002fb6:	d11b      	bne.n	8002ff0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f06f 0204 	mvn.w	r2, #4
 8002fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2202      	movs	r2, #2
 8002fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 f97a 	bl	80032d0 <HAL_TIM_IC_CaptureCallback>
 8002fdc:	e005      	b.n	8002fea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 f96d 	bl	80032be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f000 f97c 	bl	80032e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	f003 0308 	and.w	r3, r3, #8
 8002ffa:	2b08      	cmp	r3, #8
 8002ffc:	d122      	bne.n	8003044 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	f003 0308 	and.w	r3, r3, #8
 8003008:	2b08      	cmp	r3, #8
 800300a:	d11b      	bne.n	8003044 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f06f 0208 	mvn.w	r2, #8
 8003014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2204      	movs	r2, #4
 800301a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	69db      	ldr	r3, [r3, #28]
 8003022:	f003 0303 	and.w	r3, r3, #3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d003      	beq.n	8003032 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 f950 	bl	80032d0 <HAL_TIM_IC_CaptureCallback>
 8003030:	e005      	b.n	800303e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f000 f943 	bl	80032be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f000 f952 	bl	80032e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	f003 0310 	and.w	r3, r3, #16
 800304e:	2b10      	cmp	r3, #16
 8003050:	d122      	bne.n	8003098 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	f003 0310 	and.w	r3, r3, #16
 800305c:	2b10      	cmp	r3, #16
 800305e:	d11b      	bne.n	8003098 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f06f 0210 	mvn.w	r2, #16
 8003068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2208      	movs	r2, #8
 800306e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	69db      	ldr	r3, [r3, #28]
 8003076:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f926 	bl	80032d0 <HAL_TIM_IC_CaptureCallback>
 8003084:	e005      	b.n	8003092 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 f919 	bl	80032be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f000 f928 	bl	80032e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d10e      	bne.n	80030c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d107      	bne.n	80030c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f06f 0201 	mvn.w	r2, #1
 80030bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7fd fc0a 	bl	80008d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ce:	2b80      	cmp	r3, #128	; 0x80
 80030d0:	d10e      	bne.n	80030f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030dc:	2b80      	cmp	r3, #128	; 0x80
 80030de:	d107      	bne.n	80030f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80030e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 fa6b 	bl	80035c6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030fa:	2b40      	cmp	r3, #64	; 0x40
 80030fc:	d10e      	bne.n	800311c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003108:	2b40      	cmp	r3, #64	; 0x40
 800310a:	d107      	bne.n	800311c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 f8ec 	bl	80032f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	f003 0320 	and.w	r3, r3, #32
 8003126:	2b20      	cmp	r3, #32
 8003128:	d10e      	bne.n	8003148 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	f003 0320 	and.w	r3, r3, #32
 8003134:	2b20      	cmp	r3, #32
 8003136:	d107      	bne.n	8003148 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f06f 0220 	mvn.w	r2, #32
 8003140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 fa36 	bl	80035b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003148:	bf00      	nop
 800314a:	3708      	adds	r7, #8
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003160:	2b01      	cmp	r3, #1
 8003162:	d101      	bne.n	8003168 <HAL_TIM_ConfigClockSource+0x18>
 8003164:	2302      	movs	r3, #2
 8003166:	e0a6      	b.n	80032b6 <HAL_TIM_ConfigClockSource+0x166>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2202      	movs	r2, #2
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003186:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800318e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2b40      	cmp	r3, #64	; 0x40
 800319e:	d067      	beq.n	8003270 <HAL_TIM_ConfigClockSource+0x120>
 80031a0:	2b40      	cmp	r3, #64	; 0x40
 80031a2:	d80b      	bhi.n	80031bc <HAL_TIM_ConfigClockSource+0x6c>
 80031a4:	2b10      	cmp	r3, #16
 80031a6:	d073      	beq.n	8003290 <HAL_TIM_ConfigClockSource+0x140>
 80031a8:	2b10      	cmp	r3, #16
 80031aa:	d802      	bhi.n	80031b2 <HAL_TIM_ConfigClockSource+0x62>
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d06f      	beq.n	8003290 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80031b0:	e078      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80031b2:	2b20      	cmp	r3, #32
 80031b4:	d06c      	beq.n	8003290 <HAL_TIM_ConfigClockSource+0x140>
 80031b6:	2b30      	cmp	r3, #48	; 0x30
 80031b8:	d06a      	beq.n	8003290 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80031ba:	e073      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80031bc:	2b70      	cmp	r3, #112	; 0x70
 80031be:	d00d      	beq.n	80031dc <HAL_TIM_ConfigClockSource+0x8c>
 80031c0:	2b70      	cmp	r3, #112	; 0x70
 80031c2:	d804      	bhi.n	80031ce <HAL_TIM_ConfigClockSource+0x7e>
 80031c4:	2b50      	cmp	r3, #80	; 0x50
 80031c6:	d033      	beq.n	8003230 <HAL_TIM_ConfigClockSource+0xe0>
 80031c8:	2b60      	cmp	r3, #96	; 0x60
 80031ca:	d041      	beq.n	8003250 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80031cc:	e06a      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80031ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031d2:	d066      	beq.n	80032a2 <HAL_TIM_ConfigClockSource+0x152>
 80031d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031d8:	d017      	beq.n	800320a <HAL_TIM_ConfigClockSource+0xba>
      break;
 80031da:	e063      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6818      	ldr	r0, [r3, #0]
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	6899      	ldr	r1, [r3, #8]
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	f000 f965 	bl	80034ba <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80031fe:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	609a      	str	r2, [r3, #8]
      break;
 8003208:	e04c      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6818      	ldr	r0, [r3, #0]
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	6899      	ldr	r1, [r3, #8]
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	f000 f94e 	bl	80034ba <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800322c:	609a      	str	r2, [r3, #8]
      break;
 800322e:	e039      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6818      	ldr	r0, [r3, #0]
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	6859      	ldr	r1, [r3, #4]
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	461a      	mov	r2, r3
 800323e:	f000 f8c5 	bl	80033cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2150      	movs	r1, #80	; 0x50
 8003248:	4618      	mov	r0, r3
 800324a:	f000 f91c 	bl	8003486 <TIM_ITRx_SetConfig>
      break;
 800324e:	e029      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6818      	ldr	r0, [r3, #0]
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	6859      	ldr	r1, [r3, #4]
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	461a      	mov	r2, r3
 800325e:	f000 f8e3 	bl	8003428 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2160      	movs	r1, #96	; 0x60
 8003268:	4618      	mov	r0, r3
 800326a:	f000 f90c 	bl	8003486 <TIM_ITRx_SetConfig>
      break;
 800326e:	e019      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6818      	ldr	r0, [r3, #0]
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	6859      	ldr	r1, [r3, #4]
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	461a      	mov	r2, r3
 800327e:	f000 f8a5 	bl	80033cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2140      	movs	r1, #64	; 0x40
 8003288:	4618      	mov	r0, r3
 800328a:	f000 f8fc 	bl	8003486 <TIM_ITRx_SetConfig>
      break;
 800328e:	e009      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4619      	mov	r1, r3
 800329a:	4610      	mov	r0, r2
 800329c:	f000 f8f3 	bl	8003486 <TIM_ITRx_SetConfig>
        break;
 80032a0:	e000      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80032a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3710      	adds	r7, #16
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032be:	b480      	push	{r7}
 80032c0:	b083      	sub	sp, #12
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032c6:	bf00      	nop
 80032c8:	370c      	adds	r7, #12
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bc80      	pop	{r7}
 80032ce:	4770      	bx	lr

080032d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	bc80      	pop	{r7}
 80032e0:	4770      	bx	lr

080032e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032e2:	b480      	push	{r7}
 80032e4:	b083      	sub	sp, #12
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032ea:	bf00      	nop
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bc80      	pop	{r7}
 80032f2:	4770      	bx	lr

080032f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032fc:	bf00      	nop
 80032fe:	370c      	adds	r7, #12
 8003300:	46bd      	mov	sp, r7
 8003302:	bc80      	pop	{r7}
 8003304:	4770      	bx	lr
	...

08003308 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a29      	ldr	r2, [pc, #164]	; (80033c0 <TIM_Base_SetConfig+0xb8>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d00b      	beq.n	8003338 <TIM_Base_SetConfig+0x30>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003326:	d007      	beq.n	8003338 <TIM_Base_SetConfig+0x30>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a26      	ldr	r2, [pc, #152]	; (80033c4 <TIM_Base_SetConfig+0xbc>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d003      	beq.n	8003338 <TIM_Base_SetConfig+0x30>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a25      	ldr	r2, [pc, #148]	; (80033c8 <TIM_Base_SetConfig+0xc0>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d108      	bne.n	800334a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800333e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	4313      	orrs	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a1c      	ldr	r2, [pc, #112]	; (80033c0 <TIM_Base_SetConfig+0xb8>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d00b      	beq.n	800336a <TIM_Base_SetConfig+0x62>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003358:	d007      	beq.n	800336a <TIM_Base_SetConfig+0x62>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a19      	ldr	r2, [pc, #100]	; (80033c4 <TIM_Base_SetConfig+0xbc>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d003      	beq.n	800336a <TIM_Base_SetConfig+0x62>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a18      	ldr	r2, [pc, #96]	; (80033c8 <TIM_Base_SetConfig+0xc0>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d108      	bne.n	800337c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003370:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	4313      	orrs	r3, r2
 800337a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	4313      	orrs	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	68fa      	ldr	r2, [r7, #12]
 800338e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	689a      	ldr	r2, [r3, #8]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	4a07      	ldr	r2, [pc, #28]	; (80033c0 <TIM_Base_SetConfig+0xb8>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d103      	bne.n	80033b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	615a      	str	r2, [r3, #20]
}
 80033b6:	bf00      	nop
 80033b8:	3714      	adds	r7, #20
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr
 80033c0:	40012c00 	.word	0x40012c00
 80033c4:	40000400 	.word	0x40000400
 80033c8:	40000800 	.word	0x40000800

080033cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b087      	sub	sp, #28
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6a1b      	ldr	r3, [r3, #32]
 80033dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	f023 0201 	bic.w	r2, r3, #1
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	011b      	lsls	r3, r3, #4
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	4313      	orrs	r3, r2
 8003400:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	f023 030a 	bic.w	r3, r3, #10
 8003408:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	4313      	orrs	r3, r2
 8003410:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	693a      	ldr	r2, [r7, #16]
 8003416:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	621a      	str	r2, [r3, #32]
}
 800341e:	bf00      	nop
 8003420:	371c      	adds	r7, #28
 8003422:	46bd      	mov	sp, r7
 8003424:	bc80      	pop	{r7}
 8003426:	4770      	bx	lr

08003428 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003428:	b480      	push	{r7}
 800342a:	b087      	sub	sp, #28
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6a1b      	ldr	r3, [r3, #32]
 8003438:	f023 0210 	bic.w	r2, r3, #16
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003452:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	031b      	lsls	r3, r3, #12
 8003458:	697a      	ldr	r2, [r7, #20]
 800345a:	4313      	orrs	r3, r2
 800345c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003464:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	011b      	lsls	r3, r3, #4
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	4313      	orrs	r3, r2
 800346e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	621a      	str	r2, [r3, #32]
}
 800347c:	bf00      	nop
 800347e:	371c      	adds	r7, #28
 8003480:	46bd      	mov	sp, r7
 8003482:	bc80      	pop	{r7}
 8003484:	4770      	bx	lr

08003486 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003486:	b480      	push	{r7}
 8003488:	b085      	sub	sp, #20
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
 800348e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800349c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800349e:	683a      	ldr	r2, [r7, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	f043 0307 	orr.w	r3, r3, #7
 80034a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	609a      	str	r2, [r3, #8]
}
 80034b0:	bf00      	nop
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bc80      	pop	{r7}
 80034b8:	4770      	bx	lr

080034ba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b087      	sub	sp, #28
 80034be:	af00      	add	r7, sp, #0
 80034c0:	60f8      	str	r0, [r7, #12]
 80034c2:	60b9      	str	r1, [r7, #8]
 80034c4:	607a      	str	r2, [r7, #4]
 80034c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034d4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	021a      	lsls	r2, r3, #8
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	431a      	orrs	r2, r3
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	609a      	str	r2, [r3, #8]
}
 80034ee:	bf00      	nop
 80034f0:	371c      	adds	r7, #28
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr

080034f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003508:	2b01      	cmp	r3, #1
 800350a:	d101      	bne.n	8003510 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800350c:	2302      	movs	r3, #2
 800350e:	e046      	b.n	800359e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2202      	movs	r2, #2
 800351c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003536:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68fa      	ldr	r2, [r7, #12]
 800353e:	4313      	orrs	r3, r2
 8003540:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	68fa      	ldr	r2, [r7, #12]
 8003548:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a16      	ldr	r2, [pc, #88]	; (80035a8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d00e      	beq.n	8003572 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800355c:	d009      	beq.n	8003572 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a12      	ldr	r2, [pc, #72]	; (80035ac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d004      	beq.n	8003572 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a10      	ldr	r2, [pc, #64]	; (80035b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d10c      	bne.n	800358c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003578:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	4313      	orrs	r3, r2
 8003582:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68ba      	ldr	r2, [r7, #8]
 800358a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bc80      	pop	{r7}
 80035a6:	4770      	bx	lr
 80035a8:	40012c00 	.word	0x40012c00
 80035ac:	40000400 	.word	0x40000400
 80035b0:	40000800 	.word	0x40000800

080035b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bc80      	pop	{r7}
 80035c4:	4770      	bx	lr

080035c6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b083      	sub	sp, #12
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035ce:	bf00      	nop
 80035d0:	370c      	adds	r7, #12
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bc80      	pop	{r7}
 80035d6:	4770      	bx	lr

080035d8 <__errno>:
 80035d8:	4b01      	ldr	r3, [pc, #4]	; (80035e0 <__errno+0x8>)
 80035da:	6818      	ldr	r0, [r3, #0]
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	2000001c 	.word	0x2000001c

080035e4 <__libc_init_array>:
 80035e4:	b570      	push	{r4, r5, r6, lr}
 80035e6:	2500      	movs	r5, #0
 80035e8:	4e0c      	ldr	r6, [pc, #48]	; (800361c <__libc_init_array+0x38>)
 80035ea:	4c0d      	ldr	r4, [pc, #52]	; (8003620 <__libc_init_array+0x3c>)
 80035ec:	1ba4      	subs	r4, r4, r6
 80035ee:	10a4      	asrs	r4, r4, #2
 80035f0:	42a5      	cmp	r5, r4
 80035f2:	d109      	bne.n	8003608 <__libc_init_array+0x24>
 80035f4:	f000 fc34 	bl	8003e60 <_init>
 80035f8:	2500      	movs	r5, #0
 80035fa:	4e0a      	ldr	r6, [pc, #40]	; (8003624 <__libc_init_array+0x40>)
 80035fc:	4c0a      	ldr	r4, [pc, #40]	; (8003628 <__libc_init_array+0x44>)
 80035fe:	1ba4      	subs	r4, r4, r6
 8003600:	10a4      	asrs	r4, r4, #2
 8003602:	42a5      	cmp	r5, r4
 8003604:	d105      	bne.n	8003612 <__libc_init_array+0x2e>
 8003606:	bd70      	pop	{r4, r5, r6, pc}
 8003608:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800360c:	4798      	blx	r3
 800360e:	3501      	adds	r5, #1
 8003610:	e7ee      	b.n	80035f0 <__libc_init_array+0xc>
 8003612:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003616:	4798      	blx	r3
 8003618:	3501      	adds	r5, #1
 800361a:	e7f2      	b.n	8003602 <__libc_init_array+0x1e>
 800361c:	080057e0 	.word	0x080057e0
 8003620:	080057e0 	.word	0x080057e0
 8003624:	080057e0 	.word	0x080057e0
 8003628:	080057e4 	.word	0x080057e4

0800362c <memset>:
 800362c:	4603      	mov	r3, r0
 800362e:	4402      	add	r2, r0
 8003630:	4293      	cmp	r3, r2
 8003632:	d100      	bne.n	8003636 <memset+0xa>
 8003634:	4770      	bx	lr
 8003636:	f803 1b01 	strb.w	r1, [r3], #1
 800363a:	e7f9      	b.n	8003630 <memset+0x4>

0800363c <siprintf>:
 800363c:	b40e      	push	{r1, r2, r3}
 800363e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003642:	b500      	push	{lr}
 8003644:	b09c      	sub	sp, #112	; 0x70
 8003646:	ab1d      	add	r3, sp, #116	; 0x74
 8003648:	9002      	str	r0, [sp, #8]
 800364a:	9006      	str	r0, [sp, #24]
 800364c:	9107      	str	r1, [sp, #28]
 800364e:	9104      	str	r1, [sp, #16]
 8003650:	4808      	ldr	r0, [pc, #32]	; (8003674 <siprintf+0x38>)
 8003652:	4909      	ldr	r1, [pc, #36]	; (8003678 <siprintf+0x3c>)
 8003654:	f853 2b04 	ldr.w	r2, [r3], #4
 8003658:	9105      	str	r1, [sp, #20]
 800365a:	6800      	ldr	r0, [r0, #0]
 800365c:	a902      	add	r1, sp, #8
 800365e:	9301      	str	r3, [sp, #4]
 8003660:	f000 f866 	bl	8003730 <_svfiprintf_r>
 8003664:	2200      	movs	r2, #0
 8003666:	9b02      	ldr	r3, [sp, #8]
 8003668:	701a      	strb	r2, [r3, #0]
 800366a:	b01c      	add	sp, #112	; 0x70
 800366c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003670:	b003      	add	sp, #12
 8003672:	4770      	bx	lr
 8003674:	2000001c 	.word	0x2000001c
 8003678:	ffff0208 	.word	0xffff0208

0800367c <__ssputs_r>:
 800367c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003680:	688e      	ldr	r6, [r1, #8]
 8003682:	4682      	mov	sl, r0
 8003684:	429e      	cmp	r6, r3
 8003686:	460c      	mov	r4, r1
 8003688:	4690      	mov	r8, r2
 800368a:	4699      	mov	r9, r3
 800368c:	d837      	bhi.n	80036fe <__ssputs_r+0x82>
 800368e:	898a      	ldrh	r2, [r1, #12]
 8003690:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003694:	d031      	beq.n	80036fa <__ssputs_r+0x7e>
 8003696:	2302      	movs	r3, #2
 8003698:	6825      	ldr	r5, [r4, #0]
 800369a:	6909      	ldr	r1, [r1, #16]
 800369c:	1a6f      	subs	r7, r5, r1
 800369e:	6965      	ldr	r5, [r4, #20]
 80036a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80036a4:	fb95 f5f3 	sdiv	r5, r5, r3
 80036a8:	f109 0301 	add.w	r3, r9, #1
 80036ac:	443b      	add	r3, r7
 80036ae:	429d      	cmp	r5, r3
 80036b0:	bf38      	it	cc
 80036b2:	461d      	movcc	r5, r3
 80036b4:	0553      	lsls	r3, r2, #21
 80036b6:	d530      	bpl.n	800371a <__ssputs_r+0x9e>
 80036b8:	4629      	mov	r1, r5
 80036ba:	f000 fb37 	bl	8003d2c <_malloc_r>
 80036be:	4606      	mov	r6, r0
 80036c0:	b950      	cbnz	r0, 80036d8 <__ssputs_r+0x5c>
 80036c2:	230c      	movs	r3, #12
 80036c4:	f04f 30ff 	mov.w	r0, #4294967295
 80036c8:	f8ca 3000 	str.w	r3, [sl]
 80036cc:	89a3      	ldrh	r3, [r4, #12]
 80036ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036d2:	81a3      	strh	r3, [r4, #12]
 80036d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036d8:	463a      	mov	r2, r7
 80036da:	6921      	ldr	r1, [r4, #16]
 80036dc:	f000 fab6 	bl	8003c4c <memcpy>
 80036e0:	89a3      	ldrh	r3, [r4, #12]
 80036e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80036e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036ea:	81a3      	strh	r3, [r4, #12]
 80036ec:	6126      	str	r6, [r4, #16]
 80036ee:	443e      	add	r6, r7
 80036f0:	6026      	str	r6, [r4, #0]
 80036f2:	464e      	mov	r6, r9
 80036f4:	6165      	str	r5, [r4, #20]
 80036f6:	1bed      	subs	r5, r5, r7
 80036f8:	60a5      	str	r5, [r4, #8]
 80036fa:	454e      	cmp	r6, r9
 80036fc:	d900      	bls.n	8003700 <__ssputs_r+0x84>
 80036fe:	464e      	mov	r6, r9
 8003700:	4632      	mov	r2, r6
 8003702:	4641      	mov	r1, r8
 8003704:	6820      	ldr	r0, [r4, #0]
 8003706:	f000 faac 	bl	8003c62 <memmove>
 800370a:	68a3      	ldr	r3, [r4, #8]
 800370c:	2000      	movs	r0, #0
 800370e:	1b9b      	subs	r3, r3, r6
 8003710:	60a3      	str	r3, [r4, #8]
 8003712:	6823      	ldr	r3, [r4, #0]
 8003714:	441e      	add	r6, r3
 8003716:	6026      	str	r6, [r4, #0]
 8003718:	e7dc      	b.n	80036d4 <__ssputs_r+0x58>
 800371a:	462a      	mov	r2, r5
 800371c:	f000 fb60 	bl	8003de0 <_realloc_r>
 8003720:	4606      	mov	r6, r0
 8003722:	2800      	cmp	r0, #0
 8003724:	d1e2      	bne.n	80036ec <__ssputs_r+0x70>
 8003726:	6921      	ldr	r1, [r4, #16]
 8003728:	4650      	mov	r0, sl
 800372a:	f000 fab3 	bl	8003c94 <_free_r>
 800372e:	e7c8      	b.n	80036c2 <__ssputs_r+0x46>

08003730 <_svfiprintf_r>:
 8003730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003734:	461d      	mov	r5, r3
 8003736:	898b      	ldrh	r3, [r1, #12]
 8003738:	b09d      	sub	sp, #116	; 0x74
 800373a:	061f      	lsls	r7, r3, #24
 800373c:	4680      	mov	r8, r0
 800373e:	460c      	mov	r4, r1
 8003740:	4616      	mov	r6, r2
 8003742:	d50f      	bpl.n	8003764 <_svfiprintf_r+0x34>
 8003744:	690b      	ldr	r3, [r1, #16]
 8003746:	b96b      	cbnz	r3, 8003764 <_svfiprintf_r+0x34>
 8003748:	2140      	movs	r1, #64	; 0x40
 800374a:	f000 faef 	bl	8003d2c <_malloc_r>
 800374e:	6020      	str	r0, [r4, #0]
 8003750:	6120      	str	r0, [r4, #16]
 8003752:	b928      	cbnz	r0, 8003760 <_svfiprintf_r+0x30>
 8003754:	230c      	movs	r3, #12
 8003756:	f8c8 3000 	str.w	r3, [r8]
 800375a:	f04f 30ff 	mov.w	r0, #4294967295
 800375e:	e0c8      	b.n	80038f2 <_svfiprintf_r+0x1c2>
 8003760:	2340      	movs	r3, #64	; 0x40
 8003762:	6163      	str	r3, [r4, #20]
 8003764:	2300      	movs	r3, #0
 8003766:	9309      	str	r3, [sp, #36]	; 0x24
 8003768:	2320      	movs	r3, #32
 800376a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800376e:	2330      	movs	r3, #48	; 0x30
 8003770:	f04f 0b01 	mov.w	fp, #1
 8003774:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003778:	9503      	str	r5, [sp, #12]
 800377a:	4637      	mov	r7, r6
 800377c:	463d      	mov	r5, r7
 800377e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003782:	b10b      	cbz	r3, 8003788 <_svfiprintf_r+0x58>
 8003784:	2b25      	cmp	r3, #37	; 0x25
 8003786:	d13e      	bne.n	8003806 <_svfiprintf_r+0xd6>
 8003788:	ebb7 0a06 	subs.w	sl, r7, r6
 800378c:	d00b      	beq.n	80037a6 <_svfiprintf_r+0x76>
 800378e:	4653      	mov	r3, sl
 8003790:	4632      	mov	r2, r6
 8003792:	4621      	mov	r1, r4
 8003794:	4640      	mov	r0, r8
 8003796:	f7ff ff71 	bl	800367c <__ssputs_r>
 800379a:	3001      	adds	r0, #1
 800379c:	f000 80a4 	beq.w	80038e8 <_svfiprintf_r+0x1b8>
 80037a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037a2:	4453      	add	r3, sl
 80037a4:	9309      	str	r3, [sp, #36]	; 0x24
 80037a6:	783b      	ldrb	r3, [r7, #0]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f000 809d 	beq.w	80038e8 <_svfiprintf_r+0x1b8>
 80037ae:	2300      	movs	r3, #0
 80037b0:	f04f 32ff 	mov.w	r2, #4294967295
 80037b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80037b8:	9304      	str	r3, [sp, #16]
 80037ba:	9307      	str	r3, [sp, #28]
 80037bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80037c0:	931a      	str	r3, [sp, #104]	; 0x68
 80037c2:	462f      	mov	r7, r5
 80037c4:	2205      	movs	r2, #5
 80037c6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80037ca:	4850      	ldr	r0, [pc, #320]	; (800390c <_svfiprintf_r+0x1dc>)
 80037cc:	f000 fa30 	bl	8003c30 <memchr>
 80037d0:	9b04      	ldr	r3, [sp, #16]
 80037d2:	b9d0      	cbnz	r0, 800380a <_svfiprintf_r+0xda>
 80037d4:	06d9      	lsls	r1, r3, #27
 80037d6:	bf44      	itt	mi
 80037d8:	2220      	movmi	r2, #32
 80037da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80037de:	071a      	lsls	r2, r3, #28
 80037e0:	bf44      	itt	mi
 80037e2:	222b      	movmi	r2, #43	; 0x2b
 80037e4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80037e8:	782a      	ldrb	r2, [r5, #0]
 80037ea:	2a2a      	cmp	r2, #42	; 0x2a
 80037ec:	d015      	beq.n	800381a <_svfiprintf_r+0xea>
 80037ee:	462f      	mov	r7, r5
 80037f0:	2000      	movs	r0, #0
 80037f2:	250a      	movs	r5, #10
 80037f4:	9a07      	ldr	r2, [sp, #28]
 80037f6:	4639      	mov	r1, r7
 80037f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80037fc:	3b30      	subs	r3, #48	; 0x30
 80037fe:	2b09      	cmp	r3, #9
 8003800:	d94d      	bls.n	800389e <_svfiprintf_r+0x16e>
 8003802:	b1b8      	cbz	r0, 8003834 <_svfiprintf_r+0x104>
 8003804:	e00f      	b.n	8003826 <_svfiprintf_r+0xf6>
 8003806:	462f      	mov	r7, r5
 8003808:	e7b8      	b.n	800377c <_svfiprintf_r+0x4c>
 800380a:	4a40      	ldr	r2, [pc, #256]	; (800390c <_svfiprintf_r+0x1dc>)
 800380c:	463d      	mov	r5, r7
 800380e:	1a80      	subs	r0, r0, r2
 8003810:	fa0b f000 	lsl.w	r0, fp, r0
 8003814:	4318      	orrs	r0, r3
 8003816:	9004      	str	r0, [sp, #16]
 8003818:	e7d3      	b.n	80037c2 <_svfiprintf_r+0x92>
 800381a:	9a03      	ldr	r2, [sp, #12]
 800381c:	1d11      	adds	r1, r2, #4
 800381e:	6812      	ldr	r2, [r2, #0]
 8003820:	9103      	str	r1, [sp, #12]
 8003822:	2a00      	cmp	r2, #0
 8003824:	db01      	blt.n	800382a <_svfiprintf_r+0xfa>
 8003826:	9207      	str	r2, [sp, #28]
 8003828:	e004      	b.n	8003834 <_svfiprintf_r+0x104>
 800382a:	4252      	negs	r2, r2
 800382c:	f043 0302 	orr.w	r3, r3, #2
 8003830:	9207      	str	r2, [sp, #28]
 8003832:	9304      	str	r3, [sp, #16]
 8003834:	783b      	ldrb	r3, [r7, #0]
 8003836:	2b2e      	cmp	r3, #46	; 0x2e
 8003838:	d10c      	bne.n	8003854 <_svfiprintf_r+0x124>
 800383a:	787b      	ldrb	r3, [r7, #1]
 800383c:	2b2a      	cmp	r3, #42	; 0x2a
 800383e:	d133      	bne.n	80038a8 <_svfiprintf_r+0x178>
 8003840:	9b03      	ldr	r3, [sp, #12]
 8003842:	3702      	adds	r7, #2
 8003844:	1d1a      	adds	r2, r3, #4
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	9203      	str	r2, [sp, #12]
 800384a:	2b00      	cmp	r3, #0
 800384c:	bfb8      	it	lt
 800384e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003852:	9305      	str	r3, [sp, #20]
 8003854:	4d2e      	ldr	r5, [pc, #184]	; (8003910 <_svfiprintf_r+0x1e0>)
 8003856:	2203      	movs	r2, #3
 8003858:	7839      	ldrb	r1, [r7, #0]
 800385a:	4628      	mov	r0, r5
 800385c:	f000 f9e8 	bl	8003c30 <memchr>
 8003860:	b138      	cbz	r0, 8003872 <_svfiprintf_r+0x142>
 8003862:	2340      	movs	r3, #64	; 0x40
 8003864:	1b40      	subs	r0, r0, r5
 8003866:	fa03 f000 	lsl.w	r0, r3, r0
 800386a:	9b04      	ldr	r3, [sp, #16]
 800386c:	3701      	adds	r7, #1
 800386e:	4303      	orrs	r3, r0
 8003870:	9304      	str	r3, [sp, #16]
 8003872:	7839      	ldrb	r1, [r7, #0]
 8003874:	2206      	movs	r2, #6
 8003876:	4827      	ldr	r0, [pc, #156]	; (8003914 <_svfiprintf_r+0x1e4>)
 8003878:	1c7e      	adds	r6, r7, #1
 800387a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800387e:	f000 f9d7 	bl	8003c30 <memchr>
 8003882:	2800      	cmp	r0, #0
 8003884:	d038      	beq.n	80038f8 <_svfiprintf_r+0x1c8>
 8003886:	4b24      	ldr	r3, [pc, #144]	; (8003918 <_svfiprintf_r+0x1e8>)
 8003888:	bb13      	cbnz	r3, 80038d0 <_svfiprintf_r+0x1a0>
 800388a:	9b03      	ldr	r3, [sp, #12]
 800388c:	3307      	adds	r3, #7
 800388e:	f023 0307 	bic.w	r3, r3, #7
 8003892:	3308      	adds	r3, #8
 8003894:	9303      	str	r3, [sp, #12]
 8003896:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003898:	444b      	add	r3, r9
 800389a:	9309      	str	r3, [sp, #36]	; 0x24
 800389c:	e76d      	b.n	800377a <_svfiprintf_r+0x4a>
 800389e:	fb05 3202 	mla	r2, r5, r2, r3
 80038a2:	2001      	movs	r0, #1
 80038a4:	460f      	mov	r7, r1
 80038a6:	e7a6      	b.n	80037f6 <_svfiprintf_r+0xc6>
 80038a8:	2300      	movs	r3, #0
 80038aa:	250a      	movs	r5, #10
 80038ac:	4619      	mov	r1, r3
 80038ae:	3701      	adds	r7, #1
 80038b0:	9305      	str	r3, [sp, #20]
 80038b2:	4638      	mov	r0, r7
 80038b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80038b8:	3a30      	subs	r2, #48	; 0x30
 80038ba:	2a09      	cmp	r2, #9
 80038bc:	d903      	bls.n	80038c6 <_svfiprintf_r+0x196>
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d0c8      	beq.n	8003854 <_svfiprintf_r+0x124>
 80038c2:	9105      	str	r1, [sp, #20]
 80038c4:	e7c6      	b.n	8003854 <_svfiprintf_r+0x124>
 80038c6:	fb05 2101 	mla	r1, r5, r1, r2
 80038ca:	2301      	movs	r3, #1
 80038cc:	4607      	mov	r7, r0
 80038ce:	e7f0      	b.n	80038b2 <_svfiprintf_r+0x182>
 80038d0:	ab03      	add	r3, sp, #12
 80038d2:	9300      	str	r3, [sp, #0]
 80038d4:	4622      	mov	r2, r4
 80038d6:	4b11      	ldr	r3, [pc, #68]	; (800391c <_svfiprintf_r+0x1ec>)
 80038d8:	a904      	add	r1, sp, #16
 80038da:	4640      	mov	r0, r8
 80038dc:	f3af 8000 	nop.w
 80038e0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80038e4:	4681      	mov	r9, r0
 80038e6:	d1d6      	bne.n	8003896 <_svfiprintf_r+0x166>
 80038e8:	89a3      	ldrh	r3, [r4, #12]
 80038ea:	065b      	lsls	r3, r3, #25
 80038ec:	f53f af35 	bmi.w	800375a <_svfiprintf_r+0x2a>
 80038f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80038f2:	b01d      	add	sp, #116	; 0x74
 80038f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038f8:	ab03      	add	r3, sp, #12
 80038fa:	9300      	str	r3, [sp, #0]
 80038fc:	4622      	mov	r2, r4
 80038fe:	4b07      	ldr	r3, [pc, #28]	; (800391c <_svfiprintf_r+0x1ec>)
 8003900:	a904      	add	r1, sp, #16
 8003902:	4640      	mov	r0, r8
 8003904:	f000 f882 	bl	8003a0c <_printf_i>
 8003908:	e7ea      	b.n	80038e0 <_svfiprintf_r+0x1b0>
 800390a:	bf00      	nop
 800390c:	080057ac 	.word	0x080057ac
 8003910:	080057b2 	.word	0x080057b2
 8003914:	080057b6 	.word	0x080057b6
 8003918:	00000000 	.word	0x00000000
 800391c:	0800367d 	.word	0x0800367d

08003920 <_printf_common>:
 8003920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003924:	4691      	mov	r9, r2
 8003926:	461f      	mov	r7, r3
 8003928:	688a      	ldr	r2, [r1, #8]
 800392a:	690b      	ldr	r3, [r1, #16]
 800392c:	4606      	mov	r6, r0
 800392e:	4293      	cmp	r3, r2
 8003930:	bfb8      	it	lt
 8003932:	4613      	movlt	r3, r2
 8003934:	f8c9 3000 	str.w	r3, [r9]
 8003938:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800393c:	460c      	mov	r4, r1
 800393e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003942:	b112      	cbz	r2, 800394a <_printf_common+0x2a>
 8003944:	3301      	adds	r3, #1
 8003946:	f8c9 3000 	str.w	r3, [r9]
 800394a:	6823      	ldr	r3, [r4, #0]
 800394c:	0699      	lsls	r1, r3, #26
 800394e:	bf42      	ittt	mi
 8003950:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003954:	3302      	addmi	r3, #2
 8003956:	f8c9 3000 	strmi.w	r3, [r9]
 800395a:	6825      	ldr	r5, [r4, #0]
 800395c:	f015 0506 	ands.w	r5, r5, #6
 8003960:	d107      	bne.n	8003972 <_printf_common+0x52>
 8003962:	f104 0a19 	add.w	sl, r4, #25
 8003966:	68e3      	ldr	r3, [r4, #12]
 8003968:	f8d9 2000 	ldr.w	r2, [r9]
 800396c:	1a9b      	subs	r3, r3, r2
 800396e:	42ab      	cmp	r3, r5
 8003970:	dc29      	bgt.n	80039c6 <_printf_common+0xa6>
 8003972:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003976:	6822      	ldr	r2, [r4, #0]
 8003978:	3300      	adds	r3, #0
 800397a:	bf18      	it	ne
 800397c:	2301      	movne	r3, #1
 800397e:	0692      	lsls	r2, r2, #26
 8003980:	d42e      	bmi.n	80039e0 <_printf_common+0xc0>
 8003982:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003986:	4639      	mov	r1, r7
 8003988:	4630      	mov	r0, r6
 800398a:	47c0      	blx	r8
 800398c:	3001      	adds	r0, #1
 800398e:	d021      	beq.n	80039d4 <_printf_common+0xb4>
 8003990:	6823      	ldr	r3, [r4, #0]
 8003992:	68e5      	ldr	r5, [r4, #12]
 8003994:	f003 0306 	and.w	r3, r3, #6
 8003998:	2b04      	cmp	r3, #4
 800399a:	bf18      	it	ne
 800399c:	2500      	movne	r5, #0
 800399e:	f8d9 2000 	ldr.w	r2, [r9]
 80039a2:	f04f 0900 	mov.w	r9, #0
 80039a6:	bf08      	it	eq
 80039a8:	1aad      	subeq	r5, r5, r2
 80039aa:	68a3      	ldr	r3, [r4, #8]
 80039ac:	6922      	ldr	r2, [r4, #16]
 80039ae:	bf08      	it	eq
 80039b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039b4:	4293      	cmp	r3, r2
 80039b6:	bfc4      	itt	gt
 80039b8:	1a9b      	subgt	r3, r3, r2
 80039ba:	18ed      	addgt	r5, r5, r3
 80039bc:	341a      	adds	r4, #26
 80039be:	454d      	cmp	r5, r9
 80039c0:	d11a      	bne.n	80039f8 <_printf_common+0xd8>
 80039c2:	2000      	movs	r0, #0
 80039c4:	e008      	b.n	80039d8 <_printf_common+0xb8>
 80039c6:	2301      	movs	r3, #1
 80039c8:	4652      	mov	r2, sl
 80039ca:	4639      	mov	r1, r7
 80039cc:	4630      	mov	r0, r6
 80039ce:	47c0      	blx	r8
 80039d0:	3001      	adds	r0, #1
 80039d2:	d103      	bne.n	80039dc <_printf_common+0xbc>
 80039d4:	f04f 30ff 	mov.w	r0, #4294967295
 80039d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039dc:	3501      	adds	r5, #1
 80039de:	e7c2      	b.n	8003966 <_printf_common+0x46>
 80039e0:	2030      	movs	r0, #48	; 0x30
 80039e2:	18e1      	adds	r1, r4, r3
 80039e4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80039e8:	1c5a      	adds	r2, r3, #1
 80039ea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80039ee:	4422      	add	r2, r4
 80039f0:	3302      	adds	r3, #2
 80039f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80039f6:	e7c4      	b.n	8003982 <_printf_common+0x62>
 80039f8:	2301      	movs	r3, #1
 80039fa:	4622      	mov	r2, r4
 80039fc:	4639      	mov	r1, r7
 80039fe:	4630      	mov	r0, r6
 8003a00:	47c0      	blx	r8
 8003a02:	3001      	adds	r0, #1
 8003a04:	d0e6      	beq.n	80039d4 <_printf_common+0xb4>
 8003a06:	f109 0901 	add.w	r9, r9, #1
 8003a0a:	e7d8      	b.n	80039be <_printf_common+0x9e>

08003a0c <_printf_i>:
 8003a0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a10:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003a14:	460c      	mov	r4, r1
 8003a16:	7e09      	ldrb	r1, [r1, #24]
 8003a18:	b085      	sub	sp, #20
 8003a1a:	296e      	cmp	r1, #110	; 0x6e
 8003a1c:	4617      	mov	r7, r2
 8003a1e:	4606      	mov	r6, r0
 8003a20:	4698      	mov	r8, r3
 8003a22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003a24:	f000 80b3 	beq.w	8003b8e <_printf_i+0x182>
 8003a28:	d822      	bhi.n	8003a70 <_printf_i+0x64>
 8003a2a:	2963      	cmp	r1, #99	; 0x63
 8003a2c:	d036      	beq.n	8003a9c <_printf_i+0x90>
 8003a2e:	d80a      	bhi.n	8003a46 <_printf_i+0x3a>
 8003a30:	2900      	cmp	r1, #0
 8003a32:	f000 80b9 	beq.w	8003ba8 <_printf_i+0x19c>
 8003a36:	2958      	cmp	r1, #88	; 0x58
 8003a38:	f000 8083 	beq.w	8003b42 <_printf_i+0x136>
 8003a3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a40:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003a44:	e032      	b.n	8003aac <_printf_i+0xa0>
 8003a46:	2964      	cmp	r1, #100	; 0x64
 8003a48:	d001      	beq.n	8003a4e <_printf_i+0x42>
 8003a4a:	2969      	cmp	r1, #105	; 0x69
 8003a4c:	d1f6      	bne.n	8003a3c <_printf_i+0x30>
 8003a4e:	6820      	ldr	r0, [r4, #0]
 8003a50:	6813      	ldr	r3, [r2, #0]
 8003a52:	0605      	lsls	r5, r0, #24
 8003a54:	f103 0104 	add.w	r1, r3, #4
 8003a58:	d52a      	bpl.n	8003ab0 <_printf_i+0xa4>
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6011      	str	r1, [r2, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	da03      	bge.n	8003a6a <_printf_i+0x5e>
 8003a62:	222d      	movs	r2, #45	; 0x2d
 8003a64:	425b      	negs	r3, r3
 8003a66:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003a6a:	486f      	ldr	r0, [pc, #444]	; (8003c28 <_printf_i+0x21c>)
 8003a6c:	220a      	movs	r2, #10
 8003a6e:	e039      	b.n	8003ae4 <_printf_i+0xd8>
 8003a70:	2973      	cmp	r1, #115	; 0x73
 8003a72:	f000 809d 	beq.w	8003bb0 <_printf_i+0x1a4>
 8003a76:	d808      	bhi.n	8003a8a <_printf_i+0x7e>
 8003a78:	296f      	cmp	r1, #111	; 0x6f
 8003a7a:	d020      	beq.n	8003abe <_printf_i+0xb2>
 8003a7c:	2970      	cmp	r1, #112	; 0x70
 8003a7e:	d1dd      	bne.n	8003a3c <_printf_i+0x30>
 8003a80:	6823      	ldr	r3, [r4, #0]
 8003a82:	f043 0320 	orr.w	r3, r3, #32
 8003a86:	6023      	str	r3, [r4, #0]
 8003a88:	e003      	b.n	8003a92 <_printf_i+0x86>
 8003a8a:	2975      	cmp	r1, #117	; 0x75
 8003a8c:	d017      	beq.n	8003abe <_printf_i+0xb2>
 8003a8e:	2978      	cmp	r1, #120	; 0x78
 8003a90:	d1d4      	bne.n	8003a3c <_printf_i+0x30>
 8003a92:	2378      	movs	r3, #120	; 0x78
 8003a94:	4865      	ldr	r0, [pc, #404]	; (8003c2c <_printf_i+0x220>)
 8003a96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003a9a:	e055      	b.n	8003b48 <_printf_i+0x13c>
 8003a9c:	6813      	ldr	r3, [r2, #0]
 8003a9e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003aa2:	1d19      	adds	r1, r3, #4
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	6011      	str	r1, [r2, #0]
 8003aa8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003aac:	2301      	movs	r3, #1
 8003aae:	e08c      	b.n	8003bca <_printf_i+0x1be>
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ab6:	6011      	str	r1, [r2, #0]
 8003ab8:	bf18      	it	ne
 8003aba:	b21b      	sxthne	r3, r3
 8003abc:	e7cf      	b.n	8003a5e <_printf_i+0x52>
 8003abe:	6813      	ldr	r3, [r2, #0]
 8003ac0:	6825      	ldr	r5, [r4, #0]
 8003ac2:	1d18      	adds	r0, r3, #4
 8003ac4:	6010      	str	r0, [r2, #0]
 8003ac6:	0628      	lsls	r0, r5, #24
 8003ac8:	d501      	bpl.n	8003ace <_printf_i+0xc2>
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	e002      	b.n	8003ad4 <_printf_i+0xc8>
 8003ace:	0668      	lsls	r0, r5, #25
 8003ad0:	d5fb      	bpl.n	8003aca <_printf_i+0xbe>
 8003ad2:	881b      	ldrh	r3, [r3, #0]
 8003ad4:	296f      	cmp	r1, #111	; 0x6f
 8003ad6:	bf14      	ite	ne
 8003ad8:	220a      	movne	r2, #10
 8003ada:	2208      	moveq	r2, #8
 8003adc:	4852      	ldr	r0, [pc, #328]	; (8003c28 <_printf_i+0x21c>)
 8003ade:	2100      	movs	r1, #0
 8003ae0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ae4:	6865      	ldr	r5, [r4, #4]
 8003ae6:	2d00      	cmp	r5, #0
 8003ae8:	60a5      	str	r5, [r4, #8]
 8003aea:	f2c0 8095 	blt.w	8003c18 <_printf_i+0x20c>
 8003aee:	6821      	ldr	r1, [r4, #0]
 8003af0:	f021 0104 	bic.w	r1, r1, #4
 8003af4:	6021      	str	r1, [r4, #0]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d13d      	bne.n	8003b76 <_printf_i+0x16a>
 8003afa:	2d00      	cmp	r5, #0
 8003afc:	f040 808e 	bne.w	8003c1c <_printf_i+0x210>
 8003b00:	4665      	mov	r5, ip
 8003b02:	2a08      	cmp	r2, #8
 8003b04:	d10b      	bne.n	8003b1e <_printf_i+0x112>
 8003b06:	6823      	ldr	r3, [r4, #0]
 8003b08:	07db      	lsls	r3, r3, #31
 8003b0a:	d508      	bpl.n	8003b1e <_printf_i+0x112>
 8003b0c:	6923      	ldr	r3, [r4, #16]
 8003b0e:	6862      	ldr	r2, [r4, #4]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	bfde      	ittt	le
 8003b14:	2330      	movle	r3, #48	; 0x30
 8003b16:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003b1a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003b1e:	ebac 0305 	sub.w	r3, ip, r5
 8003b22:	6123      	str	r3, [r4, #16]
 8003b24:	f8cd 8000 	str.w	r8, [sp]
 8003b28:	463b      	mov	r3, r7
 8003b2a:	aa03      	add	r2, sp, #12
 8003b2c:	4621      	mov	r1, r4
 8003b2e:	4630      	mov	r0, r6
 8003b30:	f7ff fef6 	bl	8003920 <_printf_common>
 8003b34:	3001      	adds	r0, #1
 8003b36:	d14d      	bne.n	8003bd4 <_printf_i+0x1c8>
 8003b38:	f04f 30ff 	mov.w	r0, #4294967295
 8003b3c:	b005      	add	sp, #20
 8003b3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b42:	4839      	ldr	r0, [pc, #228]	; (8003c28 <_printf_i+0x21c>)
 8003b44:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003b48:	6813      	ldr	r3, [r2, #0]
 8003b4a:	6821      	ldr	r1, [r4, #0]
 8003b4c:	1d1d      	adds	r5, r3, #4
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6015      	str	r5, [r2, #0]
 8003b52:	060a      	lsls	r2, r1, #24
 8003b54:	d50b      	bpl.n	8003b6e <_printf_i+0x162>
 8003b56:	07ca      	lsls	r2, r1, #31
 8003b58:	bf44      	itt	mi
 8003b5a:	f041 0120 	orrmi.w	r1, r1, #32
 8003b5e:	6021      	strmi	r1, [r4, #0]
 8003b60:	b91b      	cbnz	r3, 8003b6a <_printf_i+0x15e>
 8003b62:	6822      	ldr	r2, [r4, #0]
 8003b64:	f022 0220 	bic.w	r2, r2, #32
 8003b68:	6022      	str	r2, [r4, #0]
 8003b6a:	2210      	movs	r2, #16
 8003b6c:	e7b7      	b.n	8003ade <_printf_i+0xd2>
 8003b6e:	064d      	lsls	r5, r1, #25
 8003b70:	bf48      	it	mi
 8003b72:	b29b      	uxthmi	r3, r3
 8003b74:	e7ef      	b.n	8003b56 <_printf_i+0x14a>
 8003b76:	4665      	mov	r5, ip
 8003b78:	fbb3 f1f2 	udiv	r1, r3, r2
 8003b7c:	fb02 3311 	mls	r3, r2, r1, r3
 8003b80:	5cc3      	ldrb	r3, [r0, r3]
 8003b82:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003b86:	460b      	mov	r3, r1
 8003b88:	2900      	cmp	r1, #0
 8003b8a:	d1f5      	bne.n	8003b78 <_printf_i+0x16c>
 8003b8c:	e7b9      	b.n	8003b02 <_printf_i+0xf6>
 8003b8e:	6813      	ldr	r3, [r2, #0]
 8003b90:	6825      	ldr	r5, [r4, #0]
 8003b92:	1d18      	adds	r0, r3, #4
 8003b94:	6961      	ldr	r1, [r4, #20]
 8003b96:	6010      	str	r0, [r2, #0]
 8003b98:	0628      	lsls	r0, r5, #24
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	d501      	bpl.n	8003ba2 <_printf_i+0x196>
 8003b9e:	6019      	str	r1, [r3, #0]
 8003ba0:	e002      	b.n	8003ba8 <_printf_i+0x19c>
 8003ba2:	066a      	lsls	r2, r5, #25
 8003ba4:	d5fb      	bpl.n	8003b9e <_printf_i+0x192>
 8003ba6:	8019      	strh	r1, [r3, #0]
 8003ba8:	2300      	movs	r3, #0
 8003baa:	4665      	mov	r5, ip
 8003bac:	6123      	str	r3, [r4, #16]
 8003bae:	e7b9      	b.n	8003b24 <_printf_i+0x118>
 8003bb0:	6813      	ldr	r3, [r2, #0]
 8003bb2:	1d19      	adds	r1, r3, #4
 8003bb4:	6011      	str	r1, [r2, #0]
 8003bb6:	681d      	ldr	r5, [r3, #0]
 8003bb8:	6862      	ldr	r2, [r4, #4]
 8003bba:	2100      	movs	r1, #0
 8003bbc:	4628      	mov	r0, r5
 8003bbe:	f000 f837 	bl	8003c30 <memchr>
 8003bc2:	b108      	cbz	r0, 8003bc8 <_printf_i+0x1bc>
 8003bc4:	1b40      	subs	r0, r0, r5
 8003bc6:	6060      	str	r0, [r4, #4]
 8003bc8:	6863      	ldr	r3, [r4, #4]
 8003bca:	6123      	str	r3, [r4, #16]
 8003bcc:	2300      	movs	r3, #0
 8003bce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bd2:	e7a7      	b.n	8003b24 <_printf_i+0x118>
 8003bd4:	6923      	ldr	r3, [r4, #16]
 8003bd6:	462a      	mov	r2, r5
 8003bd8:	4639      	mov	r1, r7
 8003bda:	4630      	mov	r0, r6
 8003bdc:	47c0      	blx	r8
 8003bde:	3001      	adds	r0, #1
 8003be0:	d0aa      	beq.n	8003b38 <_printf_i+0x12c>
 8003be2:	6823      	ldr	r3, [r4, #0]
 8003be4:	079b      	lsls	r3, r3, #30
 8003be6:	d413      	bmi.n	8003c10 <_printf_i+0x204>
 8003be8:	68e0      	ldr	r0, [r4, #12]
 8003bea:	9b03      	ldr	r3, [sp, #12]
 8003bec:	4298      	cmp	r0, r3
 8003bee:	bfb8      	it	lt
 8003bf0:	4618      	movlt	r0, r3
 8003bf2:	e7a3      	b.n	8003b3c <_printf_i+0x130>
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	464a      	mov	r2, r9
 8003bf8:	4639      	mov	r1, r7
 8003bfa:	4630      	mov	r0, r6
 8003bfc:	47c0      	blx	r8
 8003bfe:	3001      	adds	r0, #1
 8003c00:	d09a      	beq.n	8003b38 <_printf_i+0x12c>
 8003c02:	3501      	adds	r5, #1
 8003c04:	68e3      	ldr	r3, [r4, #12]
 8003c06:	9a03      	ldr	r2, [sp, #12]
 8003c08:	1a9b      	subs	r3, r3, r2
 8003c0a:	42ab      	cmp	r3, r5
 8003c0c:	dcf2      	bgt.n	8003bf4 <_printf_i+0x1e8>
 8003c0e:	e7eb      	b.n	8003be8 <_printf_i+0x1dc>
 8003c10:	2500      	movs	r5, #0
 8003c12:	f104 0919 	add.w	r9, r4, #25
 8003c16:	e7f5      	b.n	8003c04 <_printf_i+0x1f8>
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1ac      	bne.n	8003b76 <_printf_i+0x16a>
 8003c1c:	7803      	ldrb	r3, [r0, #0]
 8003c1e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c26:	e76c      	b.n	8003b02 <_printf_i+0xf6>
 8003c28:	080057bd 	.word	0x080057bd
 8003c2c:	080057ce 	.word	0x080057ce

08003c30 <memchr>:
 8003c30:	b510      	push	{r4, lr}
 8003c32:	b2c9      	uxtb	r1, r1
 8003c34:	4402      	add	r2, r0
 8003c36:	4290      	cmp	r0, r2
 8003c38:	4603      	mov	r3, r0
 8003c3a:	d101      	bne.n	8003c40 <memchr+0x10>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	e003      	b.n	8003c48 <memchr+0x18>
 8003c40:	781c      	ldrb	r4, [r3, #0]
 8003c42:	3001      	adds	r0, #1
 8003c44:	428c      	cmp	r4, r1
 8003c46:	d1f6      	bne.n	8003c36 <memchr+0x6>
 8003c48:	4618      	mov	r0, r3
 8003c4a:	bd10      	pop	{r4, pc}

08003c4c <memcpy>:
 8003c4c:	b510      	push	{r4, lr}
 8003c4e:	1e43      	subs	r3, r0, #1
 8003c50:	440a      	add	r2, r1
 8003c52:	4291      	cmp	r1, r2
 8003c54:	d100      	bne.n	8003c58 <memcpy+0xc>
 8003c56:	bd10      	pop	{r4, pc}
 8003c58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c60:	e7f7      	b.n	8003c52 <memcpy+0x6>

08003c62 <memmove>:
 8003c62:	4288      	cmp	r0, r1
 8003c64:	b510      	push	{r4, lr}
 8003c66:	eb01 0302 	add.w	r3, r1, r2
 8003c6a:	d807      	bhi.n	8003c7c <memmove+0x1a>
 8003c6c:	1e42      	subs	r2, r0, #1
 8003c6e:	4299      	cmp	r1, r3
 8003c70:	d00a      	beq.n	8003c88 <memmove+0x26>
 8003c72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c76:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003c7a:	e7f8      	b.n	8003c6e <memmove+0xc>
 8003c7c:	4283      	cmp	r3, r0
 8003c7e:	d9f5      	bls.n	8003c6c <memmove+0xa>
 8003c80:	1881      	adds	r1, r0, r2
 8003c82:	1ad2      	subs	r2, r2, r3
 8003c84:	42d3      	cmn	r3, r2
 8003c86:	d100      	bne.n	8003c8a <memmove+0x28>
 8003c88:	bd10      	pop	{r4, pc}
 8003c8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003c8e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003c92:	e7f7      	b.n	8003c84 <memmove+0x22>

08003c94 <_free_r>:
 8003c94:	b538      	push	{r3, r4, r5, lr}
 8003c96:	4605      	mov	r5, r0
 8003c98:	2900      	cmp	r1, #0
 8003c9a:	d043      	beq.n	8003d24 <_free_r+0x90>
 8003c9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ca0:	1f0c      	subs	r4, r1, #4
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	bfb8      	it	lt
 8003ca6:	18e4      	addlt	r4, r4, r3
 8003ca8:	f000 f8d0 	bl	8003e4c <__malloc_lock>
 8003cac:	4a1e      	ldr	r2, [pc, #120]	; (8003d28 <_free_r+0x94>)
 8003cae:	6813      	ldr	r3, [r2, #0]
 8003cb0:	4610      	mov	r0, r2
 8003cb2:	b933      	cbnz	r3, 8003cc2 <_free_r+0x2e>
 8003cb4:	6063      	str	r3, [r4, #4]
 8003cb6:	6014      	str	r4, [r2, #0]
 8003cb8:	4628      	mov	r0, r5
 8003cba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cbe:	f000 b8c6 	b.w	8003e4e <__malloc_unlock>
 8003cc2:	42a3      	cmp	r3, r4
 8003cc4:	d90b      	bls.n	8003cde <_free_r+0x4a>
 8003cc6:	6821      	ldr	r1, [r4, #0]
 8003cc8:	1862      	adds	r2, r4, r1
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	bf01      	itttt	eq
 8003cce:	681a      	ldreq	r2, [r3, #0]
 8003cd0:	685b      	ldreq	r3, [r3, #4]
 8003cd2:	1852      	addeq	r2, r2, r1
 8003cd4:	6022      	streq	r2, [r4, #0]
 8003cd6:	6063      	str	r3, [r4, #4]
 8003cd8:	6004      	str	r4, [r0, #0]
 8003cda:	e7ed      	b.n	8003cb8 <_free_r+0x24>
 8003cdc:	4613      	mov	r3, r2
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	b10a      	cbz	r2, 8003ce6 <_free_r+0x52>
 8003ce2:	42a2      	cmp	r2, r4
 8003ce4:	d9fa      	bls.n	8003cdc <_free_r+0x48>
 8003ce6:	6819      	ldr	r1, [r3, #0]
 8003ce8:	1858      	adds	r0, r3, r1
 8003cea:	42a0      	cmp	r0, r4
 8003cec:	d10b      	bne.n	8003d06 <_free_r+0x72>
 8003cee:	6820      	ldr	r0, [r4, #0]
 8003cf0:	4401      	add	r1, r0
 8003cf2:	1858      	adds	r0, r3, r1
 8003cf4:	4282      	cmp	r2, r0
 8003cf6:	6019      	str	r1, [r3, #0]
 8003cf8:	d1de      	bne.n	8003cb8 <_free_r+0x24>
 8003cfa:	6810      	ldr	r0, [r2, #0]
 8003cfc:	6852      	ldr	r2, [r2, #4]
 8003cfe:	4401      	add	r1, r0
 8003d00:	6019      	str	r1, [r3, #0]
 8003d02:	605a      	str	r2, [r3, #4]
 8003d04:	e7d8      	b.n	8003cb8 <_free_r+0x24>
 8003d06:	d902      	bls.n	8003d0e <_free_r+0x7a>
 8003d08:	230c      	movs	r3, #12
 8003d0a:	602b      	str	r3, [r5, #0]
 8003d0c:	e7d4      	b.n	8003cb8 <_free_r+0x24>
 8003d0e:	6820      	ldr	r0, [r4, #0]
 8003d10:	1821      	adds	r1, r4, r0
 8003d12:	428a      	cmp	r2, r1
 8003d14:	bf01      	itttt	eq
 8003d16:	6811      	ldreq	r1, [r2, #0]
 8003d18:	6852      	ldreq	r2, [r2, #4]
 8003d1a:	1809      	addeq	r1, r1, r0
 8003d1c:	6021      	streq	r1, [r4, #0]
 8003d1e:	6062      	str	r2, [r4, #4]
 8003d20:	605c      	str	r4, [r3, #4]
 8003d22:	e7c9      	b.n	8003cb8 <_free_r+0x24>
 8003d24:	bd38      	pop	{r3, r4, r5, pc}
 8003d26:	bf00      	nop
 8003d28:	200004a8 	.word	0x200004a8

08003d2c <_malloc_r>:
 8003d2c:	b570      	push	{r4, r5, r6, lr}
 8003d2e:	1ccd      	adds	r5, r1, #3
 8003d30:	f025 0503 	bic.w	r5, r5, #3
 8003d34:	3508      	adds	r5, #8
 8003d36:	2d0c      	cmp	r5, #12
 8003d38:	bf38      	it	cc
 8003d3a:	250c      	movcc	r5, #12
 8003d3c:	2d00      	cmp	r5, #0
 8003d3e:	4606      	mov	r6, r0
 8003d40:	db01      	blt.n	8003d46 <_malloc_r+0x1a>
 8003d42:	42a9      	cmp	r1, r5
 8003d44:	d903      	bls.n	8003d4e <_malloc_r+0x22>
 8003d46:	230c      	movs	r3, #12
 8003d48:	6033      	str	r3, [r6, #0]
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	bd70      	pop	{r4, r5, r6, pc}
 8003d4e:	f000 f87d 	bl	8003e4c <__malloc_lock>
 8003d52:	4a21      	ldr	r2, [pc, #132]	; (8003dd8 <_malloc_r+0xac>)
 8003d54:	6814      	ldr	r4, [r2, #0]
 8003d56:	4621      	mov	r1, r4
 8003d58:	b991      	cbnz	r1, 8003d80 <_malloc_r+0x54>
 8003d5a:	4c20      	ldr	r4, [pc, #128]	; (8003ddc <_malloc_r+0xb0>)
 8003d5c:	6823      	ldr	r3, [r4, #0]
 8003d5e:	b91b      	cbnz	r3, 8003d68 <_malloc_r+0x3c>
 8003d60:	4630      	mov	r0, r6
 8003d62:	f000 f863 	bl	8003e2c <_sbrk_r>
 8003d66:	6020      	str	r0, [r4, #0]
 8003d68:	4629      	mov	r1, r5
 8003d6a:	4630      	mov	r0, r6
 8003d6c:	f000 f85e 	bl	8003e2c <_sbrk_r>
 8003d70:	1c43      	adds	r3, r0, #1
 8003d72:	d124      	bne.n	8003dbe <_malloc_r+0x92>
 8003d74:	230c      	movs	r3, #12
 8003d76:	4630      	mov	r0, r6
 8003d78:	6033      	str	r3, [r6, #0]
 8003d7a:	f000 f868 	bl	8003e4e <__malloc_unlock>
 8003d7e:	e7e4      	b.n	8003d4a <_malloc_r+0x1e>
 8003d80:	680b      	ldr	r3, [r1, #0]
 8003d82:	1b5b      	subs	r3, r3, r5
 8003d84:	d418      	bmi.n	8003db8 <_malloc_r+0x8c>
 8003d86:	2b0b      	cmp	r3, #11
 8003d88:	d90f      	bls.n	8003daa <_malloc_r+0x7e>
 8003d8a:	600b      	str	r3, [r1, #0]
 8003d8c:	18cc      	adds	r4, r1, r3
 8003d8e:	50cd      	str	r5, [r1, r3]
 8003d90:	4630      	mov	r0, r6
 8003d92:	f000 f85c 	bl	8003e4e <__malloc_unlock>
 8003d96:	f104 000b 	add.w	r0, r4, #11
 8003d9a:	1d23      	adds	r3, r4, #4
 8003d9c:	f020 0007 	bic.w	r0, r0, #7
 8003da0:	1ac3      	subs	r3, r0, r3
 8003da2:	d0d3      	beq.n	8003d4c <_malloc_r+0x20>
 8003da4:	425a      	negs	r2, r3
 8003da6:	50e2      	str	r2, [r4, r3]
 8003da8:	e7d0      	b.n	8003d4c <_malloc_r+0x20>
 8003daa:	684b      	ldr	r3, [r1, #4]
 8003dac:	428c      	cmp	r4, r1
 8003dae:	bf16      	itet	ne
 8003db0:	6063      	strne	r3, [r4, #4]
 8003db2:	6013      	streq	r3, [r2, #0]
 8003db4:	460c      	movne	r4, r1
 8003db6:	e7eb      	b.n	8003d90 <_malloc_r+0x64>
 8003db8:	460c      	mov	r4, r1
 8003dba:	6849      	ldr	r1, [r1, #4]
 8003dbc:	e7cc      	b.n	8003d58 <_malloc_r+0x2c>
 8003dbe:	1cc4      	adds	r4, r0, #3
 8003dc0:	f024 0403 	bic.w	r4, r4, #3
 8003dc4:	42a0      	cmp	r0, r4
 8003dc6:	d005      	beq.n	8003dd4 <_malloc_r+0xa8>
 8003dc8:	1a21      	subs	r1, r4, r0
 8003dca:	4630      	mov	r0, r6
 8003dcc:	f000 f82e 	bl	8003e2c <_sbrk_r>
 8003dd0:	3001      	adds	r0, #1
 8003dd2:	d0cf      	beq.n	8003d74 <_malloc_r+0x48>
 8003dd4:	6025      	str	r5, [r4, #0]
 8003dd6:	e7db      	b.n	8003d90 <_malloc_r+0x64>
 8003dd8:	200004a8 	.word	0x200004a8
 8003ddc:	200004ac 	.word	0x200004ac

08003de0 <_realloc_r>:
 8003de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003de2:	4607      	mov	r7, r0
 8003de4:	4614      	mov	r4, r2
 8003de6:	460e      	mov	r6, r1
 8003de8:	b921      	cbnz	r1, 8003df4 <_realloc_r+0x14>
 8003dea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003dee:	4611      	mov	r1, r2
 8003df0:	f7ff bf9c 	b.w	8003d2c <_malloc_r>
 8003df4:	b922      	cbnz	r2, 8003e00 <_realloc_r+0x20>
 8003df6:	f7ff ff4d 	bl	8003c94 <_free_r>
 8003dfa:	4625      	mov	r5, r4
 8003dfc:	4628      	mov	r0, r5
 8003dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e00:	f000 f826 	bl	8003e50 <_malloc_usable_size_r>
 8003e04:	42a0      	cmp	r0, r4
 8003e06:	d20f      	bcs.n	8003e28 <_realloc_r+0x48>
 8003e08:	4621      	mov	r1, r4
 8003e0a:	4638      	mov	r0, r7
 8003e0c:	f7ff ff8e 	bl	8003d2c <_malloc_r>
 8003e10:	4605      	mov	r5, r0
 8003e12:	2800      	cmp	r0, #0
 8003e14:	d0f2      	beq.n	8003dfc <_realloc_r+0x1c>
 8003e16:	4631      	mov	r1, r6
 8003e18:	4622      	mov	r2, r4
 8003e1a:	f7ff ff17 	bl	8003c4c <memcpy>
 8003e1e:	4631      	mov	r1, r6
 8003e20:	4638      	mov	r0, r7
 8003e22:	f7ff ff37 	bl	8003c94 <_free_r>
 8003e26:	e7e9      	b.n	8003dfc <_realloc_r+0x1c>
 8003e28:	4635      	mov	r5, r6
 8003e2a:	e7e7      	b.n	8003dfc <_realloc_r+0x1c>

08003e2c <_sbrk_r>:
 8003e2c:	b538      	push	{r3, r4, r5, lr}
 8003e2e:	2300      	movs	r3, #0
 8003e30:	4c05      	ldr	r4, [pc, #20]	; (8003e48 <_sbrk_r+0x1c>)
 8003e32:	4605      	mov	r5, r0
 8003e34:	4608      	mov	r0, r1
 8003e36:	6023      	str	r3, [r4, #0]
 8003e38:	f7fd fab4 	bl	80013a4 <_sbrk>
 8003e3c:	1c43      	adds	r3, r0, #1
 8003e3e:	d102      	bne.n	8003e46 <_sbrk_r+0x1a>
 8003e40:	6823      	ldr	r3, [r4, #0]
 8003e42:	b103      	cbz	r3, 8003e46 <_sbrk_r+0x1a>
 8003e44:	602b      	str	r3, [r5, #0]
 8003e46:	bd38      	pop	{r3, r4, r5, pc}
 8003e48:	20000550 	.word	0x20000550

08003e4c <__malloc_lock>:
 8003e4c:	4770      	bx	lr

08003e4e <__malloc_unlock>:
 8003e4e:	4770      	bx	lr

08003e50 <_malloc_usable_size_r>:
 8003e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e54:	1f18      	subs	r0, r3, #4
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	bfbc      	itt	lt
 8003e5a:	580b      	ldrlt	r3, [r1, r0]
 8003e5c:	18c0      	addlt	r0, r0, r3
 8003e5e:	4770      	bx	lr

08003e60 <_init>:
 8003e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e62:	bf00      	nop
 8003e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e66:	bc08      	pop	{r3}
 8003e68:	469e      	mov	lr, r3
 8003e6a:	4770      	bx	lr

08003e6c <_fini>:
 8003e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e6e:	bf00      	nop
 8003e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e72:	bc08      	pop	{r3}
 8003e74:	469e      	mov	lr, r3
 8003e76:	4770      	bx	lr
