{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 13:47:50 2014 " "Info: Processing started: Wed Sep 24 13:47:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "TFTKEYSTM32 EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"TFTKEYSTM32\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "IN1 Global clock " "Info: Automatically promoted some destinations of signal \"IN1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "OUT1 " "Info: Destination \"OUT1\" may be non-global or may not use global clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 288 968 1144 304 "OUT1" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "OUT2 " "Info: Destination \"OUT2\" may be non-global or may not use global clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 968 1144 280 "OUT2" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "IN1 " "Info: Pin \"IN1\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IN1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IN1" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "FREDIV:inst11\|q\[9\] Global clock " "Info: Automatically promoted some destinations of signal \"FREDIV:inst11\|q\[9\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FREDIV:inst11\|q\[9\] " "Info: Destination \"FREDIV:inst11\|q\[9\]\" may be non-global or may not use global clock" {  } { { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CNT16A:inst7\|Equal0 Global clock " "Info: Automatically promoted some destinations of signal \"CNT16A:inst7\|Equal0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DAV " "Info: Destination \"DAV\" may be non-global or may not use global clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 480 1016 1192 496 "DAV" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[3\] " "Info: Destination \"CNT16A:inst7\|q\[3\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[2\] " "Info: Destination \"CNT16A:inst7\|q\[2\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[1\] " "Info: Destination \"CNT16A:inst7\|q\[1\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[0\] " "Info: Destination \"CNT16A:inst7\|q\[0\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "NADV Global clock " "Info: Automatically promoted signal \"NADV\" to use Global clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 872 368 536 888 "NADV" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "NADV " "Info: Pin \"NADV\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NADV } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 872 368 536 888 "NADV" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register REG4:inst16\|q_temp\[2\] pin DA\[2\] -21.641 ns " "Info: Slack time is -21.641 ns between source register \"REG4:inst16\|q_temp\[2\]\" and destination pin \"DA\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-16.165 ns + Largest register pin " "Info: + Largest register to pin requirement is -16.165 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN1 source 16.789 ns   Shortest register " "Info:   Shortest clock path from clock \"IN1\" to source register is 16.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN1 1 CLK Unassigned 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 12; CLK Node = 'IN1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.575 ns) + CELL(1.294 ns) 7.001 ns FREDIV:inst11\|q\[9\] 2 REG Unassigned 7 " "Info: 2: + IC(4.575 ns) + CELL(1.294 ns) = 7.001 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.869 ns" { IN1 FREDIV:inst11|q[9] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.357 ns) + CELL(1.294 ns) 10.652 ns CNT16A:inst7\|q\[0\] 3 REG Unassigned 5 " "Info: 3: + IC(2.357 ns) + CELL(1.294 ns) = 10.652 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'CNT16A:inst7\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.651 ns" { FREDIV:inst11|q[9] CNT16A:inst7|q[0] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 12.008 ns CNT16A:inst7\|Equal0 4 COMB Unassigned 9 " "Info: 4: + IC(1.156 ns) + CELL(0.200 ns) = 12.008 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { CNT16A:inst7|q[0] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.863 ns) + CELL(0.918 ns) 16.789 ns REG4:inst16\|q_temp\[2\] 5 REG Unassigned 1 " "Info: 5: + IC(3.863 ns) + CELL(0.918 ns) = 16.789 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.781 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.838 ns ( 28.82 % ) " "Info: Total cell delay = 4.838 ns ( 28.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.951 ns ( 71.18 % ) " "Info: Total interconnect delay = 11.951 ns ( 71.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN1 source 16.789 ns   Longest register " "Info:   Longest clock path from clock \"IN1\" to source register is 16.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN1 1 CLK Unassigned 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 12; CLK Node = 'IN1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.575 ns) + CELL(1.294 ns) 7.001 ns FREDIV:inst11\|q\[9\] 2 REG Unassigned 7 " "Info: 2: + IC(4.575 ns) + CELL(1.294 ns) = 7.001 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.869 ns" { IN1 FREDIV:inst11|q[9] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.357 ns) + CELL(1.294 ns) 10.652 ns CNT16A:inst7\|q\[0\] 3 REG Unassigned 5 " "Info: 3: + IC(2.357 ns) + CELL(1.294 ns) = 10.652 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'CNT16A:inst7\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.651 ns" { FREDIV:inst11|q[9] CNT16A:inst7|q[0] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 12.008 ns CNT16A:inst7\|Equal0 4 COMB Unassigned 9 " "Info: 4: + IC(1.156 ns) + CELL(0.200 ns) = 12.008 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { CNT16A:inst7|q[0] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.863 ns) + CELL(0.918 ns) 16.789 ns REG4:inst16\|q_temp\[2\] 5 REG Unassigned 1 " "Info: 5: + IC(3.863 ns) + CELL(0.918 ns) = 16.789 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.781 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.838 ns ( 28.82 % ) " "Info: Total cell delay = 4.838 ns ( 28.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.951 ns ( 71.18 % ) " "Info: Total interconnect delay = 11.951 ns ( 71.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.476 ns - Longest register pin " "Info: - Longest register to pin delay is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG4:inst16\|q_temp\[2\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 1.356 ns TS4:inst17\|do\[2\]~10 2 COMB Unassigned 1 " "Info: 2: + IC(1.156 ns) + CELL(0.200 ns) = 1.356 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'TS4:inst17\|do\[2\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { REG4:inst16|q_temp[2] TS4:inst17|do[2]~10 } "NODE_NAME" } } { "TS4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TS4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(2.322 ns) 5.476 ns DA\[2\] 3 PIN Unassigned 0 " "Info: 3: + IC(1.798 ns) + CELL(2.322 ns) = 5.476 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'DA\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { TS4:inst17|do[2]~10 DA[2] } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 46.06 % ) " "Info: Total cell delay = 2.522 ns ( 46.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.954 ns ( 53.94 % ) " "Info: Total interconnect delay = 2.954 ns ( 53.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { REG4:inst16|q_temp[2] TS4:inst17|do[2]~10 DA[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { REG4:inst16|q_temp[2] TS4:inst17|do[2]~10 DA[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.476 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG4:inst16\|q_temp\[2\] 1 REG LAB_X5_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y1; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 1.356 ns TS4:inst17\|do\[2\]~10 2 COMB LAB_X5_Y1 1 " "Info: 2: + IC(1.156 ns) + CELL(0.200 ns) = 1.356 ns; Loc. = LAB_X5_Y1; Fanout = 1; COMB Node = 'TS4:inst17\|do\[2\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { REG4:inst16|q_temp[2] TS4:inst17|do[2]~10 } "NODE_NAME" } } { "TS4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TS4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(2.322 ns) 5.476 ns DA\[2\] 3 PIN PIN_87 0 " "Info: 3: + IC(1.798 ns) + CELL(2.322 ns) = 5.476 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'DA\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { TS4:inst17|do[2]~10 DA[2] } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 46.06 % ) " "Info: Total cell delay = 2.522 ns ( 46.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.954 ns ( 53.94 % ) " "Info: Total interconnect delay = 2.954 ns ( 53.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { REG4:inst16|q_temp[2] TS4:inst17|do[2]~10 DA[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "inst15 " "Info: Following pins have the same output enable: inst15" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[11\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[12\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[4\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[13\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[5\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[14\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[6\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[15\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[7\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[8\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[9\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[10\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "TS4:inst17\|do\[3\]~9 " "Info: Following pins have the same output enable: TS4:inst17\|do\[3\]~9" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[3\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[0\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[1\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DA\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DA\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DA[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DA\[2\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "inst12 " "Info: Following pins have the same output enable: inst12" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[11\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[3\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[12\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[4\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[13\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[5\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[14\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[6\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[15\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[7\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[8\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[0\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[9\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[1\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[10\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DB\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DB\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DB[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DB\[2\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DB[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.fit.smsg " "Info: Generated suppressed messages file E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 13:47:50 2014 " "Info: Processing ended: Wed Sep 24 13:47:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
