

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 07:59:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.010 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      409|      409|  1.636 us|  1.636 us|  410|  410|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I_LOOP_J  |      407|      407|         9|          1|          1|   400|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      167|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      559|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      559|      481|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5ns_5s_12s_12_4_1_U1  |mac_muladd_5ns_5s_12s_12_4_1  |  i0 * i1 + i2|
    |mul_mul_12s_13ns_26_4_1_U2       |mul_mul_12s_13ns_26_4_1       |       i0 * i1|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_224_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln23_fu_148_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln24_fu_182_p2         |         +|   0|  0|  12|           5|           1|
    |sub_ln1559_1_fu_295_p2     |         -|   0|  0|  13|           1|           6|
    |sub_ln1559_fu_263_p2       |         -|   0|  0|  32|           1|          25|
    |ap_condition_179           |       and|   0|  0|   2|           1|           1|
    |ap_condition_186           |       and|   0|  0|   2|           1|           1|
    |ap_condition_214           |       and|   0|  0|   2|           1|           1|
    |ap_condition_240           |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_142_p2        |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln24_fu_157_p2        |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln25_fu_208_p2        |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln27_fu_176_p2        |      icmp|   0|  0|   9|           5|           5|
    |grp_fu_312_p2              |    select|   0|  0|  12|           1|           1|
    |select_ln1559_1_fu_301_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1559_fu_288_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln23_1_fu_230_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln23_fu_163_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 167|          55|          78|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter5_storemerge_reg_112  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter8_storemerge_reg_112  |   9|          2|    6|         12|
    |ap_sig_allocacmp_acc_V_1_load            |   9|          2|   12|         24|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load                  |   9|          2|    5|         10|
    |i_fu_78                                  |   9|          2|    5|         10|
    |indvar_flatten_fu_82                     |   9|          2|    9|         18|
    |j_fu_74                                  |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  90|         20|   59|        118|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |acc_V_1_fu_70                            |  12|   0|   12|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter3_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter4_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter5_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter6_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter7_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter8_storemerge_reg_112  |   6|   0|    6|          0|
    |i_fu_78                                  |   5|   0|    5|          0|
    |icmp_ln23_reg_358                        |   1|   0|    1|          0|
    |icmp_ln24_reg_362                        |   1|   0|    1|          0|
    |icmp_ln27_reg_378                        |   1|   0|    1|          0|
    |indvar_flatten_fu_82                     |   9|   0|    9|          0|
    |j_fu_74                                  |   5|   0|    5|          0|
    |select_ln23_1_reg_397                    |   5|   0|    5|          0|
    |select_ln23_reg_367                      |   5|   0|    5|          0|
    |tmp_reg_411                              |   1|   0|    1|          0|
    |trunc_ln23_reg_402                       |   1|   0|    1|          0|
    |icmp_ln23_reg_358                        |  64|  32|    1|          0|
    |icmp_ln24_reg_362                        |  64|  32|    1|          0|
    |icmp_ln27_reg_378                        |  64|  32|    1|          0|
    |select_ln23_1_reg_397                    |  64|  32|    5|          0|
    |select_ln23_reg_367                      |  64|  32|    5|          0|
    |tmp_reg_411                              |  64|  32|    1|          0|
    |trunc_ln23_reg_402                       |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 559| 224|  126|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|A_address0  |  out|    5|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|    5|   ap_memory|             A|         array|
|B_address0  |  out|    5|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_we0       |  out|    1|   ap_memory|             B|         array|
|B_d0        |  out|    6|   ap_memory|             B|         array|
+------------+-----+-----+------------+--------------+--------------+

