// Seed: 2156520182
module module_0 #(
    parameter id_2 = 32'd42
) (
    output wor id_0,
    input supply1 id_1,
    output tri0 _id_2,
    input uwire id_3,
    input supply0 id_4
);
  logic id_6[-1 : id_2];
  always $clog2(51);
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd3,
    parameter id_6  = 32'd51
) (
    input tri id_0[1 : id_6],
    input tri id_1,
    input wand id_2,
    output tri1 id_3,
    output wire id_4,
    output tri0 id_5,
    input wire _id_6[-1 'd0 : id_14],
    output tri id_7,
    output tri0 id_8,
    input tri id_9,
    output uwire id_10,
    output tri1 id_11,
    output supply1 id_12,
    input tri0 id_13,
    output wor _id_14,
    input wire id_15,
    output uwire id_16,
    input wor id_17,
    output wor id_18,
    input tri id_19
);
  assign id_14 = id_1;
  uwire id_21 = id_6, id_22 = 1;
  module_0 modCall_1 (
      id_18,
      id_15,
      id_14,
      id_19,
      id_19
  );
  assign modCall_1._id_2 = 0;
  parameter id_23 = 1;
endmodule
