Vivado Simulator 2019.2
Time resolution is 1 ps
-------------------------------------------
ALU Overflow Detection Test Start
-------------------------------------------
--- Test 1: Normal Addition (2 + 3) ---
Inputs: A= 2, B= 3
Expected: Result=5, Overflow=0
Actual:   Result= 5, Overflow=0
[PASS] Correctly calculated without overflow.
-------------------------------------------
--- Test 2: Addition with Overflow (5 + 4) ---
Inputs: A= 5, B= 4
Expected: Result is invalid, Overflow=1
Actual:   Result= 9 (4'b1001), Overflow=1
[PASS] Overflow correctly detected.
-------------------------------------------
$finish called at time : 60 ns : File "E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sim_1/new/tb_alu.v" Line 77
