--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/troy/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml VGAWrite.twx VGAWrite.ncd -o VGAWrite.twr VGAWrite.pcf

Design file:              VGAWrite.ncd
Physical constraint file: VGAWrite.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 162 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.843ns.
--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerHorizState_3 (SLICE_X4Y13.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_1 (FF)
  Destination:          frogLogic/froggerHorizState_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.279 - 0.291)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_1 to frogLogic/froggerHorizState_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DQ       Tcko                  0.391   frogLogic/froggerHorizState<1>
                                                       frogLogic/froggerHorizState_1
    SLICE_X4Y12.B5       net (fanout=3)        0.711   frogLogic/froggerHorizState<1>
    SLICE_X4Y12.B        Tilo                  0.203   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X4Y12.C4       net (fanout=2)        0.273   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X4Y12.CMUX     Tilo                  0.261   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X4Y13.CE       net (fanout=5)        0.666   frogLogic/_n0076_inv
    SLICE_X4Y13.CLK      Tceck                 0.291   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.146ns logic, 1.650ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_6 (FF)
  Destination:          frogLogic/froggerHorizState_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.717ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_6 to frogLogic/froggerHorizState_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.BQ       Tcko                  0.391   frogLogic/froggerHorizState<6>
                                                       frogLogic/froggerHorizState_6
    SLICE_X4Y12.B1       net (fanout=2)        0.632   frogLogic/froggerHorizState<6>
    SLICE_X4Y12.B        Tilo                  0.203   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X4Y12.C4       net (fanout=2)        0.273   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X4Y12.CMUX     Tilo                  0.261   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X4Y13.CE       net (fanout=5)        0.666   frogLogic/_n0076_inv
    SLICE_X4Y13.CLK      Tceck                 0.291   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (1.146ns logic, 1.571ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_3 (FF)
  Destination:          frogLogic/froggerHorizState_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.679ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_3 to frogLogic/froggerHorizState_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y13.DQ       Tcko                  0.447   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    SLICE_X4Y12.B3       net (fanout=3)        0.538   frogLogic/froggerHorizState<3>
    SLICE_X4Y12.B        Tilo                  0.203   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X4Y12.C4       net (fanout=2)        0.273   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X4Y12.CMUX     Tilo                  0.261   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X4Y13.CE       net (fanout=5)        0.666   frogLogic/_n0076_inv
    SLICE_X4Y13.CLK      Tceck                 0.291   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (1.202ns logic, 1.477ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerHorizState_4 (SLICE_X4Y12.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_1 (FF)
  Destination:          frogLogic/froggerHorizState_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.782ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.277 - 0.291)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_1 to frogLogic/froggerHorizState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DQ       Tcko                  0.391   frogLogic/froggerHorizState<1>
                                                       frogLogic/froggerHorizState_1
    SLICE_X4Y12.B5       net (fanout=3)        0.711   frogLogic/froggerHorizState<1>
    SLICE_X4Y12.B        Tilo                  0.203   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X4Y12.C4       net (fanout=2)        0.273   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X4Y12.CMUX     Tilo                  0.261   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X4Y12.A2       net (fanout=5)        0.654   frogLogic/_n0076_inv
    SLICE_X4Y12.CLK      Tas                   0.289   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4_glue_rst
                                                       frogLogic/froggerHorizState_4
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (1.144ns logic, 1.638ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_6 (FF)
  Destination:          frogLogic/froggerHorizState_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.151 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_6 to frogLogic/froggerHorizState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.BQ       Tcko                  0.391   frogLogic/froggerHorizState<6>
                                                       frogLogic/froggerHorizState_6
    SLICE_X4Y12.B1       net (fanout=2)        0.632   frogLogic/froggerHorizState<6>
    SLICE_X4Y12.B        Tilo                  0.203   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X4Y12.C4       net (fanout=2)        0.273   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X4Y12.CMUX     Tilo                  0.261   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X4Y12.A2       net (fanout=5)        0.654   frogLogic/_n0076_inv
    SLICE_X4Y12.CLK      Tas                   0.289   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4_glue_rst
                                                       frogLogic/froggerHorizState_4
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (1.144ns logic, 1.559ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_3 (FF)
  Destination:          frogLogic/froggerHorizState_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.665ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_3 to frogLogic/froggerHorizState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y13.DQ       Tcko                  0.447   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    SLICE_X4Y12.B3       net (fanout=3)        0.538   frogLogic/froggerHorizState<3>
    SLICE_X4Y12.B        Tilo                  0.203   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X4Y12.C4       net (fanout=2)        0.273   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X4Y12.CMUX     Tilo                  0.261   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X4Y12.A2       net (fanout=5)        0.654   frogLogic/_n0076_inv
    SLICE_X4Y12.CLK      Tas                   0.289   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4_glue_rst
                                                       frogLogic/froggerHorizState_4
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (1.200ns logic, 1.465ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerHorizState_2 (SLICE_X5Y13.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_1 (FF)
  Destination:          frogLogic/froggerHorizState_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.761ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.279 - 0.291)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_1 to frogLogic/froggerHorizState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DQ       Tcko                  0.391   frogLogic/froggerHorizState<1>
                                                       frogLogic/froggerHorizState_1
    SLICE_X4Y12.B5       net (fanout=3)        0.711   frogLogic/froggerHorizState<1>
    SLICE_X4Y12.B        Tilo                  0.203   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X4Y12.C4       net (fanout=2)        0.273   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X4Y12.CMUX     Tilo                  0.261   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X5Y13.CE       net (fanout=5)        0.562   frogLogic/_n0076_inv
    SLICE_X5Y13.CLK      Tceck                 0.360   frogLogic/froggerHorizState<0>
                                                       frogLogic/froggerHorizState_2
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (1.215ns logic, 1.546ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_6 (FF)
  Destination:          frogLogic/froggerHorizState_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.682ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_6 to frogLogic/froggerHorizState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.BQ       Tcko                  0.391   frogLogic/froggerHorizState<6>
                                                       frogLogic/froggerHorizState_6
    SLICE_X4Y12.B1       net (fanout=2)        0.632   frogLogic/froggerHorizState<6>
    SLICE_X4Y12.B        Tilo                  0.203   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X4Y12.C4       net (fanout=2)        0.273   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X4Y12.CMUX     Tilo                  0.261   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X5Y13.CE       net (fanout=5)        0.562   frogLogic/_n0076_inv
    SLICE_X5Y13.CLK      Tceck                 0.360   frogLogic/froggerHorizState<0>
                                                       frogLogic/froggerHorizState_2
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (1.215ns logic, 1.467ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_3 (FF)
  Destination:          frogLogic/froggerHorizState_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.644ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_3 to frogLogic/froggerHorizState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y13.DQ       Tcko                  0.447   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    SLICE_X4Y12.B3       net (fanout=3)        0.538   frogLogic/froggerHorizState<3>
    SLICE_X4Y12.B        Tilo                  0.203   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X4Y12.C4       net (fanout=2)        0.273   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X4Y12.CMUX     Tilo                  0.261   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X5Y13.CE       net (fanout=5)        0.562   frogLogic/_n0076_inv
    SLICE_X5Y13.CLK      Tceck                 0.360   frogLogic/froggerHorizState<0>
                                                       frogLogic/froggerHorizState_2
    -------------------------------------------------  ---------------------------
    Total                                      2.644ns (1.271ns logic, 1.373ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_counter_0 (SLICE_X13Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_0 (FF)
  Destination:          clk_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_0 to clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.198   clk_counter<0>
                                                       clk_counter_0
    SLICE_X13Y33.A6      net (fanout=2)        0.023   clk_counter<0>
    SLICE_X13Y33.CLK     Tah         (-Th)    -0.215   clk_counter<0>
                                                       Mcount_clk_counter_xor<0>11_INV_0
                                                       clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerVerticalState_0 (SLICE_X1Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/froggerVerticalState_0 (FF)
  Destination:          frogLogic/froggerVerticalState_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/froggerVerticalState_0 to frogLogic/froggerVerticalState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AQ       Tcko                  0.198   frogLogic/froggerVerticalState<0>
                                                       frogLogic/froggerVerticalState_0
    SLICE_X1Y14.A6       net (fanout=4)        0.027   frogLogic/froggerVerticalState<0>
    SLICE_X1Y14.CLK      Tah         (-Th)    -0.215   frogLogic/froggerVerticalState<0>
                                                       frogLogic/froggerVerticalState_0_rstpot
                                                       frogLogic/froggerVerticalState_0
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerHorizState_1 (SLICE_X7Y13.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/froggerHorizState_1 (FF)
  Destination:          frogLogic/froggerHorizState_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/froggerHorizState_1 to frogLogic/froggerHorizState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DQ       Tcko                  0.198   frogLogic/froggerHorizState<1>
                                                       frogLogic/froggerHorizState_1
    SLICE_X7Y13.D6       net (fanout=3)        0.028   frogLogic/froggerHorizState<1>
    SLICE_X7Y13.CLK      Tah         (-Th)    -0.215   frogLogic/froggerHorizState<1>
                                                       frogLogic/froggerHorizState_1_glue_set
                                                       frogLogic/froggerHorizState_1
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: drawHorizPosition<6>/CLK
  Logical resource: drawHorizPosition_4/CK
  Location pin: SLICE_X18Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: drawHorizPosition<6>/CLK
  Logical resource: drawHorizPosition_5/CK
  Location pin: SLICE_X18Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.843|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 162 paths, 0 nets, and 53 connections

Design statistics:
   Minimum period:   2.843ns{1}   (Maximum frequency: 351.741MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 13 14:33:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



