Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.86 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.86 secs
 
--> Reading design: counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "counter.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "counter"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/238user/Desktop/Chris Temp/counter/counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <counter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/238user/Desktop/Chris Temp/counter/counter.vhd" line 31: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <up_down>
Entity <counter> analyzed. Unit <counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "C:/Users/238user/Desktop/Chris Temp/counter/counter.vhd".
    Found 24-bit up counter for signal <clk_divider>.
    Found 8-bit register for signal <temp_count>.
    Found 9-bit comparator greater for signal <temp_count$cmp_gt0000> created at line 49.
    Found 9-bit comparator less for signal <temp_count$cmp_lt0000> created at line 40.
    Found 8-bit addsub for signal <temp_count$share0000>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <counter> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 2
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block counter, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : counter.ngr
Top Level Output File Name         : counter
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 108
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 23
#      LUT2                        : 5
#      LUT2_L                      : 1
#      LUT3                        : 5
#      LUT3_D                      : 2
#      LUT4                        : 13
#      LUT4_D                      : 3
#      LUT4_L                      : 3
#      MUXCY                       : 23
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 32
#      FD                          : 24
#      FDCE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 3
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       29  out of   4656     0%  
 Number of Slice Flip Flops:             32  out of   9312     0%  
 Number of 4 input LUTs:                 57  out of   9312     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_divider_23                     | NONE(temp_count_0)     | 8     |
clk                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.001ns (Maximum Frequency: 166.639MHz)
   Minimum input arrival time before clock: 7.151ns
   Maximum output required time after clock: 4.620ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_divider_23'
  Clock period: 6.001ns (frequency: 166.639MHz)
  Total number of paths / destination ports: 168 / 8
-------------------------------------------------------------------------
Delay:               6.001ns (Levels of Logic = 5)
  Source:            temp_count_2 (FF)
  Destination:       temp_count_7 (FF)
  Source Clock:      clk_divider_23 rising
  Destination Clock: clk_divider_23 rising

  Data Path: temp_count_2 to temp_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.844  temp_count_2 (temp_count_2)
     LUT2_L:I0->LO         1   0.704   0.104  temp_count_cmp_lt0000116 (temp_count_cmp_lt0000116)
     LUT4:I3->O            3   0.704   0.535  temp_count_cmp_lt0000121 (temp_count_cmp_lt0000121)
     LUT4:I3->O            1   0.704   0.000  temp_count_mux0002<0>11_G (N22)
     MUXF5:I1->O           2   0.321   0.447  temp_count_mux0002<0>11 (N01)
     MUXF5:S->O            1   0.739   0.000  temp_count_mux0002<0>1 (temp_count_mux0002<0>)
     FDCE:D                    0.308          temp_count_7
    ----------------------------------------
    Total                      6.001ns (4.071ns logic, 1.930ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.705ns (frequency: 212.540MHz)
  Total number of paths / destination ports: 300 / 24
-------------------------------------------------------------------------
Delay:               4.705ns (Levels of Logic = 24)
  Source:            clk_divider_1 (FF)
  Destination:       clk_divider_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_divider_1 to clk_divider_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  clk_divider_1 (clk_divider_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_clk_divider_cy<1>_rt (Mcount_clk_divider_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_clk_divider_cy<1> (Mcount_clk_divider_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<2> (Mcount_clk_divider_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<3> (Mcount_clk_divider_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<4> (Mcount_clk_divider_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<5> (Mcount_clk_divider_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<6> (Mcount_clk_divider_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<7> (Mcount_clk_divider_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<8> (Mcount_clk_divider_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<9> (Mcount_clk_divider_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<10> (Mcount_clk_divider_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<11> (Mcount_clk_divider_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<12> (Mcount_clk_divider_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<13> (Mcount_clk_divider_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<14> (Mcount_clk_divider_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<15> (Mcount_clk_divider_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<16> (Mcount_clk_divider_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<17> (Mcount_clk_divider_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<18> (Mcount_clk_divider_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<19> (Mcount_clk_divider_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<20> (Mcount_clk_divider_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_divider_cy<21> (Mcount_clk_divider_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_clk_divider_cy<22> (Mcount_clk_divider_cy<22>)
     XORCY:CI->O           1   0.804   0.000  Mcount_clk_divider_xor<23> (Result<23>)
     FD:D                      0.308          clk_divider_23
    ----------------------------------------
    Total                      4.705ns (4.110ns logic, 0.595ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_divider_23'
  Total number of paths / destination ports: 39 / 16
-------------------------------------------------------------------------
Offset:              7.151ns (Levels of Logic = 6)
  Source:            up_down (PAD)
  Destination:       temp_count_7 (FF)
  Destination Clock: clk_divider_23 rising

  Data Path: up_down to temp_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.218   1.303  up_down_IBUF (up_down_IBUF)
     LUT4_D:I0->O          1   0.704   0.455  Maddsub_temp_count_share0000_cy<3>11_SW0 (N9)
     LUT3_D:I2->LO         1   0.704   0.135  Maddsub_temp_count_share0000_cy<3>11 (N27)
     LUT3:I2->O            1   0.704   0.595  Maddsub_temp_count_share0000_cy<5>11 (Maddsub_temp_count_share0000_cy<5>)
     LUT4:I0->O            1   0.704   0.000  temp_count_mux0002<0>1_G (N24)
     MUXF5:I1->O           1   0.321   0.000  temp_count_mux0002<0>1 (temp_count_mux0002<0>)
     FDCE:D                    0.308          temp_count_7
    ----------------------------------------
    Total                      7.151ns (4.663ns logic, 2.488ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_divider_23'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.620ns (Levels of Logic = 1)
  Source:            temp_count_5 (FF)
  Destination:       count_out<5> (PAD)
  Source Clock:      clk_divider_23 rising

  Data Path: temp_count_5 to count_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.591   0.757  temp_count_5 (temp_count_5)
     OBUF:I->O                 3.272          count_out_5_OBUF (count_out<5>)
    ----------------------------------------
    Total                      4.620ns (3.863ns logic, 0.757ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.99 secs
 
--> 

Total memory usage is 187552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

