

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling05e5692e020006a57b48c20ea057df74  /home/pars/Documents/sim_6/spmv_vector
Extracting PTX file and ptxas options    1: spmv_vector.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_6/spmv_vector
self exe links to: /home/pars/Documents/sim_6/spmv_vector
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_6/spmv_vector
Running md5sum using "md5sum /home/pars/Documents/sim_6/spmv_vector "
self exe links to: /home/pars/Documents/sim_6/spmv_vector
Extracting specific PTX file named spmv_vector.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf : hostFun 0x0x55803911d3bc, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "tex_x" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x404 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x880 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x408 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x680 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x410 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x580 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x420 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x500 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_PfE4ptrs" from 0x440 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1152, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1184, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1296, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1544, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=2052, cmem=404
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf : hostFun 0x0x55803911d374, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf : hostFun 0x0x55803911d32c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf : hostFun 0x0x55803911d2e4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf : hostFun 0x0x55803911d29c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/asia_osm.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 11950757 |E| 12711603
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (256 threads/CTA) ...
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x55803912d320, array = 0x5580408d84d0
GPGPU-Sim PTX:   devPtr32 = cbc28c00
GPGPU-Sim PTX:   Name corresponding to textureReference: tex_x
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xcbc28c00
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffcbc28c00
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe770a65cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe770a65c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe770a65b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe770a65b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe770a65a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe770a65a0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55803911d29c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x080 (spmv_vector.1.sm_75.ptx:60) @%p1 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d0 (spmv_vector.1.sm_75.ptx:185) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x160 (spmv_vector.1.sm_75.ptx:91) @%p2 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (spmv_vector.1.sm_75.ptx:160) st.shared.f32 [%r6], %f58;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a8 (spmv_vector.1.sm_75.ptx:101) @%p3 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260 (spmv_vector.1.sm_75.ptx:129) setp.lt.u32 %p6, %r13, 6;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f8 (spmv_vector.1.sm_75.ptx:112) @%p4 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260 (spmv_vector.1.sm_75.ptx:129) setp.lt.u32 %p6, %r13, 6;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x230 (spmv_vector.1.sm_75.ptx:120) @%p5 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260 (spmv_vector.1.sm_75.ptx:129) setp.lt.u32 %p6, %r13, 6;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x268 (spmv_vector.1.sm_75.ptx:130) @%p6 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (spmv_vector.1.sm_75.ptx:160) st.shared.f32 [%r6], %f58;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (spmv_vector.1.sm_75.ptx:157) @%p7 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (spmv_vector.1.sm_75.ptx:160) st.shared.f32 [%r6], %f58;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x380 (spmv_vector.1.sm_75.ptx:170) @%p8 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (spmv_vector.1.sm_75.ptx:180) add.s32 %r45, %r45, %r8;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3c8 (spmv_vector.1.sm_75.ptx:182) @%p9 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d0 (spmv_vector.1.sm_75.ptx:185) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 2058946
gpu_sim_insn = 895682494
gpu_ipc =     435.0199
gpu_tot_sim_cycle = 2058946
gpu_tot_sim_insn = 895682494
gpu_tot_ipc =     435.0199
gpu_tot_issued_cta = 120
gpu_occupancy = 99.8212% 
gpu_tot_occupancy = 99.8212% 
max_total_param_size = 0
gpu_stall_dramfull = 1331
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1758
partiton_level_parallism_total  =       5.1758
partiton_level_parallism_util =       5.3463
partiton_level_parallism_util_total  =       5.3463
L2_BW  =     305.4126 GB/Sec
L2_BW_total  =     305.4126 GB/Sec
gpu_total_sim_rate=41936

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 390394, Miss = 263755, Miss_rate = 0.676, Pending_hits = 59039, Reservation_fails = 30725
	L1D_cache_core[1]: Access = 391266, Miss = 263865, Miss_rate = 0.674, Pending_hits = 58916, Reservation_fails = 33967
	L1D_cache_core[2]: Access = 390274, Miss = 263689, Miss_rate = 0.676, Pending_hits = 58838, Reservation_fails = 31229
	L1D_cache_core[3]: Access = 391574, Miss = 264187, Miss_rate = 0.675, Pending_hits = 58700, Reservation_fails = 34860
	L1D_cache_core[4]: Access = 390886, Miss = 264039, Miss_rate = 0.675, Pending_hits = 58542, Reservation_fails = 31837
	L1D_cache_core[5]: Access = 390622, Miss = 263751, Miss_rate = 0.675, Pending_hits = 58927, Reservation_fails = 33001
	L1D_cache_core[6]: Access = 391166, Miss = 263952, Miss_rate = 0.675, Pending_hits = 58842, Reservation_fails = 36465
	L1D_cache_core[7]: Access = 389924, Miss = 263402, Miss_rate = 0.676, Pending_hits = 58940, Reservation_fails = 33221
	L1D_cache_core[8]: Access = 389698, Miss = 263410, Miss_rate = 0.676, Pending_hits = 58904, Reservation_fails = 37024
	L1D_cache_core[9]: Access = 390720, Miss = 264020, Miss_rate = 0.676, Pending_hits = 58829, Reservation_fails = 30987
	L1D_cache_core[10]: Access = 390128, Miss = 263542, Miss_rate = 0.676, Pending_hits = 58881, Reservation_fails = 35378
	L1D_cache_core[11]: Access = 391546, Miss = 264076, Miss_rate = 0.674, Pending_hits = 59096, Reservation_fails = 40576
	L1D_cache_core[12]: Access = 392008, Miss = 264310, Miss_rate = 0.674, Pending_hits = 58977, Reservation_fails = 33341
	L1D_cache_core[13]: Access = 390414, Miss = 263758, Miss_rate = 0.676, Pending_hits = 58898, Reservation_fails = 32279
	L1D_cache_core[14]: Access = 391364, Miss = 264036, Miss_rate = 0.675, Pending_hits = 58971, Reservation_fails = 31780
	L1D_cache_core[15]: Access = 391734, Miss = 264420, Miss_rate = 0.675, Pending_hits = 58941, Reservation_fails = 33286
	L1D_cache_core[16]: Access = 390326, Miss = 263876, Miss_rate = 0.676, Pending_hits = 58744, Reservation_fails = 33409
	L1D_cache_core[17]: Access = 391864, Miss = 264296, Miss_rate = 0.674, Pending_hits = 59128, Reservation_fails = 34475
	L1D_cache_core[18]: Access = 391026, Miss = 264016, Miss_rate = 0.675, Pending_hits = 58860, Reservation_fails = 34289
	L1D_cache_core[19]: Access = 390934, Miss = 263890, Miss_rate = 0.675, Pending_hits = 58829, Reservation_fails = 39187
	L1D_cache_core[20]: Access = 391076, Miss = 264058, Miss_rate = 0.675, Pending_hits = 58784, Reservation_fails = 32292
	L1D_cache_core[21]: Access = 391798, Miss = 264222, Miss_rate = 0.674, Pending_hits = 58898, Reservation_fails = 37714
	L1D_cache_core[22]: Access = 391452, Miss = 264178, Miss_rate = 0.675, Pending_hits = 58772, Reservation_fails = 36235
	L1D_cache_core[23]: Access = 390578, Miss = 263830, Miss_rate = 0.675, Pending_hits = 58960, Reservation_fails = 41677
	L1D_cache_core[24]: Access = 390214, Miss = 263688, Miss_rate = 0.676, Pending_hits = 58689, Reservation_fails = 38955
	L1D_cache_core[25]: Access = 390636, Miss = 263856, Miss_rate = 0.675, Pending_hits = 58808, Reservation_fails = 40954
	L1D_cache_core[26]: Access = 390098, Miss = 263538, Miss_rate = 0.676, Pending_hits = 58713, Reservation_fails = 34952
	L1D_cache_core[27]: Access = 389736, Miss = 263430, Miss_rate = 0.676, Pending_hits = 58805, Reservation_fails = 35674
	L1D_cache_core[28]: Access = 389896, Miss = 263608, Miss_rate = 0.676, Pending_hits = 58830, Reservation_fails = 35296
	L1D_cache_core[29]: Access = 389954, Miss = 263512, Miss_rate = 0.676, Pending_hits = 59095, Reservation_fails = 41975
	L1D_total_cache_accesses = 11723306
	L1D_total_cache_misses = 7916210
	L1D_total_cache_miss_rate = 0.6753
	L1D_total_cache_pending_hits = 1766156
	L1D_total_cache_reservation_fails = 1057040
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.129
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2315083
	L1T_total_cache_misses = 1246548
	L1T_total_cache_miss_rate = 0.5384
	L1T_total_cache_pending_hits = 1068535
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 547095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1766156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2189168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1047947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5727042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1766156
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1068535
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1246548
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1493845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10229461
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 2315083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1493845

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1047947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9093
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
41901, 41810, 41759, 41815, 41866, 41808, 41857, 41808, 41590, 41756, 41713, 41800, 41807, 41826, 41833, 41800, 41927, 41887, 41805, 41789, 41756, 41875, 41868, 41814, 41726, 41756, 41756, 41700, 41730, 41751, 41751, 41691, 
gpgpu_n_tot_thrd_icount = 1283863648
gpgpu_n_tot_w_icount = 40120739
gpgpu_n_stall_shd_mem = 2185465
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7916210
gpgpu_n_mem_write_global = 1493845
gpgpu_n_mem_texture = 1246548
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61275477
gpgpu_n_store_insn = 11950757
gpgpu_n_shmem_insn = 155359841
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 12711603
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 153600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16137
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 774848
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1157151	W0_Idle:131541	W0_Scoreboard:204249117	W1:741520	W2:281036	W3:117673	W4:56647	W5:32920	W6:25984	W7:28868	W8:41870	W9:71953	W10:116215	W11:193123	W12:313957	W13:516824	W14:878321	W15:1674437	W16:11008270	W17:1717958	W18:1030764	W19:671872	W20:481489	W21:353283	W22:273211	W23:206315	W24:159453	W25:119280	W26:92095	W27:70193	W28:50106	W29:37842	W30:26145	W31:15288	W32:18715827
single_issue_nums: WS0:10030983	WS1:10030378	WS2:10029365	WS3:10030013	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 63329680 {8:7916210,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59753800 {40:1493845,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9972384 {8:1246548,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 316648400 {40:7916210,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11950760 {8:1493845,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 199447680 {40:4986192,}
maxmflatency = 1554 
max_icnt2mem_latency = 514 
maxmrqlatency = 1064 
max_icnt2sh_latency = 473 
averagemflatency = 385 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 67 
avg_icnt2sh_latency = 5 
mrq_lat_table:2234298 	189735 	289220 	555068 	2312347 	2182093 	1708134 	1185548 	628239 	37754 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3066019 	9465651 	1853419 	11158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1060671 	171571 	11688 	2159 	8895634 	489174 	22787 	2912 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10296061 	1991548 	1105703 	614858 	256852 	90923 	33913 	6389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2048 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        56        52        44        48        64        64        56        56        64        64        57        60 
dram[1]:        64        64        64        64        59        52        44        52        64        64        48        56        64        64        56        64 
dram[2]:        64        64        64        64        56        55        48        46        64        64        60        59        60        56        64        64 
dram[3]:        64        64        64        64        52        52        40        40        64        64        59        64        57        56        64        60 
dram[4]:        64        64        64        64        55        48        47        47        64        64        60        60        46        60        64        64 
dram[5]:        64        64        64        64        52        52        52        48        64        64        64        64        61        56        56        60 
dram[6]:        64        64        64        64        56        48        52        54        64        64        64        60        48        56        64        52 
dram[7]:        64        64        64        64        60        59        44        44        64        62        60        64        60        56        56        63 
dram[8]:        64        64        64        64        59        56        44        53        64        64        61        60        60        56        62        64 
dram[9]:        64        64        64        64        56        60        44        44        60        52        58        63        60        52        64        56 
dram[10]:        64        64        64        64        56        44        44        44        60        60        64        64        56        64        56        56 
dram[11]:        64        64        64        64        64        48        44        44        54        60        64        56        60        56        56        56 
maximum service time to same row:
dram[0]:      7078      7460      6426      6491      6554      6564      6407      6404      6500      6490      6799      7410      6791      6759      6777      6783 
dram[1]:      6835      6823      6406      6697      6815      6621      6398      6407      6614      6620      7314      7290      6758      6812      6963      6838 
dram[2]:      6911      7376      6694      6419      6561      6559      6406      6404      6547      6492      7191      7380      6762      6764      6920      6917 
dram[3]:      7447      7601      6435      6562      6633      6625      6424      6424      6525      6621      6767      6813      6763      6980      6794      6796 
dram[4]:      7051      6895      6430      6489      6624      6557      6410      6421      6614      6491      6797      6817      6801      6759      6834      6788 
dram[5]:      6824      6825      6416      6414      6636      6625      6404      6395      6497      6507      6779      6807      6758      6812      6802      6764 
dram[6]:      7048      6781      6409      6424      6624      6630      6393      6451      6614      6491      6803      6770      6798      6766      6807      6796 
dram[7]:      7387      7176      6436      6580      6557      6625      6427      6424      6499      6497      6790      7323      6765      6805      6776      6860 
dram[8]:      7050      6851      6415      6492      6552      6630      6396      6393      6509      6494      6855      7138      6760      6773      7338      7104 
dram[9]:      7425      7074      6419      7003      6623      6629      6416      6406      6549      6502      6757      7166      6771      6761      7172      6794 
dram[10]:      7426      7754      6414      6438      6552      6633      6404      6393      6500      6495      6818      6794      6807      6764      6823      6778 
dram[11]:      7018      7121      6436      6555      6624      6623      6433      6425      6614      6547      6809      6797      6763      6807      6832      6775 
average row accesses per activate:
dram[0]:  4.155543  4.471232  4.108891  4.436666  4.099733  4.409437  4.071903  4.395759  4.109726  4.462084  4.114401  4.415645  4.118223  4.423413  4.108409  4.409111 
dram[1]:  4.351991  4.437917  4.315608  4.385314  4.349033  4.411146  4.314209  4.399024  4.334486  4.423326  4.309620  4.407435  4.363200  4.425272  4.332261  4.409060 
dram[2]:  4.349808  4.413856  4.353214  4.423743  4.301132  4.393655  4.267185  4.377549  4.342196  4.427311  4.342774  4.409639  4.357747  4.494298  4.331216  4.435299 
dram[3]:  4.311399  4.376333  4.310862  4.407465  4.307980  4.357687  4.289816  4.369064  4.281478  4.394096  4.309298  4.416605  4.325595  4.420310  4.332520  4.409317 
dram[4]:  4.176512  4.445346  4.133904  4.424624  4.157607  4.460046  4.132927  4.409870  4.134761  4.439193  4.185322  4.475396  4.195328  4.486820  4.159944  4.444031 
dram[5]:  4.354425  4.448617  4.347050  4.440697  4.359241  4.447022  4.350089  4.445215  4.344335  4.437043  4.372072  4.414740  4.381059  4.414968  4.334633  4.450972 
dram[6]:  4.385404  4.453342  4.344858  4.457004  4.354781  4.425131  4.364415  4.429387  4.382643  4.436792  4.366650  4.458374  4.332724  4.456819  4.365373  4.471086 
dram[7]:  4.423692  4.488551  4.398249  4.506166  4.397462  4.494345  4.410959  4.466450  4.390349  4.499731  4.437510  4.496612  4.411848  4.455778  4.428285  4.469674 
dram[8]:  4.199572  4.487401  4.152545  4.458724  4.176227  4.452167  4.112081  4.439886  4.167500  4.436306  4.125480  4.460338  4.187407  4.450034  4.173704  4.495811 
dram[9]:  4.373655  4.485823  4.346143  4.453207  4.333358  4.417451  4.341010  4.422394  4.313613  4.427480  4.324453  4.435442  4.349993  4.439495  4.343638  4.424290 
dram[10]:  4.352781  4.441418  4.338121  4.407753  4.322760  4.432312  4.335050  4.406922  4.349670  4.469603  4.316492  4.447410  4.351160  4.434379  4.340477  4.426567 
dram[11]:  4.372786  4.444033  4.362315  4.420004  4.337855  4.427118  4.347591  4.416833  4.345919  4.436375  4.339502  4.400565  4.366338  4.432402  4.362957  4.461614 
average row locality = 11322450/2594202 = 4.364522
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     57419     56910     57322     56888     56448     56576     57531     57361     57097     56564     56989     56786     57400     57249     57389     57508 
dram[1]:     57330     57306     56757     57025     56340     56334     57551     57537     56960     56748     56540     56765     57194     56912     57331     57256 
dram[2]:     56961     56698     57129     57108     56580     56661     57851     57540     57360     57277     56651     56909     56803     56805     57411     57036 
dram[3]:     56786     57180     57298     57002     56812     56945     57384     57417     56834     56868     56526     57129     56957     56930     56649     56770 
dram[4]:     57046     57214     57512     57488     56666     56682     57705     57495     57169     57245     56933     57106     56800     56972     56966     56641 
dram[5]:     57128     57084     57244     57465     56686     56541     56919     57061     57044     56958     56504     57264     56920     57009     56980     57181 
dram[6]:     57092     56973     57526     57429     56552     56501     57186     57065     57209     57212     57366     57363     57354     57065     57258     57305 
dram[7]:     57008     57082     57369     57277     56637     56889     57320     57248     56853     56657     56521     57133     57359     56921     57636     57036 
dram[8]:     56895     57381     56747     57064     56610     56947     56991     57266     57263     57068     57126     57233     57601     56814     57188     57102 
dram[9]:     57449     56935     57235     57089     56297     56296     56880     57076     56914     56622     57165     57097     57352     57476     57653     56986 
dram[10]:     57170     56952     56973     57094     56401     56484     56990     57275     56824     57036     56944     56896     56986     57310     56812     57065 
dram[11]:     57084     56881     56886     57120     56596     56388     57733     57737     57121     56957     56941     57294     57436     57419     56993     57184 
total dram reads = 10953420
bank skew: 57851/56296 = 1.03
chip skew: 914456/911212 = 1.00
number of total write accesses:
dram[0]:      7672      7672      7680      7680      7696      7696      7724      7716      7724      7700      7684      7680      7692      7692      7680      7672 
dram[1]:      7672      7672      7672      7672      7696      7696      7716      7716      7696      7692      7680      7680      7692      7688      7668      7672 
dram[2]:      7672      7672      7672      7672      7696      7696      7712      7716      7696      7700      7680      7680      7688      7688      7672      7672 
dram[3]:      7672      7672      7664      7668      7692      7692      7708      7712      7700      7700      7684      7684      7692      7688      7672      7672 
dram[4]:      7672      7672      7668      7668      7692      7692      7716      7712      7700      7700      7684      7680      7688      7688      7672      7672 
dram[5]:      7672      7672      7660      7664      7696      7696      7716      7708      7704      7704      7680      7680      7688      7688      7676      7676 
dram[6]:      7672      7672      7664      7664      7696      7696      7720      7720      7704      7704      7680      7680      7688      7684      7676      7676 
dram[7]:      7680      7680      7660      7664      7696      7696      7712      7712      7700      7700      7684      7684      7692      7688      7680      7676 
dram[8]:      7680      7680      7664      7664      7696      7696      7724      7724      7712      7704      7688      7680      7692      7688      7680      7676 
dram[9]:      7676      7676      7664      7664      7704      7704      7728      7728      7712      7708      7680      7684      7684      7680      7680      7676 
dram[10]:      7676      7676      7668      7668      7704      7700      7728      7728      7708      7708      7680      7684      7680      7680      7676      7676 
dram[11]:      7672      7672      7672      7672      7704      7704      7716      7720      7708      7708      7680      7680      7680      7688      7680      7676 
total dram writes = 1476120
bank skew: 7728/7660 = 1.01
chip skew: 123060/122972 = 1.00
average mf latency per bank:
dram[0]:        476       438       476       441       476       438       475       440       476       438       471       439       475       439       477       441
dram[1]:        434       436       433       431       435       436       437       437       435       434       433       434       434       434       437       436
dram[2]:        461       440       463       443       466       441       461       443       460       442       461       443       462       440       464       440
dram[3]:        438       439       441       441       440       441       439       439       440       439       440       442       437       441       438       441
dram[4]:        478       440       479       440       479       444       476       439       476       443       477       442       479       440       477       440
dram[5]:        437       439       438       438       441       438       438       439       439       440       436       437       437       437       435       440
dram[6]:        464       445       461       445       462       444       465       446       463       444       463       442       463       444       465       443
dram[7]:        439       438       437       439       441       443       440       441       437       438       439       439       437       441       440       440
dram[8]:        477       442       478       440       478       443       475       441       479       444       477       444       478       440       478       441
dram[9]:        434       434       434       435       436       435       435       436       438       434       434       438       436       438       435       438
dram[10]:        459       437       456       439       458       440       460       438       459       440       456       439       461       440       460       439
dram[11]:        440       438       438       439       441       444       443       443       440       440       438       439       437       441       441       441
maximum mf latency per bank:
dram[0]:       1158      1298      1290      1391      1202      1166      1227      1309      1198      1195      1211      1218      1104      1292      1188      1242
dram[1]:       1234      1265      1235      1185      1256      1138      1162      1107      1127      1211      1156      1313      1141      1212      1200      1169
dram[2]:       1244      1174      1313      1248      1299      1228      1189      1266      1086      1117      1448      1102      1241      1284      1167      1273
dram[3]:       1355      1320      1257      1319      1413      1254      1152      1188      1295      1204      1265      1356      1343      1288      1254      1209
dram[4]:       1461      1226      1285      1405      1419      1330      1278      1094      1135      1448      1274      1141      1137      1290      1209      1249
dram[5]:       1207      1390      1471      1249      1262      1544      1270      1396      1264      1263      1182      1302      1214      1148      1273      1292
dram[6]:       1206      1084      1340      1230      1106      1186      1250      1201      1219      1178      1322      1093      1374      1157      1190      1275
dram[7]:       1191      1206      1447      1220      1195      1288      1319      1554      1224      1127      1166      1178      1241      1182      1224      1250
dram[8]:       1274      1349      1407      1312      1331      1219      1103      1264      1228      1250      1215      1154      1340      1242      1230      1198
dram[9]:       1210      1207      1345      1269      1316      1255      1225      1187      1285      1202      1203      1178      1262      1226      1249      1274
dram[10]:       1097      1243      1294      1193      1251      1240      1173      1149      1107      1084      1090      1157      1197      1127      1188      1180
dram[11]:       1317      1235      1141      1201      1409      1316      1371      1186      1177      1270      1211      1200      1099      1204      1198      1216

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3845743 n_act=221491 n_pre=221475 n_ref_event=0 n_req=944202 n_rd=913437 n_rd_L2_A=0 n_write=0 n_wr_bk=123060 bw_util=0.7852
n_activity=5108477 dram_eff=0.8116
bk0: 57419a 2894292i bk1: 56910a 2956767i bk2: 57322a 2874343i bk3: 56888a 2942771i bk4: 56448a 2912279i bk5: 56576a 2960247i bk6: 57531a 2898767i bk7: 57361a 2922863i bk8: 57097a 2883464i bk9: 56564a 2971751i bk10: 56989a 2920926i bk11: 56786a 2961458i bk12: 57400a 2889668i bk13: 57249a 2918506i bk14: 57389a 2898001i bk15: 57508a 2925051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765426
Row_Buffer_Locality_read = 0.784275
Row_Buffer_Locality_write = 0.205786
Bank_Level_Parallism = 7.687493
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.873946
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.785210 
total_CMD = 5280101 
util_bw = 4145988 
Wasted_Col = 792621 
Wasted_Row = 98995 
Idle = 242497 

BW Util Bottlenecks: 
RCDc_limit = 769125 
RCDWRc_limit = 52752 
WTRc_limit = 712430 
RTWc_limit = 1154976 
CCDLc_limit = 507600 
rwq = 0 
CCDLc_limit_alone = 358609 
WTRc_limit_alone = 671387 
RTWc_limit_alone = 1047028 

Commands details: 
total_CMD = 5280101 
n_nop = 3845743 
Read = 913437 
Write = 0 
L2_Alloc = 0 
L2_WB = 123060 
n_act = 221491 
n_pre = 221475 
n_ref = 0 
n_req = 944202 
total_req = 1036497 

Dual Bus Interface Util: 
issued_total_row = 442966 
issued_total_col = 1036497 
Row_Bus_Util =  0.083893 
CoL_Bus_Util = 0.196302 
Either_Row_CoL_Bus_Util = 0.271654 
Issued_on_Two_Bus_Simul_Util = 0.008542 
issued_two_Eff = 0.031446 
queue_avg = 30.431112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4311
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3857714 n_act=215581 n_pre=215565 n_ref_event=0 n_req=942631 n_rd=911886 n_rd_L2_A=0 n_write=0 n_wr_bk=122980 bw_util=0.784
n_activity=5089257 dram_eff=0.8134
bk0: 57330a 2958150i bk1: 57306a 2943234i bk2: 56757a 2950240i bk3: 57025a 2962980i bk4: 56340a 2976541i bk5: 56334a 2944973i bk6: 57551a 2924360i bk7: 57537a 2917806i bk8: 56960a 2971749i bk9: 56748a 2957017i bk10: 56540a 2965908i bk11: 56765a 2956064i bk12: 57194a 2937945i bk13: 56912a 2954775i bk14: 57331a 2947465i bk15: 57256a 2943448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771305
Row_Buffer_Locality_read = 0.790117
Row_Buffer_Locality_write = 0.213335
Bank_Level_Parallism = 7.622959
Bank_Level_Parallism_Col = 6.153026
Bank_Level_Parallism_Ready = 2.870448
write_to_read_ratio_blp_rw_average = 0.292785
GrpLevelPara = 3.254954 

BW Util details:
bwutil = 0.783974 
total_CMD = 5280101 
util_bw = 4139464 
Wasted_Col = 779164 
Wasted_Row = 99023 
Idle = 262450 

BW Util Bottlenecks: 
RCDc_limit = 744612 
RCDWRc_limit = 52366 
WTRc_limit = 687087 
RTWc_limit = 1135546 
CCDLc_limit = 498499 
rwq = 0 
CCDLc_limit_alone = 352115 
WTRc_limit_alone = 646947 
RTWc_limit_alone = 1029302 

Commands details: 
total_CMD = 5280101 
n_nop = 3857714 
Read = 911886 
Write = 0 
L2_Alloc = 0 
L2_WB = 122980 
n_act = 215581 
n_pre = 215565 
n_ref = 0 
n_req = 942631 
total_req = 1034866 

Dual Bus Interface Util: 
issued_total_row = 431146 
issued_total_col = 1034866 
Row_Bus_Util =  0.081655 
CoL_Bus_Util = 0.195994 
Either_Row_CoL_Bus_Util = 0.269386 
Issued_on_Two_Bus_Simul_Util = 0.008262 
issued_two_Eff = 0.030670 
queue_avg = 30.356359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3564
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3856912 n_act=215645 n_pre=215629 n_ref_event=0 n_req=943526 n_rd=912780 n_rd_L2_A=0 n_write=0 n_wr_bk=122984 bw_util=0.7847
n_activity=5085711 dram_eff=0.8146
bk0: 56961a 2944307i bk1: 56698a 2948653i bk2: 57129a 2928318i bk3: 57108a 2927500i bk4: 56580a 2935453i bk5: 56661a 2945028i bk6: 57851a 2927689i bk7: 57540a 2913878i bk8: 57360a 2952312i bk9: 57277a 2945305i bk10: 56651a 2955573i bk11: 56909a 2914358i bk12: 56803a 2945879i bk13: 56805a 2939597i bk14: 57411a 2954232i bk15: 57036a 2955439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771454
Row_Buffer_Locality_read = 0.790276
Row_Buffer_Locality_write = 0.212678
Bank_Level_Parallism = 7.668044
Bank_Level_Parallism_Col = 6.202501
Bank_Level_Parallism_Ready = 2.895871
write_to_read_ratio_blp_rw_average = 0.292366
GrpLevelPara = 3.264889 

BW Util details:
bwutil = 0.784655 
total_CMD = 5280101 
util_bw = 4143056 
Wasted_Col = 770102 
Wasted_Row = 98617 
Idle = 268326 

BW Util Bottlenecks: 
RCDc_limit = 736453 
RCDWRc_limit = 51599 
WTRc_limit = 689225 
RTWc_limit = 1131702 
CCDLc_limit = 499743 
rwq = 0 
CCDLc_limit_alone = 353079 
WTRc_limit_alone = 648685 
RTWc_limit_alone = 1025578 

Commands details: 
total_CMD = 5280101 
n_nop = 3856912 
Read = 912780 
Write = 0 
L2_Alloc = 0 
L2_WB = 122984 
n_act = 215645 
n_pre = 215629 
n_ref = 0 
n_req = 943526 
total_req = 1035764 

Dual Bus Interface Util: 
issued_total_row = 431274 
issued_total_col = 1035764 
Row_Bus_Util =  0.081679 
CoL_Bus_Util = 0.196164 
Either_Row_CoL_Bus_Util = 0.269538 
Issued_on_Two_Bus_Simul_Util = 0.008305 
issued_two_Eff = 0.030810 
queue_avg = 30.957312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.9573
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3856291 n_act=216573 n_pre=216557 n_ref_event=0 n_req=942230 n_rd=911487 n_rd_L2_A=0 n_write=0 n_wr_bk=122972 bw_util=0.7837
n_activity=5092045 dram_eff=0.8126
bk0: 56786a 2959674i bk1: 57180a 2934355i bk2: 57298a 2928942i bk3: 57002a 2925383i bk4: 56812a 2957222i bk5: 56945a 2941150i bk6: 57384a 2941511i bk7: 57417a 2929858i bk8: 56834a 2933759i bk9: 56868a 2933686i bk10: 56526a 2959561i bk11: 57129a 2961373i bk12: 56957a 2952607i bk13: 56930a 2953161i bk14: 56649a 2975086i bk15: 56770a 2961755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770155
Row_Buffer_Locality_read = 0.789356
Row_Buffer_Locality_write = 0.200859
Bank_Level_Parallism = 7.634016
Bank_Level_Parallism_Col = 6.160530
Bank_Level_Parallism_Ready = 2.880396
write_to_read_ratio_blp_rw_average = 0.291074
GrpLevelPara = 3.256282 

BW Util details:
bwutil = 0.783666 
total_CMD = 5280101 
util_bw = 4137836 
Wasted_Col = 779582 
Wasted_Row = 101513 
Idle = 261170 

BW Util Bottlenecks: 
RCDc_limit = 746705 
RCDWRc_limit = 52586 
WTRc_limit = 685004 
RTWc_limit = 1114622 
CCDLc_limit = 491577 
rwq = 0 
CCDLc_limit_alone = 348866 
WTRc_limit_alone = 645828 
RTWc_limit_alone = 1011087 

Commands details: 
total_CMD = 5280101 
n_nop = 3856291 
Read = 911487 
Write = 0 
L2_Alloc = 0 
L2_WB = 122972 
n_act = 216573 
n_pre = 216557 
n_ref = 0 
n_req = 942230 
total_req = 1034459 

Dual Bus Interface Util: 
issued_total_row = 433130 
issued_total_col = 1034459 
Row_Bus_Util =  0.082031 
CoL_Bus_Util = 0.195917 
Either_Row_CoL_Bus_Util = 0.269656 
Issued_on_Two_Bus_Simul_Util = 0.008291 
issued_two_Eff = 0.030748 
queue_avg = 31.185585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1856
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3849190 n_act=219691 n_pre=219675 n_ref_event=0 n_req=944384 n_rd=913640 n_rd_L2_A=0 n_write=0 n_wr_bk=122976 bw_util=0.7853
n_activity=5103979 dram_eff=0.8124
bk0: 57046a 2889872i bk1: 57214a 2913934i bk2: 57512a 2891696i bk3: 57488a 2933060i bk4: 56666a 2908442i bk5: 56682a 2937394i bk6: 57705a 2877345i bk7: 57495a 2921343i bk8: 57169a 2896618i bk9: 57245a 2926175i bk10: 56933a 2909598i bk11: 57106a 2912802i bk12: 56800a 2896043i bk13: 56972a 2955541i bk14: 56966a 2899653i bk15: 56641a 2942745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767377
Row_Buffer_Locality_read = 0.786431
Row_Buffer_Locality_write = 0.201145
Bank_Level_Parallism = 7.719740
Bank_Level_Parallism_Col = 6.218978
Bank_Level_Parallism_Ready = 2.903016
write_to_read_ratio_blp_rw_average = 0.292013
GrpLevelPara = 3.262272 

BW Util details:
bwutil = 0.785300 
total_CMD = 5280101 
util_bw = 4146464 
Wasted_Col = 786639 
Wasted_Row = 99333 
Idle = 247665 

BW Util Bottlenecks: 
RCDc_limit = 763506 
RCDWRc_limit = 52539 
WTRc_limit = 701704 
RTWc_limit = 1150064 
CCDLc_limit = 503381 
rwq = 0 
CCDLc_limit_alone = 356385 
WTRc_limit_alone = 661899 
RTWc_limit_alone = 1042873 

Commands details: 
total_CMD = 5280101 
n_nop = 3849190 
Read = 913640 
Write = 0 
L2_Alloc = 0 
L2_WB = 122976 
n_act = 219691 
n_pre = 219675 
n_ref = 0 
n_req = 944384 
total_req = 1036616 

Dual Bus Interface Util: 
issued_total_row = 439366 
issued_total_col = 1036616 
Row_Bus_Util =  0.083212 
CoL_Bus_Util = 0.196325 
Either_Row_CoL_Bus_Util = 0.271001 
Issued_on_Two_Bus_Simul_Util = 0.008536 
issued_two_Eff = 0.031498 
queue_avg = 31.312450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3125
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3860041 n_act=214459 n_pre=214443 n_ref_event=0 n_req=942733 n_rd=911988 n_rd_L2_A=0 n_write=0 n_wr_bk=122980 bw_util=0.7841
n_activity=5094416 dram_eff=0.8126
bk0: 57128a 2934451i bk1: 57084a 2916495i bk2: 57244a 2929053i bk3: 57465a 2919900i bk4: 56686a 2952817i bk5: 56541a 2925604i bk6: 56919a 2943323i bk7: 57061a 2929721i bk8: 57044a 2939616i bk9: 56958a 2934276i bk10: 56504a 2952749i bk11: 57264a 2938106i bk12: 56920a 2943813i bk13: 57009a 2919427i bk14: 56980a 2926112i bk15: 57181a 2932790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772520
Row_Buffer_Locality_read = 0.791902
Row_Buffer_Locality_write = 0.197593
Bank_Level_Parallism = 7.676075
Bank_Level_Parallism_Col = 6.220601
Bank_Level_Parallism_Ready = 2.896713
write_to_read_ratio_blp_rw_average = 0.295161
GrpLevelPara = 3.262584 

BW Util details:
bwutil = 0.784052 
total_CMD = 5280101 
util_bw = 4139872 
Wasted_Col = 778572 
Wasted_Row = 101161 
Idle = 260496 

BW Util Bottlenecks: 
RCDc_limit = 744823 
RCDWRc_limit = 52398 
WTRc_limit = 677121 
RTWc_limit = 1147900 
CCDLc_limit = 494941 
rwq = 0 
CCDLc_limit_alone = 349536 
WTRc_limit_alone = 638462 
RTWc_limit_alone = 1041154 

Commands details: 
total_CMD = 5280101 
n_nop = 3860041 
Read = 911988 
Write = 0 
L2_Alloc = 0 
L2_WB = 122980 
n_act = 214459 
n_pre = 214443 
n_ref = 0 
n_req = 942733 
total_req = 1034968 

Dual Bus Interface Util: 
issued_total_row = 428902 
issued_total_col = 1034968 
Row_Bus_Util =  0.081230 
CoL_Bus_Util = 0.196013 
Either_Row_CoL_Bus_Util = 0.268946 
Issued_on_Two_Bus_Simul_Util = 0.008297 
issued_two_Eff = 0.030851 
queue_avg = 31.100084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1001
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3857438 n_act=214591 n_pre=214575 n_ref_event=0 n_req=945205 n_rd=914456 n_rd_L2_A=0 n_write=0 n_wr_bk=122996 bw_util=0.7859
n_activity=5096296 dram_eff=0.8143
bk0: 57092a 2936941i bk1: 56973a 2903075i bk2: 57526a 2930600i bk3: 57429a 2904736i bk4: 56552a 2946824i bk5: 56501a 2938888i bk6: 57186a 2929041i bk7: 57065a 2915106i bk8: 57209a 2945502i bk9: 57212a 2910208i bk10: 57366a 2935616i bk11: 57363a 2914789i bk12: 57354a 2925937i bk13: 57065a 2923987i bk14: 57258a 2943504i bk15: 57305a 2929965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772975
Row_Buffer_Locality_read = 0.792117
Row_Buffer_Locality_write = 0.203714
Bank_Level_Parallism = 7.692549
Bank_Level_Parallism_Col = 6.242075
Bank_Level_Parallism_Ready = 2.913329
write_to_read_ratio_blp_rw_average = 0.295407
GrpLevelPara = 3.266852 

BW Util details:
bwutil = 0.785933 
total_CMD = 5280101 
util_bw = 4149808 
Wasted_Col = 773228 
Wasted_Row = 99205 
Idle = 257860 

BW Util Bottlenecks: 
RCDc_limit = 737965 
RCDWRc_limit = 52013 
WTRc_limit = 683034 
RTWc_limit = 1145930 
CCDLc_limit = 496146 
rwq = 0 
CCDLc_limit_alone = 349678 
WTRc_limit_alone = 643570 
RTWc_limit_alone = 1038926 

Commands details: 
total_CMD = 5280101 
n_nop = 3857438 
Read = 914456 
Write = 0 
L2_Alloc = 0 
L2_WB = 122996 
n_act = 214591 
n_pre = 214575 
n_ref = 0 
n_req = 945205 
total_req = 1037452 

Dual Bus Interface Util: 
issued_total_row = 429166 
issued_total_col = 1037452 
Row_Bus_Util =  0.081280 
CoL_Bus_Util = 0.196483 
Either_Row_CoL_Bus_Util = 0.269439 
Issued_on_Two_Bus_Simul_Util = 0.008325 
issued_two_Eff = 0.030896 
queue_avg = 31.478292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4783
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3862853 n_act=212163 n_pre=212147 n_ref_event=0 n_req=943697 n_rd=912946 n_rd_L2_A=0 n_write=0 n_wr_bk=123004 bw_util=0.7848
n_activity=5089576 dram_eff=0.8142
bk0: 57008a 2947557i bk1: 57082a 2945414i bk2: 57369a 2941204i bk3: 57277a 2947446i bk4: 56637a 2959796i bk5: 56889a 2942807i bk6: 57320a 2954171i bk7: 57248a 2922491i bk8: 56853a 2969431i bk9: 56657a 2961301i bk10: 56521a 2982872i bk11: 57133a 2958816i bk12: 57359a 2963573i bk13: 56921a 2933946i bk14: 57636a 2962950i bk15: 57036a 2920664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775185
Row_Buffer_Locality_read = 0.793826
Row_Buffer_Locality_write = 0.221781
Bank_Level_Parallism = 7.625486
Bank_Level_Parallism_Col = 6.197196
Bank_Level_Parallism_Ready = 2.907974
write_to_read_ratio_blp_rw_average = 0.291771
GrpLevelPara = 3.257940 

BW Util details:
bwutil = 0.784796 
total_CMD = 5280101 
util_bw = 4143800 
Wasted_Col = 771696 
Wasted_Row = 100448 
Idle = 264157 

BW Util Bottlenecks: 
RCDc_limit = 732198 
RCDWRc_limit = 50840 
WTRc_limit = 673342 
RTWc_limit = 1110143 
CCDLc_limit = 491915 
rwq = 0 
CCDLc_limit_alone = 349662 
WTRc_limit_alone = 633888 
RTWc_limit_alone = 1007344 

Commands details: 
total_CMD = 5280101 
n_nop = 3862853 
Read = 912946 
Write = 0 
L2_Alloc = 0 
L2_WB = 123004 
n_act = 212163 
n_pre = 212147 
n_ref = 0 
n_req = 943697 
total_req = 1035950 

Dual Bus Interface Util: 
issued_total_row = 424310 
issued_total_col = 1035950 
Row_Bus_Util =  0.080360 
CoL_Bus_Util = 0.196199 
Either_Row_CoL_Bus_Util = 0.268413 
Issued_on_Two_Bus_Simul_Util = 0.008146 
issued_two_Eff = 0.030349 
queue_avg = 30.992977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3849999 n_act=219262 n_pre=219246 n_ref_event=0 n_req=944058 n_rd=913296 n_rd_L2_A=0 n_write=0 n_wr_bk=123048 bw_util=0.7851
n_activity=5097141 dram_eff=0.8133
bk0: 56895a 2916688i bk1: 57381a 2946247i bk2: 56747a 2920516i bk3: 57064a 2958169i bk4: 56610a 2924864i bk5: 56947a 2928998i bk6: 56991a 2908393i bk7: 57266a 2909227i bk8: 57263a 2912043i bk9: 57068a 2928266i bk10: 57126a 2888703i bk11: 57233a 2934762i bk12: 57601a 2892071i bk13: 56814a 2926835i bk14: 57188a 2905374i bk15: 57102a 2957092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767752
Row_Buffer_Locality_read = 0.786216
Row_Buffer_Locality_write = 0.219557
Bank_Level_Parallism = 7.704643
Bank_Level_Parallism_Col = 6.204212
Bank_Level_Parallism_Ready = 2.903020
write_to_read_ratio_blp_rw_average = 0.291072
GrpLevelPara = 3.268040 

BW Util details:
bwutil = 0.785094 
total_CMD = 5280101 
util_bw = 4145376 
Wasted_Col = 778989 
Wasted_Row = 99165 
Idle = 256571 

BW Util Bottlenecks: 
RCDc_limit = 754379 
RCDWRc_limit = 50883 
WTRc_limit = 698902 
RTWc_limit = 1135601 
CCDLc_limit = 501268 
rwq = 0 
CCDLc_limit_alone = 354470 
WTRc_limit_alone = 658747 
RTWc_limit_alone = 1028958 

Commands details: 
total_CMD = 5280101 
n_nop = 3849999 
Read = 913296 
Write = 0 
L2_Alloc = 0 
L2_WB = 123048 
n_act = 219262 
n_pre = 219246 
n_ref = 0 
n_req = 944058 
total_req = 1036344 

Dual Bus Interface Util: 
issued_total_row = 438508 
issued_total_col = 1036344 
Row_Bus_Util =  0.083049 
CoL_Bus_Util = 0.196274 
Either_Row_CoL_Bus_Util = 0.270847 
Issued_on_Two_Bus_Simul_Util = 0.008475 
issued_two_Eff = 0.031291 
queue_avg = 30.998695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.9987
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3857593 n_act=214935 n_pre=214919 n_ref_event=0 n_req=943284 n_rd=912522 n_rd_L2_A=0 n_write=0 n_wr_bk=123048 bw_util=0.7845
n_activity=5096045 dram_eff=0.8128
bk0: 57449a 2973199i bk1: 56935a 2971111i bk2: 57235a 2971415i bk3: 57089a 2962887i bk4: 56297a 2993584i bk5: 56296a 2986475i bk6: 56880a 2976244i bk7: 57076a 2957376i bk8: 56914a 2966536i bk9: 56622a 2988272i bk10: 57165a 2971681i bk11: 57097a 2955722i bk12: 57352a 2962977i bk13: 57476a 2954082i bk14: 57653a 2962689i bk15: 56986a 2943259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772148
Row_Buffer_Locality_read = 0.791186
Row_Buffer_Locality_write = 0.207399
Bank_Level_Parallism = 7.553039
Bank_Level_Parallism_Col = 6.094861
Bank_Level_Parallism_Ready = 2.859386
write_to_read_ratio_blp_rw_average = 0.290150
GrpLevelPara = 3.242871 

BW Util details:
bwutil = 0.784508 
total_CMD = 5280101 
util_bw = 4142280 
Wasted_Col = 785514 
Wasted_Row = 98271 
Idle = 254036 

BW Util Bottlenecks: 
RCDc_limit = 749313 
RCDWRc_limit = 52568 
WTRc_limit = 690083 
RTWc_limit = 1124425 
CCDLc_limit = 502158 
rwq = 0 
CCDLc_limit_alone = 357523 
WTRc_limit_alone = 650387 
RTWc_limit_alone = 1019486 

Commands details: 
total_CMD = 5280101 
n_nop = 3857593 
Read = 912522 
Write = 0 
L2_Alloc = 0 
L2_WB = 123048 
n_act = 214935 
n_pre = 214919 
n_ref = 0 
n_req = 943284 
total_req = 1035570 

Dual Bus Interface Util: 
issued_total_row = 429854 
issued_total_col = 1035570 
Row_Bus_Util =  0.081410 
CoL_Bus_Util = 0.196127 
Either_Row_CoL_Bus_Util = 0.269409 
Issued_on_Two_Bus_Simul_Util = 0.008128 
issued_two_Eff = 0.030169 
queue_avg = 29.982048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.982
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3859655 n_act=214809 n_pre=214793 n_ref_event=0 n_req=941972 n_rd=911212 n_rd_L2_A=0 n_write=0 n_wr_bk=123040 bw_util=0.7835
n_activity=5095895 dram_eff=0.8118
bk0: 57170a 2959333i bk1: 56952a 2963414i bk2: 56973a 2973517i bk3: 57094a 2942896i bk4: 56401a 2993270i bk5: 56484a 2973276i bk6: 56990a 2954925i bk7: 57275a 2960769i bk8: 56824a 2956039i bk9: 57036a 2955954i bk10: 56944a 2991418i bk11: 56896a 2958122i bk12: 56986a 2980146i bk13: 57310a 2943051i bk14: 56812a 2973910i bk15: 57065a 2943795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771965
Row_Buffer_Locality_read = 0.790872
Row_Buffer_Locality_write = 0.211866
Bank_Level_Parallism = 7.571378
Bank_Level_Parallism_Col = 6.117845
Bank_Level_Parallism_Ready = 2.875622
write_to_read_ratio_blp_rw_average = 0.290014
GrpLevelPara = 3.244559 

BW Util details:
bwutil = 0.783509 
total_CMD = 5280101 
util_bw = 4137008 
Wasted_Col = 787348 
Wasted_Row = 99322 
Idle = 256423 

BW Util Bottlenecks: 
RCDc_limit = 751008 
RCDWRc_limit = 52479 
WTRc_limit = 694781 
RTWc_limit = 1131475 
CCDLc_limit = 501386 
rwq = 0 
CCDLc_limit_alone = 356065 
WTRc_limit_alone = 654181 
RTWc_limit_alone = 1026754 

Commands details: 
total_CMD = 5280101 
n_nop = 3859655 
Read = 911212 
Write = 0 
L2_Alloc = 0 
L2_WB = 123040 
n_act = 214809 
n_pre = 214793 
n_ref = 0 
n_req = 941972 
total_req = 1034252 

Dual Bus Interface Util: 
issued_total_row = 429602 
issued_total_col = 1034252 
Row_Bus_Util =  0.081362 
CoL_Bus_Util = 0.195877 
Either_Row_CoL_Bus_Util = 0.269019 
Issued_on_Two_Bus_Simul_Util = 0.008221 
issued_two_Eff = 0.030559 
queue_avg = 30.171331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.1713
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5280101 n_nop=3857322 n_act=215074 n_pre=215058 n_ref_event=0 n_req=944528 n_rd=913770 n_rd_L2_A=0 n_write=0 n_wr_bk=123032 bw_util=0.7854
n_activity=5091523 dram_eff=0.8145
bk0: 57084a 2954767i bk1: 56881a 2942991i bk2: 56886a 2939912i bk3: 57120a 2916526i bk4: 56596a 2932292i bk5: 56388a 2923672i bk6: 57733a 2907921i bk7: 57737a 2886268i bk8: 57121a 2937769i bk9: 56957a 2915563i bk10: 56941a 2932649i bk11: 57294a 2909205i bk12: 57436a 2928151i bk13: 57419a 2903765i bk14: 56993a 2917544i bk15: 57184a 2938696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772301
Row_Buffer_Locality_read = 0.791048
Row_Buffer_Locality_write = 0.215359
Bank_Level_Parallism = 7.708447
Bank_Level_Parallism_Col = 6.251935
Bank_Level_Parallism_Ready = 2.933309
write_to_read_ratio_blp_rw_average = 0.291679
GrpLevelPara = 3.266932 

BW Util details:
bwutil = 0.785441 
total_CMD = 5280101 
util_bw = 4147208 
Wasted_Col = 770433 
Wasted_Row = 100097 
Idle = 262363 

BW Util Bottlenecks: 
RCDc_limit = 735318 
RCDWRc_limit = 51010 
WTRc_limit = 684348 
RTWc_limit = 1125341 
CCDLc_limit = 490622 
rwq = 0 
CCDLc_limit_alone = 346381 
WTRc_limit_alone = 644771 
RTWc_limit_alone = 1020677 

Commands details: 
total_CMD = 5280101 
n_nop = 3857322 
Read = 913770 
Write = 0 
L2_Alloc = 0 
L2_WB = 123032 
n_act = 215074 
n_pre = 215058 
n_ref = 0 
n_req = 944528 
total_req = 1036802 

Dual Bus Interface Util: 
issued_total_row = 430132 
issued_total_col = 1036802 
Row_Bus_Util =  0.081463 
CoL_Bus_Util = 0.196360 
Either_Row_CoL_Bus_Util = 0.269461 
Issued_on_Two_Bus_Simul_Util = 0.008363 
issued_two_Eff = 0.031034 
queue_avg = 31.294359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2944

========= L2 cache stats =========
L2_cache_bank[0]: Access = 669239, Miss = 457595, Miss_rate = 0.684, Pending_hits = 12062, Reservation_fails = 115
L2_cache_bank[1]: Access = 585920, Miss = 455842, Miss_rate = 0.778, Pending_hits = 4146, Reservation_fails = 189
L2_cache_bank[2]: Access = 582024, Miss = 456003, Miss_rate = 0.783, Pending_hits = 3813, Reservation_fails = 201
L2_cache_bank[3]: Access = 578936, Miss = 455883, Miss_rate = 0.787, Pending_hits = 3688, Reservation_fails = 0
L2_cache_bank[4]: Access = 636600, Miss = 456746, Miss_rate = 0.717, Pending_hits = 9931, Reservation_fails = 372
L2_cache_bank[5]: Access = 585743, Miss = 456034, Miss_rate = 0.779, Pending_hits = 4560, Reservation_fails = 443
L2_cache_bank[6]: Access = 580112, Miss = 455246, Miss_rate = 0.785, Pending_hits = 3950, Reservation_fails = 119
L2_cache_bank[7]: Access = 579500, Miss = 456241, Miss_rate = 0.787, Pending_hits = 3982, Reservation_fails = 296
L2_cache_bank[8]: Access = 667430, Miss = 456797, Miss_rate = 0.684, Pending_hits = 13720, Reservation_fails = 0
L2_cache_bank[9]: Access = 585775, Miss = 456843, Miss_rate = 0.780, Pending_hits = 4473, Reservation_fails = 0
L2_cache_bank[10]: Access = 579717, Miss = 455425, Miss_rate = 0.786, Pending_hits = 4294, Reservation_fails = 371
L2_cache_bank[11]: Access = 579605, Miss = 456563, Miss_rate = 0.788, Pending_hits = 3866, Reservation_fails = 0
L2_cache_bank[12]: Access = 637021, Miss = 457543, Miss_rate = 0.718, Pending_hits = 8750, Reservation_fails = 158
L2_cache_bank[13]: Access = 586634, Miss = 456913, Miss_rate = 0.779, Pending_hits = 4165, Reservation_fails = 0
L2_cache_bank[14]: Access = 582798, Miss = 456703, Miss_rate = 0.784, Pending_hits = 3741, Reservation_fails = 314
L2_cache_bank[15]: Access = 579153, Miss = 456243, Miss_rate = 0.788, Pending_hits = 3626, Reservation_fails = 100
L2_cache_bank[16]: Access = 667711, Miss = 456421, Miss_rate = 0.684, Pending_hits = 12753, Reservation_fails = 41
L2_cache_bank[17]: Access = 586882, Miss = 456875, Miss_rate = 0.778, Pending_hits = 4313, Reservation_fails = 222
L2_cache_bank[18]: Access = 583441, Miss = 456945, Miss_rate = 0.783, Pending_hits = 4100, Reservation_fails = 94
L2_cache_bank[19]: Access = 578272, Miss = 455577, Miss_rate = 0.788, Pending_hits = 3869, Reservation_fails = 0
L2_cache_bank[20]: Access = 635391, Miss = 455100, Miss_rate = 0.716, Pending_hits = 9009, Reservation_fails = 0
L2_cache_bank[21]: Access = 585418, Miss = 456112, Miss_rate = 0.779, Pending_hits = 4478, Reservation_fails = 404
L2_cache_bank[22]: Access = 582009, Miss = 456790, Miss_rate = 0.785, Pending_hits = 3929, Reservation_fails = 0
L2_cache_bank[23]: Access = 580916, Miss = 456980, Miss_rate = 0.787, Pending_hits = 3952, Reservation_fails = 71
L2_total_cache_accesses = 14396247
L2_total_cache_misses = 10953420
L2_total_cache_miss_rate = 0.7609
L2_total_cache_pending_hits = 139170
L2_total_cache_reservation_fails = 3510
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 226341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1915305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5744551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 30013
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1583471
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 109157
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 823391
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3510
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 2470173
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 109157
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1493845
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7916210
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 4986192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1493845
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3510
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.222

icnt_total_pkts_mem_to_simt=14396247
icnt_total_pkts_simt_to_mem=10656603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10656603
Req_Network_cycles = 2058946
Req_Network_injected_packets_per_cycle =       5.1758 
Req_Network_conflicts_per_cycle =       1.1009
Req_Network_conflicts_per_cycle_util =       1.1371
Req_Bank_Level_Parallism =       5.3463
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4541
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2159

Reply_Network_injected_packets_num = 14396247
Reply_Network_cycles = 2058946
Reply_Network_injected_packets_per_cycle =        6.9920
Reply_Network_conflicts_per_cycle =        3.7351
Reply_Network_conflicts_per_cycle_util =       3.7725
Reply_Bank_Level_Parallism =       7.0621
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1280
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2331
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 55 min, 58 sec (21358 sec)
gpgpu_simulation_rate = 41936 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
gpgpu_silicon_slowdown = 14218750x
GPGPU-Sim PTX: in cudaUnbindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   Name corresponding to textureReference: tex_x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [vector] = 21269888.007000 ms.
Verifying...
	runtime [serial] = 315.342000 ms.
	[max error  0.000000]
Correct
GPGPU-Sim: *** exit detected ***
