0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/jayaa/Documents/Vivado/assign1_halfadder/assign1_halfadder.srcs/sources_1/new/Half_add.v,1647684350,verilog,,C:/Users/jayaa/Documents/Vivado/assign3_fulladder/assign3_fulladder.srcs/sources_1/new/fulladder.v,,Half_add,,,,,,,,
C:/Users/jayaa/Documents/Vivado/assign3_fulladder/assign3_fulladder.srcs/sources_1/new/fulladder.v,1650456254,verilog,,C:/Users/jayaa/Documents/Vivado/assign_ripcarry/assign_ripcarry.srcs/sources_1/new/rip_car_add.v,,fulladder,,,,,,,,
C:/Users/jayaa/Documents/Vivado/assign_ripcarry/assign_ripcarry.sim/sim_1/behav/xsim/glbl.v,1513215260,verilog,,,,glbl,,,,,,,,
C:/Users/jayaa/Documents/Vivado/assign_ripcarry/assign_ripcarry.srcs/sim_1/new/ripp_tb.v,1650456550,verilog,,,,ripp_tb,,,,,,,,
C:/Users/jayaa/Documents/Vivado/assign_ripcarry/assign_ripcarry.srcs/sources_1/new/rip_car_add.v,1649304258,verilog,,C:/Users/jayaa/Documents/Vivado/assign_ripcarry/assign_ripcarry.srcs/sim_1/new/ripp_tb.v,,rip4bit,,,,,,,,
