{"vcs1":{"timestamp_begin":1754381460.324078773, "rt":13.74, "ut":13.89, "st":0.47}}
{"vcselab":{"timestamp_begin":1754381474.142570881, "rt":0.14, "ut":0.11, "st":0.02}}
{"link":{"timestamp_begin":1754381474.338245108, "rt":0.90, "ut":0.67, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754381459.645697048}
{"VCS_COMP_START_TIME": 1754381459.645697048}
{"VCS_COMP_END_TIME": 1754381475.383192221}
{"VCS_USER_OPTIONS": "-full64 -l bus_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top bus_tb -o bus_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user17/qylim/repo/own/work/w3.1/uvm_labs/lab7/design/bus.f -timescale=1ns/1ps"}
{"vcs1": {"peak_mem": 541052}}
{"vcselab": {"peak_mem": 162428}}
