<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › txx9 › tx4938.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>tx4938.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Definitions for TX4937/TX4938</span>
<span class="cm"> * Copyright (C) 2000-2001 Toshiba Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * 2003-2005 (c) MontaVista Software, Inc. This file is licensed under the</span>
<span class="cm"> * terms of the GNU General Public License version 2. This program is</span>
<span class="cm"> * licensed &quot;as is&quot; without any warranty of any kind, whether express</span>
<span class="cm"> * or implied.</span>
<span class="cm"> *</span>
<span class="cm"> * Support for TX4938 in 2.6 - Manish Lachwani (mlachwani@mvista.com)</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_TXX9_TX4938_H</span>
<span class="cp">#define __ASM_TXX9_TX4938_H</span>

<span class="cm">/* some controllers are compatible with 4927 */</span>
<span class="cp">#include &lt;asm/txx9/tx4927.h&gt;</span>

<span class="cp">#ifdef CONFIG_64BIT</span>
<span class="cp">#define TX4938_REG_BASE	0xffffffffff1f0000UL </span><span class="cm">/* == TX4937_REG_BASE */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="cp">#define TX4938_REG_BASE	0xff1f0000UL </span><span class="cm">/* == TX4937_REG_BASE */</span><span class="cp"></span>
<span class="cp">#endif</span>
<span class="cp">#define TX4938_REG_SIZE	0x00010000 </span><span class="cm">/* == TX4937_REG_SIZE */</span><span class="cp"></span>

<span class="cm">/* NDFMC, SRAMC, PCIC1, SPIC: TX4938 only */</span>
<span class="cp">#define TX4938_NDFMC_REG	(TX4938_REG_BASE + 0x5000)</span>
<span class="cp">#define TX4938_SRAMC_REG	(TX4938_REG_BASE + 0x6000)</span>
<span class="cp">#define TX4938_PCIC1_REG	(TX4938_REG_BASE + 0x7000)</span>
<span class="cp">#define TX4938_SDRAMC_REG	(TX4938_REG_BASE + 0x8000)</span>
<span class="cp">#define TX4938_EBUSC_REG	(TX4938_REG_BASE + 0x9000)</span>
<span class="cp">#define TX4938_DMA_REG(ch)	(TX4938_REG_BASE + 0xb000 + (ch) * 0x800)</span>
<span class="cp">#define TX4938_PCIC_REG		(TX4938_REG_BASE + 0xd000)</span>
<span class="cp">#define TX4938_CCFG_REG		(TX4938_REG_BASE + 0xe000)</span>
<span class="cp">#define TX4938_NR_TMR	3</span>
<span class="cp">#define TX4938_TMR_REG(ch)	((TX4938_REG_BASE + 0xf000) + (ch) * 0x100)</span>
<span class="cp">#define TX4938_NR_SIO	2</span>
<span class="cp">#define TX4938_SIO_REG(ch)	((TX4938_REG_BASE + 0xf300) + (ch) * 0x100)</span>
<span class="cp">#define TX4938_PIO_REG		(TX4938_REG_BASE + 0xf500)</span>
<span class="cp">#define TX4938_IRC_REG		(TX4938_REG_BASE + 0xf600)</span>
<span class="cp">#define TX4938_ACLC_REG		(TX4938_REG_BASE + 0xf700)</span>
<span class="cp">#define TX4938_SPI_REG		(TX4938_REG_BASE + 0xf800)</span>

<span class="k">struct</span> <span class="n">tx4938_sramc_reg</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">cr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx4938_ccfg_reg</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">ccfg</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">crir</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">pcfg</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">toea</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">clkctr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">unused0</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">garbc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">unused1</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">unused2</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ramp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">unused3</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">jmpadr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * IRC</span>
<span class="cm"> */</span>

<span class="cp">#define TX4938_IR_ECCERR	0</span>
<span class="cp">#define TX4938_IR_WTOERR	1</span>
<span class="cp">#define TX4938_NUM_IR_INT	6</span>
<span class="cp">#define TX4938_IR_INT(n)	(2 + (n))</span>
<span class="cp">#define TX4938_NUM_IR_SIO	2</span>
<span class="cp">#define TX4938_IR_SIO(n)	(8 + (n))</span>
<span class="cp">#define TX4938_NUM_IR_DMA	4</span>
<span class="cp">#define TX4938_IR_DMA(ch, n)	((ch ? 27 : 10) + (n)) </span><span class="cm">/* 10-13, 27-30 */</span><span class="cp"></span>
<span class="cp">#define TX4938_IR_PIO	14</span>
<span class="cp">#define TX4938_IR_PDMAC	15</span>
<span class="cp">#define TX4938_IR_PCIC	16</span>
<span class="cp">#define TX4938_NUM_IR_TMR	3</span>
<span class="cp">#define TX4938_IR_TMR(n)	(17 + (n))</span>
<span class="cp">#define TX4938_IR_NDFMC	21</span>
<span class="cp">#define TX4938_IR_PCIERR	22</span>
<span class="cp">#define TX4938_IR_PCIPME	23</span>
<span class="cp">#define TX4938_IR_ACLC	24</span>
<span class="cp">#define TX4938_IR_ACLCPME	25</span>
<span class="cp">#define TX4938_IR_PCIC1	26</span>
<span class="cp">#define TX4938_IR_SPI	31</span>
<span class="cp">#define TX4938_NUM_IR	32</span>
<span class="cm">/* multiplex */</span>
<span class="cp">#define TX4938_IR_ETH0	TX4938_IR_INT(4)</span>
<span class="cp">#define TX4938_IR_ETH1	TX4938_IR_INT(3)</span>

<span class="cp">#define TX4938_IRC_INT	2	</span><span class="cm">/* IP[2] in Status register */</span><span class="cp"></span>

<span class="cp">#define TX4938_NUM_PIO	16</span>

<span class="cm">/*</span>
<span class="cm"> * CCFG</span>
<span class="cm"> */</span>
<span class="cm">/* CCFG : Chip Configuration */</span>
<span class="cp">#define TX4938_CCFG_WDRST	0x0000020000000000ULL</span>
<span class="cp">#define TX4938_CCFG_WDREXEN	0x0000010000000000ULL</span>
<span class="cp">#define TX4938_CCFG_BCFG_MASK	0x000000ff00000000ULL</span>
<span class="cp">#define TX4938_CCFG_TINTDIS	0x01000000</span>
<span class="cp">#define TX4938_CCFG_PCI66	0x00800000</span>
<span class="cp">#define TX4938_CCFG_PCIMODE	0x00400000</span>
<span class="cp">#define TX4938_CCFG_PCI1_66	0x00200000</span>
<span class="cp">#define TX4938_CCFG_DIVMODE_MASK	0x001e0000</span>
<span class="cp">#define TX4938_CCFG_DIVMODE_2	(0x4 &lt;&lt; 17)</span>
<span class="cp">#define TX4938_CCFG_DIVMODE_2_5	(0xf &lt;&lt; 17)</span>
<span class="cp">#define TX4938_CCFG_DIVMODE_3	(0x5 &lt;&lt; 17)</span>
<span class="cp">#define TX4938_CCFG_DIVMODE_4	(0x6 &lt;&lt; 17)</span>
<span class="cp">#define TX4938_CCFG_DIVMODE_4_5	(0xd &lt;&lt; 17)</span>
<span class="cp">#define TX4938_CCFG_DIVMODE_8	(0x0 &lt;&lt; 17)</span>
<span class="cp">#define TX4938_CCFG_DIVMODE_10	(0xb &lt;&lt; 17)</span>
<span class="cp">#define TX4938_CCFG_DIVMODE_12	(0x1 &lt;&lt; 17)</span>
<span class="cp">#define TX4938_CCFG_DIVMODE_16	(0x2 &lt;&lt; 17)</span>
<span class="cp">#define TX4938_CCFG_DIVMODE_18	(0x9 &lt;&lt; 17)</span>
<span class="cp">#define TX4938_CCFG_BEOW	0x00010000</span>
<span class="cp">#define TX4938_CCFG_WR	0x00008000</span>
<span class="cp">#define TX4938_CCFG_TOE	0x00004000</span>
<span class="cp">#define TX4938_CCFG_PCIARB	0x00002000</span>
<span class="cp">#define TX4938_CCFG_PCIDIVMODE_MASK	0x00001c00</span>
<span class="cp">#define TX4938_CCFG_PCIDIVMODE_4	(0x1 &lt;&lt; 10)</span>
<span class="cp">#define TX4938_CCFG_PCIDIVMODE_4_5	(0x3 &lt;&lt; 10)</span>
<span class="cp">#define TX4938_CCFG_PCIDIVMODE_5	(0x5 &lt;&lt; 10)</span>
<span class="cp">#define TX4938_CCFG_PCIDIVMODE_5_5	(0x7 &lt;&lt; 10)</span>
<span class="cp">#define TX4938_CCFG_PCIDIVMODE_8	(0x0 &lt;&lt; 10)</span>
<span class="cp">#define TX4938_CCFG_PCIDIVMODE_9	(0x2 &lt;&lt; 10)</span>
<span class="cp">#define TX4938_CCFG_PCIDIVMODE_10	(0x4 &lt;&lt; 10)</span>
<span class="cp">#define TX4938_CCFG_PCIDIVMODE_11	(0x6 &lt;&lt; 10)</span>
<span class="cp">#define TX4938_CCFG_PCI1DMD	0x00000100</span>
<span class="cp">#define TX4938_CCFG_SYSSP_MASK	0x000000c0</span>
<span class="cp">#define TX4938_CCFG_ENDIAN	0x00000004</span>
<span class="cp">#define TX4938_CCFG_HALT	0x00000002</span>
<span class="cp">#define TX4938_CCFG_ACEHOLD	0x00000001</span>

<span class="cm">/* PCFG : Pin Configuration */</span>
<span class="cp">#define TX4938_PCFG_ETH0_SEL	0x8000000000000000ULL</span>
<span class="cp">#define TX4938_PCFG_ETH1_SEL	0x4000000000000000ULL</span>
<span class="cp">#define TX4938_PCFG_ATA_SEL	0x2000000000000000ULL</span>
<span class="cp">#define TX4938_PCFG_ISA_SEL	0x1000000000000000ULL</span>
<span class="cp">#define TX4938_PCFG_SPI_SEL	0x0800000000000000ULL</span>
<span class="cp">#define TX4938_PCFG_NDF_SEL	0x0400000000000000ULL</span>
<span class="cp">#define TX4938_PCFG_SDCLKDLY_MASK	0x30000000</span>
<span class="cp">#define TX4938_PCFG_SDCLKDLY(d)	((d)&lt;&lt;28)</span>
<span class="cp">#define TX4938_PCFG_SYSCLKEN	0x08000000</span>
<span class="cp">#define TX4938_PCFG_SDCLKEN_ALL	0x07800000</span>
<span class="cp">#define TX4938_PCFG_SDCLKEN(ch)	(0x00800000&lt;&lt;(ch))</span>
<span class="cp">#define TX4938_PCFG_PCICLKEN_ALL	0x003f0000</span>
<span class="cp">#define TX4938_PCFG_PCICLKEN(ch)	(0x00010000&lt;&lt;(ch))</span>
<span class="cp">#define TX4938_PCFG_SEL2	0x00000200</span>
<span class="cp">#define TX4938_PCFG_SEL1	0x00000100</span>
<span class="cp">#define TX4938_PCFG_DMASEL_ALL	0x0000000f</span>
<span class="cp">#define TX4938_PCFG_DMASEL0_DRQ0	0x00000000</span>
<span class="cp">#define TX4938_PCFG_DMASEL0_SIO1	0x00000001</span>
<span class="cp">#define TX4938_PCFG_DMASEL1_DRQ1	0x00000000</span>
<span class="cp">#define TX4938_PCFG_DMASEL1_SIO1	0x00000002</span>
<span class="cp">#define TX4938_PCFG_DMASEL2_DRQ2	0x00000000</span>
<span class="cp">#define TX4938_PCFG_DMASEL2_SIO0	0x00000004</span>
<span class="cp">#define TX4938_PCFG_DMASEL3_DRQ3	0x00000000</span>
<span class="cp">#define TX4938_PCFG_DMASEL3_SIO0	0x00000008</span>

<span class="cm">/* CLKCTR : Clock Control */</span>
<span class="cp">#define TX4938_CLKCTR_NDFCKD	0x0001000000000000ULL</span>
<span class="cp">#define TX4938_CLKCTR_NDFRST	0x0000000100000000ULL</span>
<span class="cp">#define TX4938_CLKCTR_ETH1CKD	0x80000000</span>
<span class="cp">#define TX4938_CLKCTR_ETH0CKD	0x40000000</span>
<span class="cp">#define TX4938_CLKCTR_SPICKD	0x20000000</span>
<span class="cp">#define TX4938_CLKCTR_SRAMCKD	0x10000000</span>
<span class="cp">#define TX4938_CLKCTR_PCIC1CKD	0x08000000</span>
<span class="cp">#define TX4938_CLKCTR_DMA1CKD	0x04000000</span>
<span class="cp">#define TX4938_CLKCTR_ACLCKD	0x02000000</span>
<span class="cp">#define TX4938_CLKCTR_PIOCKD	0x01000000</span>
<span class="cp">#define TX4938_CLKCTR_DMACKD	0x00800000</span>
<span class="cp">#define TX4938_CLKCTR_PCICKD	0x00400000</span>
<span class="cp">#define TX4938_CLKCTR_TM0CKD	0x00100000</span>
<span class="cp">#define TX4938_CLKCTR_TM1CKD	0x00080000</span>
<span class="cp">#define TX4938_CLKCTR_TM2CKD	0x00040000</span>
<span class="cp">#define TX4938_CLKCTR_SIO0CKD	0x00020000</span>
<span class="cp">#define TX4938_CLKCTR_SIO1CKD	0x00010000</span>
<span class="cp">#define TX4938_CLKCTR_ETH1RST	0x00008000</span>
<span class="cp">#define TX4938_CLKCTR_ETH0RST	0x00004000</span>
<span class="cp">#define TX4938_CLKCTR_SPIRST	0x00002000</span>
<span class="cp">#define TX4938_CLKCTR_SRAMRST	0x00001000</span>
<span class="cp">#define TX4938_CLKCTR_PCIC1RST	0x00000800</span>
<span class="cp">#define TX4938_CLKCTR_DMA1RST	0x00000400</span>
<span class="cp">#define TX4938_CLKCTR_ACLRST	0x00000200</span>
<span class="cp">#define TX4938_CLKCTR_PIORST	0x00000100</span>
<span class="cp">#define TX4938_CLKCTR_DMARST	0x00000080</span>
<span class="cp">#define TX4938_CLKCTR_PCIRST	0x00000040</span>
<span class="cp">#define TX4938_CLKCTR_TM0RST	0x00000010</span>
<span class="cp">#define TX4938_CLKCTR_TM1RST	0x00000008</span>
<span class="cp">#define TX4938_CLKCTR_TM2RST	0x00000004</span>
<span class="cp">#define TX4938_CLKCTR_SIO0RST	0x00000002</span>
<span class="cp">#define TX4938_CLKCTR_SIO1RST	0x00000001</span>

<span class="cm">/*</span>
<span class="cm"> * DMA</span>
<span class="cm"> */</span>
<span class="cm">/* bits for MCR */</span>
<span class="cp">#define TX4938_DMA_MCR_EIS(ch)	(0x10000000&lt;&lt;(ch))</span>
<span class="cp">#define TX4938_DMA_MCR_DIS(ch)	(0x01000000&lt;&lt;(ch))</span>
<span class="cp">#define TX4938_DMA_MCR_RSFIF	0x00000080</span>
<span class="cp">#define TX4938_DMA_MCR_FIFUM(ch)	(0x00000008&lt;&lt;(ch))</span>
<span class="cp">#define TX4938_DMA_MCR_RPRT	0x00000002</span>
<span class="cp">#define TX4938_DMA_MCR_MSTEN	0x00000001</span>

<span class="cm">/* bits for CCRn */</span>
<span class="cp">#define TX4938_DMA_CCR_IMMCHN	0x20000000</span>
<span class="cp">#define TX4938_DMA_CCR_USEXFSZ	0x10000000</span>
<span class="cp">#define TX4938_DMA_CCR_LE	0x08000000</span>
<span class="cp">#define TX4938_DMA_CCR_DBINH	0x04000000</span>
<span class="cp">#define TX4938_DMA_CCR_SBINH	0x02000000</span>
<span class="cp">#define TX4938_DMA_CCR_CHRST	0x01000000</span>
<span class="cp">#define TX4938_DMA_CCR_RVBYTE	0x00800000</span>
<span class="cp">#define TX4938_DMA_CCR_ACKPOL	0x00400000</span>
<span class="cp">#define TX4938_DMA_CCR_REQPL	0x00200000</span>
<span class="cp">#define TX4938_DMA_CCR_EGREQ	0x00100000</span>
<span class="cp">#define TX4938_DMA_CCR_CHDN	0x00080000</span>
<span class="cp">#define TX4938_DMA_CCR_DNCTL	0x00060000</span>
<span class="cp">#define TX4938_DMA_CCR_EXTRQ	0x00010000</span>
<span class="cp">#define TX4938_DMA_CCR_INTRQD	0x0000e000</span>
<span class="cp">#define TX4938_DMA_CCR_INTENE	0x00001000</span>
<span class="cp">#define TX4938_DMA_CCR_INTENC	0x00000800</span>
<span class="cp">#define TX4938_DMA_CCR_INTENT	0x00000400</span>
<span class="cp">#define TX4938_DMA_CCR_CHNEN	0x00000200</span>
<span class="cp">#define TX4938_DMA_CCR_XFACT	0x00000100</span>
<span class="cp">#define TX4938_DMA_CCR_SMPCHN	0x00000020</span>
<span class="cp">#define TX4938_DMA_CCR_XFSZ(order)	(((order) &lt;&lt; 2) &amp; 0x0000001c)</span>
<span class="cp">#define TX4938_DMA_CCR_XFSZ_1W	TX4938_DMA_CCR_XFSZ(2)</span>
<span class="cp">#define TX4938_DMA_CCR_XFSZ_2W	TX4938_DMA_CCR_XFSZ(3)</span>
<span class="cp">#define TX4938_DMA_CCR_XFSZ_4W	TX4938_DMA_CCR_XFSZ(4)</span>
<span class="cp">#define TX4938_DMA_CCR_XFSZ_8W	TX4938_DMA_CCR_XFSZ(5)</span>
<span class="cp">#define TX4938_DMA_CCR_XFSZ_16W	TX4938_DMA_CCR_XFSZ(6)</span>
<span class="cp">#define TX4938_DMA_CCR_XFSZ_32W	TX4938_DMA_CCR_XFSZ(7)</span>
<span class="cp">#define TX4938_DMA_CCR_MEMIO	0x00000002</span>
<span class="cp">#define TX4938_DMA_CCR_SNGAD	0x00000001</span>

<span class="cm">/* bits for CSRn */</span>
<span class="cp">#define TX4938_DMA_CSR_CHNEN	0x00000400</span>
<span class="cp">#define TX4938_DMA_CSR_STLXFER	0x00000200</span>
<span class="cp">#define TX4938_DMA_CSR_CHNACT	0x00000100</span>
<span class="cp">#define TX4938_DMA_CSR_ABCHC	0x00000080</span>
<span class="cp">#define TX4938_DMA_CSR_NCHNC	0x00000040</span>
<span class="cp">#define TX4938_DMA_CSR_NTRNFC	0x00000020</span>
<span class="cp">#define TX4938_DMA_CSR_EXTDN	0x00000010</span>
<span class="cp">#define TX4938_DMA_CSR_CFERR	0x00000008</span>
<span class="cp">#define TX4938_DMA_CSR_CHERR	0x00000004</span>
<span class="cp">#define TX4938_DMA_CSR_DESERR	0x00000002</span>
<span class="cp">#define TX4938_DMA_CSR_SORERR	0x00000001</span>

<span class="cp">#define tx4938_sdramcptr	tx4927_sdramcptr</span>
<span class="cp">#define tx4938_ebuscptr		tx4927_ebuscptr</span>
<span class="cp">#define tx4938_pcicptr		tx4927_pcicptr</span>
<span class="cp">#define tx4938_pcic1ptr \</span>
<span class="cp">		((struct tx4927_pcic_reg __iomem *)TX4938_PCIC1_REG)</span>
<span class="cp">#define tx4938_ccfgptr \</span>
<span class="cp">		((struct tx4938_ccfg_reg __iomem *)TX4938_CCFG_REG)</span>
<span class="cp">#define tx4938_pioptr		((struct txx9_pio_reg __iomem *)TX4938_PIO_REG)</span>
<span class="cp">#define tx4938_sramcptr \</span>
<span class="cp">		((struct tx4938_sramc_reg __iomem *)TX4938_SRAMC_REG)</span>


<span class="cp">#define TX4938_REV_PCODE()	\</span>
<span class="cp">	((__u32)__raw_readq(&amp;tx4938_ccfgptr-&gt;crir) &gt;&gt; 16)</span>

<span class="cp">#define tx4938_ccfg_clear(bits)	tx4927_ccfg_clear(bits)</span>
<span class="cp">#define tx4938_ccfg_set(bits)	tx4927_ccfg_set(bits)</span>
<span class="cp">#define tx4938_ccfg_change(change, new)	tx4927_ccfg_change(change, new)</span>

<span class="cp">#define TX4938_SDRAMC_CR(ch)	TX4927_SDRAMC_CR(ch)</span>
<span class="cp">#define TX4938_SDRAMC_BA(ch)	TX4927_SDRAMC_BA(ch)</span>
<span class="cp">#define TX4938_SDRAMC_SIZE(ch)	TX4927_SDRAMC_SIZE(ch)</span>

<span class="cp">#define TX4938_EBUSC_CR(ch)	TX4927_EBUSC_CR(ch)</span>
<span class="cp">#define TX4938_EBUSC_BA(ch)	TX4927_EBUSC_BA(ch)</span>
<span class="cp">#define TX4938_EBUSC_SIZE(ch)	TX4927_EBUSC_SIZE(ch)</span>
<span class="cp">#define TX4938_EBUSC_WIDTH(ch)	TX4927_EBUSC_WIDTH(ch)</span>

<span class="cp">#define tx4938_get_mem_size() tx4927_get_mem_size()</span>
<span class="kt">void</span> <span class="n">tx4938_wdt_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_time_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmrnr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_sio_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cts_mask</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_spi_init</span><span class="p">(</span><span class="kt">int</span> <span class="n">busid</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_ethaddr_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">addr0</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">addr1</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tx4938_report_pciclk</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_report_pci1clk</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tx4938_pciclk66_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">pci_dev</span><span class="p">;</span>
<span class="kt">int</span> <span class="n">tx4938_pcic1_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_setup_pcierr_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_mtd_init</span><span class="p">(</span><span class="kt">int</span> <span class="n">ch</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_ndfmc_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hold</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">spw</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">tx4938ide_platform_info</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * I/O port shift, for platforms with ports that are</span>
<span class="cm">	 * constantly spaced and need larger than the 1-byte</span>
<span class="cm">	 * spacing used by ata_std_ports().</span>
<span class="cm">	 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ioport_shift</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gbus_clock</span><span class="p">;</span>	<span class="cm">/*  0 means no PIO mode tuning. */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ebus_ch</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">tx4938_ata_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span><span class="p">,</span> <span class="kt">int</span> <span class="n">tune</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_dmac_init</span><span class="p">(</span><span class="kt">int</span> <span class="n">memcpy_chan0</span><span class="p">,</span> <span class="kt">int</span> <span class="n">memcpy_chan1</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_aclc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4938_sramc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
