
---------- Begin Simulation Statistics ----------
final_tick                                86695397500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 318127                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684988                       # Number of bytes of host memory used
host_op_rate                                   318751                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   314.34                       # Real time elapsed on the host
host_tick_rate                              275801227                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086695                       # Number of seconds simulated
sim_ticks                                 86695397500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693409                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095377                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101821                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727569                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477652                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.733908                       # CPI: cycles per instruction
system.cpu.discardedOps                        190597                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609982                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402176                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001324                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        40749201                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.576732                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        173390795                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132641594                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        545825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           70                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       550734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1257                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1104157                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1269                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109041                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190533                       # Transaction distribution
system.membus.trans_dist::CleanEvict            77951                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168300                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168299                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109041                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       823165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 823165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29943872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29943872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            277341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  277341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              277341                       # Request fanout histogram
system.membus.respLayer1.occupancy         1504937500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1365689000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            309716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       648776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           33                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          171652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243708                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       309039                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1656194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1657581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     64703360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               64748800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          269729                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12194112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           823154                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001644                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040867                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 821813     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1329      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             823154                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1010354500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         829121997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1015500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               276063                       # number of demand (read+write) hits
system.l2.demand_hits::total                   276081                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data              276063                       # number of overall hits
system.l2.overall_hits::total                  276081                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276685                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277344                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            276685                       # number of overall misses
system.l2.overall_misses::total                277344                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24108710500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24160789500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52079000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24108710500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24160789500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           552748                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               553425                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          552748                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              553425                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.500563                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.501141                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.500563                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.501141                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79027.314112                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87134.143521                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87114.880798                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79027.314112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87134.143521                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87114.880798                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190533                       # number of writebacks
system.l2.writebacks::total                    190533                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            277341                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277341                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45489000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21341702500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21387191500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45489000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21341702500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21387191500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.500557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.501136                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.500557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.501136                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69027.314112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77134.408816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77115.145254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69027.314112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77134.408816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77115.145254                       # average overall mshr miss latency
system.l2.replacements                         269729                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       458243                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           458243                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       458243                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       458243                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           33                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               33                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           33                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           33                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             75409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 75409                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168300                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168300                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15125007500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15125007500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.690578                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.690578                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89869.325609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89869.325609                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13442017500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13442017500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.690578                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.690578                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79869.385027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79869.385027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52079000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52079000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79027.314112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79027.314112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45489000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45489000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69027.314112                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69027.314112                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        200654                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            200654                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8983703000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8983703000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       309039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        309039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.350716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.350716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82886.958527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82886.958527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7899685000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7899685000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.350707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.350707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72887.425956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72887.425956                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8040.826270                       # Cycle average of tags in use
system.l2.tags.total_refs                     1104059                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277921                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.972564                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.298622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        22.872613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7971.655035                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981546                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4086                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9110617                       # Number of tag accesses
system.l2.tags.data_accesses                  9110617                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17707584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17749760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12194112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12194112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          276681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              277340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       190533                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             190533                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            486485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         204250566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             204737051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       486485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           486485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      140654664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            140654664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      140654664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           486485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        204250566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            345391715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    190533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010227126250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11314                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11314                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              751308                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             179428                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      277341                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190533                       # Number of write requests accepted
system.mem_ctrls.readBursts                    277341                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    639                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11929                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4763164000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1383510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9951326500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17214.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35964.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   154902                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98739                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                277341                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  205492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       213553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    140.013730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.193118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.667296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       157702     73.85%     73.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30759     14.40%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4222      1.98%     90.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2250      1.05%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10136      4.75%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          993      0.46%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          523      0.24%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          448      0.21%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6520      3.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       213553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.455365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.846204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.474970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11255     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      0.13%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           30      0.27%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11314                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.837812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.805118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.061920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6817     60.25%     60.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              120      1.06%     61.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3794     33.53%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              562      4.97%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11314                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17708928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12192192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17749824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12194112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       204.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    204.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86695377000                       # Total gap between requests
system.mem_ctrls.avgGap                     185296.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17666752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12192192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 486484.879430883331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 203779583.570165902376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140632517.429774761200                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       276682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       190533                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18498250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9932828250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2051758961500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28070.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35899.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10768522.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            761645220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            404805060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           984648840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          495592020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6843401760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25496677410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11820146400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46806916710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.900826                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30465371250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2894840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  53335186250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            763201740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            405628575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           991003440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          498833640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6843401760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25948363080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11439779520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46890211755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.861604                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29477202750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2894840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54323354750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     86695397500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662666                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662666                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662666                       # number of overall hits
system.cpu.icache.overall_hits::total         9662666                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53977000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53977000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53977000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53977000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663343                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663343                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663343                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663343                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79729.689808                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79729.689808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79729.689808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79729.689808                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           33                       # number of writebacks
system.cpu.icache.writebacks::total                33                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53300000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53300000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78729.689808                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78729.689808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78729.689808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78729.689808                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662666                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662666                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53977000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53977000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79729.689808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79729.689808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53300000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53300000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78729.689808                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78729.689808                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           521.259919                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663343                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14273.771049                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   521.259919                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.254521                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.254521                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          644                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          538                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.314453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327363                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327363                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51470910                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51470910                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51471417                       # number of overall hits
system.cpu.dcache.overall_hits::total        51471417                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       603399                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         603399                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       611311                       # number of overall misses
system.cpu.dcache.overall_misses::total        611311                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29439286500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29439286500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29439286500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29439286500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52074309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52074309                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082728                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082728                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011587                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011587                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011737                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011737                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48789.087320                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48789.087320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48157.625987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48157.625987                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       194542                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3244                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.969790                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       458243                       # number of writebacks
system.cpu.dcache.writebacks::total            458243                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58557                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58557                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       544842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       544842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       552748                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       552748                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27239344000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27239344000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27839284499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27839284499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010463                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010463                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010613                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010613                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49994.941653                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49994.941653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50365.237864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50365.237864                       # average overall mshr miss latency
system.cpu.dcache.replacements                 550699                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40823065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40823065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       301143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        301143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11257414000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11257414000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41124208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41124208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37382.286821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37382.286821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       301133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       301133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10955534000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10955534000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36381.047577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36381.047577                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10647845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10647845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       302256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       302256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18181872500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18181872500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60153.884456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60153.884456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58547                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58547                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16283810000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16283810000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66816.613256                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66816.613256                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    599940499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    599940499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75884.201746                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75884.201746                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2013.793901                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024240                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            552747                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.119443                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2013.793901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104718355                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104718355                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86695397500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
