Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's9234_1_bench' from file '../rtl/s9234_1.v'.
  Done elaborating 's9234_1_bench'.
Deleting 66 sequential instances.  They do not transitively
  drive any primary outputs.
Mapping s9234_1_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      53344   -1350  g204_reg/CK --> g29_reg/D
 area_map        51854   -1342  g204_reg/CK --> g33_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      51854   -1342         0 g204_reg/CK --> g33_reg/D
 incr_delay      52105   -1298         0 g6_reg/CK --> g11_reg/D
 incr_delay      52152   -1293         0 g6_reg/CK --> g11_reg/D

  Done mapping s9234_1_bench
  Synthesis succeeded.
  Incrementally optimizing s9234_1_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      52152   -1293         0 g6_reg/CK --> g11_reg/D
 incr_delay      52701   -1242         0 g6_reg/CK --> g11_reg/D
 incr_delay      52941   -1210         0 g6_reg/CK --> g3_reg/D
 incr_delay      52952   -1209         0 g6_reg/CK --> g7_reg/D
 init_drc        52952   -1209         0 g6_reg/CK --> g7_reg/D
 init_area       52952   -1209         0 g6_reg/CK --> g7_reg/D
 rem_buf         52209   -1209         0 g693_reg/CK --> g33_reg/D
 rem_inv         50824   -1209         0 g693_reg/CK --> g33_reg/D
 merge_bi        50186   -1209         0 g6_reg/CK --> g7_reg/D
 glob_area       50077   -1209         0 g6_reg/CK --> g7_reg/D
 area_down       50050   -1209         0 g6_reg/CK --> g7_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      50050   -1209         0 g6_reg/CK --> g7_reg/D
 init_drc        50050   -1209         0 g6_reg/CK --> g7_reg/D
 init_area       50050   -1209         0 g6_reg/CK --> g7_reg/D
 rem_buf         49982   -1209         0 g6_reg/CK --> g7_reg/D
 rem_inv         49847   -1209         0 g6_reg/CK --> g7_reg/D
 glob_area       49841   -1209         0 g6_reg/CK --> g7_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      49841   -1209         0 g6_reg/CK --> g7_reg/D
 init_area       49841   -1209         0 g6_reg/CK --> g7_reg/D

  Done mapping s9234_1_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:40 PM
  Module:                 s9234_1_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
g6_reg/CK                                     0               0 R
g6_reg/Q            DFFSRX1      2   12.5    46     +95      95 F
g11594/A                                             +0      95  
g11594/Y            INVX1        2   12.6    38     +38     133 R
g11459/A                                             +0     133  
g11459/Y            NAND2X1      1    6.2    38     +37     170 F
g11332/B                                             +0     170  
g11332/Y            NAND2X1      2   12.6    46     +42     212 R
g11331/A                                             +0     212  
g11331/Y            INVX1        1    6.3    24     +25     237 F
g11202/A                                             +0     237  
g11202/Y            MX2X1        2   12.5    41     +85     322 F
g11201/A                                             +0     322  
g11201/Y            INVX1        1   12.6    38     +36     359 R
g11851/A                                             +0     359  
g11851/Y            NAND2X2      3   22.3    50     +49     407 F
g11932/A0                                            +0     407  
g11932/Y            AOI21X1      1    6.1    54     +45     452 R
g11931/A                                             +0     452  
g11931/Y            OR2X1        2   14.4    40     +70     523 R
g11994/A                                             +0     523  
g11994/Y            AND2X1       1   12.6    38     +70     593 R
g10874/A                                             +0     593  
g10874/Y            INVX2        3   20.6    29     +32     624 F
g49/B                                                +0     624  
g49/Y               NOR2X1       3   18.8    76     +56     680 R
g10841/A                                             +0     680  
g10841/Y            INVX1        1    8.0    34     +32     712 F
g33/B                                                +0     712  
g33/Y               NOR2X1       2   18.9    77     +57     769 R
g11794/A                                             +0     769  
g11794/Y            INVX2        4   37.7    51     +52     820 F
g10817/A                                             +0     820  
g10817/Y            INVX2        3   22.1    37     +36     857 R
g10761/A0                                            +0     857  
g10761/Y            AOI21X1      1    6.3    65     +57     914 F
g10733/A                                             +0     914  
g10733/Y            NAND2X1      1   11.1    50     +43     956 R
g10636/C                                             +0     956  
g10636/Y            OR4X1        1   18.7    50    +104    1060 R
g3_reg/D            DFFSRX1                          +0    1060  
g3_reg/CK           setup                     0    +149    1209 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :   -1209ps (TIMING VIOLATION)
Start-point  : g6_reg/CK
End-point    : g3_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:40 PM
  Module:                 s9234_1_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                              
  Gate   Instances    Area     Library  
----------------------------------------
ADDHX1           1    135.907    gsclib 
AND2X1          56   1756.328    gsclib 
AOI21X1         28    878.164    gsclib 
AOI22X1         23    961.814    gsclib 
CLKBUFX1         3     78.408    gsclib 
CLKBUFX3         1     31.363    gsclib 
DFFSRX1        145  23496.235    gsclib 
INVX1          209   4369.981    gsclib 
INVX2           18    470.448    gsclib 
MX2X1           48   3010.848    gsclib 
NAND2X1        171   4469.256    gsclib 
NAND2X2         21    768.390    gsclib 
NAND3X1         43   1573.370    gsclib 
NAND4X1         14    585.452    gsclib 
NOR2X1          83   2169.288    gsclib 
OAI21X1         25   1045.450    gsclib 
OAI22X1          4    250.904    gsclib 
OR2X1           38   1191.794    gsclib 
OR4X1            8    585.448    gsclib 
XOR2X1          35   2012.465    gsclib 
----------------------------------------
total          974  49841.313           

                                      
   Type    Instances    Area   Area % 
--------------------------------------
sequential       145 23496.235   47.1 
inverter         227  4840.429    9.7 
buffer             4   109.771    0.2 
logic            598 21394.878   42.9 
--------------------------------------
total            974 49841.313  100.0 

Normal exit.
