RTL:

`timescale 1ns / 1ps
//Date : 14/04/2025
//Name : Shankhalika Mallick

// DAY-40 S-R FLIPFLOP

module SR(clk,S,R,Q,Qbar);
input S,R, clk;
output reg Q=1'b0;
output Qbar;
assign Qbar=~Q;
always @(posedge clk)
begin
  case ({S,R})
  2'b00: Q<=Q;
  2'b01: Q=0;
  2'b10: Q=1;
  2'b11: Q<=1'bx;
  default: Q<=Q;
  endcase
end
endmodule




`timescale 1ns / 1ps
//Date : 14/04/2025
//Name : Shankhalika Mallick

// DAY-40 SR TO D FLIPFLOP

`include "SR.v"
module SR_TO_D(clk,D,Q,Qbar);
input D, clk;
output  Q,Qbar;
wire S,R;
SR ob(clk,S,R,Q,Qbar);
assign S=D;
assign R=~D;
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:

 `include "SR_TO_D.v"
`timescale 1ns/1ps

module FF_TB();
reg A,B, clk;
wire Q, Qbar;

 SR_TO_D ob6(clk,B,Q,Qbar);

always 
 #5 clk=~clk;
initial 
begin
    clk=1'b0;
     A=0; B=0;
    #15 A=1; B=0;
    #15 A=0; B=1;
    #15 A=0; B=0;
    #15 A=1; B=1;
end
initial
begin
    #11 $display("B \tQ \tQbar");
     $monitor(" %b\t%b\t%b",B,Q,Qbar);  // for D and TFF
    #70 $finish;
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:
[Running] FF_TB.v
B 	Q 	Qbar
 0	0	  1
 1	0	  1
 1	1	  0
 0	0	  1
 1	0	  1
 1	1  	0
FF_TB.v:55: $finish called at 81000 (1ps)
[Done] exit with code=0 in 0.368 seconds


