<profile>

<section name = "Vivado HLS Report for 'Duplicate183'" level="0">
<item name = "Date">Thu Feb 24 01:30:58 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">image_filter</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.268 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">308641, 308641, 3.086 ms, 3.086 ms, 308641, 308641, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">308640, 308640, 643, -, -, 480, no</column>
<column name=" + loop_width">640, 640, 2, 1, 1, 640, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 65, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 159, -</column>
<column name="Register">-, -, 37, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_274_p2">+, 0, 0, 15, 9, 1</column>
<column name="j_V_fu_286_p2">+, 0, 0, 14, 10, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1557_fu_268_p2">icmp, 0, 0, 13, 9, 7</column>
<column name="icmp_ln1558_fu_280_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="dst1_data_stream_V3_blk_n">9, 2, 1, 2</column>
<column name="dst1_data_stream_V4_blk_n">9, 2, 1, 2</column>
<column name="dst1_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="dst2_data_stream_V5_blk_n">9, 2, 1, 2</column>
<column name="dst2_data_stream_V6_blk_n">9, 2, 1, 2</column>
<column name="dst2_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src_data_stream_V1_blk_n">9, 2, 1, 2</column>
<column name="src_data_stream_V2_blk_n">9, 2, 1, 2</column>
<column name="src_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_5_reg_257">9, 2, 10, 20</column>
<column name="t_V_reg_246">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_V_reg_296">9, 0, 9, 0</column>
<column name="icmp_ln1558_reg_301">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t_V_5_reg_257">10, 0, 10, 0</column>
<column name="t_V_reg_246">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Duplicate183, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Duplicate183, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Duplicate183, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Duplicate183, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Duplicate183, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Duplicate183, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Duplicate183, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Duplicate183, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Duplicate183, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Duplicate183, return value</column>
<column name="src_data_stream_V_dout">in, 8, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_empty_n">in, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_read">out, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V1_dout">in, 8, ap_fifo, src_data_stream_V1, pointer</column>
<column name="src_data_stream_V1_empty_n">in, 1, ap_fifo, src_data_stream_V1, pointer</column>
<column name="src_data_stream_V1_read">out, 1, ap_fifo, src_data_stream_V1, pointer</column>
<column name="src_data_stream_V2_dout">in, 8, ap_fifo, src_data_stream_V2, pointer</column>
<column name="src_data_stream_V2_empty_n">in, 1, ap_fifo, src_data_stream_V2, pointer</column>
<column name="src_data_stream_V2_read">out, 1, ap_fifo, src_data_stream_V2, pointer</column>
<column name="dst1_data_stream_V_din">out, 8, ap_fifo, dst1_data_stream_V, pointer</column>
<column name="dst1_data_stream_V_full_n">in, 1, ap_fifo, dst1_data_stream_V, pointer</column>
<column name="dst1_data_stream_V_write">out, 1, ap_fifo, dst1_data_stream_V, pointer</column>
<column name="dst1_data_stream_V3_din">out, 8, ap_fifo, dst1_data_stream_V3, pointer</column>
<column name="dst1_data_stream_V3_full_n">in, 1, ap_fifo, dst1_data_stream_V3, pointer</column>
<column name="dst1_data_stream_V3_write">out, 1, ap_fifo, dst1_data_stream_V3, pointer</column>
<column name="dst1_data_stream_V4_din">out, 8, ap_fifo, dst1_data_stream_V4, pointer</column>
<column name="dst1_data_stream_V4_full_n">in, 1, ap_fifo, dst1_data_stream_V4, pointer</column>
<column name="dst1_data_stream_V4_write">out, 1, ap_fifo, dst1_data_stream_V4, pointer</column>
<column name="dst2_data_stream_V_din">out, 8, ap_fifo, dst2_data_stream_V, pointer</column>
<column name="dst2_data_stream_V_full_n">in, 1, ap_fifo, dst2_data_stream_V, pointer</column>
<column name="dst2_data_stream_V_write">out, 1, ap_fifo, dst2_data_stream_V, pointer</column>
<column name="dst2_data_stream_V5_din">out, 8, ap_fifo, dst2_data_stream_V5, pointer</column>
<column name="dst2_data_stream_V5_full_n">in, 1, ap_fifo, dst2_data_stream_V5, pointer</column>
<column name="dst2_data_stream_V5_write">out, 1, ap_fifo, dst2_data_stream_V5, pointer</column>
<column name="dst2_data_stream_V6_din">out, 8, ap_fifo, dst2_data_stream_V6, pointer</column>
<column name="dst2_data_stream_V6_full_n">in, 1, ap_fifo, dst2_data_stream_V6, pointer</column>
<column name="dst2_data_stream_V6_write">out, 1, ap_fifo, dst2_data_stream_V6, pointer</column>
</table>
</item>
</section>
</profile>
