git clone --depth 1 --no-tags https://github.com/lucky-wfw/IC_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311017829
git clone --depth 1 --no-tags https://github.com/AugustinJose1221/Video-Stitching.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305073486
git clone --depth 1 --no-tags https://github.com/Wren6991/SmolDVI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308292790
git clone --depth 1 --no-tags https://github.com/maao666/HPDLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309962866
git clone --depth 1 --no-tags https://github.com/IBM/raiden.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303500047
git clone --depth 1 --no-tags https://github.com/flexemg/flexemg_natelec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306448531
git clone --depth 1 --no-tags https://github.com/debtanu09/systolic_array_matrix_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309292458
git clone --depth 1 --no-tags https://github.com/TheRainstorm/CO_ext_lab-CQU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305359641
git clone --depth 1 --no-tags https://github.com/EvgenyMuryshkin/qusoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304538441
git clone --depth 1 --no-tags https://github.com/yavuz650/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305513866
git clone --depth 1 --no-tags https://github.com/RPG-7/HGA101_GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306061590
git clone --depth 1 --no-tags https://github.com/bzeeno/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309853114
git clone --depth 1 --no-tags https://github.com/aut-ce/CE202-LC-Lab-Manual.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307002706
git clone --depth 1 --no-tags https://github.com/RV-AT/PVS32_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306069609
git clone --depth 1 --no-tags https://github.com/jha-lab/codebench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309153270
git clone --depth 1 --no-tags https://github.com/PXVI/ip_amba_apb_ms_rtl_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306808248
git clone --depth 1 --no-tags https://github.com/ryanorendorff/sbtb-2020-type-safe-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305907241
git clone --depth 1 --no-tags https://github.com/study34668/MiniMIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306362760
git clone --depth 1 --no-tags https://github.com/forth32/vt52.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309995731
git clone --depth 1 --no-tags https://github.com/m8pple/elec50010-2020-verilog-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306321392
git clone --depth 1 --no-tags https://github.com/Elrori/4096bit-IDDMM-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303359436
git clone --depth 1 --no-tags https://github.com/rvalles/dbus_ti_link_uart_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302269644
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_mpx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309163774
git clone --depth 1 --no-tags https://github.com/dan-rodrigues/ulx3s-bluetooth-gamepad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306788510
git clone --depth 1 --no-tags https://github.com/seu-cs-class2/minisys-1a-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304210495
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/AliceMC10_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304235026
git clone --depth 1 --no-tags https://github.com/legokor/FPGA-MotorControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302618967
git clone --depth 1 --no-tags https://github.com/lnestor/sat_attack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306097686
git clone --depth 1 --no-tags https://github.com/pratikbhuran/Voting_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311014216
git clone --depth 1 --no-tags https://github.com/ChampionNan/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305128279
git clone --depth 1 --no-tags https://github.com/Matrixpecker/VE370-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308259391
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_mac128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308906798
git clone --depth 1 --no-tags https://github.com/Ashwin-Rajesh/Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303759974
git clone --depth 1 --no-tags https://github.com/pandyah5/ECE241_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310765563
git clone --depth 1 --no-tags https://github.com/dark-flames/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311972717
git clone --depth 1 --no-tags https://github.com/Hoi-Jeon/Verilog-for-Mic-in-Matrix-Creator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309507714
git clone --depth 1 --no-tags https://github.com/kazkojima/x25519-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308229377
git clone --depth 1 --no-tags https://github.com/mattvenn/seven_segment_seconds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311136979
git clone --depth 1 --no-tags https://github.com/Centre-for-Hardware-Security/TTech-LIB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310612704
git clone --depth 1 --no-tags https://github.com/Eswar001/SINGLE-PORT-RAM-USING-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307282317
git clone --depth 1 --no-tags https://github.com/rggen/rggen-verilog-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304360812
git clone --depth 1 --no-tags https://github.com/ZYHowell/YPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309310809
git clone --depth 1 --no-tags https://github.com/mattvenn/multi-project-harness.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311961998
git clone --depth 1 --no-tags https://github.com/sky-orion/FPGA-source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305060094
git clone --depth 1 --no-tags https://github.com/kuashio/jimmy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305178519
git clone --depth 1 --no-tags https://github.com/ootyyyyy/Real-time-binocular-stereo-vision-system-based-on-Xilinx-artix7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307692583
git clone --depth 1 --no-tags https://github.com/jackproudfoot/fpga-bitcoin-miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307788900
git clone --depth 1 --no-tags https://github.com/iamywang/sm4-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305015155
git clone --depth 1 --no-tags https://github.com/ZYSF/gen1cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309036809
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/Next186_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303228869
git clone --depth 1 --no-tags https://github.com/asfdrwe/ASFRV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303695095
git clone --depth 1 --no-tags https://github.com/marsohod4you/m2rpi-dpi2hdmi-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305460067
git clone --depth 1 --no-tags https://github.com/NavidFayezi/Pipeline-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307132436
git clone --depth 1 --no-tags https://github.com/kendimce/sine_wave_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311806744
git clone --depth 1 --no-tags https://github.com/scsole/nano-morse-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306530297
git clone --depth 1 --no-tags https://github.com/DDoSolitary/buaa-computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306900903
git clone --depth 1 --no-tags https://github.com/RAPcores/caravel_rapcores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311443777
git clone --depth 1 --no-tags https://github.com/fpgasystems/hashing-XeonFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304089095
git clone --depth 1 --no-tags https://github.com/IObundle/iob-soc-knn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306079461
git clone --depth 1 --no-tags https://github.com/purang2/PingpongGame_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310181415
git clone --depth 1 --no-tags https://github.com/abhishek2002228/RISCV_MYTH_CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306673265
git clone --depth 1 --no-tags https://github.com/SergiuBabin/Laboratoare-CN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308382313
git clone --depth 1 --no-tags https://github.com/KJeanpol/ASIP-Vectorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307564549
git clone --depth 1 --no-tags https://github.com/dkaerit/EDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307724983
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/Arcade-CPS1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302716081
git clone --depth 1 --no-tags https://github.com/kofinandi/alchitryau.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312000753
git clone --depth 1 --no-tags https://github.com/aparajith21/Dadda_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311066400
git clone --depth 1 --no-tags https://github.com/JianmingTONG/AreaPower.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311347853
git clone --depth 1 --no-tags https://github.com/chinchwadkarrenuka/CNN-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311336066
git clone --depth 1 --no-tags https://github.com/annahung31/CA_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304510661
git clone --depth 1 --no-tags https://github.com/ByronHsu/Single-Cycle-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302939504
git clone --depth 1 --no-tags https://github.com/efabless/nm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309278415
git clone --depth 1 --no-tags https://github.com/skylight0306/ALU-Multiplier-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307643612
git clone --depth 1 --no-tags https://github.com/ManjunathKalmath/RISCV-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304697788
git clone --depth 1 --no-tags https://github.com/aik2mlj/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309929869
git clone --depth 1 --no-tags https://github.com/joshajohnson/ecp5-mini-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305662663
git clone --depth 1 --no-tags https://github.com/xiaoshou-zheng/A-Simple-RISC-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305327568
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/verilog_memeory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309720730
git clone --depth 1 --no-tags https://github.com/miladebrahimipour/Adaam_ICCAD2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310383258
git clone --depth 1 --no-tags https://github.com/jborza/fpga-ps2-typewriter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308234692
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/Arcade-Gaplus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302401313
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/i8088_tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303978023
git clone --depth 1 --no-tags https://github.com/ross-hugo/Gate_Level_Trojans.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311514574
git clone --depth 1 --no-tags https://github.com/alessionaclerio22/Integrated-Systems-Architecture-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305710537
git clone --depth 1 --no-tags https://github.com/14010007517/CO_ext_lab-CQU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304856927
git clone --depth 1 --no-tags https://github.com/HasinduKariyawasam/Multicore-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308917416
git clone --depth 1 --no-tags https://github.com/LukasPettersson/Engr_697_RSA_Decrytion_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306431452
git clone --depth 1 --no-tags https://github.com/GongZheng/KLEIN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307101406
git clone --depth 1 --no-tags https://github.com/destiny0118/ALU32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310565737
git clone --depth 1 --no-tags https://github.com/Tushu19/16-bit-RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309068735
git clone --depth 1 --no-tags https://github.com/asanaullah/edge_testbed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303464462
git clone --depth 1 --no-tags https://github.com/qiaosiyi/dflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303123354
git clone --depth 1 --no-tags https://github.com/Live4dreamCH/Computer-Organization-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306285089
git clone --depth 1 --no-tags https://github.com/UESTClijin/BCH-encode-decode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306006140
git clone --depth 1 --no-tags https://github.com/Xiaoni-61/Computer_Organization_CourseProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308047930
git clone --depth 1 --no-tags https://github.com/ujjawalece/Verilog-code-for-different-modes-of-DES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304629110
git clone --depth 1 --no-tags https://github.com/skylight0306/FSM_CoinMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311260790
git clone --depth 1 --no-tags https://github.com/alecamaracm/LED-Matrix-with-Render-and-HDMI-support.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310741019
git clone --depth 1 --no-tags https://github.com/VladikNeVladik/Quantum-Random-Number-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308951493
