# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Arithmetic_circuit.srcs/sources_1/new" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/media/gennart/Files/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib  --include "../../../../Arithmetic_circuit.srcs/sources_1/new" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/media/gennart/Files/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../Arithmetic_circuit.srcs/sources_1/new" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/media/gennart/Files/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \

sv xil_defaultlib  --include "../../../../Arithmetic_circuit.srcs/sources_1/new" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/media/gennart/Files/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/adder.sv" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/cdc_2phase.sv" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/decoder.sv" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/encoder.sv" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/input_module.sv" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/leading_zero_counter.sv" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/multiplier.sv" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/spn.sv" \

verilog xil_defaultlib  --include "../../../../Arithmetic_circuit.srcs/sources_1/new" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/media/gennart/Files/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/RisingEdgeDetector.v" \

sv xil_defaultlib  --include "../../../../Arithmetic_circuit.srcs/sources_1/new" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/media/gennart/Files/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/workflow.sv" \

verilog xil_defaultlib  --include "../../../../Arithmetic_circuit.srcs/sources_1/new" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/media/gennart/Files/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../Arithmetic_circuit.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../Arithmetic_circuit.srcs/sources_1/new" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/media/gennart/Files/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/topBlock.sv" \

verilog xil_defaultlib  --include "../../../../Arithmetic_circuit.srcs/sources_1/new" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/media/gennart/Files/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/reg_arstn.v" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/BitToNumber.v" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/ClkDomSyncOversample.v" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/RstSync.v" \
"../../../../Arithmetic_circuit.srcs/sources_1/new/fifo.v" \

sv xil_defaultlib  --include "../../../../Arithmetic_circuit.srcs/sources_1/new" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Arithmetic_circuit.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/media/gennart/Files/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Arithmetic_circuit.srcs/sim_adder_multiplier/new/adder_multiplier_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
