/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Feb 10 20:19:23 2015
 *                 Full Compile MD5 Checksum  f95168d12e4b8c64b9b8668ab2e3c15b
 *                     (minus title and desc)
 *                 MD5 Checksum               e1364ddae3693b15ab6b0658ad726cc8
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_UARTC_H__
#define BCHP_UARTC_H__

/***************************************************************************
 *UARTC - UART C
 ***************************************************************************/
#define BCHP_UARTC_RBR                           0x0040a980 /* [RO] Receive Buffer Register */
#define BCHP_UARTC_THR                           0x0040a980 /* [WO] Transmit Holding Register */
#define BCHP_UARTC_DLL                           0x0040a980 /* [RW] Divisor Latch Low */
#define BCHP_UARTC_DLH                           0x0040a984 /* [RW] Divisor Latch High */
#define BCHP_UARTC_IER                           0x0040a984 /* [RW] Interrupt Enable Register */
#define BCHP_UARTC_IIR                           0x0040a988 /* [RO] Interrupt Identity Register */
#define BCHP_UARTC_FCR                           0x0040a988 /* [WO] FIFO Control Register */
#define BCHP_UARTC_LCR                           0x0040a98c /* [RW] Line Control Register */
#define BCHP_UARTC_MCR                           0x0040a990 /* [RW] Modem Control Register */
#define BCHP_UARTC_LSR                           0x0040a994 /* [RO] Line Status Register */
#define BCHP_UARTC_MSR                           0x0040a998 /* [RO] Modem Status Register */
#define BCHP_UARTC_SCR                           0x0040a99c /* [RW] Scratchpad Register */

#endif /* #ifndef BCHP_UARTC_H__ */

/* End of File */
