# //  ModelSim SE-64 2021.1 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do riscv_single.do
# Model Technology ModelSim SE-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
<<<<<<< HEAD
# Start time: 20:54:11 on Mar 21,2023
=======
# Start time: 20:52:44 on Mar 21,2023
>>>>>>> 5831960f0387fb9dc579659fc08aab67d9528052
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# 
# Top level modules:
# 	testbench
# 	flopenr
<<<<<<< HEAD
# End time: 20:54:11 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 20:54:11 on Mar 21,2023
=======
# End time: 20:52:44 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 20:52:44 on Mar 21,2023
>>>>>>> 5831960f0387fb9dc579659fc08aab67d9528052
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=64, type=RAM at location riscv_single.sv:322
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jstine  Hostname: sakuya.ecen.okstate.edu  ProcessID: 31237
<<<<<<< HEAD
#           Attempting to use alternate WLF file "./wlftwsawt7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwsawt7
=======
#           Attempting to use alternate WLF file "./wlft7s0a18".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7s0a18
>>>>>>> 5831960f0387fb9dc579659fc08aab67d9528052
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_single.do line 89
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32single"
<<<<<<< HEAD
# End time: 21:16:24 on Mar 21,2023, Elapsed time: 0:22:13
=======
# End time: 20:55:23 on Mar 21,2023, Elapsed time: 0:02:39
>>>>>>> 5831960f0387fb9dc579659fc08aab67d9528052
# Errors: 2, Warnings: 2
