Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Shared_Softwares/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto b2a50406222a4240a4b462f64326c50c --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lcd_tb_behav xil_defaultlib.lcd_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port a [C:/Users/Administrator/lcd_test/lcd_test.ip_user_files/bd/system/hdl/system.v:108]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port a [C:/Users/Administrator/lcd_test/lcd_test.ip_user_files/bd/system/hdl/system.v:111]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/lcd_test/lcd_test.srcs/sources_1/imports/lcd_test/data_combine_module.v" Line 1. Module data_combine_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/lcd_test/lcd_test.srcs/sources_1/imports/lcd_test/lcd_control_module.v" Line 1. Module lcd_control_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/lcd_test/lcd_test.srcs/sources_1/imports/lcd_test/sync_module.v" Line 1. Module sync_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.system_clk_wiz_0_0
Compiling module xil_defaultlib.data_combine_module
Compiling module xil_defaultlib.system_data_combine_module_0_0
Compiling module xil_defaultlib.lcd_control_module
Compiling module xil_defaultlib.system_lcd_control_module_0_1
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="z...
Compiling module xil_defaultlib.system_dist_mem_gen_0_0
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="z...
Compiling module xil_defaultlib.system_num_1_0
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="z...
Compiling module xil_defaultlib.system_num_1_1
Compiling module xil_defaultlib.sync_module
Compiling module xil_defaultlib.system_sync_module_0_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper
Compiling module xil_defaultlib.lcd_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lcd_tb_behav
