.TH "Peripheral_Registers_Bits_Definition" 3 "Thu Oct 29 2020" "lcd_display" \" -*- nroff -*-
.ad l
.nh
.SH NAME
Peripheral_Registers_Bits_Definition
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBCRC_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR_Msk\fP   (0xFFFFFFFFUL << \fBCRC_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR\fP   \fBCRC_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Msk\fP   (0xFFUL << \fBCRC_IDR_IDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR\fP   \fBCRC_IDR_IDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Msk\fP   (0x1UL << \fBCRC_CR_RESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET\fP   \fBCRC_CR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS_Msk\fP   (0x1UL << \fBPWR_CR_LPDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS\fP   \fBPWR_CR_LPDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS_Msk\fP   (0x1UL << \fBPWR_CR_PDDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS\fP   \fBPWR_CR_PDDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF_Msk\fP   (0x1UL << \fBPWR_CR_CWUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF\fP   \fBPWR_CR_CWUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF_Msk\fP   (0x1UL << \fBPWR_CR_CSBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF\fP   \fBPWR_CR_CSBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE_Msk\fP   (0x1UL << \fBPWR_CR_PVDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE\fP   \fBPWR_CR_PVDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_Msk\fP   (0x7UL << \fBPWR_CR_PLS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS\fP   \fBPWR_CR_PLS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_0\fP   (0x1UL << \fBPWR_CR_PLS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_1\fP   (0x2UL << \fBPWR_CR_PLS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2\fP   (0x4UL << \fBPWR_CR_PLS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV0\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV1\fP   0x00000020U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV2\fP   0x00000040U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV3\fP   0x00000060U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV4\fP   0x00000080U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV5\fP   0x000000A0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV6\fP   0x000000C0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV7\fP   0x000000E0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V2\fP   \fBPWR_CR_PLS_LEV0\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V3\fP   \fBPWR_CR_PLS_LEV1\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V4\fP   \fBPWR_CR_PLS_LEV2\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V5\fP   \fBPWR_CR_PLS_LEV3\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V6\fP   \fBPWR_CR_PLS_LEV4\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V7\fP   \fBPWR_CR_PLS_LEV5\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V8\fP   \fBPWR_CR_PLS_LEV6\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V9\fP   \fBPWR_CR_PLS_LEV7\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP_Msk\fP   (0x1UL << \fBPWR_CR_DBP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP\fP   \fBPWR_CR_DBP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF_Msk\fP   (0x1UL << \fBPWR_CSR_WUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF\fP   \fBPWR_CSR_WUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF_Msk\fP   (0x1UL << \fBPWR_CSR_SBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF\fP   \fBPWR_CSR_SBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO_Msk\fP   (0x1UL << \fBPWR_CSR_PVDO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO\fP   \fBPWR_CSR_PVDO_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP_Msk\fP   (0x1UL << \fBPWR_CSR_EWUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP\fP   \fBPWR_CSR_EWUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR1_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR1_D_Msk\fP   (0xFFFFUL << \fBBKP_DR1_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR1_D\fP   \fBBKP_DR1_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR2_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR2_D_Msk\fP   (0xFFFFUL << \fBBKP_DR2_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR2_D\fP   \fBBKP_DR2_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR3_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR3_D_Msk\fP   (0xFFFFUL << \fBBKP_DR3_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR3_D\fP   \fBBKP_DR3_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR4_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR4_D_Msk\fP   (0xFFFFUL << \fBBKP_DR4_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR4_D\fP   \fBBKP_DR4_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR5_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR5_D_Msk\fP   (0xFFFFUL << \fBBKP_DR5_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR5_D\fP   \fBBKP_DR5_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR6_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR6_D_Msk\fP   (0xFFFFUL << \fBBKP_DR6_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR6_D\fP   \fBBKP_DR6_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR7_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR7_D_Msk\fP   (0xFFFFUL << \fBBKP_DR7_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR7_D\fP   \fBBKP_DR7_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR8_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR8_D_Msk\fP   (0xFFFFUL << \fBBKP_DR8_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR8_D\fP   \fBBKP_DR8_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR9_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR9_D_Msk\fP   (0xFFFFUL << \fBBKP_DR9_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR9_D\fP   \fBBKP_DR9_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR10_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR10_D_Msk\fP   (0xFFFFUL << \fBBKP_DR10_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR10_D\fP   \fBBKP_DR10_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP_NUMBER\fP   10"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CAL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CAL_Msk\fP   (0x7FUL << \fBBKP_RTCCR_CAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CAL\fP   \fBBKP_RTCCR_CAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CCO_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CCO_Msk\fP   (0x1UL << \fBBKP_RTCCR_CCO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CCO\fP   \fBBKP_RTCCR_CCO_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOE_Msk\fP   (0x1UL << \fBBKP_RTCCR_ASOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOE\fP   \fBBKP_RTCCR_ASOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOS_Msk\fP   (0x1UL << \fBBKP_RTCCR_ASOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOS\fP   \fBBKP_RTCCR_ASOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPE_Msk\fP   (0x1UL << \fBBKP_CR_TPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPE\fP   \fBBKP_CR_TPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPAL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPAL_Msk\fP   (0x1UL << \fBBKP_CR_TPAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPAL\fP   \fBBKP_CR_TPAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTE_Msk\fP   (0x1UL << \fBBKP_CSR_CTE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTE\fP   \fBBKP_CSR_CTE_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTI_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTI_Msk\fP   (0x1UL << \fBBKP_CSR_CTI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTI\fP   \fBBKP_CSR_CTI_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TPIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TPIE_Msk\fP   (0x1UL << \fBBKP_CSR_TPIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TPIE\fP   \fBBKP_CSR_TPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TEF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TEF_Msk\fP   (0x1UL << \fBBKP_CSR_TEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TEF\fP   \fBBKP_CSR_TEF_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TIF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TIF_Msk\fP   (0x1UL << \fBBKP_CSR_TIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TIF\fP   \fBBKP_CSR_TIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Msk\fP   (0x1UL << \fBRCC_CR_HSION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION\fP   \fBRCC_CR_HSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Msk\fP   (0x1UL << \fBRCC_CR_HSIRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY\fP   \fBRCC_CR_HSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_Msk\fP   (0x1FUL << \fBRCC_CR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM\fP   \fBRCC_CR_HSITRIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_Msk\fP   (0xFFUL << \fBRCC_CR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL\fP   \fBRCC_CR_HSICAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Msk\fP   (0x1UL << \fBRCC_CR_HSEON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON\fP   \fBRCC_CR_HSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Msk\fP   (0x1UL << \fBRCC_CR_HSERDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY\fP   \fBRCC_CR_HSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Msk\fP   (0x1UL << \fBRCC_CR_HSEBYP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP\fP   \fBRCC_CR_HSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Msk\fP   (0x1UL << \fBRCC_CR_CSSON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON\fP   \fBRCC_CR_CSSON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Msk\fP   (0x1UL << \fBRCC_CR_PLLON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON\fP   \fBRCC_CR_PLLON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Msk\fP   (0x1UL << \fBRCC_CR_PLLRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY\fP   \fBRCC_CR_PLLRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Msk\fP   (0x3UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW\fP   \fBRCC_CFGR_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_0\fP   (0x1UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_1\fP   (0x2UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_HSI\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_HSE\fP   0x00000001U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_PLL\fP   0x00000002U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Msk\fP   (0x3UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS\fP   \fBRCC_CFGR_SWS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_0\fP   (0x1UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_1\fP   (0x2UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_HSI\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_HSE\fP   0x00000004U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_PLL\fP   0x00000008U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Msk\fP   (0xFUL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE\fP   \fBRCC_CFGR_HPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_0\fP   (0x1UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_1\fP   (0x2UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_2\fP   (0x4UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_3\fP   (0x8UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV2\fP   0x00000080U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV4\fP   0x00000090U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV8\fP   0x000000A0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV16\fP   0x000000B0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV64\fP   0x000000C0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV128\fP   0x000000D0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV256\fP   0x000000E0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV512\fP   0x000000F0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_Msk\fP   (0x7UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1\fP   \fBRCC_CFGR_PPRE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_0\fP   (0x1UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_1\fP   (0x2UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_2\fP   (0x4UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV2\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV4\fP   0x00000500U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV8\fP   0x00000600U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV16\fP   0x00000700U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_Msk\fP   (0x7UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2\fP   \fBRCC_CFGR_PPRE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_0\fP   (0x1UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_1\fP   (0x2UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_2\fP   (0x4UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV2\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV4\fP   0x00002800U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV8\fP   0x00003000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV16\fP   0x00003800U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_Msk\fP   (0x3UL << \fBRCC_CFGR_ADCPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE\fP   \fBRCC_CFGR_ADCPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_0\fP   (0x1UL << \fBRCC_CFGR_ADCPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_1\fP   (0x2UL << \fBRCC_CFGR_ADCPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_DIV2\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_DIV4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_DIV6\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_DIV8\fP   0x0000C000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLSRC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLSRC_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLSRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLSRC\fP   \fBRCC_CFGR_PLLSRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLXTPRE_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLXTPRE_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLXTPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLXTPRE\fP   \fBRCC_CFGR_PLLXTPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_Msk\fP   (0xFUL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL\fP   \fBRCC_CFGR_PLLMULL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_0\fP   (0x1UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_1\fP   (0x2UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_2\fP   (0x4UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_3\fP   (0x8UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLXTPRE_HSE\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLXTPRE_HSE_DIV2\fP   0x00020000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL2\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL3_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL3_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLMULL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL3\fP   \fBRCC_CFGR_PLLMULL3_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL4_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL4_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLMULL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL4\fP   \fBRCC_CFGR_PLLMULL4_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL5_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL5_Msk\fP   (0x3UL << \fBRCC_CFGR_PLLMULL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL5\fP   \fBRCC_CFGR_PLLMULL5_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL6_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLMULL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL6\fP   \fBRCC_CFGR_PLLMULL6_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL7_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL7_Msk\fP   (0x5UL << \fBRCC_CFGR_PLLMULL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL7\fP   \fBRCC_CFGR_PLLMULL7_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL8_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL8_Msk\fP   (0x3UL << \fBRCC_CFGR_PLLMULL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL8\fP   \fBRCC_CFGR_PLLMULL8_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL9_Msk\fP   (0x7UL << \fBRCC_CFGR_PLLMULL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL9\fP   \fBRCC_CFGR_PLLMULL9_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL10_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL10_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLMULL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL10\fP   \fBRCC_CFGR_PLLMULL10_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL11_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL11_Msk\fP   (0x9UL << \fBRCC_CFGR_PLLMULL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL11\fP   \fBRCC_CFGR_PLLMULL11_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL12_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL12_Msk\fP   (0x5UL << \fBRCC_CFGR_PLLMULL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL12\fP   \fBRCC_CFGR_PLLMULL12_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL13_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL13_Msk\fP   (0xBUL << \fBRCC_CFGR_PLLMULL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL13\fP   \fBRCC_CFGR_PLLMULL13_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL14_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL14_Msk\fP   (0x3UL << \fBRCC_CFGR_PLLMULL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL14\fP   \fBRCC_CFGR_PLLMULL14_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL15_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL15_Msk\fP   (0xDUL << \fBRCC_CFGR_PLLMULL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL15\fP   \fBRCC_CFGR_PLLMULL15_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL16_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL16_Msk\fP   (0x7UL << \fBRCC_CFGR_PLLMULL16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL16\fP   \fBRCC_CFGR_PLLMULL16_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_USBPRE_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_USBPRE_Msk\fP   (0x1UL << \fBRCC_CFGR_USBPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_USBPRE\fP   \fBRCC_CFGR_USBPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_Msk\fP   (0x7UL << \fBRCC_CFGR_MCO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO\fP   \fBRCC_CFGR_MCO_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_0\fP   (0x1UL << \fBRCC_CFGR_MCO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_1\fP   (0x2UL << \fBRCC_CFGR_MCO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_2\fP   (0x4UL << \fBRCC_CFGR_MCO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_NOCLOCK\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_SYSCLK\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_HSI\fP   0x05000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_HSE\fP   0x06000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_PLLCLK_DIV2\fP   0x07000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL\fP   \fBRCC_CFGR_MCO\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_0\fP   \fBRCC_CFGR_MCO_0\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_1\fP   \fBRCC_CFGR_MCO_1\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_2\fP   \fBRCC_CFGR_MCO_2\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_NOCLOCK\fP   \fBRCC_CFGR_MCO_NOCLOCK\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_SYSCLK\fP   \fBRCC_CFGR_MCO_SYSCLK\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_HSI\fP   \fBRCC_CFGR_MCO_HSI\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_HSE\fP   \fBRCC_CFGR_MCO_HSE\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_PLL_DIV2\fP   \fBRCC_CFGR_MCO_PLLCLK_DIV2\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF_Msk\fP   (0x1UL << \fBRCC_CIR_LSIRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF\fP   \fBRCC_CIR_LSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF_Msk\fP   (0x1UL << \fBRCC_CIR_LSERDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF\fP   \fBRCC_CIR_LSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF_Msk\fP   (0x1UL << \fBRCC_CIR_HSIRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF\fP   \fBRCC_CIR_HSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF_Msk\fP   (0x1UL << \fBRCC_CIR_HSERDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF\fP   \fBRCC_CIR_HSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF_Msk\fP   (0x1UL << \fBRCC_CIR_PLLRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF\fP   \fBRCC_CIR_PLLRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF_Msk\fP   (0x1UL << \fBRCC_CIR_CSSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF\fP   \fBRCC_CIR_CSSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE_Msk\fP   (0x1UL << \fBRCC_CIR_LSIRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE\fP   \fBRCC_CIR_LSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE_Msk\fP   (0x1UL << \fBRCC_CIR_LSERDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE\fP   \fBRCC_CIR_LSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE_Msk\fP   (0x1UL << \fBRCC_CIR_HSIRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE\fP   \fBRCC_CIR_HSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE_Msk\fP   (0x1UL << \fBRCC_CIR_HSERDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE\fP   \fBRCC_CIR_HSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE_Msk\fP   (0x1UL << \fBRCC_CIR_PLLRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE\fP   \fBRCC_CIR_PLLRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC_Msk\fP   (0x1UL << \fBRCC_CIR_LSIRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC\fP   \fBRCC_CIR_LSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC_Msk\fP   (0x1UL << \fBRCC_CIR_LSERDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC\fP   \fBRCC_CIR_LSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC_Msk\fP   (0x1UL << \fBRCC_CIR_HSIRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC\fP   \fBRCC_CIR_HSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC_Msk\fP   (0x1UL << \fBRCC_CIR_HSERDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC\fP   \fBRCC_CIR_HSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC_Msk\fP   (0x1UL << \fBRCC_CIR_PLLRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC\fP   \fBRCC_CIR_PLLRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC_Msk\fP   (0x1UL << \fBRCC_CIR_CSSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC\fP   \fBRCC_CIR_CSSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_AFIORST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_AFIORST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_AFIORST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_AFIORST\fP   \fBRCC_APB2RSTR_AFIORST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPARST_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPARST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_IOPARST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPARST\fP   \fBRCC_APB2RSTR_IOPARST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPBRST_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPBRST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_IOPBRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPBRST\fP   \fBRCC_APB2RSTR_IOPBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPCRST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPCRST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_IOPCRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPCRST\fP   \fBRCC_APB2RSTR_IOPCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPDRST_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPDRST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_IOPDRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPDRST\fP   \fBRCC_APB2RSTR_IOPDRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC1RST_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC1RST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_ADC1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC1RST\fP   \fBRCC_APB2RSTR_ADC1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC2RST_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC2RST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_ADC2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC2RST\fP   \fBRCC_APB2RSTR_ADC2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_TIM1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST\fP   \fBRCC_APB2RSTR_TIM1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_SPI1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST\fP   \fBRCC_APB2RSTR_SPI1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_USART1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST\fP   \fBRCC_APB2RSTR_USART1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_TIM2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST\fP   \fBRCC_APB1RSTR_TIM2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_TIM3RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST\fP   \fBRCC_APB1RSTR_TIM3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_WWDGRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST\fP   \fBRCC_APB1RSTR_WWDGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_USART2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST\fP   \fBRCC_APB1RSTR_USART2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_I2C1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST\fP   \fBRCC_APB1RSTR_I2C1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_CAN1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST\fP   \fBRCC_APB1RSTR_CAN1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_BKPRST_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_BKPRST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_BKPRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_BKPRST\fP   \fBRCC_APB1RSTR_BKPRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_PWRRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST\fP   \fBRCC_APB1RSTR_PWRRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USBRST_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USBRST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_USBRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USBRST\fP   \fBRCC_APB1RSTR_USBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN_Msk\fP   (0x1UL << \fBRCC_AHBENR_DMA1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN\fP   \fBRCC_AHBENR_DMA1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_SRAMEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_SRAMEN_Msk\fP   (0x1UL << \fBRCC_AHBENR_SRAMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_SRAMEN\fP   \fBRCC_AHBENR_SRAMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLITFEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLITFEN_Msk\fP   (0x1UL << \fBRCC_AHBENR_FLITFEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLITFEN\fP   \fBRCC_AHBENR_FLITFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN_Msk\fP   (0x1UL << \fBRCC_AHBENR_CRCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN\fP   \fBRCC_AHBENR_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_AFIOEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_AFIOEN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_AFIOEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_AFIOEN\fP   \fBRCC_APB2ENR_AFIOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPAEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPAEN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_IOPAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPAEN\fP   \fBRCC_APB2ENR_IOPAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPBEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPBEN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_IOPBEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPBEN\fP   \fBRCC_APB2ENR_IOPBEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPCEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPCEN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_IOPCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPCEN\fP   \fBRCC_APB2ENR_IOPCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPDEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPDEN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_IOPDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPDEN\fP   \fBRCC_APB2ENR_IOPDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_ADC1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN\fP   \fBRCC_APB2ENR_ADC1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_ADC2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN\fP   \fBRCC_APB2ENR_ADC2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_TIM1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN\fP   \fBRCC_APB2ENR_TIM1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_SPI1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN\fP   \fBRCC_APB2ENR_SPI1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_USART1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN\fP   \fBRCC_APB2ENR_USART1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_TIM2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN\fP   \fBRCC_APB1ENR_TIM2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_TIM3EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN\fP   \fBRCC_APB1ENR_TIM3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_WWDGEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN\fP   \fBRCC_APB1ENR_WWDGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_USART2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN\fP   \fBRCC_APB1ENR_USART2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_I2C1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN\fP   \fBRCC_APB1ENR_I2C1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_CAN1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN\fP   \fBRCC_APB1ENR_CAN1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_BKPEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_BKPEN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_BKPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_BKPEN\fP   \fBRCC_APB1ENR_BKPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_PWREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN\fP   \fBRCC_APB1ENR_PWREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USBEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USBEN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_USBEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USBEN\fP   \fBRCC_APB1ENR_USBEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Msk\fP   (0x1UL << \fBRCC_BDCR_LSEON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON\fP   \fBRCC_BDCR_LSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Msk\fP   (0x1UL << \fBRCC_BDCR_LSERDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY\fP   \fBRCC_BDCR_LSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Msk\fP   (0x1UL << \fBRCC_BDCR_LSEBYP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP\fP   \fBRCC_BDCR_LSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Msk\fP   (0x3UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL\fP   \fBRCC_BDCR_RTCSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_0\fP   (0x1UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_1\fP   (0x2UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_NOCLOCK\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_LSE\fP   0x00000100U"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_LSI\fP   0x00000200U"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_HSE\fP   0x00000300U"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Msk\fP   (0x1UL << \fBRCC_BDCR_RTCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN\fP   \fBRCC_BDCR_RTCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Msk\fP   (0x1UL << \fBRCC_BDCR_BDRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST\fP   \fBRCC_BDCR_BDRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Msk\fP   (0x1UL << \fBRCC_CSR_LSION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION\fP   \fBRCC_CSR_LSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Msk\fP   (0x1UL << \fBRCC_CSR_LSIRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY\fP   \fBRCC_CSR_LSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Msk\fP   (0x1UL << \fBRCC_CSR_RMVF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF\fP   \fBRCC_CSR_RMVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_PINRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF\fP   \fBRCC_CSR_PINRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_PORRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF\fP   \fBRCC_CSR_PORRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_SFTRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF\fP   \fBRCC_CSR_SFTRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_IWDGRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF\fP   \fBRCC_CSR_IWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_WWDGRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF\fP   \fBRCC_CSR_WWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_LPWRRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF\fP   \fBRCC_CSR_LPWRRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE_Msk\fP   (0x33333333UL << \fBGPIO_CRL_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE\fP   \fBGPIO_CRL_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE0_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE0\fP   \fBGPIO_CRL_MODE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE0_0\fP   (0x1UL << \fBGPIO_CRL_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE0_1\fP   (0x2UL << \fBGPIO_CRL_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE1_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE1\fP   \fBGPIO_CRL_MODE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE1_0\fP   (0x1UL << \fBGPIO_CRL_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE1_1\fP   (0x2UL << \fBGPIO_CRL_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE2_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE2\fP   \fBGPIO_CRL_MODE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE2_0\fP   (0x1UL << \fBGPIO_CRL_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE2_1\fP   (0x2UL << \fBGPIO_CRL_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE3_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE3\fP   \fBGPIO_CRL_MODE3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE3_0\fP   (0x1UL << \fBGPIO_CRL_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE3_1\fP   (0x2UL << \fBGPIO_CRL_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE4_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE4\fP   \fBGPIO_CRL_MODE4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE4_0\fP   (0x1UL << \fBGPIO_CRL_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE4_1\fP   (0x2UL << \fBGPIO_CRL_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE5_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE5_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE5\fP   \fBGPIO_CRL_MODE5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE5_0\fP   (0x1UL << \fBGPIO_CRL_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE5_1\fP   (0x2UL << \fBGPIO_CRL_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE6_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE6_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE6\fP   \fBGPIO_CRL_MODE6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE6_0\fP   (0x1UL << \fBGPIO_CRL_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE6_1\fP   (0x2UL << \fBGPIO_CRL_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE7_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE7_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE7\fP   \fBGPIO_CRL_MODE7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE7_0\fP   (0x1UL << \fBGPIO_CRL_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE7_1\fP   (0x2UL << \fBGPIO_CRL_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF_Msk\fP   (0x33333333UL << \fBGPIO_CRL_CNF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF\fP   \fBGPIO_CRL_CNF_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF0_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF0\fP   \fBGPIO_CRL_CNF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF0_0\fP   (0x1UL << \fBGPIO_CRL_CNF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF0_1\fP   (0x2UL << \fBGPIO_CRL_CNF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF1_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF1\fP   \fBGPIO_CRL_CNF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF1_0\fP   (0x1UL << \fBGPIO_CRL_CNF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF1_1\fP   (0x2UL << \fBGPIO_CRL_CNF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF2_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF2\fP   \fBGPIO_CRL_CNF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF2_0\fP   (0x1UL << \fBGPIO_CRL_CNF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF2_1\fP   (0x2UL << \fBGPIO_CRL_CNF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF3_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF3_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF3\fP   \fBGPIO_CRL_CNF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF3_0\fP   (0x1UL << \fBGPIO_CRL_CNF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF3_1\fP   (0x2UL << \fBGPIO_CRL_CNF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF4_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF4_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF4\fP   \fBGPIO_CRL_CNF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF4_0\fP   (0x1UL << \fBGPIO_CRL_CNF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF4_1\fP   (0x2UL << \fBGPIO_CRL_CNF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF5_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF5_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF5\fP   \fBGPIO_CRL_CNF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF5_0\fP   (0x1UL << \fBGPIO_CRL_CNF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF5_1\fP   (0x2UL << \fBGPIO_CRL_CNF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF6_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF6_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF6\fP   \fBGPIO_CRL_CNF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF6_0\fP   (0x1UL << \fBGPIO_CRL_CNF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF6_1\fP   (0x2UL << \fBGPIO_CRL_CNF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF7_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF7_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF7\fP   \fBGPIO_CRL_CNF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF7_0\fP   (0x1UL << \fBGPIO_CRL_CNF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF7_1\fP   (0x2UL << \fBGPIO_CRL_CNF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE_Msk\fP   (0x33333333UL << \fBGPIO_CRH_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE\fP   \fBGPIO_CRH_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE8_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE8\fP   \fBGPIO_CRH_MODE8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE8_0\fP   (0x1UL << \fBGPIO_CRH_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE8_1\fP   (0x2UL << \fBGPIO_CRH_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE9_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE9_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE9\fP   \fBGPIO_CRH_MODE9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE9_0\fP   (0x1UL << \fBGPIO_CRH_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE9_1\fP   (0x2UL << \fBGPIO_CRH_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE10_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE10_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE10\fP   \fBGPIO_CRH_MODE10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE10_0\fP   (0x1UL << \fBGPIO_CRH_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE10_1\fP   (0x2UL << \fBGPIO_CRH_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE11_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE11_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE11\fP   \fBGPIO_CRH_MODE11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE11_0\fP   (0x1UL << \fBGPIO_CRH_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE11_1\fP   (0x2UL << \fBGPIO_CRH_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE12_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE12_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE12\fP   \fBGPIO_CRH_MODE12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE12_0\fP   (0x1UL << \fBGPIO_CRH_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE12_1\fP   (0x2UL << \fBGPIO_CRH_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE13_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE13_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE13\fP   \fBGPIO_CRH_MODE13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE13_0\fP   (0x1UL << \fBGPIO_CRH_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE13_1\fP   (0x2UL << \fBGPIO_CRH_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE14_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE14_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE14\fP   \fBGPIO_CRH_MODE14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE14_0\fP   (0x1UL << \fBGPIO_CRH_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE14_1\fP   (0x2UL << \fBGPIO_CRH_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE15_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE15_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE15\fP   \fBGPIO_CRH_MODE15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE15_0\fP   (0x1UL << \fBGPIO_CRH_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE15_1\fP   (0x2UL << \fBGPIO_CRH_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF_Msk\fP   (0x33333333UL << \fBGPIO_CRH_CNF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF\fP   \fBGPIO_CRH_CNF_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF8_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF8_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF8\fP   \fBGPIO_CRH_CNF8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF8_0\fP   (0x1UL << \fBGPIO_CRH_CNF8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF8_1\fP   (0x2UL << \fBGPIO_CRH_CNF8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF9_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF9_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF9\fP   \fBGPIO_CRH_CNF9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF9_0\fP   (0x1UL << \fBGPIO_CRH_CNF9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF9_1\fP   (0x2UL << \fBGPIO_CRH_CNF9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF10_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF10\fP   \fBGPIO_CRH_CNF10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF10_0\fP   (0x1UL << \fBGPIO_CRH_CNF10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF10_1\fP   (0x2UL << \fBGPIO_CRH_CNF10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF11_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF11_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF11\fP   \fBGPIO_CRH_CNF11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF11_0\fP   (0x1UL << \fBGPIO_CRH_CNF11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF11_1\fP   (0x2UL << \fBGPIO_CRH_CNF11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF12_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF12_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF12\fP   \fBGPIO_CRH_CNF12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF12_0\fP   (0x1UL << \fBGPIO_CRH_CNF12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF12_1\fP   (0x2UL << \fBGPIO_CRH_CNF12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF13_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF13_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF13\fP   \fBGPIO_CRH_CNF13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF13_0\fP   (0x1UL << \fBGPIO_CRH_CNF13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF13_1\fP   (0x2UL << \fBGPIO_CRH_CNF13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF14_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF14_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF14\fP   \fBGPIO_CRH_CNF14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF14_0\fP   (0x1UL << \fBGPIO_CRH_CNF14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF14_1\fP   (0x2UL << \fBGPIO_CRH_CNF14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF15_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF15\fP   \fBGPIO_CRH_CNF15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF15_0\fP   (0x1UL << \fBGPIO_CRH_CNF15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF15_1\fP   (0x2UL << \fBGPIO_CRH_CNF15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR0_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR0\fP   \fBGPIO_IDR_IDR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR1_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR1\fP   \fBGPIO_IDR_IDR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR2_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR2\fP   \fBGPIO_IDR_IDR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR3_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR3\fP   \fBGPIO_IDR_IDR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR4_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR4\fP   \fBGPIO_IDR_IDR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR5_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR5\fP   \fBGPIO_IDR_IDR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR6_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR6\fP   \fBGPIO_IDR_IDR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR7_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR7\fP   \fBGPIO_IDR_IDR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR8_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR8\fP   \fBGPIO_IDR_IDR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR9_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR9\fP   \fBGPIO_IDR_IDR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR10_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR10\fP   \fBGPIO_IDR_IDR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR11_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR11\fP   \fBGPIO_IDR_IDR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR12_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR12\fP   \fBGPIO_IDR_IDR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR13_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR13\fP   \fBGPIO_IDR_IDR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR14_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR14\fP   \fBGPIO_IDR_IDR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR15_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR15\fP   \fBGPIO_IDR_IDR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR0_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR0\fP   \fBGPIO_ODR_ODR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR1_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR1\fP   \fBGPIO_ODR_ODR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR2_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR2\fP   \fBGPIO_ODR_ODR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR3_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR3\fP   \fBGPIO_ODR_ODR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR4_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR4\fP   \fBGPIO_ODR_ODR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR5_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR5\fP   \fBGPIO_ODR_ODR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR6_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR6\fP   \fBGPIO_ODR_ODR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR7_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR7\fP   \fBGPIO_ODR_ODR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR8_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR8\fP   \fBGPIO_ODR_ODR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR9_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR9\fP   \fBGPIO_ODR_ODR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR10_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR10\fP   \fBGPIO_ODR_ODR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR11_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR11\fP   \fBGPIO_ODR_ODR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR12_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR12\fP   \fBGPIO_ODR_ODR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR13_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR13\fP   \fBGPIO_ODR_ODR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR14_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR14\fP   \fBGPIO_ODR_ODR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR15_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR15\fP   \fBGPIO_ODR_ODR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0\fP   \fBGPIO_BSRR_BS0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1\fP   \fBGPIO_BSRR_BS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2\fP   \fBGPIO_BSRR_BS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3\fP   \fBGPIO_BSRR_BS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4\fP   \fBGPIO_BSRR_BS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5\fP   \fBGPIO_BSRR_BS5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6\fP   \fBGPIO_BSRR_BS6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7\fP   \fBGPIO_BSRR_BS7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8\fP   \fBGPIO_BSRR_BS8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9\fP   \fBGPIO_BSRR_BS9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10\fP   \fBGPIO_BSRR_BS10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11\fP   \fBGPIO_BSRR_BS11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12\fP   \fBGPIO_BSRR_BS12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13\fP   \fBGPIO_BSRR_BS13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14\fP   \fBGPIO_BSRR_BS14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15\fP   \fBGPIO_BSRR_BS15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0\fP   \fBGPIO_BSRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1\fP   \fBGPIO_BSRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2\fP   \fBGPIO_BSRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3\fP   \fBGPIO_BSRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4\fP   \fBGPIO_BSRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5\fP   \fBGPIO_BSRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6\fP   \fBGPIO_BSRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7\fP   \fBGPIO_BSRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8\fP   \fBGPIO_BSRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9\fP   \fBGPIO_BSRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10\fP   \fBGPIO_BSRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11\fP   \fBGPIO_BSRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12\fP   \fBGPIO_BSRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13\fP   \fBGPIO_BSRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14\fP   \fBGPIO_BSRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15\fP   \fBGPIO_BSRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Msk\fP   (0x1UL << \fBGPIO_BRR_BR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0\fP   \fBGPIO_BRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Msk\fP   (0x1UL << \fBGPIO_BRR_BR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1\fP   \fBGPIO_BRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Msk\fP   (0x1UL << \fBGPIO_BRR_BR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2\fP   \fBGPIO_BRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Msk\fP   (0x1UL << \fBGPIO_BRR_BR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3\fP   \fBGPIO_BRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Msk\fP   (0x1UL << \fBGPIO_BRR_BR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4\fP   \fBGPIO_BRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Msk\fP   (0x1UL << \fBGPIO_BRR_BR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5\fP   \fBGPIO_BRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Msk\fP   (0x1UL << \fBGPIO_BRR_BR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6\fP   \fBGPIO_BRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Msk\fP   (0x1UL << \fBGPIO_BRR_BR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7\fP   \fBGPIO_BRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Msk\fP   (0x1UL << \fBGPIO_BRR_BR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8\fP   \fBGPIO_BRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Msk\fP   (0x1UL << \fBGPIO_BRR_BR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9\fP   \fBGPIO_BRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Msk\fP   (0x1UL << \fBGPIO_BRR_BR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10\fP   \fBGPIO_BRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Msk\fP   (0x1UL << \fBGPIO_BRR_BR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11\fP   \fBGPIO_BRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Msk\fP   (0x1UL << \fBGPIO_BRR_BR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12\fP   \fBGPIO_BRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Msk\fP   (0x1UL << \fBGPIO_BRR_BR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13\fP   \fBGPIO_BRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Msk\fP   (0x1UL << \fBGPIO_BRR_BR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14\fP   \fBGPIO_BRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Msk\fP   (0x1UL << \fBGPIO_BRR_BR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15\fP   \fBGPIO_BRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0\fP   \fBGPIO_LCKR_LCK0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1\fP   \fBGPIO_LCKR_LCK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2\fP   \fBGPIO_LCKR_LCK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3\fP   \fBGPIO_LCKR_LCK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4\fP   \fBGPIO_LCKR_LCK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5\fP   \fBGPIO_LCKR_LCK5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6\fP   \fBGPIO_LCKR_LCK6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7\fP   \fBGPIO_LCKR_LCK7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8\fP   \fBGPIO_LCKR_LCK8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9\fP   \fBGPIO_LCKR_LCK9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10\fP   \fBGPIO_LCKR_LCK10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11\fP   \fBGPIO_LCKR_LCK11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12\fP   \fBGPIO_LCKR_LCK12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13\fP   \fBGPIO_LCKR_LCK13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14\fP   \fBGPIO_LCKR_LCK14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15\fP   \fBGPIO_LCKR_LCK15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCKK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK\fP   \fBGPIO_LCKR_LCKK_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_Msk\fP   (0xFUL << \fBAFIO_EVCR_PIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN\fP   \fBAFIO_EVCR_PIN_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_0\fP   (0x1UL << \fBAFIO_EVCR_PIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_1\fP   (0x2UL << \fBAFIO_EVCR_PIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_2\fP   (0x4UL << \fBAFIO_EVCR_PIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_3\fP   (0x8UL << \fBAFIO_EVCR_PIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX0\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX1_Msk\fP   (0x1UL << \fBAFIO_EVCR_PIN_PX1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX1\fP   \fBAFIO_EVCR_PIN_PX1_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX2_Msk\fP   (0x1UL << \fBAFIO_EVCR_PIN_PX2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX2\fP   \fBAFIO_EVCR_PIN_PX2_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX3_Msk\fP   (0x3UL << \fBAFIO_EVCR_PIN_PX3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX3\fP   \fBAFIO_EVCR_PIN_PX3_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX4_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX4_Msk\fP   (0x1UL << \fBAFIO_EVCR_PIN_PX4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX4\fP   \fBAFIO_EVCR_PIN_PX4_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX5_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX5_Msk\fP   (0x5UL << \fBAFIO_EVCR_PIN_PX5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX5\fP   \fBAFIO_EVCR_PIN_PX5_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX6_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX6_Msk\fP   (0x3UL << \fBAFIO_EVCR_PIN_PX6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX6\fP   \fBAFIO_EVCR_PIN_PX6_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX7_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX7_Msk\fP   (0x7UL << \fBAFIO_EVCR_PIN_PX7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX7\fP   \fBAFIO_EVCR_PIN_PX7_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX8_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX8_Msk\fP   (0x1UL << \fBAFIO_EVCR_PIN_PX8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX8\fP   \fBAFIO_EVCR_PIN_PX8_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX9_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX9_Msk\fP   (0x9UL << \fBAFIO_EVCR_PIN_PX9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX9\fP   \fBAFIO_EVCR_PIN_PX9_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX10_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX10_Msk\fP   (0x5UL << \fBAFIO_EVCR_PIN_PX10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX10\fP   \fBAFIO_EVCR_PIN_PX10_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX11_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX11_Msk\fP   (0xBUL << \fBAFIO_EVCR_PIN_PX11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX11\fP   \fBAFIO_EVCR_PIN_PX11_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX12_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX12_Msk\fP   (0x3UL << \fBAFIO_EVCR_PIN_PX12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX12\fP   \fBAFIO_EVCR_PIN_PX12_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX13_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX13_Msk\fP   (0xDUL << \fBAFIO_EVCR_PIN_PX13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX13\fP   \fBAFIO_EVCR_PIN_PX13_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX14_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX14_Msk\fP   (0x7UL << \fBAFIO_EVCR_PIN_PX14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX14\fP   \fBAFIO_EVCR_PIN_PX14_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX15_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX15_Msk\fP   (0xFUL << \fBAFIO_EVCR_PIN_PX15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX15\fP   \fBAFIO_EVCR_PIN_PX15_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_Msk\fP   (0x7UL << \fBAFIO_EVCR_PORT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT\fP   \fBAFIO_EVCR_PORT_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_0\fP   (0x1UL << \fBAFIO_EVCR_PORT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_1\fP   (0x2UL << \fBAFIO_EVCR_PORT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_2\fP   (0x4UL << \fBAFIO_EVCR_PORT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PA\fP   0x00000000"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PB_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PB_Msk\fP   (0x1UL << \fBAFIO_EVCR_PORT_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PB\fP   \fBAFIO_EVCR_PORT_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PC_Msk\fP   (0x1UL << \fBAFIO_EVCR_PORT_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PC\fP   \fBAFIO_EVCR_PORT_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PD_Msk\fP   (0x3UL << \fBAFIO_EVCR_PORT_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PD\fP   \fBAFIO_EVCR_PORT_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PE_Msk\fP   (0x1UL << \fBAFIO_EVCR_PORT_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PE\fP   \fBAFIO_EVCR_PORT_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_EVOE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_EVOE_Msk\fP   (0x1UL << \fBAFIO_EVCR_EVOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_EVOE\fP   \fBAFIO_EVCR_EVOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SPI1_REMAP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SPI1_REMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_SPI1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SPI1_REMAP\fP   \fBAFIO_MAPR_SPI1_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_I2C1_REMAP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_I2C1_REMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_I2C1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_I2C1_REMAP\fP   \fBAFIO_MAPR_I2C1_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART1_REMAP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART1_REMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_USART1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART1_REMAP\fP   \fBAFIO_MAPR_USART1_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART2_REMAP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART2_REMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_USART2_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART2_REMAP\fP   \fBAFIO_MAPR_USART2_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP\fP   \fBAFIO_MAPR_TIM1_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_0\fP   (0x1UL << \fBAFIO_MAPR_TIM1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_1\fP   (0x2UL << \fBAFIO_MAPR_TIM1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_NOREMAP\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP\fP   \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP\fP   \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM2_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP\fP   \fBAFIO_MAPR_TIM2_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_0\fP   (0x1UL << \fBAFIO_MAPR_TIM2_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_1\fP   (0x2UL << \fBAFIO_MAPR_TIM2_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_NOREMAP\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk\fP   (0x1UL << \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1\fP   \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk\fP   (0x1UL << \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2\fP   \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP\fP   \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM3_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP\fP   \fBAFIO_MAPR_TIM3_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_0\fP   (0x1UL << \fBAFIO_MAPR_TIM3_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_1\fP   (0x2UL << \fBAFIO_MAPR_TIM3_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_NOREMAP\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP\fP   \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP\fP   \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_CAN_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP\fP   \fBAFIO_MAPR_CAN_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_0\fP   (0x1UL << \fBAFIO_MAPR_CAN_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_1\fP   (0x2UL << \fBAFIO_MAPR_CAN_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP2_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP2_Msk\fP   (0x1UL << \fBAFIO_MAPR_CAN_REMAP_REMAP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP2\fP   \fBAFIO_MAPR_CAN_REMAP_REMAP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP3_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP3_Msk\fP   (0x3UL << \fBAFIO_MAPR_CAN_REMAP_REMAP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP3\fP   \fBAFIO_MAPR_CAN_REMAP_REMAP3_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_PD01_REMAP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_PD01_REMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_PD01_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_PD01_REMAP\fP   \fBAFIO_MAPR_PD01_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_Msk\fP   (0x7UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG\fP   \fBAFIO_MAPR_SWJ_CFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_0\fP   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_1\fP   (0x2UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_2\fP   (0x4UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_RESET\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_NOJNTRST_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_NOJNTRST_Msk\fP   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_NOJNTRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_NOJNTRST\fP   \fBAFIO_MAPR_SWJ_CFG_NOJNTRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk\fP   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE\fP   \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_DISABLE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_DISABLE_Msk\fP   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_DISABLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_DISABLE\fP   \fBAFIO_MAPR_SWJ_CFG_DISABLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_Msk\fP   (0xFUL << \fBAFIO_EXTICR1_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0\fP   \fBAFIO_EXTICR1_EXTI0_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_Msk\fP   (0xFUL << \fBAFIO_EXTICR1_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1\fP   \fBAFIO_EXTICR1_EXTI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_Msk\fP   (0xFUL << \fBAFIO_EXTICR1_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2\fP   \fBAFIO_EXTICR1_EXTI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_Msk\fP   (0xFUL << \fBAFIO_EXTICR1_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3\fP   \fBAFIO_EXTICR1_EXTI3_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI0_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PB\fP   \fBAFIO_EXTICR1_EXTI0_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI0_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PC\fP   \fBAFIO_EXTICR1_EXTI0_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI0_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PD\fP   \fBAFIO_EXTICR1_EXTI0_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI0_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PE\fP   \fBAFIO_EXTICR1_EXTI0_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR1_EXTI0_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PF\fP   \fBAFIO_EXTICR1_EXTI0_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI0_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PG\fP   \fBAFIO_EXTICR1_EXTI0_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PB_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI1_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PB\fP   \fBAFIO_EXTICR1_EXTI1_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI1_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PC\fP   \fBAFIO_EXTICR1_EXTI1_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI1_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PD\fP   \fBAFIO_EXTICR1_EXTI1_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI1_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PE\fP   \fBAFIO_EXTICR1_EXTI1_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR1_EXTI1_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PF\fP   \fBAFIO_EXTICR1_EXTI1_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI1_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PG\fP   \fBAFIO_EXTICR1_EXTI1_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI2_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PB\fP   \fBAFIO_EXTICR1_EXTI2_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI2_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PC\fP   \fBAFIO_EXTICR1_EXTI2_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI2_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PD\fP   \fBAFIO_EXTICR1_EXTI2_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI2_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PE\fP   \fBAFIO_EXTICR1_EXTI2_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR1_EXTI2_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PF\fP   \fBAFIO_EXTICR1_EXTI2_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PG_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI2_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PG\fP   \fBAFIO_EXTICR1_EXTI2_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PB_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI3_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PB\fP   \fBAFIO_EXTICR1_EXTI3_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PC_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI3_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PC\fP   \fBAFIO_EXTICR1_EXTI3_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PD_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI3_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PD\fP   \fBAFIO_EXTICR1_EXTI3_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI3_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PE\fP   \fBAFIO_EXTICR1_EXTI3_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR1_EXTI3_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PF\fP   \fBAFIO_EXTICR1_EXTI3_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PG_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI3_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PG\fP   \fBAFIO_EXTICR1_EXTI3_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_Msk\fP   (0xFUL << \fBAFIO_EXTICR2_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4\fP   \fBAFIO_EXTICR2_EXTI4_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_Msk\fP   (0xFUL << \fBAFIO_EXTICR2_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5\fP   \fBAFIO_EXTICR2_EXTI5_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_Msk\fP   (0xFUL << \fBAFIO_EXTICR2_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6\fP   \fBAFIO_EXTICR2_EXTI6_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_Msk\fP   (0xFUL << \fBAFIO_EXTICR2_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7\fP   \fBAFIO_EXTICR2_EXTI7_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI4_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PB\fP   \fBAFIO_EXTICR2_EXTI4_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI4_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PC\fP   \fBAFIO_EXTICR2_EXTI4_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI4_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PD\fP   \fBAFIO_EXTICR2_EXTI4_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI4_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PE\fP   \fBAFIO_EXTICR2_EXTI4_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR2_EXTI4_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PF\fP   \fBAFIO_EXTICR2_EXTI4_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI4_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PG\fP   \fBAFIO_EXTICR2_EXTI4_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PB_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI5_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PB\fP   \fBAFIO_EXTICR2_EXTI5_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI5_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PC\fP   \fBAFIO_EXTICR2_EXTI5_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI5_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PD\fP   \fBAFIO_EXTICR2_EXTI5_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI5_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PE\fP   \fBAFIO_EXTICR2_EXTI5_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR2_EXTI5_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PF\fP   \fBAFIO_EXTICR2_EXTI5_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI5_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PG\fP   \fBAFIO_EXTICR2_EXTI5_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI6_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PB\fP   \fBAFIO_EXTICR2_EXTI6_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI6_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PC\fP   \fBAFIO_EXTICR2_EXTI6_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI6_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PD\fP   \fBAFIO_EXTICR2_EXTI6_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI6_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PE\fP   \fBAFIO_EXTICR2_EXTI6_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR2_EXTI6_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PF\fP   \fBAFIO_EXTICR2_EXTI6_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PG_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI6_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PG\fP   \fBAFIO_EXTICR2_EXTI6_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PB_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI7_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PB\fP   \fBAFIO_EXTICR2_EXTI7_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PC_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI7_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PC\fP   \fBAFIO_EXTICR2_EXTI7_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PD_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI7_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PD\fP   \fBAFIO_EXTICR2_EXTI7_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI7_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PE\fP   \fBAFIO_EXTICR2_EXTI7_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR2_EXTI7_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PF\fP   \fBAFIO_EXTICR2_EXTI7_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PG_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI7_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PG\fP   \fBAFIO_EXTICR2_EXTI7_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_Msk\fP   (0xFUL << \fBAFIO_EXTICR3_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8\fP   \fBAFIO_EXTICR3_EXTI8_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_Msk\fP   (0xFUL << \fBAFIO_EXTICR3_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9\fP   \fBAFIO_EXTICR3_EXTI9_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_Msk\fP   (0xFUL << \fBAFIO_EXTICR3_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10\fP   \fBAFIO_EXTICR3_EXTI10_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_Msk\fP   (0xFUL << \fBAFIO_EXTICR3_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11\fP   \fBAFIO_EXTICR3_EXTI11_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI8_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PB\fP   \fBAFIO_EXTICR3_EXTI8_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI8_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PC\fP   \fBAFIO_EXTICR3_EXTI8_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI8_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PD\fP   \fBAFIO_EXTICR3_EXTI8_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI8_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PE\fP   \fBAFIO_EXTICR3_EXTI8_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR3_EXTI8_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PF\fP   \fBAFIO_EXTICR3_EXTI8_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI8_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PG\fP   \fBAFIO_EXTICR3_EXTI8_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PB_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI9_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PB\fP   \fBAFIO_EXTICR3_EXTI9_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI9_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PC\fP   \fBAFIO_EXTICR3_EXTI9_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI9_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PD\fP   \fBAFIO_EXTICR3_EXTI9_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI9_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PE\fP   \fBAFIO_EXTICR3_EXTI9_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR3_EXTI9_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PF\fP   \fBAFIO_EXTICR3_EXTI9_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI9_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PG\fP   \fBAFIO_EXTICR3_EXTI9_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI10_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PB\fP   \fBAFIO_EXTICR3_EXTI10_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI10_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PC\fP   \fBAFIO_EXTICR3_EXTI10_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI10_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PD\fP   \fBAFIO_EXTICR3_EXTI10_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI10_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PE\fP   \fBAFIO_EXTICR3_EXTI10_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR3_EXTI10_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PF\fP   \fBAFIO_EXTICR3_EXTI10_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PG_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI10_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PG\fP   \fBAFIO_EXTICR3_EXTI10_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PB_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI11_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PB\fP   \fBAFIO_EXTICR3_EXTI11_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PC_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI11_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PC\fP   \fBAFIO_EXTICR3_EXTI11_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PD_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI11_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PD\fP   \fBAFIO_EXTICR3_EXTI11_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI11_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PE\fP   \fBAFIO_EXTICR3_EXTI11_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR3_EXTI11_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PF\fP   \fBAFIO_EXTICR3_EXTI11_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PG_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI11_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PG\fP   \fBAFIO_EXTICR3_EXTI11_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_Msk\fP   (0xFUL << \fBAFIO_EXTICR4_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12\fP   \fBAFIO_EXTICR4_EXTI12_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_Msk\fP   (0xFUL << \fBAFIO_EXTICR4_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13\fP   \fBAFIO_EXTICR4_EXTI13_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_Msk\fP   (0xFUL << \fBAFIO_EXTICR4_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14\fP   \fBAFIO_EXTICR4_EXTI14_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_Msk\fP   (0xFUL << \fBAFIO_EXTICR4_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15\fP   \fBAFIO_EXTICR4_EXTI15_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI12_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PB\fP   \fBAFIO_EXTICR4_EXTI12_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI12_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PC\fP   \fBAFIO_EXTICR4_EXTI12_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI12_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PD\fP   \fBAFIO_EXTICR4_EXTI12_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI12_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PE\fP   \fBAFIO_EXTICR4_EXTI12_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR4_EXTI12_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PF\fP   \fBAFIO_EXTICR4_EXTI12_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI12_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PG\fP   \fBAFIO_EXTICR4_EXTI12_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PB_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI13_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PB\fP   \fBAFIO_EXTICR4_EXTI13_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI13_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PC\fP   \fBAFIO_EXTICR4_EXTI13_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI13_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PD\fP   \fBAFIO_EXTICR4_EXTI13_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI13_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PE\fP   \fBAFIO_EXTICR4_EXTI13_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR4_EXTI13_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PF\fP   \fBAFIO_EXTICR4_EXTI13_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI13_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PG\fP   \fBAFIO_EXTICR4_EXTI13_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI14_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PB\fP   \fBAFIO_EXTICR4_EXTI14_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI14_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PC\fP   \fBAFIO_EXTICR4_EXTI14_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI14_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PD\fP   \fBAFIO_EXTICR4_EXTI14_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI14_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PE\fP   \fBAFIO_EXTICR4_EXTI14_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR4_EXTI14_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PF\fP   \fBAFIO_EXTICR4_EXTI14_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PG_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI14_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PG\fP   \fBAFIO_EXTICR4_EXTI14_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PB_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI15_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PB\fP   \fBAFIO_EXTICR4_EXTI15_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PC_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI15_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PC\fP   \fBAFIO_EXTICR4_EXTI15_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PD_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI15_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PD\fP   \fBAFIO_EXTICR4_EXTI15_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI15_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PE\fP   \fBAFIO_EXTICR4_EXTI15_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR4_EXTI15_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PF\fP   \fBAFIO_EXTICR4_EXTI15_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PG_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI15_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PG\fP   \fBAFIO_EXTICR4_EXTI15_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0_Msk\fP   (0x1UL << \fBEXTI_IMR_MR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0\fP   \fBEXTI_IMR_MR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1_Msk\fP   (0x1UL << \fBEXTI_IMR_MR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1\fP   \fBEXTI_IMR_MR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2_Msk\fP   (0x1UL << \fBEXTI_IMR_MR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2\fP   \fBEXTI_IMR_MR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3_Msk\fP   (0x1UL << \fBEXTI_IMR_MR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3\fP   \fBEXTI_IMR_MR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4_Msk\fP   (0x1UL << \fBEXTI_IMR_MR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4\fP   \fBEXTI_IMR_MR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5_Msk\fP   (0x1UL << \fBEXTI_IMR_MR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5\fP   \fBEXTI_IMR_MR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6_Msk\fP   (0x1UL << \fBEXTI_IMR_MR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6\fP   \fBEXTI_IMR_MR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7_Msk\fP   (0x1UL << \fBEXTI_IMR_MR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7\fP   \fBEXTI_IMR_MR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8_Msk\fP   (0x1UL << \fBEXTI_IMR_MR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8\fP   \fBEXTI_IMR_MR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9_Msk\fP   (0x1UL << \fBEXTI_IMR_MR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9\fP   \fBEXTI_IMR_MR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10_Msk\fP   (0x1UL << \fBEXTI_IMR_MR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10\fP   \fBEXTI_IMR_MR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11_Msk\fP   (0x1UL << \fBEXTI_IMR_MR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11\fP   \fBEXTI_IMR_MR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12_Msk\fP   (0x1UL << \fBEXTI_IMR_MR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12\fP   \fBEXTI_IMR_MR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13_Msk\fP   (0x1UL << \fBEXTI_IMR_MR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13\fP   \fBEXTI_IMR_MR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14_Msk\fP   (0x1UL << \fBEXTI_IMR_MR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14\fP   \fBEXTI_IMR_MR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15_Msk\fP   (0x1UL << \fBEXTI_IMR_MR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15\fP   \fBEXTI_IMR_MR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16_Msk\fP   (0x1UL << \fBEXTI_IMR_MR16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16\fP   \fBEXTI_IMR_MR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17_Msk\fP   (0x1UL << \fBEXTI_IMR_MR17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17\fP   \fBEXTI_IMR_MR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18_Msk\fP   (0x1UL << \fBEXTI_IMR_MR18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18\fP   \fBEXTI_IMR_MR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM0\fP   \fBEXTI_IMR_MR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM1\fP   \fBEXTI_IMR_MR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM2\fP   \fBEXTI_IMR_MR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM3\fP   \fBEXTI_IMR_MR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM4\fP   \fBEXTI_IMR_MR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM5\fP   \fBEXTI_IMR_MR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM6\fP   \fBEXTI_IMR_MR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM7\fP   \fBEXTI_IMR_MR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM8\fP   \fBEXTI_IMR_MR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM9\fP   \fBEXTI_IMR_MR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM10\fP   \fBEXTI_IMR_MR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM11\fP   \fBEXTI_IMR_MR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM12\fP   \fBEXTI_IMR_MR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM13\fP   \fBEXTI_IMR_MR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM14\fP   \fBEXTI_IMR_MR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM15\fP   \fBEXTI_IMR_MR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM16\fP   \fBEXTI_IMR_MR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM17\fP   \fBEXTI_IMR_MR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM18\fP   \fBEXTI_IMR_MR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM\fP   0x0007FFFFU"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0_Msk\fP   (0x1UL << \fBEXTI_EMR_MR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0\fP   \fBEXTI_EMR_MR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1_Msk\fP   (0x1UL << \fBEXTI_EMR_MR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1\fP   \fBEXTI_EMR_MR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2_Msk\fP   (0x1UL << \fBEXTI_EMR_MR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2\fP   \fBEXTI_EMR_MR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3_Msk\fP   (0x1UL << \fBEXTI_EMR_MR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3\fP   \fBEXTI_EMR_MR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4_Msk\fP   (0x1UL << \fBEXTI_EMR_MR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4\fP   \fBEXTI_EMR_MR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5_Msk\fP   (0x1UL << \fBEXTI_EMR_MR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5\fP   \fBEXTI_EMR_MR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6_Msk\fP   (0x1UL << \fBEXTI_EMR_MR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6\fP   \fBEXTI_EMR_MR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7_Msk\fP   (0x1UL << \fBEXTI_EMR_MR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7\fP   \fBEXTI_EMR_MR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8_Msk\fP   (0x1UL << \fBEXTI_EMR_MR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8\fP   \fBEXTI_EMR_MR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9_Msk\fP   (0x1UL << \fBEXTI_EMR_MR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9\fP   \fBEXTI_EMR_MR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10_Msk\fP   (0x1UL << \fBEXTI_EMR_MR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10\fP   \fBEXTI_EMR_MR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11_Msk\fP   (0x1UL << \fBEXTI_EMR_MR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11\fP   \fBEXTI_EMR_MR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12_Msk\fP   (0x1UL << \fBEXTI_EMR_MR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12\fP   \fBEXTI_EMR_MR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13_Msk\fP   (0x1UL << \fBEXTI_EMR_MR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13\fP   \fBEXTI_EMR_MR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14_Msk\fP   (0x1UL << \fBEXTI_EMR_MR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14\fP   \fBEXTI_EMR_MR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15_Msk\fP   (0x1UL << \fBEXTI_EMR_MR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15\fP   \fBEXTI_EMR_MR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16_Msk\fP   (0x1UL << \fBEXTI_EMR_MR16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16\fP   \fBEXTI_EMR_MR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17_Msk\fP   (0x1UL << \fBEXTI_EMR_MR17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17\fP   \fBEXTI_EMR_MR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18_Msk\fP   (0x1UL << \fBEXTI_EMR_MR18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18\fP   \fBEXTI_EMR_MR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM0\fP   \fBEXTI_EMR_MR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM1\fP   \fBEXTI_EMR_MR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM2\fP   \fBEXTI_EMR_MR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM3\fP   \fBEXTI_EMR_MR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM4\fP   \fBEXTI_EMR_MR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM5\fP   \fBEXTI_EMR_MR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM6\fP   \fBEXTI_EMR_MR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM7\fP   \fBEXTI_EMR_MR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM8\fP   \fBEXTI_EMR_MR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM9\fP   \fBEXTI_EMR_MR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM10\fP   \fBEXTI_EMR_MR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM11\fP   \fBEXTI_EMR_MR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM12\fP   \fBEXTI_EMR_MR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM13\fP   \fBEXTI_EMR_MR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM14\fP   \fBEXTI_EMR_MR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM15\fP   \fBEXTI_EMR_MR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM16\fP   \fBEXTI_EMR_MR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM17\fP   \fBEXTI_EMR_MR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM18\fP   \fBEXTI_EMR_MR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0\fP   \fBEXTI_RTSR_TR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1\fP   \fBEXTI_RTSR_TR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2\fP   \fBEXTI_RTSR_TR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3\fP   \fBEXTI_RTSR_TR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4\fP   \fBEXTI_RTSR_TR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5\fP   \fBEXTI_RTSR_TR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6\fP   \fBEXTI_RTSR_TR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7\fP   \fBEXTI_RTSR_TR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8\fP   \fBEXTI_RTSR_TR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9\fP   \fBEXTI_RTSR_TR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10\fP   \fBEXTI_RTSR_TR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11\fP   \fBEXTI_RTSR_TR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12\fP   \fBEXTI_RTSR_TR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13\fP   \fBEXTI_RTSR_TR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14\fP   \fBEXTI_RTSR_TR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15\fP   \fBEXTI_RTSR_TR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16\fP   \fBEXTI_RTSR_TR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17\fP   \fBEXTI_RTSR_TR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18\fP   \fBEXTI_RTSR_TR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT0\fP   \fBEXTI_RTSR_TR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT1\fP   \fBEXTI_RTSR_TR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT2\fP   \fBEXTI_RTSR_TR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT3\fP   \fBEXTI_RTSR_TR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT4\fP   \fBEXTI_RTSR_TR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT5\fP   \fBEXTI_RTSR_TR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT6\fP   \fBEXTI_RTSR_TR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT7\fP   \fBEXTI_RTSR_TR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT8\fP   \fBEXTI_RTSR_TR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT9\fP   \fBEXTI_RTSR_TR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT10\fP   \fBEXTI_RTSR_TR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT11\fP   \fBEXTI_RTSR_TR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT12\fP   \fBEXTI_RTSR_TR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT13\fP   \fBEXTI_RTSR_TR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT14\fP   \fBEXTI_RTSR_TR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT15\fP   \fBEXTI_RTSR_TR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT16\fP   \fBEXTI_RTSR_TR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT17\fP   \fBEXTI_RTSR_TR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT18\fP   \fBEXTI_RTSR_TR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0\fP   \fBEXTI_FTSR_TR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1\fP   \fBEXTI_FTSR_TR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2\fP   \fBEXTI_FTSR_TR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3\fP   \fBEXTI_FTSR_TR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4\fP   \fBEXTI_FTSR_TR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5\fP   \fBEXTI_FTSR_TR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6\fP   \fBEXTI_FTSR_TR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7\fP   \fBEXTI_FTSR_TR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8\fP   \fBEXTI_FTSR_TR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9\fP   \fBEXTI_FTSR_TR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10\fP   \fBEXTI_FTSR_TR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11\fP   \fBEXTI_FTSR_TR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12\fP   \fBEXTI_FTSR_TR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13\fP   \fBEXTI_FTSR_TR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14\fP   \fBEXTI_FTSR_TR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15\fP   \fBEXTI_FTSR_TR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16\fP   \fBEXTI_FTSR_TR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17\fP   \fBEXTI_FTSR_TR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18\fP   \fBEXTI_FTSR_TR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT0\fP   \fBEXTI_FTSR_TR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT1\fP   \fBEXTI_FTSR_TR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT2\fP   \fBEXTI_FTSR_TR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT3\fP   \fBEXTI_FTSR_TR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT4\fP   \fBEXTI_FTSR_TR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT5\fP   \fBEXTI_FTSR_TR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT6\fP   \fBEXTI_FTSR_TR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT7\fP   \fBEXTI_FTSR_TR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT8\fP   \fBEXTI_FTSR_TR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT9\fP   \fBEXTI_FTSR_TR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT10\fP   \fBEXTI_FTSR_TR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT11\fP   \fBEXTI_FTSR_TR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT12\fP   \fBEXTI_FTSR_TR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT13\fP   \fBEXTI_FTSR_TR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT14\fP   \fBEXTI_FTSR_TR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT15\fP   \fBEXTI_FTSR_TR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT16\fP   \fBEXTI_FTSR_TR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT17\fP   \fBEXTI_FTSR_TR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT18\fP   \fBEXTI_FTSR_TR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0\fP   \fBEXTI_SWIER_SWIER0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1\fP   \fBEXTI_SWIER_SWIER1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2\fP   \fBEXTI_SWIER_SWIER2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3\fP   \fBEXTI_SWIER_SWIER3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4\fP   \fBEXTI_SWIER_SWIER4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5\fP   \fBEXTI_SWIER_SWIER5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6\fP   \fBEXTI_SWIER_SWIER6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7\fP   \fBEXTI_SWIER_SWIER7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8\fP   \fBEXTI_SWIER_SWIER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9\fP   \fBEXTI_SWIER_SWIER9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10\fP   \fBEXTI_SWIER_SWIER10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11\fP   \fBEXTI_SWIER_SWIER11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12\fP   \fBEXTI_SWIER_SWIER12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13\fP   \fBEXTI_SWIER_SWIER13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14\fP   \fBEXTI_SWIER_SWIER14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15\fP   \fBEXTI_SWIER_SWIER15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16\fP   \fBEXTI_SWIER_SWIER16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17\fP   \fBEXTI_SWIER_SWIER17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18\fP   \fBEXTI_SWIER_SWIER18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI0\fP   \fBEXTI_SWIER_SWIER0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI1\fP   \fBEXTI_SWIER_SWIER1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI2\fP   \fBEXTI_SWIER_SWIER2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI3\fP   \fBEXTI_SWIER_SWIER3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI4\fP   \fBEXTI_SWIER_SWIER4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI5\fP   \fBEXTI_SWIER_SWIER5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI6\fP   \fBEXTI_SWIER_SWIER6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI7\fP   \fBEXTI_SWIER_SWIER7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI8\fP   \fBEXTI_SWIER_SWIER8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI9\fP   \fBEXTI_SWIER_SWIER9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI10\fP   \fBEXTI_SWIER_SWIER10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI11\fP   \fBEXTI_SWIER_SWIER11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI12\fP   \fBEXTI_SWIER_SWIER12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI13\fP   \fBEXTI_SWIER_SWIER13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI14\fP   \fBEXTI_SWIER_SWIER14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI15\fP   \fBEXTI_SWIER_SWIER15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI16\fP   \fBEXTI_SWIER_SWIER16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI17\fP   \fBEXTI_SWIER_SWIER17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI18\fP   \fBEXTI_SWIER_SWIER18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0_Msk\fP   (0x1UL << \fBEXTI_PR_PR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0\fP   \fBEXTI_PR_PR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1_Msk\fP   (0x1UL << \fBEXTI_PR_PR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1\fP   \fBEXTI_PR_PR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2_Msk\fP   (0x1UL << \fBEXTI_PR_PR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2\fP   \fBEXTI_PR_PR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3_Msk\fP   (0x1UL << \fBEXTI_PR_PR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3\fP   \fBEXTI_PR_PR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4_Msk\fP   (0x1UL << \fBEXTI_PR_PR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4\fP   \fBEXTI_PR_PR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5_Msk\fP   (0x1UL << \fBEXTI_PR_PR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5\fP   \fBEXTI_PR_PR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6_Msk\fP   (0x1UL << \fBEXTI_PR_PR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6\fP   \fBEXTI_PR_PR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7_Msk\fP   (0x1UL << \fBEXTI_PR_PR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7\fP   \fBEXTI_PR_PR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8_Msk\fP   (0x1UL << \fBEXTI_PR_PR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8\fP   \fBEXTI_PR_PR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9_Msk\fP   (0x1UL << \fBEXTI_PR_PR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9\fP   \fBEXTI_PR_PR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10_Msk\fP   (0x1UL << \fBEXTI_PR_PR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10\fP   \fBEXTI_PR_PR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11_Msk\fP   (0x1UL << \fBEXTI_PR_PR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11\fP   \fBEXTI_PR_PR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12_Msk\fP   (0x1UL << \fBEXTI_PR_PR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12\fP   \fBEXTI_PR_PR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13_Msk\fP   (0x1UL << \fBEXTI_PR_PR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13\fP   \fBEXTI_PR_PR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14_Msk\fP   (0x1UL << \fBEXTI_PR_PR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14\fP   \fBEXTI_PR_PR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15_Msk\fP   (0x1UL << \fBEXTI_PR_PR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15\fP   \fBEXTI_PR_PR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16_Msk\fP   (0x1UL << \fBEXTI_PR_PR16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16\fP   \fBEXTI_PR_PR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17_Msk\fP   (0x1UL << \fBEXTI_PR_PR17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17\fP   \fBEXTI_PR_PR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18_Msk\fP   (0x1UL << \fBEXTI_PR_PR18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18\fP   \fBEXTI_PR_PR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF0\fP   \fBEXTI_PR_PR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF1\fP   \fBEXTI_PR_PR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF2\fP   \fBEXTI_PR_PR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF3\fP   \fBEXTI_PR_PR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF4\fP   \fBEXTI_PR_PR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF5\fP   \fBEXTI_PR_PR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF6\fP   \fBEXTI_PR_PR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF7\fP   \fBEXTI_PR_PR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF8\fP   \fBEXTI_PR_PR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF9\fP   \fBEXTI_PR_PR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF10\fP   \fBEXTI_PR_PR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF11\fP   \fBEXTI_PR_PR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF12\fP   \fBEXTI_PR_PR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF13\fP   \fBEXTI_PR_PR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF14\fP   \fBEXTI_PR_PR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF15\fP   \fBEXTI_PR_PR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF16\fP   \fBEXTI_PR_PR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF17\fP   \fBEXTI_PR_PR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF18\fP   \fBEXTI_PR_PR18\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1_Msk\fP   (0x1UL << \fBDMA_ISR_GIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1\fP   \fBDMA_ISR_GIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1\fP   \fBDMA_ISR_TCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1\fP   \fBDMA_ISR_HTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1\fP   \fBDMA_ISR_TEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2_Msk\fP   (0x1UL << \fBDMA_ISR_GIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2\fP   \fBDMA_ISR_GIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2\fP   \fBDMA_ISR_TCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2\fP   \fBDMA_ISR_HTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2\fP   \fBDMA_ISR_TEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3_Msk\fP   (0x1UL << \fBDMA_ISR_GIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3\fP   \fBDMA_ISR_GIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3\fP   \fBDMA_ISR_TCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3\fP   \fBDMA_ISR_HTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3\fP   \fBDMA_ISR_TEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4_Msk\fP   (0x1UL << \fBDMA_ISR_GIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4\fP   \fBDMA_ISR_GIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4\fP   \fBDMA_ISR_TCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4\fP   \fBDMA_ISR_HTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4\fP   \fBDMA_ISR_TEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5_Msk\fP   (0x1UL << \fBDMA_ISR_GIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5\fP   \fBDMA_ISR_GIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5\fP   \fBDMA_ISR_TCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5\fP   \fBDMA_ISR_HTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5\fP   \fBDMA_ISR_TEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6_Msk\fP   (0x1UL << \fBDMA_ISR_GIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6\fP   \fBDMA_ISR_GIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6\fP   \fBDMA_ISR_TCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6\fP   \fBDMA_ISR_HTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6\fP   \fBDMA_ISR_TEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7_Msk\fP   (0x1UL << \fBDMA_ISR_GIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7\fP   \fBDMA_ISR_GIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7\fP   \fBDMA_ISR_TCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7\fP   \fBDMA_ISR_HTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7\fP   \fBDMA_ISR_TEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1\fP   \fBDMA_IFCR_CGIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1\fP   \fBDMA_IFCR_CTCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1\fP   \fBDMA_IFCR_CHTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1\fP   \fBDMA_IFCR_CTEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2\fP   \fBDMA_IFCR_CGIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2\fP   \fBDMA_IFCR_CTCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2\fP   \fBDMA_IFCR_CHTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2\fP   \fBDMA_IFCR_CTEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3\fP   \fBDMA_IFCR_CGIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3\fP   \fBDMA_IFCR_CTCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3\fP   \fBDMA_IFCR_CHTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3\fP   \fBDMA_IFCR_CTEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4\fP   \fBDMA_IFCR_CGIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4\fP   \fBDMA_IFCR_CTCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4\fP   \fBDMA_IFCR_CHTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4\fP   \fBDMA_IFCR_CTEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5\fP   \fBDMA_IFCR_CGIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5\fP   \fBDMA_IFCR_CTCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5\fP   \fBDMA_IFCR_CHTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5\fP   \fBDMA_IFCR_CTEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6\fP   \fBDMA_IFCR_CGIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6\fP   \fBDMA_IFCR_CTCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6\fP   \fBDMA_IFCR_CHTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6\fP   \fBDMA_IFCR_CTEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7\fP   \fBDMA_IFCR_CGIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7\fP   \fBDMA_IFCR_CTCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7\fP   \fBDMA_IFCR_CHTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7\fP   \fBDMA_IFCR_CTEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN_Msk\fP   (0x1UL << \fBDMA_CCR_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN\fP   \fBDMA_CCR_EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE_Msk\fP   (0x1UL << \fBDMA_CCR_TCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE\fP   \fBDMA_CCR_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE_Msk\fP   (0x1UL << \fBDMA_CCR_HTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE\fP   \fBDMA_CCR_HTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE_Msk\fP   (0x1UL << \fBDMA_CCR_TEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE\fP   \fBDMA_CCR_TEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR_Msk\fP   (0x1UL << \fBDMA_CCR_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR\fP   \fBDMA_CCR_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC_Msk\fP   (0x1UL << \fBDMA_CCR_CIRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC\fP   \fBDMA_CCR_CIRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC_Msk\fP   (0x1UL << \fBDMA_CCR_PINC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC\fP   \fBDMA_CCR_PINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC_Msk\fP   (0x1UL << \fBDMA_CCR_MINC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC\fP   \fBDMA_CCR_MINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_Msk\fP   (0x3UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE\fP   \fBDMA_CCR_PSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_0\fP   (0x1UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_1\fP   (0x2UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_Msk\fP   (0x3UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE\fP   \fBDMA_CCR_MSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_0\fP   (0x1UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_1\fP   (0x2UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_Msk\fP   (0x3UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL\fP   \fBDMA_CCR_PL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_0\fP   (0x1UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_1\fP   (0x2UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM_Msk\fP   (0x1UL << \fBDMA_CCR_MEM2MEM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM\fP   \fBDMA_CCR_MEM2MEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT_Msk\fP   (0xFFFFUL << \fBDMA_CNDTR_NDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT\fP   \fBDMA_CNDTR_NDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA_Msk\fP   (0xFFFFFFFFUL << \fBDMA_CPAR_PA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA\fP   \fBDMA_CPAR_PA_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA_Msk\fP   (0xFFFFFFFFUL << \fBDMA_CMAR_MA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA\fP   \fBDMA_CMAR_MA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_MULTIMODE_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD_Msk\fP   (0x1UL << \fBADC_SR_AWD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD\fP   \fBADC_SR_AWD_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_EOS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_SR_EOS_Msk\fP   (0x1UL << \fBADC_SR_EOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_EOS\fP   \fBADC_SR_EOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOS_Msk\fP   (0x1UL << \fBADC_SR_JEOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOS\fP   \fBADC_SR_JEOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT_Msk\fP   (0x1UL << \fBADC_SR_JSTRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT\fP   \fBADC_SR_JSTRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT_Msk\fP   (0x1UL << \fBADC_SR_STRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT\fP   \fBADC_SR_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_EOC\fP   (\fBADC_SR_EOS\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOC\fP   (\fBADC_SR_JEOS\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_Msk\fP   (0x1FUL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH\fP   \fBADC_CR1_AWDCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_0\fP   (0x01UL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_1\fP   (0x02UL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_2\fP   (0x04UL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_3\fP   (0x08UL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_4\fP   (0x10UL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOSIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOSIE_Msk\fP   (0x1UL << \fBADC_CR1_EOSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOSIE\fP   \fBADC_CR1_EOSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE_Msk\fP   (0x1UL << \fBADC_CR1_AWDIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE\fP   \fBADC_CR1_AWDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOSIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOSIE_Msk\fP   (0x1UL << \fBADC_CR1_JEOSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOSIE\fP   \fBADC_CR1_JEOSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN_Msk\fP   (0x1UL << \fBADC_CR1_SCAN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN\fP   \fBADC_CR1_SCAN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL_Msk\fP   (0x1UL << \fBADC_CR1_AWDSGL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL\fP   \fBADC_CR1_AWDSGL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO_Msk\fP   (0x1UL << \fBADC_CR1_JAUTO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO\fP   \fBADC_CR1_JAUTO_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN_Msk\fP   (0x1UL << \fBADC_CR1_DISCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN\fP   \fBADC_CR1_DISCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN_Msk\fP   (0x1UL << \fBADC_CR1_JDISCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN\fP   \fBADC_CR1_JDISCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_Msk\fP   (0x7UL << \fBADC_CR1_DISCNUM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM\fP   \fBADC_CR1_DISCNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_0\fP   (0x1UL << \fBADC_CR1_DISCNUM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_1\fP   (0x2UL << \fBADC_CR1_DISCNUM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_2\fP   (0x4UL << \fBADC_CR1_DISCNUM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_Msk\fP   (0xFUL << \fBADC_CR1_DUALMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD\fP   \fBADC_CR1_DUALMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_0\fP   (0x1UL << \fBADC_CR1_DUALMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_1\fP   (0x2UL << \fBADC_CR1_DUALMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_2\fP   (0x4UL << \fBADC_CR1_DUALMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_3\fP   (0x8UL << \fBADC_CR1_DUALMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN_Msk\fP   (0x1UL << \fBADC_CR1_JAWDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN\fP   \fBADC_CR1_JAWDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN_Msk\fP   (0x1UL << \fBADC_CR1_AWDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN\fP   \fBADC_CR1_AWDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOCIE\fP   (\fBADC_CR1_EOSIE\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOCIE\fP   (\fBADC_CR1_JEOSIE\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON_Msk\fP   (0x1UL << \fBADC_CR2_ADON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON\fP   \fBADC_CR2_ADON_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT_Msk\fP   (0x1UL << \fBADC_CR2_CONT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT\fP   \fBADC_CR2_CONT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_CAL_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CAL_Msk\fP   (0x1UL << \fBADC_CR2_CAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CAL\fP   \fBADC_CR2_CAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_RSTCAL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_RSTCAL_Msk\fP   (0x1UL << \fBADC_CR2_RSTCAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_RSTCAL\fP   \fBADC_CR2_RSTCAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA_Msk\fP   (0x1UL << \fBADC_CR2_DMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA\fP   \fBADC_CR2_DMA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN_Msk\fP   (0x1UL << \fBADC_CR2_ALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN\fP   \fBADC_CR2_ALIGN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_Msk\fP   (0x7UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL\fP   \fBADC_CR2_JEXTSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_0\fP   (0x1UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_1\fP   (0x2UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_2\fP   (0x4UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTTRIG_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTTRIG_Msk\fP   (0x1UL << \fBADC_CR2_JEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTTRIG\fP   \fBADC_CR2_JEXTTRIG_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_Msk\fP   (0x7UL << \fBADC_CR2_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL\fP   \fBADC_CR2_EXTSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_0\fP   (0x1UL << \fBADC_CR2_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_1\fP   (0x2UL << \fBADC_CR2_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_2\fP   (0x4UL << \fBADC_CR2_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTTRIG_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTTRIG_Msk\fP   (0x1UL << \fBADC_CR2_EXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTTRIG\fP   \fBADC_CR2_EXTTRIG_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART_Msk\fP   (0x1UL << \fBADC_CR2_JSWSTART_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART\fP   \fBADC_CR2_JSWSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART_Msk\fP   (0x1UL << \fBADC_CR2_SWSTART_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART\fP   \fBADC_CR2_SWSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_TSVREFE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_TSVREFE_Msk\fP   (0x1UL << \fBADC_CR2_TSVREFE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_TSVREFE\fP   \fBADC_CR2_TSVREFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10\fP   \fBADC_SMPR1_SMP10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_0\fP   (0x1UL << \fBADC_SMPR1_SMP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_1\fP   (0x2UL << \fBADC_SMPR1_SMP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_2\fP   (0x4UL << \fBADC_SMPR1_SMP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11\fP   \fBADC_SMPR1_SMP11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_0\fP   (0x1UL << \fBADC_SMPR1_SMP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_1\fP   (0x2UL << \fBADC_SMPR1_SMP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_2\fP   (0x4UL << \fBADC_SMPR1_SMP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12\fP   \fBADC_SMPR1_SMP12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_0\fP   (0x1UL << \fBADC_SMPR1_SMP12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_1\fP   (0x2UL << \fBADC_SMPR1_SMP12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_2\fP   (0x4UL << \fBADC_SMPR1_SMP12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13\fP   \fBADC_SMPR1_SMP13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_0\fP   (0x1UL << \fBADC_SMPR1_SMP13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_1\fP   (0x2UL << \fBADC_SMPR1_SMP13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_2\fP   (0x4UL << \fBADC_SMPR1_SMP13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14\fP   \fBADC_SMPR1_SMP14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_0\fP   (0x1UL << \fBADC_SMPR1_SMP14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_1\fP   (0x2UL << \fBADC_SMPR1_SMP14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_2\fP   (0x4UL << \fBADC_SMPR1_SMP14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15\fP   \fBADC_SMPR1_SMP15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_0\fP   (0x1UL << \fBADC_SMPR1_SMP15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_1\fP   (0x2UL << \fBADC_SMPR1_SMP15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_2\fP   (0x4UL << \fBADC_SMPR1_SMP15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16\fP   \fBADC_SMPR1_SMP16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_0\fP   (0x1UL << \fBADC_SMPR1_SMP16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_1\fP   (0x2UL << \fBADC_SMPR1_SMP16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_2\fP   (0x4UL << \fBADC_SMPR1_SMP16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17\fP   \fBADC_SMPR1_SMP17_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_0\fP   (0x1UL << \fBADC_SMPR1_SMP17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_1\fP   (0x2UL << \fBADC_SMPR1_SMP17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_2\fP   (0x4UL << \fBADC_SMPR1_SMP17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0\fP   \fBADC_SMPR2_SMP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_0\fP   (0x1UL << \fBADC_SMPR2_SMP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_1\fP   (0x2UL << \fBADC_SMPR2_SMP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_2\fP   (0x4UL << \fBADC_SMPR2_SMP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1\fP   \fBADC_SMPR2_SMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_0\fP   (0x1UL << \fBADC_SMPR2_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_1\fP   (0x2UL << \fBADC_SMPR2_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_2\fP   (0x4UL << \fBADC_SMPR2_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2\fP   \fBADC_SMPR2_SMP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_0\fP   (0x1UL << \fBADC_SMPR2_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_1\fP   (0x2UL << \fBADC_SMPR2_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_2\fP   (0x4UL << \fBADC_SMPR2_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3\fP   \fBADC_SMPR2_SMP3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_0\fP   (0x1UL << \fBADC_SMPR2_SMP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_1\fP   (0x2UL << \fBADC_SMPR2_SMP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_2\fP   (0x4UL << \fBADC_SMPR2_SMP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4\fP   \fBADC_SMPR2_SMP4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_0\fP   (0x1UL << \fBADC_SMPR2_SMP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_1\fP   (0x2UL << \fBADC_SMPR2_SMP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_2\fP   (0x4UL << \fBADC_SMPR2_SMP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5\fP   \fBADC_SMPR2_SMP5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_0\fP   (0x1UL << \fBADC_SMPR2_SMP5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_1\fP   (0x2UL << \fBADC_SMPR2_SMP5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_2\fP   (0x4UL << \fBADC_SMPR2_SMP5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6\fP   \fBADC_SMPR2_SMP6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_0\fP   (0x1UL << \fBADC_SMPR2_SMP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_1\fP   (0x2UL << \fBADC_SMPR2_SMP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_2\fP   (0x4UL << \fBADC_SMPR2_SMP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7\fP   \fBADC_SMPR2_SMP7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_0\fP   (0x1UL << \fBADC_SMPR2_SMP7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_1\fP   (0x2UL << \fBADC_SMPR2_SMP7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_2\fP   (0x4UL << \fBADC_SMPR2_SMP7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8\fP   \fBADC_SMPR2_SMP8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_0\fP   (0x1UL << \fBADC_SMPR2_SMP8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_1\fP   (0x2UL << \fBADC_SMPR2_SMP8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_2\fP   (0x4UL << \fBADC_SMPR2_SMP8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9\fP   \fBADC_SMPR2_SMP9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_0\fP   (0x1UL << \fBADC_SMPR2_SMP9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_1\fP   (0x2UL << \fBADC_SMPR2_SMP9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_2\fP   (0x4UL << \fBADC_SMPR2_SMP9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1_Msk\fP   (0xFFFUL << \fBADC_JOFR1_JOFFSET1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1\fP   \fBADC_JOFR1_JOFFSET1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2_Msk\fP   (0xFFFUL << \fBADC_JOFR2_JOFFSET2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2\fP   \fBADC_JOFR2_JOFFSET2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3_Msk\fP   (0xFFFUL << \fBADC_JOFR3_JOFFSET3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3\fP   \fBADC_JOFR3_JOFFSET3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4_Msk\fP   (0xFFFUL << \fBADC_JOFR4_JOFFSET4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4\fP   \fBADC_JOFR4_JOFFSET4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT_Msk\fP   (0xFFFUL << \fBADC_HTR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT\fP   \fBADC_HTR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT_Msk\fP   (0xFFFUL << \fBADC_LTR_LT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT\fP   \fBADC_LTR_LT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_Msk\fP   (0x1FUL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13\fP   \fBADC_SQR1_SQ13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_0\fP   (0x01UL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_1\fP   (0x02UL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_2\fP   (0x04UL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_3\fP   (0x08UL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_4\fP   (0x10UL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_Msk\fP   (0x1FUL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14\fP   \fBADC_SQR1_SQ14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_0\fP   (0x01UL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_1\fP   (0x02UL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_2\fP   (0x04UL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_3\fP   (0x08UL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_4\fP   (0x10UL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_Msk\fP   (0x1FUL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15\fP   \fBADC_SQR1_SQ15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_0\fP   (0x01UL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_1\fP   (0x02UL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_2\fP   (0x04UL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_3\fP   (0x08UL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_4\fP   (0x10UL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_Msk\fP   (0x1FUL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16\fP   \fBADC_SQR1_SQ16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_0\fP   (0x01UL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_1\fP   (0x02UL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_2\fP   (0x04UL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_3\fP   (0x08UL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_4\fP   (0x10UL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_Msk\fP   (0xFUL << \fBADC_SQR1_L_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L\fP   \fBADC_SQR1_L_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_0\fP   (0x1UL << \fBADC_SQR1_L_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_1\fP   (0x2UL << \fBADC_SQR1_L_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_2\fP   (0x4UL << \fBADC_SQR1_L_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_3\fP   (0x8UL << \fBADC_SQR1_L_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7\fP   \fBADC_SQR2_SQ7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_0\fP   (0x01UL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_1\fP   (0x02UL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_2\fP   (0x04UL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_3\fP   (0x08UL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_4\fP   (0x10UL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8\fP   \fBADC_SQR2_SQ8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_0\fP   (0x01UL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_1\fP   (0x02UL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_2\fP   (0x04UL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_3\fP   (0x08UL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_4\fP   (0x10UL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9\fP   \fBADC_SQR2_SQ9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_0\fP   (0x01UL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_1\fP   (0x02UL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_2\fP   (0x04UL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_3\fP   (0x08UL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_4\fP   (0x10UL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10\fP   \fBADC_SQR2_SQ10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_0\fP   (0x01UL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_1\fP   (0x02UL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_2\fP   (0x04UL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_3\fP   (0x08UL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_4\fP   (0x10UL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11\fP   \fBADC_SQR2_SQ11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_0\fP   (0x01UL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_1\fP   (0x02UL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_2\fP   (0x04UL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_3\fP   (0x08UL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_4\fP   (0x10UL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12\fP   \fBADC_SQR2_SQ12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_0\fP   (0x01UL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_1\fP   (0x02UL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_2\fP   (0x04UL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_3\fP   (0x08UL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_4\fP   (0x10UL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1\fP   \fBADC_SQR3_SQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_0\fP   (0x01UL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_1\fP   (0x02UL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_2\fP   (0x04UL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_3\fP   (0x08UL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_4\fP   (0x10UL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2\fP   \fBADC_SQR3_SQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_0\fP   (0x01UL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_1\fP   (0x02UL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_2\fP   (0x04UL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_3\fP   (0x08UL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_4\fP   (0x10UL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3\fP   \fBADC_SQR3_SQ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_0\fP   (0x01UL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_1\fP   (0x02UL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_2\fP   (0x04UL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_3\fP   (0x08UL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_4\fP   (0x10UL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4\fP   \fBADC_SQR3_SQ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_0\fP   (0x01UL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_1\fP   (0x02UL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_2\fP   (0x04UL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_3\fP   (0x08UL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_4\fP   (0x10UL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5\fP   \fBADC_SQR3_SQ5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_0\fP   (0x01UL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_1\fP   (0x02UL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_2\fP   (0x04UL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_3\fP   (0x08UL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_4\fP   (0x10UL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6\fP   \fBADC_SQR3_SQ6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_0\fP   (0x01UL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_1\fP   (0x02UL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_2\fP   (0x04UL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_3\fP   (0x08UL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_4\fP   (0x10UL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_Msk\fP   (0x1FUL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1\fP   \fBADC_JSQR_JSQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_0\fP   (0x01UL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_1\fP   (0x02UL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_2\fP   (0x04UL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_3\fP   (0x08UL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_4\fP   (0x10UL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_Msk\fP   (0x1FUL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2\fP   \fBADC_JSQR_JSQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_0\fP   (0x01UL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_1\fP   (0x02UL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_2\fP   (0x04UL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_3\fP   (0x08UL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_4\fP   (0x10UL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_Msk\fP   (0x1FUL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3\fP   \fBADC_JSQR_JSQ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_0\fP   (0x01UL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_1\fP   (0x02UL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_2\fP   (0x04UL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_3\fP   (0x08UL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_4\fP   (0x10UL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_Msk\fP   (0x1FUL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4\fP   \fBADC_JSQR_JSQ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_0\fP   (0x01UL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_1\fP   (0x02UL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_2\fP   (0x04UL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_3\fP   (0x08UL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_4\fP   (0x10UL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_Msk\fP   (0x3UL << \fBADC_JSQR_JL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL\fP   \fBADC_JSQR_JL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_0\fP   (0x1UL << \fBADC_JSQR_JL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_1\fP   (0x2UL << \fBADC_JSQR_JL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA_Msk\fP   (0xFFFFUL << \fBADC_JDR1_JDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA\fP   \fBADC_JDR1_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA_Msk\fP   (0xFFFFUL << \fBADC_JDR2_JDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA\fP   \fBADC_JDR2_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA_Msk\fP   (0xFFFFUL << \fBADC_JDR3_JDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA\fP   \fBADC_JDR3_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA_Msk\fP   (0xFFFFUL << \fBADC_JDR4_JDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA\fP   \fBADC_JDR4_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Msk\fP   (0xFFFFUL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA\fP   \fBADC_DR_DATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA_Msk\fP   (0xFFFFUL << \fBADC_DR_ADC2DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA\fP   \fBADC_DR_ADC2DATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Msk\fP   (0x1UL << \fBTIM_CR1_CEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN\fP   \fBTIM_CR1_CEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Msk\fP   (0x1UL << \fBTIM_CR1_UDIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS\fP   \fBTIM_CR1_UDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Msk\fP   (0x1UL << \fBTIM_CR1_URS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS\fP   \fBTIM_CR1_URS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Msk\fP   (0x1UL << \fBTIM_CR1_OPM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM\fP   \fBTIM_CR1_OPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Msk\fP   (0x1UL << \fBTIM_CR1_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR\fP   \fBTIM_CR1_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Msk\fP   (0x3UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS\fP   \fBTIM_CR1_CMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_0\fP   (0x1UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_1\fP   (0x2UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Msk\fP   (0x1UL << \fBTIM_CR1_ARPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE\fP   \fBTIM_CR1_ARPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Msk\fP   (0x3UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD\fP   \fBTIM_CR1_CKD_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_0\fP   (0x1UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_1\fP   (0x2UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Msk\fP   (0x1UL << \fBTIM_CR2_CCPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC\fP   \fBTIM_CR2_CCPC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Msk\fP   (0x1UL << \fBTIM_CR2_CCUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS\fP   \fBTIM_CR2_CCUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Msk\fP   (0x1UL << \fBTIM_CR2_CCDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS\fP   \fBTIM_CR2_CCDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Msk\fP   (0x7UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS\fP   \fBTIM_CR2_MMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_0\fP   (0x1UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_1\fP   (0x2UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_2\fP   (0x4UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Msk\fP   (0x1UL << \fBTIM_CR2_TI1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S\fP   \fBTIM_CR2_TI1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Msk\fP   (0x1UL << \fBTIM_CR2_OIS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1\fP   \fBTIM_CR2_OIS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS1N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N\fP   \fBTIM_CR2_OIS1N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Msk\fP   (0x1UL << \fBTIM_CR2_OIS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2\fP   \fBTIM_CR2_OIS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS2N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N\fP   \fBTIM_CR2_OIS2N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Msk\fP   (0x1UL << \fBTIM_CR2_OIS3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3\fP   \fBTIM_CR2_OIS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS3N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N\fP   \fBTIM_CR2_OIS3N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Msk\fP   (0x1UL << \fBTIM_CR2_OIS4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4\fP   \fBTIM_CR2_OIS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Msk\fP   (0x7UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS\fP   \fBTIM_SMCR_SMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_0\fP   (0x1UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_1\fP   (0x2UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_2\fP   (0x4UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Msk\fP   (0x7UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS\fP   \fBTIM_SMCR_TS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_0\fP   (0x1UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_1\fP   (0x2UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_2\fP   (0x4UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Msk\fP   (0x1UL << \fBTIM_SMCR_MSM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM\fP   \fBTIM_SMCR_MSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Msk\fP   (0xFUL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF\fP   \fBTIM_SMCR_ETF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_0\fP   (0x1UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_1\fP   (0x2UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_2\fP   (0x4UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_3\fP   (0x8UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Msk\fP   (0x3UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS\fP   \fBTIM_SMCR_ETPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_0\fP   (0x1UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_1\fP   (0x2UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Msk\fP   (0x1UL << \fBTIM_SMCR_ECE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE\fP   \fBTIM_SMCR_ECE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Msk\fP   (0x1UL << \fBTIM_SMCR_ETP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP\fP   \fBTIM_SMCR_ETP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Msk\fP   (0x1UL << \fBTIM_DIER_UIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE\fP   \fBTIM_DIER_UIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC1IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE\fP   \fBTIM_DIER_CC1IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC2IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE\fP   \fBTIM_DIER_CC2IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC3IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE\fP   \fBTIM_DIER_CC3IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC4IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE\fP   \fBTIM_DIER_CC4IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Msk\fP   (0x1UL << \fBTIM_DIER_COMIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE\fP   \fBTIM_DIER_COMIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Msk\fP   (0x1UL << \fBTIM_DIER_TIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE\fP   \fBTIM_DIER_TIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Msk\fP   (0x1UL << \fBTIM_DIER_BIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE\fP   \fBTIM_DIER_BIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Msk\fP   (0x1UL << \fBTIM_DIER_UDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE\fP   \fBTIM_DIER_UDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC1DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE\fP   \fBTIM_DIER_CC1DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC2DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE\fP   \fBTIM_DIER_CC2DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC3DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE\fP   \fBTIM_DIER_CC3DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC4DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE\fP   \fBTIM_DIER_CC4DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Msk\fP   (0x1UL << \fBTIM_DIER_COMDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE\fP   \fBTIM_DIER_COMDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Msk\fP   (0x1UL << \fBTIM_DIER_TDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE\fP   \fBTIM_DIER_TDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Msk\fP   (0x1UL << \fBTIM_SR_UIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF\fP   \fBTIM_SR_UIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Msk\fP   (0x1UL << \fBTIM_SR_CC1IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF\fP   \fBTIM_SR_CC1IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Msk\fP   (0x1UL << \fBTIM_SR_CC2IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF\fP   \fBTIM_SR_CC2IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Msk\fP   (0x1UL << \fBTIM_SR_CC3IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF\fP   \fBTIM_SR_CC3IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Msk\fP   (0x1UL << \fBTIM_SR_CC4IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF\fP   \fBTIM_SR_CC4IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Msk\fP   (0x1UL << \fBTIM_SR_COMIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF\fP   \fBTIM_SR_COMIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Msk\fP   (0x1UL << \fBTIM_SR_TIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF\fP   \fBTIM_SR_TIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Msk\fP   (0x1UL << \fBTIM_SR_BIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF\fP   \fBTIM_SR_BIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Msk\fP   (0x1UL << \fBTIM_SR_CC1OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF\fP   \fBTIM_SR_CC1OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Msk\fP   (0x1UL << \fBTIM_SR_CC2OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF\fP   \fBTIM_SR_CC2OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Msk\fP   (0x1UL << \fBTIM_SR_CC3OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF\fP   \fBTIM_SR_CC3OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Msk\fP   (0x1UL << \fBTIM_SR_CC4OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF\fP   \fBTIM_SR_CC4OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Msk\fP   (0x1UL << \fBTIM_EGR_UG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG\fP   \fBTIM_EGR_UG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Msk\fP   (0x1UL << \fBTIM_EGR_CC1G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G\fP   \fBTIM_EGR_CC1G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Msk\fP   (0x1UL << \fBTIM_EGR_CC2G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G\fP   \fBTIM_EGR_CC2G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Msk\fP   (0x1UL << \fBTIM_EGR_CC3G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G\fP   \fBTIM_EGR_CC3G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Msk\fP   (0x1UL << \fBTIM_EGR_CC4G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G\fP   \fBTIM_EGR_CC4G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Msk\fP   (0x1UL << \fBTIM_EGR_COMG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG\fP   \fBTIM_EGR_COMG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Msk\fP   (0x1UL << \fBTIM_EGR_TG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG\fP   \fBTIM_EGR_TG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Msk\fP   (0x1UL << \fBTIM_EGR_BG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG\fP   \fBTIM_EGR_BG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Msk\fP   (0x3UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S\fP   \fBTIM_CCMR1_CC1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_0\fP   (0x1UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_1\fP   (0x2UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE\fP   \fBTIM_CCMR1_OC1FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE\fP   \fBTIM_CCMR1_OC1PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Msk\fP   (0x7UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M\fP   \fBTIM_CCMR1_OC1M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_0\fP   (0x1UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_1\fP   (0x2UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_2\fP   (0x4UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE\fP   \fBTIM_CCMR1_OC1CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Msk\fP   (0x3UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S\fP   \fBTIM_CCMR1_CC2S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_0\fP   (0x1UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_1\fP   (0x2UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE\fP   \fBTIM_CCMR1_OC2FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE\fP   \fBTIM_CCMR1_OC2PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Msk\fP   (0x7UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M\fP   \fBTIM_CCMR1_OC2M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_0\fP   (0x1UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_1\fP   (0x2UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_2\fP   (0x4UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE\fP   \fBTIM_CCMR1_OC2CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Msk\fP   (0x3UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC\fP   \fBTIM_CCMR1_IC1PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_0\fP   (0x1UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_1\fP   (0x2UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Msk\fP   (0xFUL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F\fP   \fBTIM_CCMR1_IC1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_0\fP   (0x1UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_1\fP   (0x2UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_2\fP   (0x4UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_3\fP   (0x8UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Msk\fP   (0x3UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC\fP   \fBTIM_CCMR1_IC2PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_0\fP   (0x1UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_1\fP   (0x2UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Msk\fP   (0xFUL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F\fP   \fBTIM_CCMR1_IC2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_0\fP   (0x1UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_1\fP   (0x2UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_2\fP   (0x4UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_3\fP   (0x8UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Msk\fP   (0x3UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S\fP   \fBTIM_CCMR2_CC3S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_0\fP   (0x1UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_1\fP   (0x2UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE\fP   \fBTIM_CCMR2_OC3FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE\fP   \fBTIM_CCMR2_OC3PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Msk\fP   (0x7UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M\fP   \fBTIM_CCMR2_OC3M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_0\fP   (0x1UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_1\fP   (0x2UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_2\fP   (0x4UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE\fP   \fBTIM_CCMR2_OC3CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Msk\fP   (0x3UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S\fP   \fBTIM_CCMR2_CC4S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_0\fP   (0x1UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_1\fP   (0x2UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE\fP   \fBTIM_CCMR2_OC4FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE\fP   \fBTIM_CCMR2_OC4PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Msk\fP   (0x7UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M\fP   \fBTIM_CCMR2_OC4M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_0\fP   (0x1UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_1\fP   (0x2UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_2\fP   (0x4UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE\fP   \fBTIM_CCMR2_OC4CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Msk\fP   (0x3UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC\fP   \fBTIM_CCMR2_IC3PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_0\fP   (0x1UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_1\fP   (0x2UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Msk\fP   (0xFUL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F\fP   \fBTIM_CCMR2_IC3F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_0\fP   (0x1UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_1\fP   (0x2UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_2\fP   (0x4UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_3\fP   (0x8UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Msk\fP   (0x3UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC\fP   \fBTIM_CCMR2_IC4PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_0\fP   (0x1UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_1\fP   (0x2UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Msk\fP   (0xFUL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F\fP   \fBTIM_CCMR2_IC4F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_0\fP   (0x1UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_1\fP   (0x2UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_2\fP   (0x4UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_3\fP   (0x8UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Msk\fP   (0x1UL << \fBTIM_CCER_CC1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E\fP   \fBTIM_CCER_CC1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Msk\fP   (0x1UL << \fBTIM_CCER_CC1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P\fP   \fBTIM_CCER_CC1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC1NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE\fP   \fBTIM_CCER_CC1NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC1NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP\fP   \fBTIM_CCER_CC1NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Msk\fP   (0x1UL << \fBTIM_CCER_CC2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E\fP   \fBTIM_CCER_CC2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Msk\fP   (0x1UL << \fBTIM_CCER_CC2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P\fP   \fBTIM_CCER_CC2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC2NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE\fP   \fBTIM_CCER_CC2NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC2NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP\fP   \fBTIM_CCER_CC2NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Msk\fP   (0x1UL << \fBTIM_CCER_CC3E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E\fP   \fBTIM_CCER_CC3E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Msk\fP   (0x1UL << \fBTIM_CCER_CC3P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P\fP   \fBTIM_CCER_CC3P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC3NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE\fP   \fBTIM_CCER_CC3NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC3NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP\fP   \fBTIM_CCER_CC3NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Msk\fP   (0x1UL << \fBTIM_CCER_CC4E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E\fP   \fBTIM_CCER_CC4E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Msk\fP   (0x1UL << \fBTIM_CCER_CC4P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P\fP   \fBTIM_CCER_CC4P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Msk\fP   (0xFFFFFFFFUL << \fBTIM_CNT_CNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT\fP   \fBTIM_CNT_CNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Msk\fP   (0xFFFFUL << \fBTIM_PSC_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC\fP   \fBTIM_PSC_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Msk\fP   (0xFFFFFFFFUL << \fBTIM_ARR_ARR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR\fP   \fBTIM_ARR_ARR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Msk\fP   (0xFFUL << \fBTIM_RCR_REP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP\fP   \fBTIM_RCR_REP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Msk\fP   (0xFFFFUL << \fBTIM_CCR1_CCR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1\fP   \fBTIM_CCR1_CCR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Msk\fP   (0xFFFFUL << \fBTIM_CCR2_CCR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2\fP   \fBTIM_CCR2_CCR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Msk\fP   (0xFFFFUL << \fBTIM_CCR3_CCR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3\fP   \fBTIM_CCR3_CCR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Msk\fP   (0xFFFFUL << \fBTIM_CCR4_CCR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4\fP   \fBTIM_CCR4_CCR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Msk\fP   (0xFFUL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG\fP   \fBTIM_BDTR_DTG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_0\fP   (0x01UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_1\fP   (0x02UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_2\fP   (0x04UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_3\fP   (0x08UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_4\fP   (0x10UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_5\fP   (0x20UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_6\fP   (0x40UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_7\fP   (0x80UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Msk\fP   (0x3UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK\fP   \fBTIM_BDTR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_0\fP   (0x1UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_1\fP   (0x2UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Msk\fP   (0x1UL << \fBTIM_BDTR_OSSI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI\fP   \fBTIM_BDTR_OSSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Msk\fP   (0x1UL << \fBTIM_BDTR_OSSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR\fP   \fBTIM_BDTR_OSSR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Msk\fP   (0x1UL << \fBTIM_BDTR_BKE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE\fP   \fBTIM_BDTR_BKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Msk\fP   (0x1UL << \fBTIM_BDTR_BKP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP\fP   \fBTIM_BDTR_BKP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Msk\fP   (0x1UL << \fBTIM_BDTR_AOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE\fP   \fBTIM_BDTR_AOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Msk\fP   (0x1UL << \fBTIM_BDTR_MOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE\fP   \fBTIM_BDTR_MOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Msk\fP   (0x1FUL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA\fP   \fBTIM_DCR_DBA_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_0\fP   (0x01UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_1\fP   (0x02UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_2\fP   (0x04UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_3\fP   (0x08UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_4\fP   (0x10UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Msk\fP   (0x1FUL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL\fP   \fBTIM_DCR_DBL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_0\fP   (0x01UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_1\fP   (0x02UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_2\fP   (0x04UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_3\fP   (0x08UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_4\fP   (0x10UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Msk\fP   (0xFFFFUL << \fBTIM_DMAR_DMAB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB\fP   \fBTIM_DMAR_DMAB_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRH_SECIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_SECIE_Msk\fP   (0x1UL << \fBRTC_CRH_SECIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_SECIE\fP   \fBRTC_CRH_SECIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRH_ALRIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_ALRIE_Msk\fP   (0x1UL << \fBRTC_CRH_ALRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_ALRIE\fP   \fBRTC_CRH_ALRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRH_OWIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_OWIE_Msk\fP   (0x1UL << \fBRTC_CRH_OWIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_OWIE\fP   \fBRTC_CRH_OWIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_SECF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_SECF_Msk\fP   (0x1UL << \fBRTC_CRL_SECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_SECF\fP   \fBRTC_CRL_SECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_ALRF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_ALRF_Msk\fP   (0x1UL << \fBRTC_CRL_ALRF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_ALRF\fP   \fBRTC_CRL_ALRF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_OWF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_OWF_Msk\fP   (0x1UL << \fBRTC_CRL_OWF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_OWF\fP   \fBRTC_CRL_OWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RSF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RSF_Msk\fP   (0x1UL << \fBRTC_CRL_RSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RSF\fP   \fBRTC_CRL_RSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_CNF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_CNF_Msk\fP   (0x1UL << \fBRTC_CRL_CNF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_CNF\fP   \fBRTC_CRL_CNF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RTOFF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RTOFF_Msk\fP   (0x1UL << \fBRTC_CRL_RTOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RTOFF\fP   \fBRTC_CRL_RTOFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRLH_PRL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_PRLH_PRL_Msk\fP   (0xFUL << \fBRTC_PRLH_PRL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_PRLH_PRL\fP   \fBRTC_PRLH_PRL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRLL_PRL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_PRLL_PRL_Msk\fP   (0xFFFFUL << \fBRTC_PRLL_PRL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_PRLL_PRL\fP   \fBRTC_PRLL_PRL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DIVH_RTC_DIV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_DIVH_RTC_DIV_Msk\fP   (0xFUL << \fBRTC_DIVH_RTC_DIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DIVH_RTC_DIV\fP   \fBRTC_DIVH_RTC_DIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DIVL_RTC_DIV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_DIVL_RTC_DIV_Msk\fP   (0xFFFFUL << \fBRTC_DIVL_RTC_DIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DIVL_RTC_DIV\fP   \fBRTC_DIVL_RTC_DIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CNTH_RTC_CNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CNTH_RTC_CNT_Msk\fP   (0xFFFFUL << \fBRTC_CNTH_RTC_CNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CNTH_RTC_CNT\fP   \fBRTC_CNTH_RTC_CNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CNTL_RTC_CNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CNTL_RTC_CNT_Msk\fP   (0xFFFFUL << \fBRTC_CNTL_RTC_CNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CNTL_RTC_CNT\fP   \fBRTC_CNTL_RTC_CNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRH_RTC_ALR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRH_RTC_ALR_Msk\fP   (0xFFFFUL << \fBRTC_ALRH_RTC_ALR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRH_RTC_ALR\fP   \fBRTC_ALRH_RTC_ALR_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRL_RTC_ALR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRL_RTC_ALR_Msk\fP   (0xFFFFUL << \fBRTC_ALRL_RTC_ALR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRL_RTC_ALR\fP   \fBRTC_ALRL_RTC_ALR_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Msk\fP   (0xFFFFUL << \fBIWDG_KR_KEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY\fP   \fBIWDG_KR_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Msk\fP   (0x7UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR\fP   \fBIWDG_PR_PR_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_0\fP   (0x1UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_1\fP   (0x2UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_2\fP   (0x4UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Msk\fP   (0xFFFUL << \fBIWDG_RLR_RL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL\fP   \fBIWDG_RLR_RL_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Msk\fP   (0x1UL << \fBIWDG_SR_PVU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU\fP   \fBIWDG_SR_PVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Msk\fP   (0x1UL << \fBIWDG_SR_RVU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU\fP   \fBIWDG_SR_RVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Msk\fP   (0x7FUL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T\fP   \fBWWDG_CR_T_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_0\fP   (0x01UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_1\fP   (0x02UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_2\fP   (0x04UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_3\fP   (0x08UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_4\fP   (0x10UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_5\fP   (0x20UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_6\fP   (0x40UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T0\fP   \fBWWDG_CR_T_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T1\fP   \fBWWDG_CR_T_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T2\fP   \fBWWDG_CR_T_2\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T3\fP   \fBWWDG_CR_T_3\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T4\fP   \fBWWDG_CR_T_4\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T5\fP   \fBWWDG_CR_T_5\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T6\fP   \fBWWDG_CR_T_6\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Msk\fP   (0x1UL << \fBWWDG_CR_WDGA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA\fP   \fBWWDG_CR_WDGA_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Msk\fP   (0x7FUL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W\fP   \fBWWDG_CFR_W_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_0\fP   (0x01UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_1\fP   (0x02UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_2\fP   (0x04UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_3\fP   (0x08UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_4\fP   (0x10UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_5\fP   (0x20UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_6\fP   (0x40UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W0\fP   \fBWWDG_CFR_W_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W1\fP   \fBWWDG_CFR_W_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W2\fP   \fBWWDG_CFR_W_2\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W3\fP   \fBWWDG_CFR_W_3\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W4\fP   \fBWWDG_CFR_W_4\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W5\fP   \fBWWDG_CFR_W_5\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W6\fP   \fBWWDG_CFR_W_6\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Msk\fP   (0x3UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB\fP   \fBWWDG_CFR_WDGTB_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_0\fP   (0x1UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_1\fP   (0x2UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB0\fP   \fBWWDG_CFR_WDGTB_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB1\fP   \fBWWDG_CFR_WDGTB_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Msk\fP   (0x1UL << \fBWWDG_CFR_EWI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI\fP   \fBWWDG_CFR_EWI_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Msk\fP   (0x1UL << \fBWWDG_SR_EWIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF\fP   \fBWWDG_SR_EWIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R\fP   \fBUSB_BASE\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R\fP   (\fBUSB_BASE\fP + 0x00000004)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R\fP   (\fBUSB_BASE\fP + 0x00000008)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R\fP   (\fBUSB_BASE\fP + 0x0000000C)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R\fP   (\fBUSB_BASE\fP + 0x00000010)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R\fP   (\fBUSB_BASE\fP + 0x00000014)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R\fP   (\fBUSB_BASE\fP + 0x00000018)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R\fP   (\fBUSB_BASE\fP + 0x0000001C)"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_RX\fP   \fBUSB_EP_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_RX\fP   \fBUSB_EP_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_STAT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_STAT_Msk\fP   (0x3UL << \fBUSB_EPRX_STAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_STAT\fP   \fBUSB_EPRX_STAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_SETUP_Msk\fP   (0x1UL << \fBUSB_EP_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_SETUP\fP   \fBUSB_EP_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_T_FIELD_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_T_FIELD_Msk\fP   (0x3UL << \fBUSB_EP_T_FIELD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_T_FIELD\fP   \fBUSB_EP_T_FIELD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_KIND\fP   \fBUSB_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_TX\fP   \fBUSB_EP_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_TX\fP   \fBUSB_EP_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_STAT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_STAT_Msk\fP   (0x3UL << \fBUSB_EPTX_STAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_STAT\fP   \fBUSB_EPTX_STAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EPADDR_FIELD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EPADDR_FIELD_Msk\fP   (0xFUL << \fBUSB_EPADDR_FIELD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EPADDR_FIELD\fP   \fBUSB_EPADDR_FIELD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EPREG_MASK\fP   (\fBUSB_EP_CTR_RX\fP|\fBUSB_EP_SETUP\fP|\fBUSB_EP_T_FIELD\fP|\fBUSB_EP_KIND\fP|\fBUSB_EP_CTR_TX\fP|\fBUSB_EPADDR_FIELD\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_TYPE_MASK_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_TYPE_MASK_Msk\fP   (0x3UL << \fBUSB_EP_TYPE_MASK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_TYPE_MASK\fP   \fBUSB_EP_TYPE_MASK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_BULK\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBUSB_EP_CONTROL\fP   0x00000200U"
.br
.ti -1c
.RI "#define \fBUSB_EP_ISOCHRONOUS\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_EP_INTERRUPT\fP   0x00000600U"
.br
.ti -1c
.RI "#define \fBUSB_EP_T_MASK\fP   (~\fBUSB_EP_T_FIELD\fP & \fBUSB_EPREG_MASK\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EPKIND_MASK\fP   (~\fBUSB_EP_KIND\fP & \fBUSB_EPREG_MASK\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_TX_DIS\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBUSB_EP_TX_STALL\fP   0x00000010U"
.br
.ti -1c
.RI "#define \fBUSB_EP_TX_NAK\fP   0x00000020U"
.br
.ti -1c
.RI "#define \fBUSB_EP_TX_VALID\fP   0x00000030U"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_DTOG1\fP   0x00000010U"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_DTOG2\fP   0x00000020U"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_DTOGMASK\fP   (\fBUSB_EPTX_STAT\fP|\fBUSB_EPREG_MASK\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_RX_DIS\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBUSB_EP_RX_STALL\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_EP_RX_NAK\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_EP_RX_VALID\fP   0x00003000U"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_DTOG1\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_DTOG2\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_DTOGMASK\fP   (\fBUSB_EPRX_STAT\fP|\fBUSB_EPREG_MASK\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EA_Msk\fP   (0xFUL << \fBUSB_EP0R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EA\fP   \fBUSB_EP0R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP0R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_TX\fP   \fBUSB_EP0R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP0R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP0R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP0R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_TX\fP   \fBUSB_EP0R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP0R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_TX\fP   \fBUSB_EP0R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP0R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_KIND\fP   \fBUSB_EP0R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP0R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_TYPE\fP   \fBUSB_EP0R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP0R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP0R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP0R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_SETUP\fP   \fBUSB_EP0R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP0R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_RX\fP   \fBUSB_EP0R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP0R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP0R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP0R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_RX\fP   \fBUSB_EP0R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP0R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_RX\fP   \fBUSB_EP0R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EA_Msk\fP   (0xFUL << \fBUSB_EP1R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EA\fP   \fBUSB_EP1R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP1R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_TX\fP   \fBUSB_EP1R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP1R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP1R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP1R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_TX\fP   \fBUSB_EP1R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP1R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_TX\fP   \fBUSB_EP1R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP1R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_KIND\fP   \fBUSB_EP1R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP1R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_TYPE\fP   \fBUSB_EP1R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP1R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP1R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP1R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_SETUP\fP   \fBUSB_EP1R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP1R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_RX\fP   \fBUSB_EP1R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP1R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP1R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP1R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_RX\fP   \fBUSB_EP1R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP1R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_RX\fP   \fBUSB_EP1R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EA_Msk\fP   (0xFUL << \fBUSB_EP2R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EA\fP   \fBUSB_EP2R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP2R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_TX\fP   \fBUSB_EP2R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP2R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP2R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP2R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_TX\fP   \fBUSB_EP2R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP2R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_TX\fP   \fBUSB_EP2R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP2R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_KIND\fP   \fBUSB_EP2R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP2R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_TYPE\fP   \fBUSB_EP2R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP2R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP2R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP2R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_SETUP\fP   \fBUSB_EP2R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP2R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_RX\fP   \fBUSB_EP2R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP2R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP2R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP2R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_RX\fP   \fBUSB_EP2R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP2R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_RX\fP   \fBUSB_EP2R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EA_Msk\fP   (0xFUL << \fBUSB_EP3R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EA\fP   \fBUSB_EP3R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP3R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_TX\fP   \fBUSB_EP3R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP3R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP3R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP3R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_TX\fP   \fBUSB_EP3R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP3R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_TX\fP   \fBUSB_EP3R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP3R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_KIND\fP   \fBUSB_EP3R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP3R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_TYPE\fP   \fBUSB_EP3R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP3R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP3R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP3R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_SETUP\fP   \fBUSB_EP3R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP3R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_RX\fP   \fBUSB_EP3R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP3R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP3R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP3R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_RX\fP   \fBUSB_EP3R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP3R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_RX\fP   \fBUSB_EP3R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EA_Msk\fP   (0xFUL << \fBUSB_EP4R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EA\fP   \fBUSB_EP4R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP4R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_TX\fP   \fBUSB_EP4R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP4R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP4R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP4R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_TX\fP   \fBUSB_EP4R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP4R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_TX\fP   \fBUSB_EP4R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP4R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_KIND\fP   \fBUSB_EP4R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP4R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_TYPE\fP   \fBUSB_EP4R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP4R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP4R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP4R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_SETUP\fP   \fBUSB_EP4R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP4R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_RX\fP   \fBUSB_EP4R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP4R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP4R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP4R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_RX\fP   \fBUSB_EP4R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP4R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_RX\fP   \fBUSB_EP4R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EA_Msk\fP   (0xFUL << \fBUSB_EP5R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EA\fP   \fBUSB_EP5R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP5R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_TX\fP   \fBUSB_EP5R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP5R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP5R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP5R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_TX\fP   \fBUSB_EP5R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP5R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_TX\fP   \fBUSB_EP5R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP5R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_KIND\fP   \fBUSB_EP5R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP5R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_TYPE\fP   \fBUSB_EP5R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP5R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP5R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP5R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_SETUP\fP   \fBUSB_EP5R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP5R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_RX\fP   \fBUSB_EP5R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP5R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP5R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP5R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_RX\fP   \fBUSB_EP5R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP5R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_RX\fP   \fBUSB_EP5R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EA_Msk\fP   (0xFUL << \fBUSB_EP6R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EA\fP   \fBUSB_EP6R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP6R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_TX\fP   \fBUSB_EP6R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP6R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP6R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP6R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_TX\fP   \fBUSB_EP6R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP6R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_TX\fP   \fBUSB_EP6R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP6R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_KIND\fP   \fBUSB_EP6R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP6R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_TYPE\fP   \fBUSB_EP6R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP6R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP6R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP6R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_SETUP\fP   \fBUSB_EP6R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP6R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_RX\fP   \fBUSB_EP6R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP6R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP6R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP6R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_RX\fP   \fBUSB_EP6R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP6R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_RX\fP   \fBUSB_EP6R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EA_Msk\fP   (0xFUL << \fBUSB_EP7R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EA\fP   \fBUSB_EP7R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP7R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_TX\fP   \fBUSB_EP7R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP7R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP7R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP7R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_TX\fP   \fBUSB_EP7R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP7R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_TX\fP   \fBUSB_EP7R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP7R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_KIND\fP   \fBUSB_EP7R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP7R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_TYPE\fP   \fBUSB_EP7R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP7R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP7R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP7R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_SETUP\fP   \fBUSB_EP7R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP7R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_RX\fP   \fBUSB_EP7R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP7R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP7R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP7R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_RX\fP   \fBUSB_EP7R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP7R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_RX\fP   \fBUSB_EP7R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FRES_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FRES_Msk\fP   (0x1UL << \fBUSB_CNTR_FRES_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FRES\fP   \fBUSB_CNTR_FRES_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PDWN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PDWN_Msk\fP   (0x1UL << \fBUSB_CNTR_PDWN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PDWN\fP   \fBUSB_CNTR_PDWN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_LP_MODE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_LP_MODE_Msk\fP   (0x1UL << \fBUSB_CNTR_LP_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_LP_MODE\fP   \fBUSB_CNTR_LP_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FSUSP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FSUSP_Msk\fP   (0x1UL << \fBUSB_CNTR_FSUSP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FSUSP\fP   \fBUSB_CNTR_FSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESUME_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESUME_Msk\fP   (0x1UL << \fBUSB_CNTR_RESUME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESUME\fP   \fBUSB_CNTR_RESUME_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ESOFM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ESOFM_Msk\fP   (0x1UL << \fBUSB_CNTR_ESOFM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ESOFM\fP   \fBUSB_CNTR_ESOFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SOFM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SOFM_Msk\fP   (0x1UL << \fBUSB_CNTR_SOFM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SOFM\fP   \fBUSB_CNTR_SOFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESETM_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESETM_Msk\fP   (0x1UL << \fBUSB_CNTR_RESETM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESETM\fP   \fBUSB_CNTR_RESETM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SUSPM_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SUSPM_Msk\fP   (0x1UL << \fBUSB_CNTR_SUSPM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SUSPM\fP   \fBUSB_CNTR_SUSPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_WKUPM_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_WKUPM_Msk\fP   (0x1UL << \fBUSB_CNTR_WKUPM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_WKUPM\fP   \fBUSB_CNTR_WKUPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ERRM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ERRM_Msk\fP   (0x1UL << \fBUSB_CNTR_ERRM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ERRM\fP   \fBUSB_CNTR_ERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PMAOVRM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PMAOVRM_Msk\fP   (0x1UL << \fBUSB_CNTR_PMAOVRM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PMAOVRM\fP   \fBUSB_CNTR_PMAOVRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_CTRM_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_CTRM_Msk\fP   (0x1UL << \fBUSB_CNTR_CTRM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_CTRM\fP   \fBUSB_CNTR_CTRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_EP_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_EP_ID_Msk\fP   (0xFUL << \fBUSB_ISTR_EP_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_EP_ID\fP   \fBUSB_ISTR_EP_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_DIR_Msk\fP   (0x1UL << \fBUSB_ISTR_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_DIR\fP   \fBUSB_ISTR_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ESOF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ESOF_Msk\fP   (0x1UL << \fBUSB_ISTR_ESOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ESOF\fP   \fBUSB_ISTR_ESOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SOF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SOF_Msk\fP   (0x1UL << \fBUSB_ISTR_SOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SOF\fP   \fBUSB_ISTR_SOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_RESET_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_RESET_Msk\fP   (0x1UL << \fBUSB_ISTR_RESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_RESET\fP   \fBUSB_ISTR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SUSP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SUSP_Msk\fP   (0x1UL << \fBUSB_ISTR_SUSP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SUSP\fP   \fBUSB_ISTR_SUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_WKUP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_WKUP_Msk\fP   (0x1UL << \fBUSB_ISTR_WKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_WKUP\fP   \fBUSB_ISTR_WKUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ERR_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ERR_Msk\fP   (0x1UL << \fBUSB_ISTR_ERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ERR\fP   \fBUSB_ISTR_ERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_PMAOVR_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_PMAOVR_Msk\fP   (0x1UL << \fBUSB_ISTR_PMAOVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_PMAOVR\fP   \fBUSB_ISTR_PMAOVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_CTR_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_CTR_Msk\fP   (0x1UL << \fBUSB_ISTR_CTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_CTR\fP   \fBUSB_ISTR_CTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_FNR_FN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_FN_Msk\fP   (0x7FFUL << \fBUSB_FNR_FN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_FN\fP   \fBUSB_FNR_FN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LSOF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LSOF_Msk\fP   (0x3UL << \fBUSB_FNR_LSOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LSOF\fP   \fBUSB_FNR_LSOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LCK_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LCK_Msk\fP   (0x1UL << \fBUSB_FNR_LCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LCK\fP   \fBUSB_FNR_LCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDM_Msk\fP   (0x1UL << \fBUSB_FNR_RXDM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDM\fP   \fBUSB_FNR_RXDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDP_Msk\fP   (0x1UL << \fBUSB_FNR_RXDP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDP\fP   \fBUSB_FNR_RXDP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD_Msk\fP   (0x7FUL << \fBUSB_DADDR_ADD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD\fP   \fBUSB_DADDR_ADD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD0_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD0\fP   \fBUSB_DADDR_ADD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD1_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD1\fP   \fBUSB_DADDR_ADD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD2_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD2\fP   \fBUSB_DADDR_ADD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD3_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD3\fP   \fBUSB_DADDR_ADD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD4_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD4\fP   \fBUSB_DADDR_ADD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD5_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD5\fP   \fBUSB_DADDR_ADD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD6_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD6\fP   \fBUSB_DADDR_ADD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_EF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_EF_Msk\fP   (0x1UL << \fBUSB_DADDR_EF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_EF\fP   \fBUSB_DADDR_EF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_BTABLE_BTABLE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_BTABLE_BTABLE_Msk\fP   (0x1FFFUL << \fBUSB_BTABLE_BTABLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_BTABLE_BTABLE\fP   \fBUSB_BTABLE_BTABLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_TX_ADDR0_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_TX_ADDR0_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR0_TX_ADDR0_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_TX_ADDR0_TX\fP   \fBUSB_ADDR0_TX_ADDR0_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_TX_ADDR1_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_TX_ADDR1_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR1_TX_ADDR1_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_TX_ADDR1_TX\fP   \fBUSB_ADDR1_TX_ADDR1_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_TX_ADDR2_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_TX_ADDR2_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR2_TX_ADDR2_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_TX_ADDR2_TX\fP   \fBUSB_ADDR2_TX_ADDR2_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_TX_ADDR3_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_TX_ADDR3_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR3_TX_ADDR3_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_TX_ADDR3_TX\fP   \fBUSB_ADDR3_TX_ADDR3_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_TX_ADDR4_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_TX_ADDR4_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR4_TX_ADDR4_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_TX_ADDR4_TX\fP   \fBUSB_ADDR4_TX_ADDR4_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_TX_ADDR5_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_TX_ADDR5_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR5_TX_ADDR5_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_TX_ADDR5_TX\fP   \fBUSB_ADDR5_TX_ADDR5_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_TX_ADDR6_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_TX_ADDR6_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR6_TX_ADDR6_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_TX_ADDR6_TX\fP   \fBUSB_ADDR6_TX_ADDR6_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_TX_ADDR7_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_TX_ADDR7_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR7_TX_ADDR7_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_TX_ADDR7_TX\fP   \fBUSB_ADDR7_TX_ADDR7_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_TX_COUNT0_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_TX_COUNT0_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT0_TX_COUNT0_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_TX_COUNT0_TX\fP   \fBUSB_COUNT0_TX_COUNT0_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_TX_COUNT1_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_TX_COUNT1_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT1_TX_COUNT1_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_TX_COUNT1_TX\fP   \fBUSB_COUNT1_TX_COUNT1_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_TX_COUNT2_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_TX_COUNT2_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT2_TX_COUNT2_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_TX_COUNT2_TX\fP   \fBUSB_COUNT2_TX_COUNT2_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_TX_COUNT3_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_TX_COUNT3_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT3_TX_COUNT3_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_TX_COUNT3_TX\fP   \fBUSB_COUNT3_TX_COUNT3_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_TX_COUNT4_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_TX_COUNT4_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT4_TX_COUNT4_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_TX_COUNT4_TX\fP   \fBUSB_COUNT4_TX_COUNT4_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_TX_COUNT5_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_TX_COUNT5_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT5_TX_COUNT5_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_TX_COUNT5_TX\fP   \fBUSB_COUNT5_TX_COUNT5_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_TX_COUNT6_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_TX_COUNT6_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT6_TX_COUNT6_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_TX_COUNT6_TX\fP   \fBUSB_COUNT6_TX_COUNT6_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_TX_COUNT7_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_TX_COUNT7_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT7_TX_COUNT7_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_TX_COUNT7_TX\fP   \fBUSB_COUNT7_TX_COUNT7_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_TX_0_COUNT0_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_TX_1_COUNT0_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_TX_0_COUNT1_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_TX_1_COUNT1_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_TX_0_COUNT2_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_TX_1_COUNT2_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_TX_0_COUNT3_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_TX_1_COUNT3_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_TX_0_COUNT4_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_TX_1_COUNT4_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_TX_0_COUNT5_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_TX_1_COUNT5_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_TX_0_COUNT6_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_TX_1_COUNT6_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_TX_0_COUNT7_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_TX_1_COUNT7_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_RX_ADDR0_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_RX_ADDR0_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR0_RX_ADDR0_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_RX_ADDR0_RX\fP   \fBUSB_ADDR0_RX_ADDR0_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_RX_ADDR1_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_RX_ADDR1_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR1_RX_ADDR1_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_RX_ADDR1_RX\fP   \fBUSB_ADDR1_RX_ADDR1_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_RX_ADDR2_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_RX_ADDR2_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR2_RX_ADDR2_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_RX_ADDR2_RX\fP   \fBUSB_ADDR2_RX_ADDR2_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_RX_ADDR3_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_RX_ADDR3_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR3_RX_ADDR3_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_RX_ADDR3_RX\fP   \fBUSB_ADDR3_RX_ADDR3_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_RX_ADDR4_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_RX_ADDR4_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR4_RX_ADDR4_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_RX_ADDR4_RX\fP   \fBUSB_ADDR4_RX_ADDR4_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_RX_ADDR5_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_RX_ADDR5_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR5_RX_ADDR5_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_RX_ADDR5_RX\fP   \fBUSB_ADDR5_RX_ADDR5_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_RX_ADDR6_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_RX_ADDR6_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR6_RX_ADDR6_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_RX_ADDR6_RX\fP   \fBUSB_ADDR6_RX_ADDR6_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_RX_ADDR7_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_RX_ADDR7_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR7_RX_ADDR7_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_RX_ADDR7_RX\fP   \fBUSB_ADDR7_RX_ADDR7_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_COUNT0_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_COUNT0_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT0_RX_COUNT0_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_COUNT0_RX\fP   \fBUSB_COUNT0_RX_COUNT0_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK\fP   \fBUSB_COUNT0_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT0_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_BLSIZE\fP   \fBUSB_COUNT0_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_COUNT1_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_COUNT1_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT1_RX_COUNT1_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_COUNT1_RX\fP   \fBUSB_COUNT1_RX_COUNT1_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK\fP   \fBUSB_COUNT1_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT1_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_BLSIZE\fP   \fBUSB_COUNT1_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_COUNT2_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_COUNT2_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT2_RX_COUNT2_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_COUNT2_RX\fP   \fBUSB_COUNT2_RX_COUNT2_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK\fP   \fBUSB_COUNT2_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT2_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_BLSIZE\fP   \fBUSB_COUNT2_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_COUNT3_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_COUNT3_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT3_RX_COUNT3_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_COUNT3_RX\fP   \fBUSB_COUNT3_RX_COUNT3_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK\fP   \fBUSB_COUNT3_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT3_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_BLSIZE\fP   \fBUSB_COUNT3_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_COUNT4_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_COUNT4_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT4_RX_COUNT4_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_COUNT4_RX\fP   \fBUSB_COUNT4_RX_COUNT4_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK\fP   \fBUSB_COUNT4_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT4_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_BLSIZE\fP   \fBUSB_COUNT4_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_COUNT5_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_COUNT5_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT5_RX_COUNT5_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_COUNT5_RX\fP   \fBUSB_COUNT5_RX_COUNT5_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK\fP   \fBUSB_COUNT5_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT5_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_BLSIZE\fP   \fBUSB_COUNT5_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_COUNT6_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_COUNT6_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT6_RX_COUNT6_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_COUNT6_RX\fP   \fBUSB_COUNT6_RX_COUNT6_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK\fP   \fBUSB_COUNT6_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT6_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_BLSIZE\fP   \fBUSB_COUNT6_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_COUNT7_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_COUNT7_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT7_RX_COUNT7_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_COUNT7_RX\fP   \fBUSB_COUNT7_RX_COUNT7_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK\fP   \fBUSB_COUNT7_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT7_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_BLSIZE\fP   \fBUSB_COUNT7_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_COUNT0_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_COUNT0_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_COUNT1_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_COUNT1_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_COUNT2_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_COUNT2_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_COUNT3_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_COUNT3_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_COUNT4_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_COUNT4_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_COUNT5_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_COUNT5_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_COUNT6_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_COUNT6_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_COUNT7_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_COUNT7_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ_Msk\fP   (0x1UL << \fBCAN_MCR_INRQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ\fP   \fBCAN_MCR_INRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP_Msk\fP   (0x1UL << \fBCAN_MCR_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP\fP   \fBCAN_MCR_SLEEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP_Msk\fP   (0x1UL << \fBCAN_MCR_TXFP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP\fP   \fBCAN_MCR_TXFP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM_Msk\fP   (0x1UL << \fBCAN_MCR_RFLM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM\fP   \fBCAN_MCR_RFLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART_Msk\fP   (0x1UL << \fBCAN_MCR_NART_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART\fP   \fBCAN_MCR_NART_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM_Msk\fP   (0x1UL << \fBCAN_MCR_AWUM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM\fP   \fBCAN_MCR_AWUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM_Msk\fP   (0x1UL << \fBCAN_MCR_ABOM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM\fP   \fBCAN_MCR_ABOM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM_Msk\fP   (0x1UL << \fBCAN_MCR_TTCM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM\fP   \fBCAN_MCR_TTCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET_Msk\fP   (0x1UL << \fBCAN_MCR_RESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET\fP   \fBCAN_MCR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF_Msk\fP   (0x1UL << \fBCAN_MCR_DBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF\fP   \fBCAN_MCR_DBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK_Msk\fP   (0x1UL << \fBCAN_MSR_INAK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK\fP   \fBCAN_MSR_INAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK_Msk\fP   (0x1UL << \fBCAN_MSR_SLAK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK\fP   \fBCAN_MSR_SLAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI_Msk\fP   (0x1UL << \fBCAN_MSR_ERRI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI\fP   \fBCAN_MSR_ERRI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI_Msk\fP   (0x1UL << \fBCAN_MSR_WKUI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI\fP   \fBCAN_MSR_WKUI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI_Msk\fP   (0x1UL << \fBCAN_MSR_SLAKI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI\fP   \fBCAN_MSR_SLAKI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM_Msk\fP   (0x1UL << \fBCAN_MSR_TXM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM\fP   \fBCAN_MSR_TXM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM_Msk\fP   (0x1UL << \fBCAN_MSR_RXM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM\fP   \fBCAN_MSR_RXM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP_Msk\fP   (0x1UL << \fBCAN_MSR_SAMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP\fP   \fBCAN_MSR_SAMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX_Msk\fP   (0x1UL << \fBCAN_MSR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX\fP   \fBCAN_MSR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0_Msk\fP   (0x1UL << \fBCAN_TSR_RQCP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0\fP   \fBCAN_TSR_RQCP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0_Msk\fP   (0x1UL << \fBCAN_TSR_TXOK0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0\fP   \fBCAN_TSR_TXOK0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0_Msk\fP   (0x1UL << \fBCAN_TSR_ALST0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0\fP   \fBCAN_TSR_ALST0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0_Msk\fP   (0x1UL << \fBCAN_TSR_TERR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0\fP   \fBCAN_TSR_TERR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0_Msk\fP   (0x1UL << \fBCAN_TSR_ABRQ0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0\fP   \fBCAN_TSR_ABRQ0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1_Msk\fP   (0x1UL << \fBCAN_TSR_RQCP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1\fP   \fBCAN_TSR_RQCP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1_Msk\fP   (0x1UL << \fBCAN_TSR_TXOK1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1\fP   \fBCAN_TSR_TXOK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1_Msk\fP   (0x1UL << \fBCAN_TSR_ALST1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1\fP   \fBCAN_TSR_ALST1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1_Msk\fP   (0x1UL << \fBCAN_TSR_TERR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1\fP   \fBCAN_TSR_TERR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1_Msk\fP   (0x1UL << \fBCAN_TSR_ABRQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1\fP   \fBCAN_TSR_ABRQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2_Msk\fP   (0x1UL << \fBCAN_TSR_RQCP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2\fP   \fBCAN_TSR_RQCP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2_Msk\fP   (0x1UL << \fBCAN_TSR_TXOK2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2\fP   \fBCAN_TSR_TXOK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2_Msk\fP   (0x1UL << \fBCAN_TSR_ALST2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2\fP   \fBCAN_TSR_ALST2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2_Msk\fP   (0x1UL << \fBCAN_TSR_TERR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2\fP   \fBCAN_TSR_TERR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2_Msk\fP   (0x1UL << \fBCAN_TSR_ABRQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2\fP   \fBCAN_TSR_ABRQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE_Msk\fP   (0x3UL << \fBCAN_TSR_CODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE\fP   \fBCAN_TSR_CODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME_Msk\fP   (0x7UL << \fBCAN_TSR_TME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME\fP   \fBCAN_TSR_TME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0_Msk\fP   (0x1UL << \fBCAN_TSR_TME0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0\fP   \fBCAN_TSR_TME0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1_Msk\fP   (0x1UL << \fBCAN_TSR_TME1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1\fP   \fBCAN_TSR_TME1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2_Msk\fP   (0x1UL << \fBCAN_TSR_TME2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2\fP   \fBCAN_TSR_TME2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW_Msk\fP   (0x7UL << \fBCAN_TSR_LOW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW\fP   \fBCAN_TSR_LOW_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0_Msk\fP   (0x1UL << \fBCAN_TSR_LOW0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0\fP   \fBCAN_TSR_LOW0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1_Msk\fP   (0x1UL << \fBCAN_TSR_LOW1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1\fP   \fBCAN_TSR_LOW1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2_Msk\fP   (0x1UL << \fBCAN_TSR_LOW2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2\fP   \fBCAN_TSR_LOW2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0_Msk\fP   (0x3UL << \fBCAN_RF0R_FMP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0\fP   \fBCAN_RF0R_FMP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0_Msk\fP   (0x1UL << \fBCAN_RF0R_FULL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0\fP   \fBCAN_RF0R_FULL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0_Msk\fP   (0x1UL << \fBCAN_RF0R_FOVR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0\fP   \fBCAN_RF0R_FOVR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0_Msk\fP   (0x1UL << \fBCAN_RF0R_RFOM0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0\fP   \fBCAN_RF0R_RFOM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1_Msk\fP   (0x3UL << \fBCAN_RF1R_FMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1\fP   \fBCAN_RF1R_FMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1_Msk\fP   (0x1UL << \fBCAN_RF1R_FULL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1\fP   \fBCAN_RF1R_FULL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1_Msk\fP   (0x1UL << \fBCAN_RF1R_FOVR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1\fP   \fBCAN_RF1R_FOVR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1_Msk\fP   (0x1UL << \fBCAN_RF1R_RFOM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1\fP   \fBCAN_RF1R_RFOM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE_Msk\fP   (0x1UL << \fBCAN_IER_TMEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE\fP   \fBCAN_IER_TMEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0_Msk\fP   (0x1UL << \fBCAN_IER_FMPIE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0\fP   \fBCAN_IER_FMPIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0_Msk\fP   (0x1UL << \fBCAN_IER_FFIE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0\fP   \fBCAN_IER_FFIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0_Msk\fP   (0x1UL << \fBCAN_IER_FOVIE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0\fP   \fBCAN_IER_FOVIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1_Msk\fP   (0x1UL << \fBCAN_IER_FMPIE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1\fP   \fBCAN_IER_FMPIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1_Msk\fP   (0x1UL << \fBCAN_IER_FFIE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1\fP   \fBCAN_IER_FFIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1_Msk\fP   (0x1UL << \fBCAN_IER_FOVIE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1\fP   \fBCAN_IER_FOVIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE_Msk\fP   (0x1UL << \fBCAN_IER_EWGIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE\fP   \fBCAN_IER_EWGIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE_Msk\fP   (0x1UL << \fBCAN_IER_EPVIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE\fP   \fBCAN_IER_EPVIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE_Msk\fP   (0x1UL << \fBCAN_IER_BOFIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE\fP   \fBCAN_IER_BOFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE_Msk\fP   (0x1UL << \fBCAN_IER_LECIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE\fP   \fBCAN_IER_LECIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE_Msk\fP   (0x1UL << \fBCAN_IER_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE\fP   \fBCAN_IER_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE_Msk\fP   (0x1UL << \fBCAN_IER_WKUIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE\fP   \fBCAN_IER_WKUIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE_Msk\fP   (0x1UL << \fBCAN_IER_SLKIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE\fP   \fBCAN_IER_SLKIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF_Msk\fP   (0x1UL << \fBCAN_ESR_EWGF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF\fP   \fBCAN_ESR_EWGF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF_Msk\fP   (0x1UL << \fBCAN_ESR_EPVF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF\fP   \fBCAN_ESR_EPVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF_Msk\fP   (0x1UL << \fBCAN_ESR_BOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF\fP   \fBCAN_ESR_BOFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_Msk\fP   (0x7UL << \fBCAN_ESR_LEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC\fP   \fBCAN_ESR_LEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_0\fP   (0x1UL << \fBCAN_ESR_LEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_1\fP   (0x2UL << \fBCAN_ESR_LEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_2\fP   (0x4UL << \fBCAN_ESR_LEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC_Msk\fP   (0xFFUL << \fBCAN_ESR_TEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC\fP   \fBCAN_ESR_TEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC_Msk\fP   (0xFFUL << \fBCAN_ESR_REC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC\fP   \fBCAN_ESR_REC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP_Msk\fP   (0x3FFUL << \fBCAN_BTR_BRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP\fP   \fBCAN_BTR_BRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_Msk\fP   (0xFUL << \fBCAN_BTR_TS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1\fP   \fBCAN_BTR_TS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_0\fP   (0x1UL << \fBCAN_BTR_TS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_1\fP   (0x2UL << \fBCAN_BTR_TS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_2\fP   (0x4UL << \fBCAN_BTR_TS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_3\fP   (0x8UL << \fBCAN_BTR_TS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_Msk\fP   (0x7UL << \fBCAN_BTR_TS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2\fP   \fBCAN_BTR_TS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_0\fP   (0x1UL << \fBCAN_BTR_TS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_1\fP   (0x2UL << \fBCAN_BTR_TS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_2\fP   (0x4UL << \fBCAN_BTR_TS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_Msk\fP   (0x3UL << \fBCAN_BTR_SJW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW\fP   \fBCAN_BTR_SJW_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_0\fP   (0x1UL << \fBCAN_BTR_SJW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_1\fP   (0x2UL << \fBCAN_BTR_SJW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM_Msk\fP   (0x1UL << \fBCAN_BTR_LBKM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM\fP   \fBCAN_BTR_LBKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM_Msk\fP   (0x1UL << \fBCAN_BTR_SILM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM\fP   \fBCAN_BTR_SILM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ_Msk\fP   (0x1UL << \fBCAN_TI0R_TXRQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ\fP   \fBCAN_TI0R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR_Msk\fP   (0x1UL << \fBCAN_TI0R_RTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR\fP   \fBCAN_TI0R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE_Msk\fP   (0x1UL << \fBCAN_TI0R_IDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE\fP   \fBCAN_TI0R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID_Msk\fP   (0x3FFFFUL << \fBCAN_TI0R_EXID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID\fP   \fBCAN_TI0R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID_Msk\fP   (0x7FFUL << \fBCAN_TI0R_STID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID\fP   \fBCAN_TI0R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC_Msk\fP   (0xFUL << \fBCAN_TDT0R_DLC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC\fP   \fBCAN_TDT0R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT_Msk\fP   (0x1UL << \fBCAN_TDT0R_TGT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT\fP   \fBCAN_TDT0R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME_Msk\fP   (0xFFFFUL << \fBCAN_TDT0R_TIME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME\fP   \fBCAN_TDT0R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0_Msk\fP   (0xFFUL << \fBCAN_TDL0R_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0\fP   \fBCAN_TDL0R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1_Msk\fP   (0xFFUL << \fBCAN_TDL0R_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1\fP   \fBCAN_TDL0R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2_Msk\fP   (0xFFUL << \fBCAN_TDL0R_DATA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2\fP   \fBCAN_TDL0R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3_Msk\fP   (0xFFUL << \fBCAN_TDL0R_DATA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3\fP   \fBCAN_TDL0R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4_Msk\fP   (0xFFUL << \fBCAN_TDH0R_DATA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4\fP   \fBCAN_TDH0R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5_Msk\fP   (0xFFUL << \fBCAN_TDH0R_DATA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5\fP   \fBCAN_TDH0R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6_Msk\fP   (0xFFUL << \fBCAN_TDH0R_DATA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6\fP   \fBCAN_TDH0R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7_Msk\fP   (0xFFUL << \fBCAN_TDH0R_DATA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7\fP   \fBCAN_TDH0R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ_Msk\fP   (0x1UL << \fBCAN_TI1R_TXRQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ\fP   \fBCAN_TI1R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR_Msk\fP   (0x1UL << \fBCAN_TI1R_RTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR\fP   \fBCAN_TI1R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE_Msk\fP   (0x1UL << \fBCAN_TI1R_IDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE\fP   \fBCAN_TI1R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID_Msk\fP   (0x3FFFFUL << \fBCAN_TI1R_EXID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID\fP   \fBCAN_TI1R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID_Msk\fP   (0x7FFUL << \fBCAN_TI1R_STID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID\fP   \fBCAN_TI1R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC_Msk\fP   (0xFUL << \fBCAN_TDT1R_DLC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC\fP   \fBCAN_TDT1R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT_Msk\fP   (0x1UL << \fBCAN_TDT1R_TGT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT\fP   \fBCAN_TDT1R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME_Msk\fP   (0xFFFFUL << \fBCAN_TDT1R_TIME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME\fP   \fBCAN_TDT1R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0_Msk\fP   (0xFFUL << \fBCAN_TDL1R_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0\fP   \fBCAN_TDL1R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1_Msk\fP   (0xFFUL << \fBCAN_TDL1R_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1\fP   \fBCAN_TDL1R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2_Msk\fP   (0xFFUL << \fBCAN_TDL1R_DATA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2\fP   \fBCAN_TDL1R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3_Msk\fP   (0xFFUL << \fBCAN_TDL1R_DATA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3\fP   \fBCAN_TDL1R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4_Msk\fP   (0xFFUL << \fBCAN_TDH1R_DATA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4\fP   \fBCAN_TDH1R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5_Msk\fP   (0xFFUL << \fBCAN_TDH1R_DATA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5\fP   \fBCAN_TDH1R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6_Msk\fP   (0xFFUL << \fBCAN_TDH1R_DATA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6\fP   \fBCAN_TDH1R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7_Msk\fP   (0xFFUL << \fBCAN_TDH1R_DATA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7\fP   \fBCAN_TDH1R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ_Msk\fP   (0x1UL << \fBCAN_TI2R_TXRQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ\fP   \fBCAN_TI2R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR_Msk\fP   (0x1UL << \fBCAN_TI2R_RTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR\fP   \fBCAN_TI2R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE_Msk\fP   (0x1UL << \fBCAN_TI2R_IDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE\fP   \fBCAN_TI2R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID_Msk\fP   (0x3FFFFUL << \fBCAN_TI2R_EXID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID\fP   \fBCAN_TI2R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID_Msk\fP   (0x7FFUL << \fBCAN_TI2R_STID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID\fP   \fBCAN_TI2R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC_Msk\fP   (0xFUL << \fBCAN_TDT2R_DLC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC\fP   \fBCAN_TDT2R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT_Msk\fP   (0x1UL << \fBCAN_TDT2R_TGT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT\fP   \fBCAN_TDT2R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME_Msk\fP   (0xFFFFUL << \fBCAN_TDT2R_TIME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME\fP   \fBCAN_TDT2R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0_Msk\fP   (0xFFUL << \fBCAN_TDL2R_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0\fP   \fBCAN_TDL2R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1_Msk\fP   (0xFFUL << \fBCAN_TDL2R_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1\fP   \fBCAN_TDL2R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2_Msk\fP   (0xFFUL << \fBCAN_TDL2R_DATA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2\fP   \fBCAN_TDL2R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3_Msk\fP   (0xFFUL << \fBCAN_TDL2R_DATA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3\fP   \fBCAN_TDL2R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4_Msk\fP   (0xFFUL << \fBCAN_TDH2R_DATA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4\fP   \fBCAN_TDH2R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5_Msk\fP   (0xFFUL << \fBCAN_TDH2R_DATA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5\fP   \fBCAN_TDH2R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6_Msk\fP   (0xFFUL << \fBCAN_TDH2R_DATA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6\fP   \fBCAN_TDH2R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7_Msk\fP   (0xFFUL << \fBCAN_TDH2R_DATA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7\fP   \fBCAN_TDH2R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR_Msk\fP   (0x1UL << \fBCAN_RI0R_RTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR\fP   \fBCAN_RI0R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE_Msk\fP   (0x1UL << \fBCAN_RI0R_IDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE\fP   \fBCAN_RI0R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID_Msk\fP   (0x3FFFFUL << \fBCAN_RI0R_EXID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID\fP   \fBCAN_RI0R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID_Msk\fP   (0x7FFUL << \fBCAN_RI0R_STID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID\fP   \fBCAN_RI0R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC_Msk\fP   (0xFUL << \fBCAN_RDT0R_DLC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC\fP   \fBCAN_RDT0R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI_Msk\fP   (0xFFUL << \fBCAN_RDT0R_FMI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI\fP   \fBCAN_RDT0R_FMI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME_Msk\fP   (0xFFFFUL << \fBCAN_RDT0R_TIME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME\fP   \fBCAN_RDT0R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0_Msk\fP   (0xFFUL << \fBCAN_RDL0R_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0\fP   \fBCAN_RDL0R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1_Msk\fP   (0xFFUL << \fBCAN_RDL0R_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1\fP   \fBCAN_RDL0R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2_Msk\fP   (0xFFUL << \fBCAN_RDL0R_DATA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2\fP   \fBCAN_RDL0R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3_Msk\fP   (0xFFUL << \fBCAN_RDL0R_DATA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3\fP   \fBCAN_RDL0R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4_Msk\fP   (0xFFUL << \fBCAN_RDH0R_DATA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4\fP   \fBCAN_RDH0R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5_Msk\fP   (0xFFUL << \fBCAN_RDH0R_DATA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5\fP   \fBCAN_RDH0R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6_Msk\fP   (0xFFUL << \fBCAN_RDH0R_DATA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6\fP   \fBCAN_RDH0R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7_Msk\fP   (0xFFUL << \fBCAN_RDH0R_DATA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7\fP   \fBCAN_RDH0R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR_Msk\fP   (0x1UL << \fBCAN_RI1R_RTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR\fP   \fBCAN_RI1R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE_Msk\fP   (0x1UL << \fBCAN_RI1R_IDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE\fP   \fBCAN_RI1R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID_Msk\fP   (0x3FFFFUL << \fBCAN_RI1R_EXID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID\fP   \fBCAN_RI1R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID_Msk\fP   (0x7FFUL << \fBCAN_RI1R_STID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID\fP   \fBCAN_RI1R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC_Msk\fP   (0xFUL << \fBCAN_RDT1R_DLC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC\fP   \fBCAN_RDT1R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI_Msk\fP   (0xFFUL << \fBCAN_RDT1R_FMI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI\fP   \fBCAN_RDT1R_FMI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME_Msk\fP   (0xFFFFUL << \fBCAN_RDT1R_TIME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME\fP   \fBCAN_RDT1R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0_Msk\fP   (0xFFUL << \fBCAN_RDL1R_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0\fP   \fBCAN_RDL1R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1_Msk\fP   (0xFFUL << \fBCAN_RDL1R_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1\fP   \fBCAN_RDL1R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2_Msk\fP   (0xFFUL << \fBCAN_RDL1R_DATA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2\fP   \fBCAN_RDL1R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3_Msk\fP   (0xFFUL << \fBCAN_RDL1R_DATA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3\fP   \fBCAN_RDL1R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4_Msk\fP   (0xFFUL << \fBCAN_RDH1R_DATA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4\fP   \fBCAN_RDH1R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5_Msk\fP   (0xFFUL << \fBCAN_RDH1R_DATA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5\fP   \fBCAN_RDH1R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6_Msk\fP   (0xFFUL << \fBCAN_RDH1R_DATA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6\fP   \fBCAN_RDH1R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7_Msk\fP   (0xFFUL << \fBCAN_RDH1R_DATA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7\fP   \fBCAN_RDH1R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT_Msk\fP   (0x1UL << \fBCAN_FMR_FINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT\fP   \fBCAN_FMR_FINIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB_Msk\fP   (0x3FUL << \fBCAN_FMR_CAN2SB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB\fP   \fBCAN_FMR_CAN2SB_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM_Msk\fP   (0x3FFFUL << \fBCAN_FM1R_FBM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM\fP   \fBCAN_FM1R_FBM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0\fP   \fBCAN_FM1R_FBM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1\fP   \fBCAN_FM1R_FBM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2\fP   \fBCAN_FM1R_FBM2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3\fP   \fBCAN_FM1R_FBM3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4\fP   \fBCAN_FM1R_FBM4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5\fP   \fBCAN_FM1R_FBM5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6\fP   \fBCAN_FM1R_FBM6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7\fP   \fBCAN_FM1R_FBM7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8\fP   \fBCAN_FM1R_FBM8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9\fP   \fBCAN_FM1R_FBM9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10\fP   \fBCAN_FM1R_FBM10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11\fP   \fBCAN_FM1R_FBM11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12\fP   \fBCAN_FM1R_FBM12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13\fP   \fBCAN_FM1R_FBM13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC_Msk\fP   (0x3FFFUL << \fBCAN_FS1R_FSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC\fP   \fBCAN_FS1R_FSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0\fP   \fBCAN_FS1R_FSC0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1\fP   \fBCAN_FS1R_FSC1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2\fP   \fBCAN_FS1R_FSC2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3\fP   \fBCAN_FS1R_FSC3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4\fP   \fBCAN_FS1R_FSC4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5\fP   \fBCAN_FS1R_FSC5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6\fP   \fBCAN_FS1R_FSC6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7\fP   \fBCAN_FS1R_FSC7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8\fP   \fBCAN_FS1R_FSC8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9\fP   \fBCAN_FS1R_FSC9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10\fP   \fBCAN_FS1R_FSC10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11\fP   \fBCAN_FS1R_FSC11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12\fP   \fBCAN_FS1R_FSC12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13\fP   \fBCAN_FS1R_FSC13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA_Msk\fP   (0x3FFFUL << \fBCAN_FFA1R_FFA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA\fP   \fBCAN_FFA1R_FFA_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0\fP   \fBCAN_FFA1R_FFA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1\fP   \fBCAN_FFA1R_FFA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2\fP   \fBCAN_FFA1R_FFA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3\fP   \fBCAN_FFA1R_FFA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4\fP   \fBCAN_FFA1R_FFA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5\fP   \fBCAN_FFA1R_FFA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6\fP   \fBCAN_FFA1R_FFA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7\fP   \fBCAN_FFA1R_FFA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8\fP   \fBCAN_FFA1R_FFA8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9\fP   \fBCAN_FFA1R_FFA9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10\fP   \fBCAN_FFA1R_FFA10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11\fP   \fBCAN_FFA1R_FFA11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12\fP   \fBCAN_FFA1R_FFA12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13\fP   \fBCAN_FFA1R_FFA13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT_Msk\fP   (0x3FFFUL << \fBCAN_FA1R_FACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT\fP   \fBCAN_FA1R_FACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0\fP   \fBCAN_FA1R_FACT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1\fP   \fBCAN_FA1R_FACT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2\fP   \fBCAN_FA1R_FACT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3\fP   \fBCAN_FA1R_FACT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4\fP   \fBCAN_FA1R_FACT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5\fP   \fBCAN_FA1R_FACT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6\fP   \fBCAN_FA1R_FACT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7\fP   \fBCAN_FA1R_FACT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8\fP   \fBCAN_FA1R_FACT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9\fP   \fBCAN_FA1R_FACT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10\fP   \fBCAN_FA1R_FACT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11\fP   \fBCAN_FA1R_FACT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12\fP   \fBCAN_FA1R_FACT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13\fP   \fBCAN_FA1R_FACT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0_Msk\fP   (0x1UL << \fBCAN_F0R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0\fP   \fBCAN_F0R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1_Msk\fP   (0x1UL << \fBCAN_F0R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1\fP   \fBCAN_F0R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2_Msk\fP   (0x1UL << \fBCAN_F0R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2\fP   \fBCAN_F0R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3_Msk\fP   (0x1UL << \fBCAN_F0R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3\fP   \fBCAN_F0R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4_Msk\fP   (0x1UL << \fBCAN_F0R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4\fP   \fBCAN_F0R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5_Msk\fP   (0x1UL << \fBCAN_F0R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5\fP   \fBCAN_F0R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6_Msk\fP   (0x1UL << \fBCAN_F0R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6\fP   \fBCAN_F0R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7_Msk\fP   (0x1UL << \fBCAN_F0R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7\fP   \fBCAN_F0R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8_Msk\fP   (0x1UL << \fBCAN_F0R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8\fP   \fBCAN_F0R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9_Msk\fP   (0x1UL << \fBCAN_F0R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9\fP   \fBCAN_F0R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10_Msk\fP   (0x1UL << \fBCAN_F0R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10\fP   \fBCAN_F0R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11_Msk\fP   (0x1UL << \fBCAN_F0R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11\fP   \fBCAN_F0R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12_Msk\fP   (0x1UL << \fBCAN_F0R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12\fP   \fBCAN_F0R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13_Msk\fP   (0x1UL << \fBCAN_F0R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13\fP   \fBCAN_F0R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14_Msk\fP   (0x1UL << \fBCAN_F0R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14\fP   \fBCAN_F0R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15_Msk\fP   (0x1UL << \fBCAN_F0R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15\fP   \fBCAN_F0R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16_Msk\fP   (0x1UL << \fBCAN_F0R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16\fP   \fBCAN_F0R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17_Msk\fP   (0x1UL << \fBCAN_F0R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17\fP   \fBCAN_F0R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18_Msk\fP   (0x1UL << \fBCAN_F0R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18\fP   \fBCAN_F0R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19_Msk\fP   (0x1UL << \fBCAN_F0R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19\fP   \fBCAN_F0R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20_Msk\fP   (0x1UL << \fBCAN_F0R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20\fP   \fBCAN_F0R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21_Msk\fP   (0x1UL << \fBCAN_F0R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21\fP   \fBCAN_F0R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22_Msk\fP   (0x1UL << \fBCAN_F0R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22\fP   \fBCAN_F0R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23_Msk\fP   (0x1UL << \fBCAN_F0R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23\fP   \fBCAN_F0R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24_Msk\fP   (0x1UL << \fBCAN_F0R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24\fP   \fBCAN_F0R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25_Msk\fP   (0x1UL << \fBCAN_F0R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25\fP   \fBCAN_F0R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26_Msk\fP   (0x1UL << \fBCAN_F0R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26\fP   \fBCAN_F0R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27_Msk\fP   (0x1UL << \fBCAN_F0R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27\fP   \fBCAN_F0R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28_Msk\fP   (0x1UL << \fBCAN_F0R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28\fP   \fBCAN_F0R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29_Msk\fP   (0x1UL << \fBCAN_F0R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29\fP   \fBCAN_F0R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30_Msk\fP   (0x1UL << \fBCAN_F0R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30\fP   \fBCAN_F0R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31_Msk\fP   (0x1UL << \fBCAN_F0R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31\fP   \fBCAN_F0R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0_Msk\fP   (0x1UL << \fBCAN_F1R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0\fP   \fBCAN_F1R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1_Msk\fP   (0x1UL << \fBCAN_F1R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1\fP   \fBCAN_F1R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2_Msk\fP   (0x1UL << \fBCAN_F1R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2\fP   \fBCAN_F1R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3_Msk\fP   (0x1UL << \fBCAN_F1R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3\fP   \fBCAN_F1R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4_Msk\fP   (0x1UL << \fBCAN_F1R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4\fP   \fBCAN_F1R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5_Msk\fP   (0x1UL << \fBCAN_F1R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5\fP   \fBCAN_F1R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6_Msk\fP   (0x1UL << \fBCAN_F1R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6\fP   \fBCAN_F1R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7_Msk\fP   (0x1UL << \fBCAN_F1R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7\fP   \fBCAN_F1R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8_Msk\fP   (0x1UL << \fBCAN_F1R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8\fP   \fBCAN_F1R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9_Msk\fP   (0x1UL << \fBCAN_F1R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9\fP   \fBCAN_F1R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10_Msk\fP   (0x1UL << \fBCAN_F1R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10\fP   \fBCAN_F1R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11_Msk\fP   (0x1UL << \fBCAN_F1R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11\fP   \fBCAN_F1R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12_Msk\fP   (0x1UL << \fBCAN_F1R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12\fP   \fBCAN_F1R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13_Msk\fP   (0x1UL << \fBCAN_F1R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13\fP   \fBCAN_F1R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14_Msk\fP   (0x1UL << \fBCAN_F1R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14\fP   \fBCAN_F1R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15_Msk\fP   (0x1UL << \fBCAN_F1R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15\fP   \fBCAN_F1R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16_Msk\fP   (0x1UL << \fBCAN_F1R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16\fP   \fBCAN_F1R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17_Msk\fP   (0x1UL << \fBCAN_F1R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17\fP   \fBCAN_F1R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18_Msk\fP   (0x1UL << \fBCAN_F1R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18\fP   \fBCAN_F1R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19_Msk\fP   (0x1UL << \fBCAN_F1R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19\fP   \fBCAN_F1R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20_Msk\fP   (0x1UL << \fBCAN_F1R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20\fP   \fBCAN_F1R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21_Msk\fP   (0x1UL << \fBCAN_F1R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21\fP   \fBCAN_F1R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22_Msk\fP   (0x1UL << \fBCAN_F1R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22\fP   \fBCAN_F1R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23_Msk\fP   (0x1UL << \fBCAN_F1R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23\fP   \fBCAN_F1R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24_Msk\fP   (0x1UL << \fBCAN_F1R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24\fP   \fBCAN_F1R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25_Msk\fP   (0x1UL << \fBCAN_F1R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25\fP   \fBCAN_F1R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26_Msk\fP   (0x1UL << \fBCAN_F1R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26\fP   \fBCAN_F1R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27_Msk\fP   (0x1UL << \fBCAN_F1R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27\fP   \fBCAN_F1R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28_Msk\fP   (0x1UL << \fBCAN_F1R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28\fP   \fBCAN_F1R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29_Msk\fP   (0x1UL << \fBCAN_F1R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29\fP   \fBCAN_F1R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30_Msk\fP   (0x1UL << \fBCAN_F1R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30\fP   \fBCAN_F1R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31_Msk\fP   (0x1UL << \fBCAN_F1R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31\fP   \fBCAN_F1R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0_Msk\fP   (0x1UL << \fBCAN_F2R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0\fP   \fBCAN_F2R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1_Msk\fP   (0x1UL << \fBCAN_F2R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1\fP   \fBCAN_F2R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2_Msk\fP   (0x1UL << \fBCAN_F2R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2\fP   \fBCAN_F2R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3_Msk\fP   (0x1UL << \fBCAN_F2R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3\fP   \fBCAN_F2R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4_Msk\fP   (0x1UL << \fBCAN_F2R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4\fP   \fBCAN_F2R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5_Msk\fP   (0x1UL << \fBCAN_F2R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5\fP   \fBCAN_F2R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6_Msk\fP   (0x1UL << \fBCAN_F2R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6\fP   \fBCAN_F2R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7_Msk\fP   (0x1UL << \fBCAN_F2R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7\fP   \fBCAN_F2R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8_Msk\fP   (0x1UL << \fBCAN_F2R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8\fP   \fBCAN_F2R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9_Msk\fP   (0x1UL << \fBCAN_F2R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9\fP   \fBCAN_F2R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10_Msk\fP   (0x1UL << \fBCAN_F2R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10\fP   \fBCAN_F2R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11_Msk\fP   (0x1UL << \fBCAN_F2R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11\fP   \fBCAN_F2R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12_Msk\fP   (0x1UL << \fBCAN_F2R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12\fP   \fBCAN_F2R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13_Msk\fP   (0x1UL << \fBCAN_F2R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13\fP   \fBCAN_F2R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14_Msk\fP   (0x1UL << \fBCAN_F2R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14\fP   \fBCAN_F2R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15_Msk\fP   (0x1UL << \fBCAN_F2R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15\fP   \fBCAN_F2R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16_Msk\fP   (0x1UL << \fBCAN_F2R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16\fP   \fBCAN_F2R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17_Msk\fP   (0x1UL << \fBCAN_F2R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17\fP   \fBCAN_F2R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18_Msk\fP   (0x1UL << \fBCAN_F2R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18\fP   \fBCAN_F2R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19_Msk\fP   (0x1UL << \fBCAN_F2R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19\fP   \fBCAN_F2R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20_Msk\fP   (0x1UL << \fBCAN_F2R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20\fP   \fBCAN_F2R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21_Msk\fP   (0x1UL << \fBCAN_F2R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21\fP   \fBCAN_F2R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22_Msk\fP   (0x1UL << \fBCAN_F2R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22\fP   \fBCAN_F2R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23_Msk\fP   (0x1UL << \fBCAN_F2R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23\fP   \fBCAN_F2R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24_Msk\fP   (0x1UL << \fBCAN_F2R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24\fP   \fBCAN_F2R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25_Msk\fP   (0x1UL << \fBCAN_F2R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25\fP   \fBCAN_F2R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26_Msk\fP   (0x1UL << \fBCAN_F2R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26\fP   \fBCAN_F2R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27_Msk\fP   (0x1UL << \fBCAN_F2R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27\fP   \fBCAN_F2R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28_Msk\fP   (0x1UL << \fBCAN_F2R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28\fP   \fBCAN_F2R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29_Msk\fP   (0x1UL << \fBCAN_F2R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29\fP   \fBCAN_F2R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30_Msk\fP   (0x1UL << \fBCAN_F2R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30\fP   \fBCAN_F2R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31_Msk\fP   (0x1UL << \fBCAN_F2R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31\fP   \fBCAN_F2R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0_Msk\fP   (0x1UL << \fBCAN_F3R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0\fP   \fBCAN_F3R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1_Msk\fP   (0x1UL << \fBCAN_F3R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1\fP   \fBCAN_F3R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2_Msk\fP   (0x1UL << \fBCAN_F3R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2\fP   \fBCAN_F3R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3_Msk\fP   (0x1UL << \fBCAN_F3R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3\fP   \fBCAN_F3R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4_Msk\fP   (0x1UL << \fBCAN_F3R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4\fP   \fBCAN_F3R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5_Msk\fP   (0x1UL << \fBCAN_F3R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5\fP   \fBCAN_F3R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6_Msk\fP   (0x1UL << \fBCAN_F3R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6\fP   \fBCAN_F3R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7_Msk\fP   (0x1UL << \fBCAN_F3R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7\fP   \fBCAN_F3R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8_Msk\fP   (0x1UL << \fBCAN_F3R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8\fP   \fBCAN_F3R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9_Msk\fP   (0x1UL << \fBCAN_F3R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9\fP   \fBCAN_F3R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10_Msk\fP   (0x1UL << \fBCAN_F3R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10\fP   \fBCAN_F3R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11_Msk\fP   (0x1UL << \fBCAN_F3R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11\fP   \fBCAN_F3R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12_Msk\fP   (0x1UL << \fBCAN_F3R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12\fP   \fBCAN_F3R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13_Msk\fP   (0x1UL << \fBCAN_F3R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13\fP   \fBCAN_F3R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14_Msk\fP   (0x1UL << \fBCAN_F3R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14\fP   \fBCAN_F3R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15_Msk\fP   (0x1UL << \fBCAN_F3R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15\fP   \fBCAN_F3R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16_Msk\fP   (0x1UL << \fBCAN_F3R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16\fP   \fBCAN_F3R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17_Msk\fP   (0x1UL << \fBCAN_F3R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17\fP   \fBCAN_F3R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18_Msk\fP   (0x1UL << \fBCAN_F3R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18\fP   \fBCAN_F3R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19_Msk\fP   (0x1UL << \fBCAN_F3R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19\fP   \fBCAN_F3R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20_Msk\fP   (0x1UL << \fBCAN_F3R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20\fP   \fBCAN_F3R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21_Msk\fP   (0x1UL << \fBCAN_F3R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21\fP   \fBCAN_F3R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22_Msk\fP   (0x1UL << \fBCAN_F3R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22\fP   \fBCAN_F3R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23_Msk\fP   (0x1UL << \fBCAN_F3R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23\fP   \fBCAN_F3R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24_Msk\fP   (0x1UL << \fBCAN_F3R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24\fP   \fBCAN_F3R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25_Msk\fP   (0x1UL << \fBCAN_F3R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25\fP   \fBCAN_F3R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26_Msk\fP   (0x1UL << \fBCAN_F3R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26\fP   \fBCAN_F3R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27_Msk\fP   (0x1UL << \fBCAN_F3R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27\fP   \fBCAN_F3R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28_Msk\fP   (0x1UL << \fBCAN_F3R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28\fP   \fBCAN_F3R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29_Msk\fP   (0x1UL << \fBCAN_F3R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29\fP   \fBCAN_F3R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30_Msk\fP   (0x1UL << \fBCAN_F3R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30\fP   \fBCAN_F3R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31_Msk\fP   (0x1UL << \fBCAN_F3R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31\fP   \fBCAN_F3R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0_Msk\fP   (0x1UL << \fBCAN_F4R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0\fP   \fBCAN_F4R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1_Msk\fP   (0x1UL << \fBCAN_F4R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1\fP   \fBCAN_F4R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2_Msk\fP   (0x1UL << \fBCAN_F4R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2\fP   \fBCAN_F4R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3_Msk\fP   (0x1UL << \fBCAN_F4R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3\fP   \fBCAN_F4R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4_Msk\fP   (0x1UL << \fBCAN_F4R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4\fP   \fBCAN_F4R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5_Msk\fP   (0x1UL << \fBCAN_F4R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5\fP   \fBCAN_F4R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6_Msk\fP   (0x1UL << \fBCAN_F4R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6\fP   \fBCAN_F4R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7_Msk\fP   (0x1UL << \fBCAN_F4R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7\fP   \fBCAN_F4R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8_Msk\fP   (0x1UL << \fBCAN_F4R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8\fP   \fBCAN_F4R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9_Msk\fP   (0x1UL << \fBCAN_F4R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9\fP   \fBCAN_F4R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10_Msk\fP   (0x1UL << \fBCAN_F4R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10\fP   \fBCAN_F4R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11_Msk\fP   (0x1UL << \fBCAN_F4R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11\fP   \fBCAN_F4R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12_Msk\fP   (0x1UL << \fBCAN_F4R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12\fP   \fBCAN_F4R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13_Msk\fP   (0x1UL << \fBCAN_F4R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13\fP   \fBCAN_F4R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14_Msk\fP   (0x1UL << \fBCAN_F4R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14\fP   \fBCAN_F4R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15_Msk\fP   (0x1UL << \fBCAN_F4R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15\fP   \fBCAN_F4R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16_Msk\fP   (0x1UL << \fBCAN_F4R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16\fP   \fBCAN_F4R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17_Msk\fP   (0x1UL << \fBCAN_F4R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17\fP   \fBCAN_F4R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18_Msk\fP   (0x1UL << \fBCAN_F4R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18\fP   \fBCAN_F4R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19_Msk\fP   (0x1UL << \fBCAN_F4R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19\fP   \fBCAN_F4R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20_Msk\fP   (0x1UL << \fBCAN_F4R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20\fP   \fBCAN_F4R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21_Msk\fP   (0x1UL << \fBCAN_F4R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21\fP   \fBCAN_F4R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22_Msk\fP   (0x1UL << \fBCAN_F4R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22\fP   \fBCAN_F4R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23_Msk\fP   (0x1UL << \fBCAN_F4R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23\fP   \fBCAN_F4R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24_Msk\fP   (0x1UL << \fBCAN_F4R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24\fP   \fBCAN_F4R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25_Msk\fP   (0x1UL << \fBCAN_F4R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25\fP   \fBCAN_F4R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26_Msk\fP   (0x1UL << \fBCAN_F4R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26\fP   \fBCAN_F4R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27_Msk\fP   (0x1UL << \fBCAN_F4R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27\fP   \fBCAN_F4R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28_Msk\fP   (0x1UL << \fBCAN_F4R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28\fP   \fBCAN_F4R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29_Msk\fP   (0x1UL << \fBCAN_F4R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29\fP   \fBCAN_F4R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30_Msk\fP   (0x1UL << \fBCAN_F4R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30\fP   \fBCAN_F4R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31_Msk\fP   (0x1UL << \fBCAN_F4R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31\fP   \fBCAN_F4R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0_Msk\fP   (0x1UL << \fBCAN_F5R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0\fP   \fBCAN_F5R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1_Msk\fP   (0x1UL << \fBCAN_F5R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1\fP   \fBCAN_F5R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2_Msk\fP   (0x1UL << \fBCAN_F5R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2\fP   \fBCAN_F5R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3_Msk\fP   (0x1UL << \fBCAN_F5R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3\fP   \fBCAN_F5R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4_Msk\fP   (0x1UL << \fBCAN_F5R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4\fP   \fBCAN_F5R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5_Msk\fP   (0x1UL << \fBCAN_F5R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5\fP   \fBCAN_F5R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6_Msk\fP   (0x1UL << \fBCAN_F5R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6\fP   \fBCAN_F5R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7_Msk\fP   (0x1UL << \fBCAN_F5R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7\fP   \fBCAN_F5R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8_Msk\fP   (0x1UL << \fBCAN_F5R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8\fP   \fBCAN_F5R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9_Msk\fP   (0x1UL << \fBCAN_F5R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9\fP   \fBCAN_F5R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10_Msk\fP   (0x1UL << \fBCAN_F5R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10\fP   \fBCAN_F5R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11_Msk\fP   (0x1UL << \fBCAN_F5R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11\fP   \fBCAN_F5R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12_Msk\fP   (0x1UL << \fBCAN_F5R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12\fP   \fBCAN_F5R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13_Msk\fP   (0x1UL << \fBCAN_F5R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13\fP   \fBCAN_F5R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14_Msk\fP   (0x1UL << \fBCAN_F5R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14\fP   \fBCAN_F5R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15_Msk\fP   (0x1UL << \fBCAN_F5R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15\fP   \fBCAN_F5R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16_Msk\fP   (0x1UL << \fBCAN_F5R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16\fP   \fBCAN_F5R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17_Msk\fP   (0x1UL << \fBCAN_F5R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17\fP   \fBCAN_F5R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18_Msk\fP   (0x1UL << \fBCAN_F5R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18\fP   \fBCAN_F5R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19_Msk\fP   (0x1UL << \fBCAN_F5R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19\fP   \fBCAN_F5R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20_Msk\fP   (0x1UL << \fBCAN_F5R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20\fP   \fBCAN_F5R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21_Msk\fP   (0x1UL << \fBCAN_F5R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21\fP   \fBCAN_F5R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22_Msk\fP   (0x1UL << \fBCAN_F5R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22\fP   \fBCAN_F5R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23_Msk\fP   (0x1UL << \fBCAN_F5R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23\fP   \fBCAN_F5R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24_Msk\fP   (0x1UL << \fBCAN_F5R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24\fP   \fBCAN_F5R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25_Msk\fP   (0x1UL << \fBCAN_F5R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25\fP   \fBCAN_F5R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26_Msk\fP   (0x1UL << \fBCAN_F5R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26\fP   \fBCAN_F5R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27_Msk\fP   (0x1UL << \fBCAN_F5R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27\fP   \fBCAN_F5R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28_Msk\fP   (0x1UL << \fBCAN_F5R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28\fP   \fBCAN_F5R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29_Msk\fP   (0x1UL << \fBCAN_F5R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29\fP   \fBCAN_F5R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30_Msk\fP   (0x1UL << \fBCAN_F5R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30\fP   \fBCAN_F5R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31_Msk\fP   (0x1UL << \fBCAN_F5R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31\fP   \fBCAN_F5R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0_Msk\fP   (0x1UL << \fBCAN_F6R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0\fP   \fBCAN_F6R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1_Msk\fP   (0x1UL << \fBCAN_F6R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1\fP   \fBCAN_F6R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2_Msk\fP   (0x1UL << \fBCAN_F6R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2\fP   \fBCAN_F6R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3_Msk\fP   (0x1UL << \fBCAN_F6R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3\fP   \fBCAN_F6R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4_Msk\fP   (0x1UL << \fBCAN_F6R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4\fP   \fBCAN_F6R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5_Msk\fP   (0x1UL << \fBCAN_F6R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5\fP   \fBCAN_F6R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6_Msk\fP   (0x1UL << \fBCAN_F6R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6\fP   \fBCAN_F6R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7_Msk\fP   (0x1UL << \fBCAN_F6R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7\fP   \fBCAN_F6R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8_Msk\fP   (0x1UL << \fBCAN_F6R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8\fP   \fBCAN_F6R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9_Msk\fP   (0x1UL << \fBCAN_F6R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9\fP   \fBCAN_F6R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10_Msk\fP   (0x1UL << \fBCAN_F6R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10\fP   \fBCAN_F6R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11_Msk\fP   (0x1UL << \fBCAN_F6R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11\fP   \fBCAN_F6R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12_Msk\fP   (0x1UL << \fBCAN_F6R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12\fP   \fBCAN_F6R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13_Msk\fP   (0x1UL << \fBCAN_F6R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13\fP   \fBCAN_F6R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14_Msk\fP   (0x1UL << \fBCAN_F6R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14\fP   \fBCAN_F6R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15_Msk\fP   (0x1UL << \fBCAN_F6R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15\fP   \fBCAN_F6R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16_Msk\fP   (0x1UL << \fBCAN_F6R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16\fP   \fBCAN_F6R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17_Msk\fP   (0x1UL << \fBCAN_F6R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17\fP   \fBCAN_F6R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18_Msk\fP   (0x1UL << \fBCAN_F6R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18\fP   \fBCAN_F6R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19_Msk\fP   (0x1UL << \fBCAN_F6R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19\fP   \fBCAN_F6R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20_Msk\fP   (0x1UL << \fBCAN_F6R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20\fP   \fBCAN_F6R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21_Msk\fP   (0x1UL << \fBCAN_F6R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21\fP   \fBCAN_F6R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22_Msk\fP   (0x1UL << \fBCAN_F6R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22\fP   \fBCAN_F6R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23_Msk\fP   (0x1UL << \fBCAN_F6R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23\fP   \fBCAN_F6R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24_Msk\fP   (0x1UL << \fBCAN_F6R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24\fP   \fBCAN_F6R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25_Msk\fP   (0x1UL << \fBCAN_F6R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25\fP   \fBCAN_F6R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26_Msk\fP   (0x1UL << \fBCAN_F6R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26\fP   \fBCAN_F6R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27_Msk\fP   (0x1UL << \fBCAN_F6R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27\fP   \fBCAN_F6R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28_Msk\fP   (0x1UL << \fBCAN_F6R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28\fP   \fBCAN_F6R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29_Msk\fP   (0x1UL << \fBCAN_F6R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29\fP   \fBCAN_F6R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30_Msk\fP   (0x1UL << \fBCAN_F6R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30\fP   \fBCAN_F6R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31_Msk\fP   (0x1UL << \fBCAN_F6R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31\fP   \fBCAN_F6R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0_Msk\fP   (0x1UL << \fBCAN_F7R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0\fP   \fBCAN_F7R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1_Msk\fP   (0x1UL << \fBCAN_F7R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1\fP   \fBCAN_F7R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2_Msk\fP   (0x1UL << \fBCAN_F7R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2\fP   \fBCAN_F7R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3_Msk\fP   (0x1UL << \fBCAN_F7R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3\fP   \fBCAN_F7R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4_Msk\fP   (0x1UL << \fBCAN_F7R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4\fP   \fBCAN_F7R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5_Msk\fP   (0x1UL << \fBCAN_F7R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5\fP   \fBCAN_F7R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6_Msk\fP   (0x1UL << \fBCAN_F7R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6\fP   \fBCAN_F7R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7_Msk\fP   (0x1UL << \fBCAN_F7R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7\fP   \fBCAN_F7R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8_Msk\fP   (0x1UL << \fBCAN_F7R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8\fP   \fBCAN_F7R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9_Msk\fP   (0x1UL << \fBCAN_F7R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9\fP   \fBCAN_F7R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10_Msk\fP   (0x1UL << \fBCAN_F7R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10\fP   \fBCAN_F7R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11_Msk\fP   (0x1UL << \fBCAN_F7R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11\fP   \fBCAN_F7R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12_Msk\fP   (0x1UL << \fBCAN_F7R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12\fP   \fBCAN_F7R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13_Msk\fP   (0x1UL << \fBCAN_F7R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13\fP   \fBCAN_F7R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14_Msk\fP   (0x1UL << \fBCAN_F7R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14\fP   \fBCAN_F7R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15_Msk\fP   (0x1UL << \fBCAN_F7R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15\fP   \fBCAN_F7R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16_Msk\fP   (0x1UL << \fBCAN_F7R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16\fP   \fBCAN_F7R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17_Msk\fP   (0x1UL << \fBCAN_F7R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17\fP   \fBCAN_F7R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18_Msk\fP   (0x1UL << \fBCAN_F7R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18\fP   \fBCAN_F7R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19_Msk\fP   (0x1UL << \fBCAN_F7R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19\fP   \fBCAN_F7R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20_Msk\fP   (0x1UL << \fBCAN_F7R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20\fP   \fBCAN_F7R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21_Msk\fP   (0x1UL << \fBCAN_F7R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21\fP   \fBCAN_F7R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22_Msk\fP   (0x1UL << \fBCAN_F7R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22\fP   \fBCAN_F7R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23_Msk\fP   (0x1UL << \fBCAN_F7R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23\fP   \fBCAN_F7R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24_Msk\fP   (0x1UL << \fBCAN_F7R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24\fP   \fBCAN_F7R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25_Msk\fP   (0x1UL << \fBCAN_F7R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25\fP   \fBCAN_F7R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26_Msk\fP   (0x1UL << \fBCAN_F7R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26\fP   \fBCAN_F7R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27_Msk\fP   (0x1UL << \fBCAN_F7R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27\fP   \fBCAN_F7R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28_Msk\fP   (0x1UL << \fBCAN_F7R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28\fP   \fBCAN_F7R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29_Msk\fP   (0x1UL << \fBCAN_F7R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29\fP   \fBCAN_F7R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30_Msk\fP   (0x1UL << \fBCAN_F7R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30\fP   \fBCAN_F7R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31_Msk\fP   (0x1UL << \fBCAN_F7R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31\fP   \fBCAN_F7R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0_Msk\fP   (0x1UL << \fBCAN_F8R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0\fP   \fBCAN_F8R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1_Msk\fP   (0x1UL << \fBCAN_F8R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1\fP   \fBCAN_F8R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2_Msk\fP   (0x1UL << \fBCAN_F8R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2\fP   \fBCAN_F8R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3_Msk\fP   (0x1UL << \fBCAN_F8R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3\fP   \fBCAN_F8R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4_Msk\fP   (0x1UL << \fBCAN_F8R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4\fP   \fBCAN_F8R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5_Msk\fP   (0x1UL << \fBCAN_F8R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5\fP   \fBCAN_F8R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6_Msk\fP   (0x1UL << \fBCAN_F8R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6\fP   \fBCAN_F8R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7_Msk\fP   (0x1UL << \fBCAN_F8R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7\fP   \fBCAN_F8R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8_Msk\fP   (0x1UL << \fBCAN_F8R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8\fP   \fBCAN_F8R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9_Msk\fP   (0x1UL << \fBCAN_F8R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9\fP   \fBCAN_F8R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10_Msk\fP   (0x1UL << \fBCAN_F8R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10\fP   \fBCAN_F8R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11_Msk\fP   (0x1UL << \fBCAN_F8R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11\fP   \fBCAN_F8R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12_Msk\fP   (0x1UL << \fBCAN_F8R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12\fP   \fBCAN_F8R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13_Msk\fP   (0x1UL << \fBCAN_F8R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13\fP   \fBCAN_F8R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14_Msk\fP   (0x1UL << \fBCAN_F8R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14\fP   \fBCAN_F8R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15_Msk\fP   (0x1UL << \fBCAN_F8R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15\fP   \fBCAN_F8R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16_Msk\fP   (0x1UL << \fBCAN_F8R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16\fP   \fBCAN_F8R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17_Msk\fP   (0x1UL << \fBCAN_F8R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17\fP   \fBCAN_F8R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18_Msk\fP   (0x1UL << \fBCAN_F8R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18\fP   \fBCAN_F8R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19_Msk\fP   (0x1UL << \fBCAN_F8R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19\fP   \fBCAN_F8R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20_Msk\fP   (0x1UL << \fBCAN_F8R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20\fP   \fBCAN_F8R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21_Msk\fP   (0x1UL << \fBCAN_F8R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21\fP   \fBCAN_F8R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22_Msk\fP   (0x1UL << \fBCAN_F8R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22\fP   \fBCAN_F8R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23_Msk\fP   (0x1UL << \fBCAN_F8R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23\fP   \fBCAN_F8R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24_Msk\fP   (0x1UL << \fBCAN_F8R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24\fP   \fBCAN_F8R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25_Msk\fP   (0x1UL << \fBCAN_F8R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25\fP   \fBCAN_F8R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26_Msk\fP   (0x1UL << \fBCAN_F8R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26\fP   \fBCAN_F8R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27_Msk\fP   (0x1UL << \fBCAN_F8R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27\fP   \fBCAN_F8R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28_Msk\fP   (0x1UL << \fBCAN_F8R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28\fP   \fBCAN_F8R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29_Msk\fP   (0x1UL << \fBCAN_F8R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29\fP   \fBCAN_F8R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30_Msk\fP   (0x1UL << \fBCAN_F8R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30\fP   \fBCAN_F8R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31_Msk\fP   (0x1UL << \fBCAN_F8R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31\fP   \fBCAN_F8R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0_Msk\fP   (0x1UL << \fBCAN_F9R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0\fP   \fBCAN_F9R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1_Msk\fP   (0x1UL << \fBCAN_F9R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1\fP   \fBCAN_F9R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2_Msk\fP   (0x1UL << \fBCAN_F9R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2\fP   \fBCAN_F9R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3_Msk\fP   (0x1UL << \fBCAN_F9R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3\fP   \fBCAN_F9R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4_Msk\fP   (0x1UL << \fBCAN_F9R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4\fP   \fBCAN_F9R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5_Msk\fP   (0x1UL << \fBCAN_F9R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5\fP   \fBCAN_F9R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6_Msk\fP   (0x1UL << \fBCAN_F9R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6\fP   \fBCAN_F9R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7_Msk\fP   (0x1UL << \fBCAN_F9R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7\fP   \fBCAN_F9R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8_Msk\fP   (0x1UL << \fBCAN_F9R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8\fP   \fBCAN_F9R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9_Msk\fP   (0x1UL << \fBCAN_F9R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9\fP   \fBCAN_F9R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10_Msk\fP   (0x1UL << \fBCAN_F9R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10\fP   \fBCAN_F9R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11_Msk\fP   (0x1UL << \fBCAN_F9R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11\fP   \fBCAN_F9R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12_Msk\fP   (0x1UL << \fBCAN_F9R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12\fP   \fBCAN_F9R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13_Msk\fP   (0x1UL << \fBCAN_F9R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13\fP   \fBCAN_F9R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14_Msk\fP   (0x1UL << \fBCAN_F9R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14\fP   \fBCAN_F9R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15_Msk\fP   (0x1UL << \fBCAN_F9R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15\fP   \fBCAN_F9R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16_Msk\fP   (0x1UL << \fBCAN_F9R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16\fP   \fBCAN_F9R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17_Msk\fP   (0x1UL << \fBCAN_F9R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17\fP   \fBCAN_F9R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18_Msk\fP   (0x1UL << \fBCAN_F9R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18\fP   \fBCAN_F9R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19_Msk\fP   (0x1UL << \fBCAN_F9R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19\fP   \fBCAN_F9R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20_Msk\fP   (0x1UL << \fBCAN_F9R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20\fP   \fBCAN_F9R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21_Msk\fP   (0x1UL << \fBCAN_F9R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21\fP   \fBCAN_F9R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22_Msk\fP   (0x1UL << \fBCAN_F9R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22\fP   \fBCAN_F9R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23_Msk\fP   (0x1UL << \fBCAN_F9R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23\fP   \fBCAN_F9R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24_Msk\fP   (0x1UL << \fBCAN_F9R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24\fP   \fBCAN_F9R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25_Msk\fP   (0x1UL << \fBCAN_F9R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25\fP   \fBCAN_F9R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26_Msk\fP   (0x1UL << \fBCAN_F9R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26\fP   \fBCAN_F9R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27_Msk\fP   (0x1UL << \fBCAN_F9R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27\fP   \fBCAN_F9R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28_Msk\fP   (0x1UL << \fBCAN_F9R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28\fP   \fBCAN_F9R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29_Msk\fP   (0x1UL << \fBCAN_F9R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29\fP   \fBCAN_F9R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30_Msk\fP   (0x1UL << \fBCAN_F9R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30\fP   \fBCAN_F9R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31_Msk\fP   (0x1UL << \fBCAN_F9R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31\fP   \fBCAN_F9R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0_Msk\fP   (0x1UL << \fBCAN_F10R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0\fP   \fBCAN_F10R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1_Msk\fP   (0x1UL << \fBCAN_F10R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1\fP   \fBCAN_F10R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2_Msk\fP   (0x1UL << \fBCAN_F10R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2\fP   \fBCAN_F10R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3_Msk\fP   (0x1UL << \fBCAN_F10R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3\fP   \fBCAN_F10R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4_Msk\fP   (0x1UL << \fBCAN_F10R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4\fP   \fBCAN_F10R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5_Msk\fP   (0x1UL << \fBCAN_F10R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5\fP   \fBCAN_F10R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6_Msk\fP   (0x1UL << \fBCAN_F10R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6\fP   \fBCAN_F10R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7_Msk\fP   (0x1UL << \fBCAN_F10R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7\fP   \fBCAN_F10R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8_Msk\fP   (0x1UL << \fBCAN_F10R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8\fP   \fBCAN_F10R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9_Msk\fP   (0x1UL << \fBCAN_F10R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9\fP   \fBCAN_F10R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10_Msk\fP   (0x1UL << \fBCAN_F10R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10\fP   \fBCAN_F10R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11_Msk\fP   (0x1UL << \fBCAN_F10R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11\fP   \fBCAN_F10R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12_Msk\fP   (0x1UL << \fBCAN_F10R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12\fP   \fBCAN_F10R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13_Msk\fP   (0x1UL << \fBCAN_F10R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13\fP   \fBCAN_F10R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14_Msk\fP   (0x1UL << \fBCAN_F10R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14\fP   \fBCAN_F10R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15_Msk\fP   (0x1UL << \fBCAN_F10R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15\fP   \fBCAN_F10R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16_Msk\fP   (0x1UL << \fBCAN_F10R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16\fP   \fBCAN_F10R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17_Msk\fP   (0x1UL << \fBCAN_F10R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17\fP   \fBCAN_F10R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18_Msk\fP   (0x1UL << \fBCAN_F10R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18\fP   \fBCAN_F10R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19_Msk\fP   (0x1UL << \fBCAN_F10R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19\fP   \fBCAN_F10R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20_Msk\fP   (0x1UL << \fBCAN_F10R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20\fP   \fBCAN_F10R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21_Msk\fP   (0x1UL << \fBCAN_F10R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21\fP   \fBCAN_F10R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22_Msk\fP   (0x1UL << \fBCAN_F10R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22\fP   \fBCAN_F10R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23_Msk\fP   (0x1UL << \fBCAN_F10R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23\fP   \fBCAN_F10R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24_Msk\fP   (0x1UL << \fBCAN_F10R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24\fP   \fBCAN_F10R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25_Msk\fP   (0x1UL << \fBCAN_F10R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25\fP   \fBCAN_F10R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26_Msk\fP   (0x1UL << \fBCAN_F10R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26\fP   \fBCAN_F10R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27_Msk\fP   (0x1UL << \fBCAN_F10R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27\fP   \fBCAN_F10R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28_Msk\fP   (0x1UL << \fBCAN_F10R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28\fP   \fBCAN_F10R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29_Msk\fP   (0x1UL << \fBCAN_F10R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29\fP   \fBCAN_F10R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30_Msk\fP   (0x1UL << \fBCAN_F10R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30\fP   \fBCAN_F10R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31_Msk\fP   (0x1UL << \fBCAN_F10R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31\fP   \fBCAN_F10R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0_Msk\fP   (0x1UL << \fBCAN_F11R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0\fP   \fBCAN_F11R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1_Msk\fP   (0x1UL << \fBCAN_F11R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1\fP   \fBCAN_F11R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2_Msk\fP   (0x1UL << \fBCAN_F11R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2\fP   \fBCAN_F11R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3_Msk\fP   (0x1UL << \fBCAN_F11R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3\fP   \fBCAN_F11R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4_Msk\fP   (0x1UL << \fBCAN_F11R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4\fP   \fBCAN_F11R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5_Msk\fP   (0x1UL << \fBCAN_F11R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5\fP   \fBCAN_F11R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6_Msk\fP   (0x1UL << \fBCAN_F11R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6\fP   \fBCAN_F11R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7_Msk\fP   (0x1UL << \fBCAN_F11R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7\fP   \fBCAN_F11R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8_Msk\fP   (0x1UL << \fBCAN_F11R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8\fP   \fBCAN_F11R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9_Msk\fP   (0x1UL << \fBCAN_F11R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9\fP   \fBCAN_F11R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10_Msk\fP   (0x1UL << \fBCAN_F11R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10\fP   \fBCAN_F11R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11_Msk\fP   (0x1UL << \fBCAN_F11R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11\fP   \fBCAN_F11R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12_Msk\fP   (0x1UL << \fBCAN_F11R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12\fP   \fBCAN_F11R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13_Msk\fP   (0x1UL << \fBCAN_F11R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13\fP   \fBCAN_F11R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14_Msk\fP   (0x1UL << \fBCAN_F11R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14\fP   \fBCAN_F11R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15_Msk\fP   (0x1UL << \fBCAN_F11R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15\fP   \fBCAN_F11R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16_Msk\fP   (0x1UL << \fBCAN_F11R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16\fP   \fBCAN_F11R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17_Msk\fP   (0x1UL << \fBCAN_F11R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17\fP   \fBCAN_F11R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18_Msk\fP   (0x1UL << \fBCAN_F11R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18\fP   \fBCAN_F11R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19_Msk\fP   (0x1UL << \fBCAN_F11R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19\fP   \fBCAN_F11R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20_Msk\fP   (0x1UL << \fBCAN_F11R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20\fP   \fBCAN_F11R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21_Msk\fP   (0x1UL << \fBCAN_F11R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21\fP   \fBCAN_F11R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22_Msk\fP   (0x1UL << \fBCAN_F11R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22\fP   \fBCAN_F11R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23_Msk\fP   (0x1UL << \fBCAN_F11R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23\fP   \fBCAN_F11R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24_Msk\fP   (0x1UL << \fBCAN_F11R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24\fP   \fBCAN_F11R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25_Msk\fP   (0x1UL << \fBCAN_F11R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25\fP   \fBCAN_F11R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26_Msk\fP   (0x1UL << \fBCAN_F11R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26\fP   \fBCAN_F11R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27_Msk\fP   (0x1UL << \fBCAN_F11R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27\fP   \fBCAN_F11R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28_Msk\fP   (0x1UL << \fBCAN_F11R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28\fP   \fBCAN_F11R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29_Msk\fP   (0x1UL << \fBCAN_F11R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29\fP   \fBCAN_F11R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30_Msk\fP   (0x1UL << \fBCAN_F11R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30\fP   \fBCAN_F11R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31_Msk\fP   (0x1UL << \fBCAN_F11R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31\fP   \fBCAN_F11R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0_Msk\fP   (0x1UL << \fBCAN_F12R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0\fP   \fBCAN_F12R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1_Msk\fP   (0x1UL << \fBCAN_F12R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1\fP   \fBCAN_F12R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2_Msk\fP   (0x1UL << \fBCAN_F12R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2\fP   \fBCAN_F12R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3_Msk\fP   (0x1UL << \fBCAN_F12R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3\fP   \fBCAN_F12R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4_Msk\fP   (0x1UL << \fBCAN_F12R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4\fP   \fBCAN_F12R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5_Msk\fP   (0x1UL << \fBCAN_F12R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5\fP   \fBCAN_F12R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6_Msk\fP   (0x1UL << \fBCAN_F12R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6\fP   \fBCAN_F12R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7_Msk\fP   (0x1UL << \fBCAN_F12R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7\fP   \fBCAN_F12R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8_Msk\fP   (0x1UL << \fBCAN_F12R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8\fP   \fBCAN_F12R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9_Msk\fP   (0x1UL << \fBCAN_F12R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9\fP   \fBCAN_F12R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10_Msk\fP   (0x1UL << \fBCAN_F12R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10\fP   \fBCAN_F12R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11_Msk\fP   (0x1UL << \fBCAN_F12R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11\fP   \fBCAN_F12R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12_Msk\fP   (0x1UL << \fBCAN_F12R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12\fP   \fBCAN_F12R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13_Msk\fP   (0x1UL << \fBCAN_F12R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13\fP   \fBCAN_F12R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14_Msk\fP   (0x1UL << \fBCAN_F12R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14\fP   \fBCAN_F12R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15_Msk\fP   (0x1UL << \fBCAN_F12R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15\fP   \fBCAN_F12R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16_Msk\fP   (0x1UL << \fBCAN_F12R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16\fP   \fBCAN_F12R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17_Msk\fP   (0x1UL << \fBCAN_F12R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17\fP   \fBCAN_F12R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18_Msk\fP   (0x1UL << \fBCAN_F12R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18\fP   \fBCAN_F12R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19_Msk\fP   (0x1UL << \fBCAN_F12R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19\fP   \fBCAN_F12R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20_Msk\fP   (0x1UL << \fBCAN_F12R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20\fP   \fBCAN_F12R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21_Msk\fP   (0x1UL << \fBCAN_F12R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21\fP   \fBCAN_F12R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22_Msk\fP   (0x1UL << \fBCAN_F12R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22\fP   \fBCAN_F12R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23_Msk\fP   (0x1UL << \fBCAN_F12R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23\fP   \fBCAN_F12R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24_Msk\fP   (0x1UL << \fBCAN_F12R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24\fP   \fBCAN_F12R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25_Msk\fP   (0x1UL << \fBCAN_F12R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25\fP   \fBCAN_F12R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26_Msk\fP   (0x1UL << \fBCAN_F12R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26\fP   \fBCAN_F12R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27_Msk\fP   (0x1UL << \fBCAN_F12R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27\fP   \fBCAN_F12R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28_Msk\fP   (0x1UL << \fBCAN_F12R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28\fP   \fBCAN_F12R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29_Msk\fP   (0x1UL << \fBCAN_F12R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29\fP   \fBCAN_F12R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30_Msk\fP   (0x1UL << \fBCAN_F12R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30\fP   \fBCAN_F12R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31_Msk\fP   (0x1UL << \fBCAN_F12R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31\fP   \fBCAN_F12R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0_Msk\fP   (0x1UL << \fBCAN_F13R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0\fP   \fBCAN_F13R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1_Msk\fP   (0x1UL << \fBCAN_F13R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1\fP   \fBCAN_F13R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2_Msk\fP   (0x1UL << \fBCAN_F13R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2\fP   \fBCAN_F13R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3_Msk\fP   (0x1UL << \fBCAN_F13R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3\fP   \fBCAN_F13R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4_Msk\fP   (0x1UL << \fBCAN_F13R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4\fP   \fBCAN_F13R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5_Msk\fP   (0x1UL << \fBCAN_F13R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5\fP   \fBCAN_F13R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6_Msk\fP   (0x1UL << \fBCAN_F13R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6\fP   \fBCAN_F13R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7_Msk\fP   (0x1UL << \fBCAN_F13R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7\fP   \fBCAN_F13R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8_Msk\fP   (0x1UL << \fBCAN_F13R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8\fP   \fBCAN_F13R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9_Msk\fP   (0x1UL << \fBCAN_F13R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9\fP   \fBCAN_F13R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10_Msk\fP   (0x1UL << \fBCAN_F13R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10\fP   \fBCAN_F13R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11_Msk\fP   (0x1UL << \fBCAN_F13R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11\fP   \fBCAN_F13R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12_Msk\fP   (0x1UL << \fBCAN_F13R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12\fP   \fBCAN_F13R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13_Msk\fP   (0x1UL << \fBCAN_F13R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13\fP   \fBCAN_F13R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14_Msk\fP   (0x1UL << \fBCAN_F13R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14\fP   \fBCAN_F13R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15_Msk\fP   (0x1UL << \fBCAN_F13R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15\fP   \fBCAN_F13R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16_Msk\fP   (0x1UL << \fBCAN_F13R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16\fP   \fBCAN_F13R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17_Msk\fP   (0x1UL << \fBCAN_F13R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17\fP   \fBCAN_F13R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18_Msk\fP   (0x1UL << \fBCAN_F13R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18\fP   \fBCAN_F13R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19_Msk\fP   (0x1UL << \fBCAN_F13R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19\fP   \fBCAN_F13R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20_Msk\fP   (0x1UL << \fBCAN_F13R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20\fP   \fBCAN_F13R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21_Msk\fP   (0x1UL << \fBCAN_F13R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21\fP   \fBCAN_F13R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22_Msk\fP   (0x1UL << \fBCAN_F13R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22\fP   \fBCAN_F13R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23_Msk\fP   (0x1UL << \fBCAN_F13R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23\fP   \fBCAN_F13R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24_Msk\fP   (0x1UL << \fBCAN_F13R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24\fP   \fBCAN_F13R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25_Msk\fP   (0x1UL << \fBCAN_F13R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25\fP   \fBCAN_F13R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26_Msk\fP   (0x1UL << \fBCAN_F13R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26\fP   \fBCAN_F13R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27_Msk\fP   (0x1UL << \fBCAN_F13R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27\fP   \fBCAN_F13R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28_Msk\fP   (0x1UL << \fBCAN_F13R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28\fP   \fBCAN_F13R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29_Msk\fP   (0x1UL << \fBCAN_F13R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29\fP   \fBCAN_F13R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30_Msk\fP   (0x1UL << \fBCAN_F13R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30\fP   \fBCAN_F13R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31_Msk\fP   (0x1UL << \fBCAN_F13R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31\fP   \fBCAN_F13R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0_Msk\fP   (0x1UL << \fBCAN_F0R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0\fP   \fBCAN_F0R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1_Msk\fP   (0x1UL << \fBCAN_F0R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1\fP   \fBCAN_F0R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2_Msk\fP   (0x1UL << \fBCAN_F0R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2\fP   \fBCAN_F0R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3_Msk\fP   (0x1UL << \fBCAN_F0R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3\fP   \fBCAN_F0R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4_Msk\fP   (0x1UL << \fBCAN_F0R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4\fP   \fBCAN_F0R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5_Msk\fP   (0x1UL << \fBCAN_F0R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5\fP   \fBCAN_F0R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6_Msk\fP   (0x1UL << \fBCAN_F0R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6\fP   \fBCAN_F0R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7_Msk\fP   (0x1UL << \fBCAN_F0R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7\fP   \fBCAN_F0R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8_Msk\fP   (0x1UL << \fBCAN_F0R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8\fP   \fBCAN_F0R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9_Msk\fP   (0x1UL << \fBCAN_F0R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9\fP   \fBCAN_F0R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10_Msk\fP   (0x1UL << \fBCAN_F0R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10\fP   \fBCAN_F0R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11_Msk\fP   (0x1UL << \fBCAN_F0R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11\fP   \fBCAN_F0R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12_Msk\fP   (0x1UL << \fBCAN_F0R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12\fP   \fBCAN_F0R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13_Msk\fP   (0x1UL << \fBCAN_F0R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13\fP   \fBCAN_F0R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14_Msk\fP   (0x1UL << \fBCAN_F0R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14\fP   \fBCAN_F0R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15_Msk\fP   (0x1UL << \fBCAN_F0R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15\fP   \fBCAN_F0R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16_Msk\fP   (0x1UL << \fBCAN_F0R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16\fP   \fBCAN_F0R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17_Msk\fP   (0x1UL << \fBCAN_F0R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17\fP   \fBCAN_F0R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18_Msk\fP   (0x1UL << \fBCAN_F0R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18\fP   \fBCAN_F0R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19_Msk\fP   (0x1UL << \fBCAN_F0R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19\fP   \fBCAN_F0R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20_Msk\fP   (0x1UL << \fBCAN_F0R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20\fP   \fBCAN_F0R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21_Msk\fP   (0x1UL << \fBCAN_F0R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21\fP   \fBCAN_F0R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22_Msk\fP   (0x1UL << \fBCAN_F0R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22\fP   \fBCAN_F0R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23_Msk\fP   (0x1UL << \fBCAN_F0R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23\fP   \fBCAN_F0R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24_Msk\fP   (0x1UL << \fBCAN_F0R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24\fP   \fBCAN_F0R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25_Msk\fP   (0x1UL << \fBCAN_F0R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25\fP   \fBCAN_F0R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26_Msk\fP   (0x1UL << \fBCAN_F0R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26\fP   \fBCAN_F0R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27_Msk\fP   (0x1UL << \fBCAN_F0R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27\fP   \fBCAN_F0R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28_Msk\fP   (0x1UL << \fBCAN_F0R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28\fP   \fBCAN_F0R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29_Msk\fP   (0x1UL << \fBCAN_F0R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29\fP   \fBCAN_F0R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30_Msk\fP   (0x1UL << \fBCAN_F0R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30\fP   \fBCAN_F0R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31_Msk\fP   (0x1UL << \fBCAN_F0R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31\fP   \fBCAN_F0R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0_Msk\fP   (0x1UL << \fBCAN_F1R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0\fP   \fBCAN_F1R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1_Msk\fP   (0x1UL << \fBCAN_F1R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1\fP   \fBCAN_F1R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2_Msk\fP   (0x1UL << \fBCAN_F1R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2\fP   \fBCAN_F1R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3_Msk\fP   (0x1UL << \fBCAN_F1R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3\fP   \fBCAN_F1R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4_Msk\fP   (0x1UL << \fBCAN_F1R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4\fP   \fBCAN_F1R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5_Msk\fP   (0x1UL << \fBCAN_F1R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5\fP   \fBCAN_F1R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6_Msk\fP   (0x1UL << \fBCAN_F1R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6\fP   \fBCAN_F1R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7_Msk\fP   (0x1UL << \fBCAN_F1R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7\fP   \fBCAN_F1R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8_Msk\fP   (0x1UL << \fBCAN_F1R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8\fP   \fBCAN_F1R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9_Msk\fP   (0x1UL << \fBCAN_F1R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9\fP   \fBCAN_F1R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10_Msk\fP   (0x1UL << \fBCAN_F1R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10\fP   \fBCAN_F1R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11_Msk\fP   (0x1UL << \fBCAN_F1R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11\fP   \fBCAN_F1R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12_Msk\fP   (0x1UL << \fBCAN_F1R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12\fP   \fBCAN_F1R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13_Msk\fP   (0x1UL << \fBCAN_F1R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13\fP   \fBCAN_F1R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14_Msk\fP   (0x1UL << \fBCAN_F1R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14\fP   \fBCAN_F1R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15_Msk\fP   (0x1UL << \fBCAN_F1R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15\fP   \fBCAN_F1R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16_Msk\fP   (0x1UL << \fBCAN_F1R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16\fP   \fBCAN_F1R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17_Msk\fP   (0x1UL << \fBCAN_F1R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17\fP   \fBCAN_F1R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18_Msk\fP   (0x1UL << \fBCAN_F1R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18\fP   \fBCAN_F1R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19_Msk\fP   (0x1UL << \fBCAN_F1R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19\fP   \fBCAN_F1R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20_Msk\fP   (0x1UL << \fBCAN_F1R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20\fP   \fBCAN_F1R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21_Msk\fP   (0x1UL << \fBCAN_F1R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21\fP   \fBCAN_F1R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22_Msk\fP   (0x1UL << \fBCAN_F1R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22\fP   \fBCAN_F1R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23_Msk\fP   (0x1UL << \fBCAN_F1R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23\fP   \fBCAN_F1R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24_Msk\fP   (0x1UL << \fBCAN_F1R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24\fP   \fBCAN_F1R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25_Msk\fP   (0x1UL << \fBCAN_F1R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25\fP   \fBCAN_F1R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26_Msk\fP   (0x1UL << \fBCAN_F1R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26\fP   \fBCAN_F1R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27_Msk\fP   (0x1UL << \fBCAN_F1R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27\fP   \fBCAN_F1R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28_Msk\fP   (0x1UL << \fBCAN_F1R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28\fP   \fBCAN_F1R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29_Msk\fP   (0x1UL << \fBCAN_F1R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29\fP   \fBCAN_F1R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30_Msk\fP   (0x1UL << \fBCAN_F1R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30\fP   \fBCAN_F1R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31_Msk\fP   (0x1UL << \fBCAN_F1R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31\fP   \fBCAN_F1R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0_Msk\fP   (0x1UL << \fBCAN_F2R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0\fP   \fBCAN_F2R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1_Msk\fP   (0x1UL << \fBCAN_F2R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1\fP   \fBCAN_F2R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2_Msk\fP   (0x1UL << \fBCAN_F2R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2\fP   \fBCAN_F2R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3_Msk\fP   (0x1UL << \fBCAN_F2R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3\fP   \fBCAN_F2R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4_Msk\fP   (0x1UL << \fBCAN_F2R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4\fP   \fBCAN_F2R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5_Msk\fP   (0x1UL << \fBCAN_F2R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5\fP   \fBCAN_F2R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6_Msk\fP   (0x1UL << \fBCAN_F2R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6\fP   \fBCAN_F2R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7_Msk\fP   (0x1UL << \fBCAN_F2R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7\fP   \fBCAN_F2R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8_Msk\fP   (0x1UL << \fBCAN_F2R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8\fP   \fBCAN_F2R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9_Msk\fP   (0x1UL << \fBCAN_F2R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9\fP   \fBCAN_F2R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10_Msk\fP   (0x1UL << \fBCAN_F2R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10\fP   \fBCAN_F2R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11_Msk\fP   (0x1UL << \fBCAN_F2R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11\fP   \fBCAN_F2R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12_Msk\fP   (0x1UL << \fBCAN_F2R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12\fP   \fBCAN_F2R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13_Msk\fP   (0x1UL << \fBCAN_F2R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13\fP   \fBCAN_F2R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14_Msk\fP   (0x1UL << \fBCAN_F2R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14\fP   \fBCAN_F2R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15_Msk\fP   (0x1UL << \fBCAN_F2R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15\fP   \fBCAN_F2R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16_Msk\fP   (0x1UL << \fBCAN_F2R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16\fP   \fBCAN_F2R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17_Msk\fP   (0x1UL << \fBCAN_F2R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17\fP   \fBCAN_F2R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18_Msk\fP   (0x1UL << \fBCAN_F2R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18\fP   \fBCAN_F2R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19_Msk\fP   (0x1UL << \fBCAN_F2R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19\fP   \fBCAN_F2R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20_Msk\fP   (0x1UL << \fBCAN_F2R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20\fP   \fBCAN_F2R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21_Msk\fP   (0x1UL << \fBCAN_F2R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21\fP   \fBCAN_F2R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22_Msk\fP   (0x1UL << \fBCAN_F2R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22\fP   \fBCAN_F2R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23_Msk\fP   (0x1UL << \fBCAN_F2R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23\fP   \fBCAN_F2R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24_Msk\fP   (0x1UL << \fBCAN_F2R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24\fP   \fBCAN_F2R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25_Msk\fP   (0x1UL << \fBCAN_F2R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25\fP   \fBCAN_F2R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26_Msk\fP   (0x1UL << \fBCAN_F2R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26\fP   \fBCAN_F2R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27_Msk\fP   (0x1UL << \fBCAN_F2R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27\fP   \fBCAN_F2R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28_Msk\fP   (0x1UL << \fBCAN_F2R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28\fP   \fBCAN_F2R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29_Msk\fP   (0x1UL << \fBCAN_F2R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29\fP   \fBCAN_F2R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30_Msk\fP   (0x1UL << \fBCAN_F2R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30\fP   \fBCAN_F2R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31_Msk\fP   (0x1UL << \fBCAN_F2R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31\fP   \fBCAN_F2R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0_Msk\fP   (0x1UL << \fBCAN_F3R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0\fP   \fBCAN_F3R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1_Msk\fP   (0x1UL << \fBCAN_F3R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1\fP   \fBCAN_F3R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2_Msk\fP   (0x1UL << \fBCAN_F3R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2\fP   \fBCAN_F3R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3_Msk\fP   (0x1UL << \fBCAN_F3R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3\fP   \fBCAN_F3R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4_Msk\fP   (0x1UL << \fBCAN_F3R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4\fP   \fBCAN_F3R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5_Msk\fP   (0x1UL << \fBCAN_F3R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5\fP   \fBCAN_F3R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6_Msk\fP   (0x1UL << \fBCAN_F3R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6\fP   \fBCAN_F3R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7_Msk\fP   (0x1UL << \fBCAN_F3R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7\fP   \fBCAN_F3R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8_Msk\fP   (0x1UL << \fBCAN_F3R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8\fP   \fBCAN_F3R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9_Msk\fP   (0x1UL << \fBCAN_F3R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9\fP   \fBCAN_F3R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10_Msk\fP   (0x1UL << \fBCAN_F3R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10\fP   \fBCAN_F3R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11_Msk\fP   (0x1UL << \fBCAN_F3R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11\fP   \fBCAN_F3R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12_Msk\fP   (0x1UL << \fBCAN_F3R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12\fP   \fBCAN_F3R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13_Msk\fP   (0x1UL << \fBCAN_F3R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13\fP   \fBCAN_F3R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14_Msk\fP   (0x1UL << \fBCAN_F3R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14\fP   \fBCAN_F3R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15_Msk\fP   (0x1UL << \fBCAN_F3R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15\fP   \fBCAN_F3R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16_Msk\fP   (0x1UL << \fBCAN_F3R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16\fP   \fBCAN_F3R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17_Msk\fP   (0x1UL << \fBCAN_F3R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17\fP   \fBCAN_F3R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18_Msk\fP   (0x1UL << \fBCAN_F3R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18\fP   \fBCAN_F3R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19_Msk\fP   (0x1UL << \fBCAN_F3R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19\fP   \fBCAN_F3R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20_Msk\fP   (0x1UL << \fBCAN_F3R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20\fP   \fBCAN_F3R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21_Msk\fP   (0x1UL << \fBCAN_F3R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21\fP   \fBCAN_F3R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22_Msk\fP   (0x1UL << \fBCAN_F3R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22\fP   \fBCAN_F3R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23_Msk\fP   (0x1UL << \fBCAN_F3R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23\fP   \fBCAN_F3R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24_Msk\fP   (0x1UL << \fBCAN_F3R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24\fP   \fBCAN_F3R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25_Msk\fP   (0x1UL << \fBCAN_F3R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25\fP   \fBCAN_F3R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26_Msk\fP   (0x1UL << \fBCAN_F3R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26\fP   \fBCAN_F3R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27_Msk\fP   (0x1UL << \fBCAN_F3R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27\fP   \fBCAN_F3R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28_Msk\fP   (0x1UL << \fBCAN_F3R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28\fP   \fBCAN_F3R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29_Msk\fP   (0x1UL << \fBCAN_F3R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29\fP   \fBCAN_F3R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30_Msk\fP   (0x1UL << \fBCAN_F3R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30\fP   \fBCAN_F3R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31_Msk\fP   (0x1UL << \fBCAN_F3R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31\fP   \fBCAN_F3R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0_Msk\fP   (0x1UL << \fBCAN_F4R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0\fP   \fBCAN_F4R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1_Msk\fP   (0x1UL << \fBCAN_F4R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1\fP   \fBCAN_F4R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2_Msk\fP   (0x1UL << \fBCAN_F4R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2\fP   \fBCAN_F4R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3_Msk\fP   (0x1UL << \fBCAN_F4R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3\fP   \fBCAN_F4R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4_Msk\fP   (0x1UL << \fBCAN_F4R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4\fP   \fBCAN_F4R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5_Msk\fP   (0x1UL << \fBCAN_F4R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5\fP   \fBCAN_F4R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6_Msk\fP   (0x1UL << \fBCAN_F4R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6\fP   \fBCAN_F4R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7_Msk\fP   (0x1UL << \fBCAN_F4R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7\fP   \fBCAN_F4R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8_Msk\fP   (0x1UL << \fBCAN_F4R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8\fP   \fBCAN_F4R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9_Msk\fP   (0x1UL << \fBCAN_F4R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9\fP   \fBCAN_F4R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10_Msk\fP   (0x1UL << \fBCAN_F4R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10\fP   \fBCAN_F4R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11_Msk\fP   (0x1UL << \fBCAN_F4R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11\fP   \fBCAN_F4R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12_Msk\fP   (0x1UL << \fBCAN_F4R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12\fP   \fBCAN_F4R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13_Msk\fP   (0x1UL << \fBCAN_F4R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13\fP   \fBCAN_F4R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14_Msk\fP   (0x1UL << \fBCAN_F4R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14\fP   \fBCAN_F4R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15_Msk\fP   (0x1UL << \fBCAN_F4R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15\fP   \fBCAN_F4R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16_Msk\fP   (0x1UL << \fBCAN_F4R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16\fP   \fBCAN_F4R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17_Msk\fP   (0x1UL << \fBCAN_F4R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17\fP   \fBCAN_F4R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18_Msk\fP   (0x1UL << \fBCAN_F4R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18\fP   \fBCAN_F4R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19_Msk\fP   (0x1UL << \fBCAN_F4R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19\fP   \fBCAN_F4R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20_Msk\fP   (0x1UL << \fBCAN_F4R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20\fP   \fBCAN_F4R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21_Msk\fP   (0x1UL << \fBCAN_F4R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21\fP   \fBCAN_F4R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22_Msk\fP   (0x1UL << \fBCAN_F4R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22\fP   \fBCAN_F4R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23_Msk\fP   (0x1UL << \fBCAN_F4R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23\fP   \fBCAN_F4R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24_Msk\fP   (0x1UL << \fBCAN_F4R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24\fP   \fBCAN_F4R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25_Msk\fP   (0x1UL << \fBCAN_F4R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25\fP   \fBCAN_F4R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26_Msk\fP   (0x1UL << \fBCAN_F4R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26\fP   \fBCAN_F4R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27_Msk\fP   (0x1UL << \fBCAN_F4R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27\fP   \fBCAN_F4R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28_Msk\fP   (0x1UL << \fBCAN_F4R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28\fP   \fBCAN_F4R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29_Msk\fP   (0x1UL << \fBCAN_F4R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29\fP   \fBCAN_F4R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30_Msk\fP   (0x1UL << \fBCAN_F4R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30\fP   \fBCAN_F4R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31_Msk\fP   (0x1UL << \fBCAN_F4R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31\fP   \fBCAN_F4R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0_Msk\fP   (0x1UL << \fBCAN_F5R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0\fP   \fBCAN_F5R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1_Msk\fP   (0x1UL << \fBCAN_F5R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1\fP   \fBCAN_F5R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2_Msk\fP   (0x1UL << \fBCAN_F5R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2\fP   \fBCAN_F5R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3_Msk\fP   (0x1UL << \fBCAN_F5R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3\fP   \fBCAN_F5R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4_Msk\fP   (0x1UL << \fBCAN_F5R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4\fP   \fBCAN_F5R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5_Msk\fP   (0x1UL << \fBCAN_F5R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5\fP   \fBCAN_F5R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6_Msk\fP   (0x1UL << \fBCAN_F5R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6\fP   \fBCAN_F5R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7_Msk\fP   (0x1UL << \fBCAN_F5R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7\fP   \fBCAN_F5R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8_Msk\fP   (0x1UL << \fBCAN_F5R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8\fP   \fBCAN_F5R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9_Msk\fP   (0x1UL << \fBCAN_F5R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9\fP   \fBCAN_F5R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10_Msk\fP   (0x1UL << \fBCAN_F5R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10\fP   \fBCAN_F5R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11_Msk\fP   (0x1UL << \fBCAN_F5R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11\fP   \fBCAN_F5R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12_Msk\fP   (0x1UL << \fBCAN_F5R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12\fP   \fBCAN_F5R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13_Msk\fP   (0x1UL << \fBCAN_F5R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13\fP   \fBCAN_F5R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14_Msk\fP   (0x1UL << \fBCAN_F5R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14\fP   \fBCAN_F5R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15_Msk\fP   (0x1UL << \fBCAN_F5R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15\fP   \fBCAN_F5R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16_Msk\fP   (0x1UL << \fBCAN_F5R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16\fP   \fBCAN_F5R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17_Msk\fP   (0x1UL << \fBCAN_F5R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17\fP   \fBCAN_F5R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18_Msk\fP   (0x1UL << \fBCAN_F5R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18\fP   \fBCAN_F5R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19_Msk\fP   (0x1UL << \fBCAN_F5R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19\fP   \fBCAN_F5R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20_Msk\fP   (0x1UL << \fBCAN_F5R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20\fP   \fBCAN_F5R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21_Msk\fP   (0x1UL << \fBCAN_F5R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21\fP   \fBCAN_F5R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22_Msk\fP   (0x1UL << \fBCAN_F5R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22\fP   \fBCAN_F5R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23_Msk\fP   (0x1UL << \fBCAN_F5R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23\fP   \fBCAN_F5R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24_Msk\fP   (0x1UL << \fBCAN_F5R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24\fP   \fBCAN_F5R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25_Msk\fP   (0x1UL << \fBCAN_F5R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25\fP   \fBCAN_F5R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26_Msk\fP   (0x1UL << \fBCAN_F5R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26\fP   \fBCAN_F5R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27_Msk\fP   (0x1UL << \fBCAN_F5R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27\fP   \fBCAN_F5R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28_Msk\fP   (0x1UL << \fBCAN_F5R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28\fP   \fBCAN_F5R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29_Msk\fP   (0x1UL << \fBCAN_F5R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29\fP   \fBCAN_F5R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30_Msk\fP   (0x1UL << \fBCAN_F5R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30\fP   \fBCAN_F5R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31_Msk\fP   (0x1UL << \fBCAN_F5R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31\fP   \fBCAN_F5R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0_Msk\fP   (0x1UL << \fBCAN_F6R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0\fP   \fBCAN_F6R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1_Msk\fP   (0x1UL << \fBCAN_F6R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1\fP   \fBCAN_F6R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2_Msk\fP   (0x1UL << \fBCAN_F6R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2\fP   \fBCAN_F6R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3_Msk\fP   (0x1UL << \fBCAN_F6R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3\fP   \fBCAN_F6R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4_Msk\fP   (0x1UL << \fBCAN_F6R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4\fP   \fBCAN_F6R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5_Msk\fP   (0x1UL << \fBCAN_F6R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5\fP   \fBCAN_F6R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6_Msk\fP   (0x1UL << \fBCAN_F6R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6\fP   \fBCAN_F6R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7_Msk\fP   (0x1UL << \fBCAN_F6R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7\fP   \fBCAN_F6R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8_Msk\fP   (0x1UL << \fBCAN_F6R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8\fP   \fBCAN_F6R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9_Msk\fP   (0x1UL << \fBCAN_F6R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9\fP   \fBCAN_F6R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10_Msk\fP   (0x1UL << \fBCAN_F6R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10\fP   \fBCAN_F6R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11_Msk\fP   (0x1UL << \fBCAN_F6R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11\fP   \fBCAN_F6R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12_Msk\fP   (0x1UL << \fBCAN_F6R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12\fP   \fBCAN_F6R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13_Msk\fP   (0x1UL << \fBCAN_F6R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13\fP   \fBCAN_F6R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14_Msk\fP   (0x1UL << \fBCAN_F6R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14\fP   \fBCAN_F6R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15_Msk\fP   (0x1UL << \fBCAN_F6R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15\fP   \fBCAN_F6R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16_Msk\fP   (0x1UL << \fBCAN_F6R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16\fP   \fBCAN_F6R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17_Msk\fP   (0x1UL << \fBCAN_F6R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17\fP   \fBCAN_F6R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18_Msk\fP   (0x1UL << \fBCAN_F6R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18\fP   \fBCAN_F6R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19_Msk\fP   (0x1UL << \fBCAN_F6R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19\fP   \fBCAN_F6R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20_Msk\fP   (0x1UL << \fBCAN_F6R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20\fP   \fBCAN_F6R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21_Msk\fP   (0x1UL << \fBCAN_F6R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21\fP   \fBCAN_F6R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22_Msk\fP   (0x1UL << \fBCAN_F6R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22\fP   \fBCAN_F6R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23_Msk\fP   (0x1UL << \fBCAN_F6R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23\fP   \fBCAN_F6R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24_Msk\fP   (0x1UL << \fBCAN_F6R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24\fP   \fBCAN_F6R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25_Msk\fP   (0x1UL << \fBCAN_F6R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25\fP   \fBCAN_F6R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26_Msk\fP   (0x1UL << \fBCAN_F6R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26\fP   \fBCAN_F6R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27_Msk\fP   (0x1UL << \fBCAN_F6R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27\fP   \fBCAN_F6R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28_Msk\fP   (0x1UL << \fBCAN_F6R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28\fP   \fBCAN_F6R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29_Msk\fP   (0x1UL << \fBCAN_F6R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29\fP   \fBCAN_F6R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30_Msk\fP   (0x1UL << \fBCAN_F6R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30\fP   \fBCAN_F6R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31_Msk\fP   (0x1UL << \fBCAN_F6R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31\fP   \fBCAN_F6R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0_Msk\fP   (0x1UL << \fBCAN_F7R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0\fP   \fBCAN_F7R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1_Msk\fP   (0x1UL << \fBCAN_F7R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1\fP   \fBCAN_F7R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2_Msk\fP   (0x1UL << \fBCAN_F7R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2\fP   \fBCAN_F7R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3_Msk\fP   (0x1UL << \fBCAN_F7R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3\fP   \fBCAN_F7R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4_Msk\fP   (0x1UL << \fBCAN_F7R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4\fP   \fBCAN_F7R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5_Msk\fP   (0x1UL << \fBCAN_F7R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5\fP   \fBCAN_F7R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6_Msk\fP   (0x1UL << \fBCAN_F7R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6\fP   \fBCAN_F7R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7_Msk\fP   (0x1UL << \fBCAN_F7R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7\fP   \fBCAN_F7R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8_Msk\fP   (0x1UL << \fBCAN_F7R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8\fP   \fBCAN_F7R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9_Msk\fP   (0x1UL << \fBCAN_F7R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9\fP   \fBCAN_F7R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10_Msk\fP   (0x1UL << \fBCAN_F7R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10\fP   \fBCAN_F7R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11_Msk\fP   (0x1UL << \fBCAN_F7R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11\fP   \fBCAN_F7R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12_Msk\fP   (0x1UL << \fBCAN_F7R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12\fP   \fBCAN_F7R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13_Msk\fP   (0x1UL << \fBCAN_F7R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13\fP   \fBCAN_F7R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14_Msk\fP   (0x1UL << \fBCAN_F7R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14\fP   \fBCAN_F7R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15_Msk\fP   (0x1UL << \fBCAN_F7R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15\fP   \fBCAN_F7R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16_Msk\fP   (0x1UL << \fBCAN_F7R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16\fP   \fBCAN_F7R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17_Msk\fP   (0x1UL << \fBCAN_F7R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17\fP   \fBCAN_F7R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18_Msk\fP   (0x1UL << \fBCAN_F7R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18\fP   \fBCAN_F7R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19_Msk\fP   (0x1UL << \fBCAN_F7R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19\fP   \fBCAN_F7R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20_Msk\fP   (0x1UL << \fBCAN_F7R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20\fP   \fBCAN_F7R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21_Msk\fP   (0x1UL << \fBCAN_F7R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21\fP   \fBCAN_F7R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22_Msk\fP   (0x1UL << \fBCAN_F7R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22\fP   \fBCAN_F7R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23_Msk\fP   (0x1UL << \fBCAN_F7R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23\fP   \fBCAN_F7R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24_Msk\fP   (0x1UL << \fBCAN_F7R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24\fP   \fBCAN_F7R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25_Msk\fP   (0x1UL << \fBCAN_F7R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25\fP   \fBCAN_F7R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26_Msk\fP   (0x1UL << \fBCAN_F7R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26\fP   \fBCAN_F7R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27_Msk\fP   (0x1UL << \fBCAN_F7R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27\fP   \fBCAN_F7R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28_Msk\fP   (0x1UL << \fBCAN_F7R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28\fP   \fBCAN_F7R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29_Msk\fP   (0x1UL << \fBCAN_F7R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29\fP   \fBCAN_F7R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30_Msk\fP   (0x1UL << \fBCAN_F7R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30\fP   \fBCAN_F7R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31_Msk\fP   (0x1UL << \fBCAN_F7R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31\fP   \fBCAN_F7R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0_Msk\fP   (0x1UL << \fBCAN_F8R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0\fP   \fBCAN_F8R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1_Msk\fP   (0x1UL << \fBCAN_F8R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1\fP   \fBCAN_F8R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2_Msk\fP   (0x1UL << \fBCAN_F8R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2\fP   \fBCAN_F8R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3_Msk\fP   (0x1UL << \fBCAN_F8R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3\fP   \fBCAN_F8R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4_Msk\fP   (0x1UL << \fBCAN_F8R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4\fP   \fBCAN_F8R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5_Msk\fP   (0x1UL << \fBCAN_F8R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5\fP   \fBCAN_F8R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6_Msk\fP   (0x1UL << \fBCAN_F8R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6\fP   \fBCAN_F8R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7_Msk\fP   (0x1UL << \fBCAN_F8R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7\fP   \fBCAN_F8R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8_Msk\fP   (0x1UL << \fBCAN_F8R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8\fP   \fBCAN_F8R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9_Msk\fP   (0x1UL << \fBCAN_F8R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9\fP   \fBCAN_F8R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10_Msk\fP   (0x1UL << \fBCAN_F8R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10\fP   \fBCAN_F8R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11_Msk\fP   (0x1UL << \fBCAN_F8R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11\fP   \fBCAN_F8R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12_Msk\fP   (0x1UL << \fBCAN_F8R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12\fP   \fBCAN_F8R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13_Msk\fP   (0x1UL << \fBCAN_F8R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13\fP   \fBCAN_F8R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14_Msk\fP   (0x1UL << \fBCAN_F8R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14\fP   \fBCAN_F8R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15_Msk\fP   (0x1UL << \fBCAN_F8R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15\fP   \fBCAN_F8R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16_Msk\fP   (0x1UL << \fBCAN_F8R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16\fP   \fBCAN_F8R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17_Msk\fP   (0x1UL << \fBCAN_F8R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17\fP   \fBCAN_F8R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18_Msk\fP   (0x1UL << \fBCAN_F8R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18\fP   \fBCAN_F8R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19_Msk\fP   (0x1UL << \fBCAN_F8R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19\fP   \fBCAN_F8R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20_Msk\fP   (0x1UL << \fBCAN_F8R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20\fP   \fBCAN_F8R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21_Msk\fP   (0x1UL << \fBCAN_F8R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21\fP   \fBCAN_F8R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22_Msk\fP   (0x1UL << \fBCAN_F8R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22\fP   \fBCAN_F8R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23_Msk\fP   (0x1UL << \fBCAN_F8R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23\fP   \fBCAN_F8R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24_Msk\fP   (0x1UL << \fBCAN_F8R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24\fP   \fBCAN_F8R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25_Msk\fP   (0x1UL << \fBCAN_F8R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25\fP   \fBCAN_F8R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26_Msk\fP   (0x1UL << \fBCAN_F8R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26\fP   \fBCAN_F8R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27_Msk\fP   (0x1UL << \fBCAN_F8R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27\fP   \fBCAN_F8R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28_Msk\fP   (0x1UL << \fBCAN_F8R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28\fP   \fBCAN_F8R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29_Msk\fP   (0x1UL << \fBCAN_F8R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29\fP   \fBCAN_F8R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30_Msk\fP   (0x1UL << \fBCAN_F8R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30\fP   \fBCAN_F8R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31_Msk\fP   (0x1UL << \fBCAN_F8R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31\fP   \fBCAN_F8R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0_Msk\fP   (0x1UL << \fBCAN_F9R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0\fP   \fBCAN_F9R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1_Msk\fP   (0x1UL << \fBCAN_F9R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1\fP   \fBCAN_F9R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2_Msk\fP   (0x1UL << \fBCAN_F9R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2\fP   \fBCAN_F9R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3_Msk\fP   (0x1UL << \fBCAN_F9R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3\fP   \fBCAN_F9R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4_Msk\fP   (0x1UL << \fBCAN_F9R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4\fP   \fBCAN_F9R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5_Msk\fP   (0x1UL << \fBCAN_F9R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5\fP   \fBCAN_F9R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6_Msk\fP   (0x1UL << \fBCAN_F9R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6\fP   \fBCAN_F9R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7_Msk\fP   (0x1UL << \fBCAN_F9R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7\fP   \fBCAN_F9R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8_Msk\fP   (0x1UL << \fBCAN_F9R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8\fP   \fBCAN_F9R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9_Msk\fP   (0x1UL << \fBCAN_F9R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9\fP   \fBCAN_F9R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10_Msk\fP   (0x1UL << \fBCAN_F9R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10\fP   \fBCAN_F9R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11_Msk\fP   (0x1UL << \fBCAN_F9R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11\fP   \fBCAN_F9R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12_Msk\fP   (0x1UL << \fBCAN_F9R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12\fP   \fBCAN_F9R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13_Msk\fP   (0x1UL << \fBCAN_F9R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13\fP   \fBCAN_F9R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14_Msk\fP   (0x1UL << \fBCAN_F9R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14\fP   \fBCAN_F9R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15_Msk\fP   (0x1UL << \fBCAN_F9R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15\fP   \fBCAN_F9R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16_Msk\fP   (0x1UL << \fBCAN_F9R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16\fP   \fBCAN_F9R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17_Msk\fP   (0x1UL << \fBCAN_F9R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17\fP   \fBCAN_F9R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18_Msk\fP   (0x1UL << \fBCAN_F9R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18\fP   \fBCAN_F9R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19_Msk\fP   (0x1UL << \fBCAN_F9R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19\fP   \fBCAN_F9R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20_Msk\fP   (0x1UL << \fBCAN_F9R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20\fP   \fBCAN_F9R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21_Msk\fP   (0x1UL << \fBCAN_F9R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21\fP   \fBCAN_F9R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22_Msk\fP   (0x1UL << \fBCAN_F9R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22\fP   \fBCAN_F9R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23_Msk\fP   (0x1UL << \fBCAN_F9R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23\fP   \fBCAN_F9R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24_Msk\fP   (0x1UL << \fBCAN_F9R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24\fP   \fBCAN_F9R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25_Msk\fP   (0x1UL << \fBCAN_F9R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25\fP   \fBCAN_F9R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26_Msk\fP   (0x1UL << \fBCAN_F9R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26\fP   \fBCAN_F9R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27_Msk\fP   (0x1UL << \fBCAN_F9R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27\fP   \fBCAN_F9R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28_Msk\fP   (0x1UL << \fBCAN_F9R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28\fP   \fBCAN_F9R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29_Msk\fP   (0x1UL << \fBCAN_F9R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29\fP   \fBCAN_F9R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30_Msk\fP   (0x1UL << \fBCAN_F9R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30\fP   \fBCAN_F9R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31_Msk\fP   (0x1UL << \fBCAN_F9R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31\fP   \fBCAN_F9R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0_Msk\fP   (0x1UL << \fBCAN_F10R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0\fP   \fBCAN_F10R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1_Msk\fP   (0x1UL << \fBCAN_F10R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1\fP   \fBCAN_F10R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2_Msk\fP   (0x1UL << \fBCAN_F10R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2\fP   \fBCAN_F10R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3_Msk\fP   (0x1UL << \fBCAN_F10R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3\fP   \fBCAN_F10R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4_Msk\fP   (0x1UL << \fBCAN_F10R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4\fP   \fBCAN_F10R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5_Msk\fP   (0x1UL << \fBCAN_F10R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5\fP   \fBCAN_F10R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6_Msk\fP   (0x1UL << \fBCAN_F10R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6\fP   \fBCAN_F10R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7_Msk\fP   (0x1UL << \fBCAN_F10R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7\fP   \fBCAN_F10R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8_Msk\fP   (0x1UL << \fBCAN_F10R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8\fP   \fBCAN_F10R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9_Msk\fP   (0x1UL << \fBCAN_F10R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9\fP   \fBCAN_F10R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10_Msk\fP   (0x1UL << \fBCAN_F10R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10\fP   \fBCAN_F10R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11_Msk\fP   (0x1UL << \fBCAN_F10R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11\fP   \fBCAN_F10R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12_Msk\fP   (0x1UL << \fBCAN_F10R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12\fP   \fBCAN_F10R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13_Msk\fP   (0x1UL << \fBCAN_F10R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13\fP   \fBCAN_F10R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14_Msk\fP   (0x1UL << \fBCAN_F10R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14\fP   \fBCAN_F10R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15_Msk\fP   (0x1UL << \fBCAN_F10R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15\fP   \fBCAN_F10R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16_Msk\fP   (0x1UL << \fBCAN_F10R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16\fP   \fBCAN_F10R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17_Msk\fP   (0x1UL << \fBCAN_F10R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17\fP   \fBCAN_F10R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18_Msk\fP   (0x1UL << \fBCAN_F10R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18\fP   \fBCAN_F10R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19_Msk\fP   (0x1UL << \fBCAN_F10R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19\fP   \fBCAN_F10R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20_Msk\fP   (0x1UL << \fBCAN_F10R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20\fP   \fBCAN_F10R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21_Msk\fP   (0x1UL << \fBCAN_F10R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21\fP   \fBCAN_F10R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22_Msk\fP   (0x1UL << \fBCAN_F10R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22\fP   \fBCAN_F10R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23_Msk\fP   (0x1UL << \fBCAN_F10R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23\fP   \fBCAN_F10R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24_Msk\fP   (0x1UL << \fBCAN_F10R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24\fP   \fBCAN_F10R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25_Msk\fP   (0x1UL << \fBCAN_F10R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25\fP   \fBCAN_F10R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26_Msk\fP   (0x1UL << \fBCAN_F10R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26\fP   \fBCAN_F10R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27_Msk\fP   (0x1UL << \fBCAN_F10R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27\fP   \fBCAN_F10R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28_Msk\fP   (0x1UL << \fBCAN_F10R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28\fP   \fBCAN_F10R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29_Msk\fP   (0x1UL << \fBCAN_F10R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29\fP   \fBCAN_F10R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30_Msk\fP   (0x1UL << \fBCAN_F10R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30\fP   \fBCAN_F10R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31_Msk\fP   (0x1UL << \fBCAN_F10R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31\fP   \fBCAN_F10R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0_Msk\fP   (0x1UL << \fBCAN_F11R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0\fP   \fBCAN_F11R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1_Msk\fP   (0x1UL << \fBCAN_F11R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1\fP   \fBCAN_F11R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2_Msk\fP   (0x1UL << \fBCAN_F11R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2\fP   \fBCAN_F11R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3_Msk\fP   (0x1UL << \fBCAN_F11R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3\fP   \fBCAN_F11R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4_Msk\fP   (0x1UL << \fBCAN_F11R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4\fP   \fBCAN_F11R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5_Msk\fP   (0x1UL << \fBCAN_F11R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5\fP   \fBCAN_F11R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6_Msk\fP   (0x1UL << \fBCAN_F11R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6\fP   \fBCAN_F11R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7_Msk\fP   (0x1UL << \fBCAN_F11R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7\fP   \fBCAN_F11R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8_Msk\fP   (0x1UL << \fBCAN_F11R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8\fP   \fBCAN_F11R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9_Msk\fP   (0x1UL << \fBCAN_F11R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9\fP   \fBCAN_F11R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10_Msk\fP   (0x1UL << \fBCAN_F11R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10\fP   \fBCAN_F11R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11_Msk\fP   (0x1UL << \fBCAN_F11R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11\fP   \fBCAN_F11R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12_Msk\fP   (0x1UL << \fBCAN_F11R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12\fP   \fBCAN_F11R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13_Msk\fP   (0x1UL << \fBCAN_F11R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13\fP   \fBCAN_F11R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14_Msk\fP   (0x1UL << \fBCAN_F11R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14\fP   \fBCAN_F11R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15_Msk\fP   (0x1UL << \fBCAN_F11R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15\fP   \fBCAN_F11R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16_Msk\fP   (0x1UL << \fBCAN_F11R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16\fP   \fBCAN_F11R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17_Msk\fP   (0x1UL << \fBCAN_F11R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17\fP   \fBCAN_F11R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18_Msk\fP   (0x1UL << \fBCAN_F11R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18\fP   \fBCAN_F11R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19_Msk\fP   (0x1UL << \fBCAN_F11R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19\fP   \fBCAN_F11R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20_Msk\fP   (0x1UL << \fBCAN_F11R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20\fP   \fBCAN_F11R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21_Msk\fP   (0x1UL << \fBCAN_F11R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21\fP   \fBCAN_F11R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22_Msk\fP   (0x1UL << \fBCAN_F11R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22\fP   \fBCAN_F11R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23_Msk\fP   (0x1UL << \fBCAN_F11R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23\fP   \fBCAN_F11R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24_Msk\fP   (0x1UL << \fBCAN_F11R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24\fP   \fBCAN_F11R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25_Msk\fP   (0x1UL << \fBCAN_F11R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25\fP   \fBCAN_F11R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26_Msk\fP   (0x1UL << \fBCAN_F11R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26\fP   \fBCAN_F11R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27_Msk\fP   (0x1UL << \fBCAN_F11R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27\fP   \fBCAN_F11R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28_Msk\fP   (0x1UL << \fBCAN_F11R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28\fP   \fBCAN_F11R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29_Msk\fP   (0x1UL << \fBCAN_F11R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29\fP   \fBCAN_F11R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30_Msk\fP   (0x1UL << \fBCAN_F11R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30\fP   \fBCAN_F11R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31_Msk\fP   (0x1UL << \fBCAN_F11R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31\fP   \fBCAN_F11R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0_Msk\fP   (0x1UL << \fBCAN_F12R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0\fP   \fBCAN_F12R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1_Msk\fP   (0x1UL << \fBCAN_F12R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1\fP   \fBCAN_F12R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2_Msk\fP   (0x1UL << \fBCAN_F12R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2\fP   \fBCAN_F12R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3_Msk\fP   (0x1UL << \fBCAN_F12R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3\fP   \fBCAN_F12R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4_Msk\fP   (0x1UL << \fBCAN_F12R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4\fP   \fBCAN_F12R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5_Msk\fP   (0x1UL << \fBCAN_F12R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5\fP   \fBCAN_F12R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6_Msk\fP   (0x1UL << \fBCAN_F12R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6\fP   \fBCAN_F12R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7_Msk\fP   (0x1UL << \fBCAN_F12R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7\fP   \fBCAN_F12R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8_Msk\fP   (0x1UL << \fBCAN_F12R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8\fP   \fBCAN_F12R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9_Msk\fP   (0x1UL << \fBCAN_F12R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9\fP   \fBCAN_F12R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10_Msk\fP   (0x1UL << \fBCAN_F12R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10\fP   \fBCAN_F12R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11_Msk\fP   (0x1UL << \fBCAN_F12R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11\fP   \fBCAN_F12R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12_Msk\fP   (0x1UL << \fBCAN_F12R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12\fP   \fBCAN_F12R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13_Msk\fP   (0x1UL << \fBCAN_F12R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13\fP   \fBCAN_F12R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14_Msk\fP   (0x1UL << \fBCAN_F12R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14\fP   \fBCAN_F12R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15_Msk\fP   (0x1UL << \fBCAN_F12R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15\fP   \fBCAN_F12R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16_Msk\fP   (0x1UL << \fBCAN_F12R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16\fP   \fBCAN_F12R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17_Msk\fP   (0x1UL << \fBCAN_F12R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17\fP   \fBCAN_F12R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18_Msk\fP   (0x1UL << \fBCAN_F12R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18\fP   \fBCAN_F12R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19_Msk\fP   (0x1UL << \fBCAN_F12R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19\fP   \fBCAN_F12R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20_Msk\fP   (0x1UL << \fBCAN_F12R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20\fP   \fBCAN_F12R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21_Msk\fP   (0x1UL << \fBCAN_F12R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21\fP   \fBCAN_F12R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22_Msk\fP   (0x1UL << \fBCAN_F12R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22\fP   \fBCAN_F12R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23_Msk\fP   (0x1UL << \fBCAN_F12R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23\fP   \fBCAN_F12R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24_Msk\fP   (0x1UL << \fBCAN_F12R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24\fP   \fBCAN_F12R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25_Msk\fP   (0x1UL << \fBCAN_F12R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25\fP   \fBCAN_F12R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26_Msk\fP   (0x1UL << \fBCAN_F12R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26\fP   \fBCAN_F12R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27_Msk\fP   (0x1UL << \fBCAN_F12R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27\fP   \fBCAN_F12R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28_Msk\fP   (0x1UL << \fBCAN_F12R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28\fP   \fBCAN_F12R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29_Msk\fP   (0x1UL << \fBCAN_F12R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29\fP   \fBCAN_F12R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30_Msk\fP   (0x1UL << \fBCAN_F12R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30\fP   \fBCAN_F12R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31_Msk\fP   (0x1UL << \fBCAN_F12R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31\fP   \fBCAN_F12R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0_Msk\fP   (0x1UL << \fBCAN_F13R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0\fP   \fBCAN_F13R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1_Msk\fP   (0x1UL << \fBCAN_F13R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1\fP   \fBCAN_F13R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2_Msk\fP   (0x1UL << \fBCAN_F13R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2\fP   \fBCAN_F13R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3_Msk\fP   (0x1UL << \fBCAN_F13R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3\fP   \fBCAN_F13R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4_Msk\fP   (0x1UL << \fBCAN_F13R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4\fP   \fBCAN_F13R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5_Msk\fP   (0x1UL << \fBCAN_F13R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5\fP   \fBCAN_F13R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6_Msk\fP   (0x1UL << \fBCAN_F13R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6\fP   \fBCAN_F13R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7_Msk\fP   (0x1UL << \fBCAN_F13R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7\fP   \fBCAN_F13R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8_Msk\fP   (0x1UL << \fBCAN_F13R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8\fP   \fBCAN_F13R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9_Msk\fP   (0x1UL << \fBCAN_F13R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9\fP   \fBCAN_F13R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10_Msk\fP   (0x1UL << \fBCAN_F13R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10\fP   \fBCAN_F13R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11_Msk\fP   (0x1UL << \fBCAN_F13R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11\fP   \fBCAN_F13R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12_Msk\fP   (0x1UL << \fBCAN_F13R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12\fP   \fBCAN_F13R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13_Msk\fP   (0x1UL << \fBCAN_F13R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13\fP   \fBCAN_F13R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14_Msk\fP   (0x1UL << \fBCAN_F13R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14\fP   \fBCAN_F13R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15_Msk\fP   (0x1UL << \fBCAN_F13R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15\fP   \fBCAN_F13R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16_Msk\fP   (0x1UL << \fBCAN_F13R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16\fP   \fBCAN_F13R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17_Msk\fP   (0x1UL << \fBCAN_F13R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17\fP   \fBCAN_F13R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18_Msk\fP   (0x1UL << \fBCAN_F13R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18\fP   \fBCAN_F13R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19_Msk\fP   (0x1UL << \fBCAN_F13R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19\fP   \fBCAN_F13R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20_Msk\fP   (0x1UL << \fBCAN_F13R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20\fP   \fBCAN_F13R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21_Msk\fP   (0x1UL << \fBCAN_F13R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21\fP   \fBCAN_F13R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22_Msk\fP   (0x1UL << \fBCAN_F13R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22\fP   \fBCAN_F13R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23_Msk\fP   (0x1UL << \fBCAN_F13R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23\fP   \fBCAN_F13R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24_Msk\fP   (0x1UL << \fBCAN_F13R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24\fP   \fBCAN_F13R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25_Msk\fP   (0x1UL << \fBCAN_F13R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25\fP   \fBCAN_F13R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26_Msk\fP   (0x1UL << \fBCAN_F13R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26\fP   \fBCAN_F13R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27_Msk\fP   (0x1UL << \fBCAN_F13R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27\fP   \fBCAN_F13R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28_Msk\fP   (0x1UL << \fBCAN_F13R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28\fP   \fBCAN_F13R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29_Msk\fP   (0x1UL << \fBCAN_F13R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29\fP   \fBCAN_F13R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30_Msk\fP   (0x1UL << \fBCAN_F13R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30\fP   \fBCAN_F13R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31_Msk\fP   (0x1UL << \fBCAN_F13R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31\fP   \fBCAN_F13R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Msk\fP   (0x1UL << \fBSPI_CR1_CPHA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA\fP   \fBSPI_CR1_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Msk\fP   (0x1UL << \fBSPI_CR1_CPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL\fP   \fBSPI_CR1_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Msk\fP   (0x1UL << \fBSPI_CR1_MSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR\fP   \fBSPI_CR1_MSTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Msk\fP   (0x7UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR\fP   \fBSPI_CR1_BR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_0\fP   (0x1UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_1\fP   (0x2UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_2\fP   (0x4UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Msk\fP   (0x1UL << \fBSPI_CR1_SPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE\fP   \fBSPI_CR1_SPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Msk\fP   (0x1UL << \fBSPI_CR1_LSBFIRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST\fP   \fBSPI_CR1_LSBFIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Msk\fP   (0x1UL << \fBSPI_CR1_SSI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI\fP   \fBSPI_CR1_SSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Msk\fP   (0x1UL << \fBSPI_CR1_SSM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM\fP   \fBSPI_CR1_SSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Msk\fP   (0x1UL << \fBSPI_CR1_RXONLY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY\fP   \fBSPI_CR1_RXONLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF_Msk\fP   (0x1UL << \fBSPI_CR1_DFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF\fP   \fBSPI_CR1_DFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Msk\fP   (0x1UL << \fBSPI_CR1_CRCNEXT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT\fP   \fBSPI_CR1_CRCNEXT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Msk\fP   (0x1UL << \fBSPI_CR1_CRCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN\fP   \fBSPI_CR1_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Msk\fP   (0x1UL << \fBSPI_CR1_BIDIOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE\fP   \fBSPI_CR1_BIDIOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Msk\fP   (0x1UL << \fBSPI_CR1_BIDIMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE\fP   \fBSPI_CR1_BIDIMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Msk\fP   (0x1UL << \fBSPI_CR2_RXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN\fP   \fBSPI_CR2_RXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Msk\fP   (0x1UL << \fBSPI_CR2_TXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN\fP   \fBSPI_CR2_TXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Msk\fP   (0x1UL << \fBSPI_CR2_SSOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE\fP   \fBSPI_CR2_SSOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Msk\fP   (0x1UL << \fBSPI_CR2_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE\fP   \fBSPI_CR2_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Msk\fP   (0x1UL << \fBSPI_CR2_RXNEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE\fP   \fBSPI_CR2_RXNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Msk\fP   (0x1UL << \fBSPI_CR2_TXEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE\fP   \fBSPI_CR2_TXEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Msk\fP   (0x1UL << \fBSPI_SR_RXNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE\fP   \fBSPI_SR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Msk\fP   (0x1UL << \fBSPI_SR_TXE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE\fP   \fBSPI_SR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Msk\fP   (0x1UL << \fBSPI_SR_CHSIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE\fP   \fBSPI_SR_CHSIDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Msk\fP   (0x1UL << \fBSPI_SR_UDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR\fP   \fBSPI_SR_UDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Msk\fP   (0x1UL << \fBSPI_SR_CRCERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR\fP   \fBSPI_SR_CRCERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Msk\fP   (0x1UL << \fBSPI_SR_MODF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF\fP   \fBSPI_SR_MODF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Msk\fP   (0x1UL << \fBSPI_SR_OVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR\fP   \fBSPI_SR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Msk\fP   (0x1UL << \fBSPI_SR_BSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY\fP   \fBSPI_SR_BSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Msk\fP   (0xFFFFUL << \fBSPI_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR\fP   \fBSPI_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Msk\fP   (0xFFFFUL << \fBSPI_CRCPR_CRCPOLY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY\fP   \fBSPI_CRCPR_CRCPOLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Msk\fP   (0xFFFFUL << \fBSPI_RXCRCR_RXCRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC\fP   \fBSPI_RXCRCR_RXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Msk\fP   (0xFFFFUL << \fBSPI_TXCRCR_TXCRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC\fP   \fBSPI_TXCRCR_TXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_I2SMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD\fP   \fBSPI_I2SCFGR_I2SMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Msk\fP   (0x1UL << \fBI2C_CR1_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE\fP   \fBI2C_CR1_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS_Msk\fP   (0x1UL << \fBI2C_CR1_SMBUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS\fP   \fBI2C_CR1_SMBUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE_Msk\fP   (0x1UL << \fBI2C_CR1_SMBTYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE\fP   \fBI2C_CR1_SMBTYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP_Msk\fP   (0x1UL << \fBI2C_CR1_ENARP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP\fP   \fBI2C_CR1_ENARP_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC_Msk\fP   (0x1UL << \fBI2C_CR1_ENPEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC\fP   \fBI2C_CR1_ENPEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC_Msk\fP   (0x1UL << \fBI2C_CR1_ENGC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC\fP   \fBI2C_CR1_ENGC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Msk\fP   (0x1UL << \fBI2C_CR1_NOSTRETCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH\fP   \fBI2C_CR1_NOSTRETCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START_Msk\fP   (0x1UL << \fBI2C_CR1_START_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START\fP   \fBI2C_CR1_START_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP_Msk\fP   (0x1UL << \fBI2C_CR1_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP\fP   \fBI2C_CR1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK_Msk\fP   (0x1UL << \fBI2C_CR1_ACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK\fP   \fBI2C_CR1_ACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS_Msk\fP   (0x1UL << \fBI2C_CR1_POS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS\fP   \fBI2C_CR1_POS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC_Msk\fP   (0x1UL << \fBI2C_CR1_PEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC\fP   \fBI2C_CR1_PEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT_Msk\fP   (0x1UL << \fBI2C_CR1_ALERT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT\fP   \fBI2C_CR1_ALERT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Msk\fP   (0x1UL << \fBI2C_CR1_SWRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST\fP   \fBI2C_CR1_SWRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_Msk\fP   (0x3FUL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ\fP   \fBI2C_CR2_FREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_0\fP   (0x01UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_1\fP   (0x02UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_2\fP   (0x04UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_3\fP   (0x08UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_4\fP   (0x10UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_5\fP   (0x20UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN_Msk\fP   (0x1UL << \fBI2C_CR2_ITERREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN\fP   \fBI2C_CR2_ITERREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN_Msk\fP   (0x1UL << \fBI2C_CR2_ITEVTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN\fP   \fBI2C_CR2_ITEVTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN_Msk\fP   (0x1UL << \fBI2C_CR2_ITBUFEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN\fP   \fBI2C_CR2_ITBUFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN_Msk\fP   (0x1UL << \fBI2C_CR2_DMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN\fP   \fBI2C_CR2_DMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST_Msk\fP   (0x1UL << \fBI2C_CR2_LAST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST\fP   \fBI2C_CR2_LAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_7\fP   0x000000FEU"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_9\fP   0x00000300U"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0\fP   \fBI2C_OAR1_ADD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1\fP   \fBI2C_OAR1_ADD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2\fP   \fBI2C_OAR1_ADD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3\fP   \fBI2C_OAR1_ADD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4\fP   \fBI2C_OAR1_ADD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5\fP   \fBI2C_OAR1_ADD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6\fP   \fBI2C_OAR1_ADD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7\fP   \fBI2C_OAR1_ADD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8\fP   \fBI2C_OAR1_ADD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9\fP   \fBI2C_OAR1_ADD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE_Msk\fP   (0x1UL << \fBI2C_OAR1_ADDMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE\fP   \fBI2C_OAR1_ADDMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL_Msk\fP   (0x1UL << \fBI2C_OAR2_ENDUAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL\fP   \fBI2C_OAR2_ENDUAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2_Msk\fP   (0x7FUL << \fBI2C_OAR2_ADD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2\fP   \fBI2C_OAR2_ADD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR_Msk\fP   (0xFFUL << \fBI2C_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR\fP   \fBI2C_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB_Msk\fP   (0x1UL << \fBI2C_SR1_SB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB\fP   \fBI2C_SR1_SB_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR_Msk\fP   (0x1UL << \fBI2C_SR1_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR\fP   \fBI2C_SR1_ADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF_Msk\fP   (0x1UL << \fBI2C_SR1_BTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF\fP   \fBI2C_SR1_BTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10_Msk\fP   (0x1UL << \fBI2C_SR1_ADD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10\fP   \fBI2C_SR1_ADD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF_Msk\fP   (0x1UL << \fBI2C_SR1_STOPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF\fP   \fBI2C_SR1_STOPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE_Msk\fP   (0x1UL << \fBI2C_SR1_RXNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE\fP   \fBI2C_SR1_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE_Msk\fP   (0x1UL << \fBI2C_SR1_TXE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE\fP   \fBI2C_SR1_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR_Msk\fP   (0x1UL << \fBI2C_SR1_BERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR\fP   \fBI2C_SR1_BERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO_Msk\fP   (0x1UL << \fBI2C_SR1_ARLO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO\fP   \fBI2C_SR1_ARLO_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF_Msk\fP   (0x1UL << \fBI2C_SR1_AF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF\fP   \fBI2C_SR1_AF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR_Msk\fP   (0x1UL << \fBI2C_SR1_OVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR\fP   \fBI2C_SR1_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR_Msk\fP   (0x1UL << \fBI2C_SR1_PECERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR\fP   \fBI2C_SR1_PECERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT_Msk\fP   (0x1UL << \fBI2C_SR1_TIMEOUT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT\fP   \fBI2C_SR1_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT_Msk\fP   (0x1UL << \fBI2C_SR1_SMBALERT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT\fP   \fBI2C_SR1_SMBALERT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL_Msk\fP   (0x1UL << \fBI2C_SR2_MSL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL\fP   \fBI2C_SR2_MSL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY_Msk\fP   (0x1UL << \fBI2C_SR2_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY\fP   \fBI2C_SR2_BUSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA_Msk\fP   (0x1UL << \fBI2C_SR2_TRA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA\fP   \fBI2C_SR2_TRA_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL_Msk\fP   (0x1UL << \fBI2C_SR2_GENCALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL\fP   \fBI2C_SR2_GENCALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT_Msk\fP   (0x1UL << \fBI2C_SR2_SMBDEFAULT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT\fP   \fBI2C_SR2_SMBDEFAULT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST_Msk\fP   (0x1UL << \fBI2C_SR2_SMBHOST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST\fP   \fBI2C_SR2_SMBHOST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF_Msk\fP   (0x1UL << \fBI2C_SR2_DUALF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF\fP   \fBI2C_SR2_DUALF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC_Msk\fP   (0xFFUL << \fBI2C_SR2_PEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC\fP   \fBI2C_SR2_PEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR_Msk\fP   (0xFFFUL << \fBI2C_CCR_CCR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR\fP   \fBI2C_CCR_CCR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY_Msk\fP   (0x1UL << \fBI2C_CCR_DUTY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY\fP   \fBI2C_CCR_DUTY_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS_Msk\fP   (0x1UL << \fBI2C_CCR_FS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS\fP   \fBI2C_CCR_FS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE_Msk\fP   (0x3FUL << \fBI2C_TRISE_TRISE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE\fP   \fBI2C_TRISE_TRISE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE_Msk\fP   (0x1UL << \fBUSART_SR_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE\fP   \fBUSART_SR_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE_Msk\fP   (0x1UL << \fBUSART_SR_FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE\fP   \fBUSART_SR_FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE_Msk\fP   (0x1UL << \fBUSART_SR_NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE\fP   \fBUSART_SR_NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE_Msk\fP   (0x1UL << \fBUSART_SR_ORE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE\fP   \fBUSART_SR_ORE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE_Msk\fP   (0x1UL << \fBUSART_SR_IDLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE\fP   \fBUSART_SR_IDLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE_Msk\fP   (0x1UL << \fBUSART_SR_RXNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE\fP   \fBUSART_SR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC_Msk\fP   (0x1UL << \fBUSART_SR_TC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC\fP   \fBUSART_SR_TC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE_Msk\fP   (0x1UL << \fBUSART_SR_TXE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE\fP   \fBUSART_SR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD_Msk\fP   (0x1UL << \fBUSART_SR_LBD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD\fP   \fBUSART_SR_LBD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS_Msk\fP   (0x1UL << \fBUSART_SR_CTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS\fP   \fBUSART_SR_CTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR_Msk\fP   (0x1FFUL << \fBUSART_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR\fP   \fBUSART_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction_Msk\fP   (0xFUL << \fBUSART_BRR_DIV_Fraction_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction\fP   \fBUSART_BRR_DIV_Fraction_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa_Msk\fP   (0xFFFUL << \fBUSART_BRR_DIV_Mantissa_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa\fP   \fBUSART_BRR_DIV_Mantissa_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK_Msk\fP   (0x1UL << \fBUSART_CR1_SBK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK\fP   \fBUSART_CR1_SBK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU_Msk\fP   (0x1UL << \fBUSART_CR1_RWU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU\fP   \fBUSART_CR1_RWU_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Msk\fP   (0x1UL << \fBUSART_CR1_RE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE\fP   \fBUSART_CR1_RE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Msk\fP   (0x1UL << \fBUSART_CR1_TE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE\fP   \fBUSART_CR1_TE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Msk\fP   (0x1UL << \fBUSART_CR1_IDLEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE\fP   \fBUSART_CR1_IDLEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_Msk\fP   (0x1UL << \fBUSART_CR1_RXNEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE\fP   \fBUSART_CR1_RXNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Msk\fP   (0x1UL << \fBUSART_CR1_TCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE\fP   \fBUSART_CR1_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_Msk\fP   (0x1UL << \fBUSART_CR1_TXEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE\fP   \fBUSART_CR1_TXEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Msk\fP   (0x1UL << \fBUSART_CR1_PEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE\fP   \fBUSART_CR1_PEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Msk\fP   (0x1UL << \fBUSART_CR1_PS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS\fP   \fBUSART_CR1_PS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Msk\fP   (0x1UL << \fBUSART_CR1_PCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE\fP   \fBUSART_CR1_PCE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Msk\fP   (0x1UL << \fBUSART_CR1_WAKE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE\fP   \fBUSART_CR1_WAKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Msk\fP   (0x1UL << \fBUSART_CR1_M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M\fP   \fBUSART_CR1_M_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Msk\fP   (0x1UL << \fBUSART_CR1_UE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE\fP   \fBUSART_CR1_UE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Msk\fP   (0xFUL << \fBUSART_CR2_ADD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD\fP   \fBUSART_CR2_ADD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Msk\fP   (0x1UL << \fBUSART_CR2_LBDL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL\fP   \fBUSART_CR2_LBDL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Msk\fP   (0x1UL << \fBUSART_CR2_LBDIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE\fP   \fBUSART_CR2_LBDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Msk\fP   (0x1UL << \fBUSART_CR2_LBCL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL\fP   \fBUSART_CR2_LBCL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Msk\fP   (0x1UL << \fBUSART_CR2_CPHA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA\fP   \fBUSART_CR2_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Msk\fP   (0x1UL << \fBUSART_CR2_CPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL\fP   \fBUSART_CR2_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Msk\fP   (0x1UL << \fBUSART_CR2_CLKEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN\fP   \fBUSART_CR2_CLKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Msk\fP   (0x3UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP\fP   \fBUSART_CR2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_0\fP   (0x1UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_1\fP   (0x2UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Msk\fP   (0x1UL << \fBUSART_CR2_LINEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN\fP   \fBUSART_CR2_LINEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Msk\fP   (0x1UL << \fBUSART_CR3_EIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE\fP   \fBUSART_CR3_EIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Msk\fP   (0x1UL << \fBUSART_CR3_IREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN\fP   \fBUSART_CR3_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Msk\fP   (0x1UL << \fBUSART_CR3_IRLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP\fP   \fBUSART_CR3_IRLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Msk\fP   (0x1UL << \fBUSART_CR3_HDSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL\fP   \fBUSART_CR3_HDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Msk\fP   (0x1UL << \fBUSART_CR3_NACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK\fP   \fBUSART_CR3_NACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Msk\fP   (0x1UL << \fBUSART_CR3_SCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN\fP   \fBUSART_CR3_SCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Msk\fP   (0x1UL << \fBUSART_CR3_DMAR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR\fP   \fBUSART_CR3_DMAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Msk\fP   (0x1UL << \fBUSART_CR3_DMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT\fP   \fBUSART_CR3_DMAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Msk\fP   (0x1UL << \fBUSART_CR3_RTSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE\fP   \fBUSART_CR3_RTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Msk\fP   (0x1UL << \fBUSART_CR3_CTSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE\fP   \fBUSART_CR3_CTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Msk\fP   (0x1UL << \fBUSART_CR3_CTSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE\fP   \fBUSART_CR3_CTSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Msk\fP   (0xFFUL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC\fP   \fBUSART_GTPR_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_0\fP   (0x01UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_1\fP   (0x02UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_2\fP   (0x04UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_3\fP   (0x08UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_4\fP   (0x10UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_5\fP   (0x20UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_6\fP   (0x40UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_7\fP   (0x80UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Msk\fP   (0xFFUL << \fBUSART_GTPR_GT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT\fP   \fBUSART_GTPR_GT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID_Msk\fP   (0xFFFUL << \fBDBGMCU_IDCODE_DEV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID\fP   \fBDBGMCU_IDCODE_DEV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_Msk\fP   (0xFFFFUL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID\fP   \fBDBGMCU_IDCODE_REV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_0\fP   (0x0001UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_1\fP   (0x0002UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_2\fP   (0x0004UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_3\fP   (0x0008UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_4\fP   (0x0010UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_5\fP   (0x0020UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_6\fP   (0x0040UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_7\fP   (0x0080UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_8\fP   (0x0100UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_9\fP   (0x0200UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_10\fP   (0x0400UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_11\fP   (0x0800UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_12\fP   (0x1000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_13\fP   (0x2000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_14\fP   (0x4000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_15\fP   (0x8000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP\fP   \fBDBGMCU_CR_DBG_SLEEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP\fP   \fBDBGMCU_CR_DBG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_STANDBY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY\fP   \fBDBGMCU_CR_DBG_STANDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN_Msk\fP   (0x1UL << \fBDBGMCU_CR_TRACE_IOEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN\fP   \fBDBGMCU_CR_TRACE_IOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_Msk\fP   (0x3UL << \fBDBGMCU_CR_TRACE_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE\fP   \fBDBGMCU_CR_TRACE_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_0\fP   (0x1UL << \fBDBGMCU_CR_TRACE_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_1\fP   (0x2UL << \fBDBGMCU_CR_TRACE_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_IWDG_STOP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_IWDG_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_IWDG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_IWDG_STOP\fP   \fBDBGMCU_CR_DBG_IWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_WWDG_STOP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_WWDG_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_WWDG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_WWDG_STOP\fP   \fBDBGMCU_CR_DBG_WWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM1_STOP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM1_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_TIM1_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM1_STOP\fP   \fBDBGMCU_CR_DBG_TIM1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM2_STOP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM2_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_TIM2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM2_STOP\fP   \fBDBGMCU_CR_DBG_TIM2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM3_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM3_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_TIM3_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM3_STOP\fP   \fBDBGMCU_CR_DBG_TIM3_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_CAN1_STOP_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_CAN1_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_CAN1_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_CAN1_STOP\fP   \fBDBGMCU_CR_DBG_CAN1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT\fP   \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Msk\fP   (0x7UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY\fP   \fBFLASH_ACR_LATENCY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_0\fP   (0x1UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_1\fP   (0x2UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_2\fP   (0x4UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_HLFCYA_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_HLFCYA_Msk\fP   (0x1UL << \fBFLASH_ACR_HLFCYA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_HLFCYA\fP   \fBFLASH_ACR_HLFCYA_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBE_Msk\fP   (0x1UL << \fBFLASH_ACR_PRFTBE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBE\fP   \fBFLASH_ACR_PRFTBE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBS_Msk\fP   (0x1UL << \fBFLASH_ACR_PRFTBS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBS\fP   \fBFLASH_ACR_PRFTBS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_KEYR_FKEYR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_KEYR_FKEYR_Msk\fP   (0xFFFFFFFFUL << \fBFLASH_KEYR_FKEYR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_KEYR_FKEYR\fP   \fBFLASH_KEYR_FKEYR_Msk\fP"
.br
.ti -1c
.RI "#define \fBRDP_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRDP_KEY_Msk\fP   (0xA5UL << \fBRDP_KEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRDP_KEY\fP   \fBRDP_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_KEY1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_KEY1_Msk\fP   (0x45670123UL << \fBFLASH_KEY1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_KEY1\fP   \fBFLASH_KEY1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_KEY2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_KEY2_Msk\fP   (0xCDEF89ABUL << \fBFLASH_KEY2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_KEY2\fP   \fBFLASH_KEY2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTKEYR_OPTKEYR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTKEYR_OPTKEYR_Msk\fP   (0xFFFFFFFFUL << \fBFLASH_OPTKEYR_OPTKEYR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTKEYR_OPTKEYR\fP   \fBFLASH_OPTKEYR_OPTKEYR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTKEY1\fP   \fBFLASH_KEY1\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTKEY2\fP   \fBFLASH_KEY2\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY_Msk\fP   (0x1UL << \fBFLASH_SR_BSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY\fP   \fBFLASH_SR_BSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGERR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGERR_Msk\fP   (0x1UL << \fBFLASH_SR_PGERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGERR\fP   \fBFLASH_SR_PGERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPRTERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPRTERR_Msk\fP   (0x1UL << \fBFLASH_SR_WRPRTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPRTERR\fP   \fBFLASH_SR_WRPRTERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Msk\fP   (0x1UL << \fBFLASH_SR_EOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP\fP   \fBFLASH_SR_EOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Msk\fP   (0x1UL << \fBFLASH_CR_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG\fP   \fBFLASH_CR_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER_Msk\fP   (0x1UL << \fBFLASH_CR_PER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER\fP   \fBFLASH_CR_PER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER_Msk\fP   (0x1UL << \fBFLASH_CR_MER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER\fP   \fBFLASH_CR_MER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTPG_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTPG_Msk\fP   (0x1UL << \fBFLASH_CR_OPTPG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTPG\fP   \fBFLASH_CR_OPTPG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTER_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTER_Msk\fP   (0x1UL << \fBFLASH_CR_OPTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTER\fP   \fBFLASH_CR_OPTER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Msk\fP   (0x1UL << \fBFLASH_CR_STRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT\fP   \fBFLASH_CR_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Msk\fP   (0x1UL << \fBFLASH_CR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK\fP   \fBFLASH_CR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTWRE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTWRE_Msk\fP   (0x1UL << \fBFLASH_CR_OPTWRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTWRE\fP   \fBFLASH_CR_OPTWRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Msk\fP   (0x1UL << \fBFLASH_CR_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE\fP   \fBFLASH_CR_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Msk\fP   (0x1UL << \fBFLASH_CR_EOPIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE\fP   \fBFLASH_CR_EOPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_AR_FAR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_AR_FAR_Msk\fP   (0xFFFFFFFFUL << \fBFLASH_AR_FAR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_AR_FAR\fP   \fBFLASH_AR_FAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_OPTERR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_OPTERR_Msk\fP   (0x1UL << \fBFLASH_OBR_OPTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_OPTERR\fP   \fBFLASH_OBR_OPTERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_RDPRT_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_RDPRT_Msk\fP   (0x1UL << \fBFLASH_OBR_RDPRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_RDPRT\fP   \fBFLASH_OBR_RDPRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_IWDG_SW_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_IWDG_SW_Msk\fP   (0x1UL << \fBFLASH_OBR_IWDG_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_IWDG_SW\fP   \fBFLASH_OBR_IWDG_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STOP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STOP_Msk\fP   (0x1UL << \fBFLASH_OBR_nRST_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STOP\fP   \fBFLASH_OBR_nRST_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STDBY_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STDBY_Msk\fP   (0x1UL << \fBFLASH_OBR_nRST_STDBY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STDBY\fP   \fBFLASH_OBR_nRST_STDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_USER_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_USER_Msk\fP   (0x7UL << \fBFLASH_OBR_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_USER\fP   \fBFLASH_OBR_USER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA0_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA0_Msk\fP   (0xFFUL << \fBFLASH_OBR_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA0\fP   \fBFLASH_OBR_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA1_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA1_Msk\fP   (0xFFUL << \fBFLASH_OBR_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA1\fP   \fBFLASH_OBR_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRPR_WRP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRPR_WRP_Msk\fP   (0xFFFFFFFFUL << \fBFLASH_WRPR_WRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRPR_WRP\fP   \fBFLASH_WRPR_WRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_RDP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_RDP_Msk\fP   (0xFFUL << \fBFLASH_RDP_RDP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_RDP\fP   \fBFLASH_RDP_RDP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_nRDP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_nRDP_Msk\fP   (0xFFUL << \fBFLASH_RDP_nRDP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_nRDP\fP   \fBFLASH_RDP_nRDP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_USER_USER_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_USER_USER_Msk\fP   (0xFFUL << \fBFLASH_USER_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_USER_USER\fP   \fBFLASH_USER_USER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_USER_nUSER_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_USER_nUSER_Msk\fP   (0xFFUL << \fBFLASH_USER_nUSER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_USER_nUSER\fP   \fBFLASH_USER_nUSER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_DATA0_Msk\fP   (0xFFUL << \fBFLASH_DATA0_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_DATA0\fP   \fBFLASH_DATA0_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_nDATA0_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_nDATA0_Msk\fP   (0xFFUL << \fBFLASH_DATA0_nDATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_nDATA0\fP   \fBFLASH_DATA0_nDATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_DATA1_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_DATA1_Msk\fP   (0xFFUL << \fBFLASH_DATA1_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_DATA1\fP   \fBFLASH_DATA1_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_nDATA1_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_nDATA1_Msk\fP   (0xFFUL << \fBFLASH_DATA1_nDATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_nDATA1\fP   \fBFLASH_DATA1_nDATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_WRP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_WRP0_Msk\fP   (0xFFUL << \fBFLASH_WRP0_WRP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_WRP0\fP   \fBFLASH_WRP0_WRP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_nWRP0_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_nWRP0_Msk\fP   (0xFFUL << \fBFLASH_WRP0_nWRP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_nWRP0\fP   \fBFLASH_WRP0_nWRP0_Msk\fP"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define ADC_CR1_AWDCH   \fBADC_CR1_AWDCH_Msk\fP"
ADC analog watchdog 1 monitored channel selection 
.SS "#define ADC_CR1_AWDCH_0   (0x01UL << \fBADC_CR1_AWDCH_Pos\fP)"
0x00000001 
.SS "#define ADC_CR1_AWDCH_1   (0x02UL << \fBADC_CR1_AWDCH_Pos\fP)"
0x00000002 
.SS "#define ADC_CR1_AWDCH_2   (0x04UL << \fBADC_CR1_AWDCH_Pos\fP)"
0x00000004 
.SS "#define ADC_CR1_AWDCH_3   (0x08UL << \fBADC_CR1_AWDCH_Pos\fP)"
0x00000008 
.SS "#define ADC_CR1_AWDCH_4   (0x10UL << \fBADC_CR1_AWDCH_Pos\fP)"
0x00000010 
.SS "#define ADC_CR1_AWDCH_Msk   (0x1FUL << \fBADC_CR1_AWDCH_Pos\fP)"
0x0000001F 
.SS "#define ADC_CR1_AWDCH_Pos   (0U)"

.SS "#define ADC_CR1_AWDEN   \fBADC_CR1_AWDEN_Msk\fP"
ADC analog watchdog 1 enable on scope ADC group regular 
.SS "#define ADC_CR1_AWDEN_Msk   (0x1UL << \fBADC_CR1_AWDEN_Pos\fP)"
0x00800000 
.SS "#define ADC_CR1_AWDEN_Pos   (23U)"

.SS "#define ADC_CR1_AWDIE   \fBADC_CR1_AWDIE_Msk\fP"
ADC analog watchdog 1 interrupt 
.SS "#define ADC_CR1_AWDIE_Msk   (0x1UL << \fBADC_CR1_AWDIE_Pos\fP)"
0x00000040 
.SS "#define ADC_CR1_AWDIE_Pos   (6U)"

.SS "#define ADC_CR1_AWDSGL   \fBADC_CR1_AWDSGL_Msk\fP"
ADC analog watchdog 1 monitoring a single channel or all channels 
.SS "#define ADC_CR1_AWDSGL_Msk   (0x1UL << \fBADC_CR1_AWDSGL_Pos\fP)"
0x00000200 
.SS "#define ADC_CR1_AWDSGL_Pos   (9U)"

.SS "#define ADC_CR1_DISCEN   \fBADC_CR1_DISCEN_Msk\fP"
ADC group regular sequencer discontinuous mode 
.SS "#define ADC_CR1_DISCEN_Msk   (0x1UL << \fBADC_CR1_DISCEN_Pos\fP)"
0x00000800 
.SS "#define ADC_CR1_DISCEN_Pos   (11U)"

.SS "#define ADC_CR1_DISCNUM   \fBADC_CR1_DISCNUM_Msk\fP"
ADC group regular sequencer discontinuous number of ranks 
.SS "#define ADC_CR1_DISCNUM_0   (0x1UL << \fBADC_CR1_DISCNUM_Pos\fP)"
0x00002000 
.SS "#define ADC_CR1_DISCNUM_1   (0x2UL << \fBADC_CR1_DISCNUM_Pos\fP)"
0x00004000 
.SS "#define ADC_CR1_DISCNUM_2   (0x4UL << \fBADC_CR1_DISCNUM_Pos\fP)"
0x00008000 
.SS "#define ADC_CR1_DISCNUM_Msk   (0x7UL << \fBADC_CR1_DISCNUM_Pos\fP)"
0x0000E000 
.SS "#define ADC_CR1_DISCNUM_Pos   (13U)"

.SS "#define ADC_CR1_DUALMOD   \fBADC_CR1_DUALMOD_Msk\fP"
ADC multimode mode selection 
.SS "#define ADC_CR1_DUALMOD_0   (0x1UL << \fBADC_CR1_DUALMOD_Pos\fP)"
0x00010000 
.SS "#define ADC_CR1_DUALMOD_1   (0x2UL << \fBADC_CR1_DUALMOD_Pos\fP)"
0x00020000 
.SS "#define ADC_CR1_DUALMOD_2   (0x4UL << \fBADC_CR1_DUALMOD_Pos\fP)"
0x00040000 
.SS "#define ADC_CR1_DUALMOD_3   (0x8UL << \fBADC_CR1_DUALMOD_Pos\fP)"
0x00080000 
.SS "#define ADC_CR1_DUALMOD_Msk   (0xFUL << \fBADC_CR1_DUALMOD_Pos\fP)"
0x000F0000 
.SS "#define ADC_CR1_DUALMOD_Pos   (16U)"

.SS "#define ADC_CR1_EOCIE   (\fBADC_CR1_EOSIE\fP)"

.SS "#define ADC_CR1_EOSIE   \fBADC_CR1_EOSIE_Msk\fP"
ADC group regular end of sequence conversions interrupt 
.SS "#define ADC_CR1_EOSIE_Msk   (0x1UL << \fBADC_CR1_EOSIE_Pos\fP)"
0x00000020 
.SS "#define ADC_CR1_EOSIE_Pos   (5U)"

.SS "#define ADC_CR1_JAUTO   \fBADC_CR1_JAUTO_Msk\fP"
ADC group injected automatic trigger mode 
.SS "#define ADC_CR1_JAUTO_Msk   (0x1UL << \fBADC_CR1_JAUTO_Pos\fP)"
0x00000400 
.SS "#define ADC_CR1_JAUTO_Pos   (10U)"

.SS "#define ADC_CR1_JAWDEN   \fBADC_CR1_JAWDEN_Msk\fP"
ADC analog watchdog 1 enable on scope ADC group injected 
.SS "#define ADC_CR1_JAWDEN_Msk   (0x1UL << \fBADC_CR1_JAWDEN_Pos\fP)"
0x00400000 
.SS "#define ADC_CR1_JAWDEN_Pos   (22U)"

.SS "#define ADC_CR1_JDISCEN   \fBADC_CR1_JDISCEN_Msk\fP"
ADC group injected sequencer discontinuous mode 
.SS "#define ADC_CR1_JDISCEN_Msk   (0x1UL << \fBADC_CR1_JDISCEN_Pos\fP)"
0x00001000 
.SS "#define ADC_CR1_JDISCEN_Pos   (12U)"

.SS "#define ADC_CR1_JEOCIE   (\fBADC_CR1_JEOSIE\fP)"

.SS "#define ADC_CR1_JEOSIE   \fBADC_CR1_JEOSIE_Msk\fP"
ADC group injected end of sequence conversions interrupt 
.SS "#define ADC_CR1_JEOSIE_Msk   (0x1UL << \fBADC_CR1_JEOSIE_Pos\fP)"
0x00000080 
.SS "#define ADC_CR1_JEOSIE_Pos   (7U)"

.SS "#define ADC_CR1_SCAN   \fBADC_CR1_SCAN_Msk\fP"
ADC scan mode 
.SS "#define ADC_CR1_SCAN_Msk   (0x1UL << \fBADC_CR1_SCAN_Pos\fP)"
0x00000100 
.SS "#define ADC_CR1_SCAN_Pos   (8U)"

.SS "#define ADC_CR2_ADON   \fBADC_CR2_ADON_Msk\fP"
ADC enable 
.SS "#define ADC_CR2_ADON_Msk   (0x1UL << \fBADC_CR2_ADON_Pos\fP)"
0x00000001 
.SS "#define ADC_CR2_ADON_Pos   (0U)"

.SS "#define ADC_CR2_ALIGN   \fBADC_CR2_ALIGN_Msk\fP"
ADC data alignement 
.SS "#define ADC_CR2_ALIGN_Msk   (0x1UL << \fBADC_CR2_ALIGN_Pos\fP)"
0x00000800 
.SS "#define ADC_CR2_ALIGN_Pos   (11U)"

.SS "#define ADC_CR2_CAL   \fBADC_CR2_CAL_Msk\fP"
ADC calibration start 
.SS "#define ADC_CR2_CAL_Msk   (0x1UL << \fBADC_CR2_CAL_Pos\fP)"
0x00000004 
.SS "#define ADC_CR2_CAL_Pos   (2U)"

.SS "#define ADC_CR2_CONT   \fBADC_CR2_CONT_Msk\fP"
ADC group regular continuous conversion mode 
.SS "#define ADC_CR2_CONT_Msk   (0x1UL << \fBADC_CR2_CONT_Pos\fP)"
0x00000002 
.SS "#define ADC_CR2_CONT_Pos   (1U)"

.SS "#define ADC_CR2_DMA   \fBADC_CR2_DMA_Msk\fP"
ADC DMA transfer enable 
.SS "#define ADC_CR2_DMA_Msk   (0x1UL << \fBADC_CR2_DMA_Pos\fP)"
0x00000100 
.SS "#define ADC_CR2_DMA_Pos   (8U)"

.SS "#define ADC_CR2_EXTSEL   \fBADC_CR2_EXTSEL_Msk\fP"
ADC group regular external trigger source 
.SS "#define ADC_CR2_EXTSEL_0   (0x1UL << \fBADC_CR2_EXTSEL_Pos\fP)"
0x00020000 
.SS "#define ADC_CR2_EXTSEL_1   (0x2UL << \fBADC_CR2_EXTSEL_Pos\fP)"
0x00040000 
.SS "#define ADC_CR2_EXTSEL_2   (0x4UL << \fBADC_CR2_EXTSEL_Pos\fP)"
0x00080000 
.SS "#define ADC_CR2_EXTSEL_Msk   (0x7UL << \fBADC_CR2_EXTSEL_Pos\fP)"
0x000E0000 
.SS "#define ADC_CR2_EXTSEL_Pos   (17U)"

.SS "#define ADC_CR2_EXTTRIG   \fBADC_CR2_EXTTRIG_Msk\fP"
ADC group regular external trigger enable 
.SS "#define ADC_CR2_EXTTRIG_Msk   (0x1UL << \fBADC_CR2_EXTTRIG_Pos\fP)"
0x00100000 
.SS "#define ADC_CR2_EXTTRIG_Pos   (20U)"

.SS "#define ADC_CR2_JEXTSEL   \fBADC_CR2_JEXTSEL_Msk\fP"
ADC group injected external trigger source 
.SS "#define ADC_CR2_JEXTSEL_0   (0x1UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
0x00001000 
.SS "#define ADC_CR2_JEXTSEL_1   (0x2UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
0x00002000 
.SS "#define ADC_CR2_JEXTSEL_2   (0x4UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
0x00004000 
.SS "#define ADC_CR2_JEXTSEL_Msk   (0x7UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
0x00007000 
.SS "#define ADC_CR2_JEXTSEL_Pos   (12U)"

.SS "#define ADC_CR2_JEXTTRIG   \fBADC_CR2_JEXTTRIG_Msk\fP"
ADC group injected external trigger enable 
.SS "#define ADC_CR2_JEXTTRIG_Msk   (0x1UL << \fBADC_CR2_JEXTTRIG_Pos\fP)"
0x00008000 
.SS "#define ADC_CR2_JEXTTRIG_Pos   (15U)"

.SS "#define ADC_CR2_JSWSTART   \fBADC_CR2_JSWSTART_Msk\fP"
ADC group injected conversion start 
.SS "#define ADC_CR2_JSWSTART_Msk   (0x1UL << \fBADC_CR2_JSWSTART_Pos\fP)"
0x00200000 
.SS "#define ADC_CR2_JSWSTART_Pos   (21U)"

.SS "#define ADC_CR2_RSTCAL   \fBADC_CR2_RSTCAL_Msk\fP"
ADC calibration reset 
.SS "#define ADC_CR2_RSTCAL_Msk   (0x1UL << \fBADC_CR2_RSTCAL_Pos\fP)"
0x00000008 
.SS "#define ADC_CR2_RSTCAL_Pos   (3U)"

.SS "#define ADC_CR2_SWSTART   \fBADC_CR2_SWSTART_Msk\fP"
ADC group regular conversion start 
.SS "#define ADC_CR2_SWSTART_Msk   (0x1UL << \fBADC_CR2_SWSTART_Pos\fP)"
0x00400000 
.SS "#define ADC_CR2_SWSTART_Pos   (22U)"

.SS "#define ADC_CR2_TSVREFE   \fBADC_CR2_TSVREFE_Msk\fP"
ADC internal path to VrefInt and temperature sensor enable 
.SS "#define ADC_CR2_TSVREFE_Msk   (0x1UL << \fBADC_CR2_TSVREFE_Pos\fP)"
0x00800000 
.SS "#define ADC_CR2_TSVREFE_Pos   (23U)"

.SS "#define ADC_DR_ADC2DATA   \fBADC_DR_ADC2DATA_Msk\fP"
ADC group regular conversion data for ADC slave, in multimode 
.SS "#define ADC_DR_ADC2DATA_Msk   (0xFFFFUL << \fBADC_DR_ADC2DATA_Pos\fP)"
0xFFFF0000 
.SS "#define ADC_DR_ADC2DATA_Pos   (16U)"

.SS "#define ADC_DR_DATA   \fBADC_DR_DATA_Msk\fP"
ADC group regular conversion data 
.SS "#define ADC_DR_DATA_Msk   (0xFFFFUL << \fBADC_DR_DATA_Pos\fP)"
0x0000FFFF 
.SS "#define ADC_DR_DATA_Pos   (0U)"

.SS "#define ADC_HTR_HT   \fBADC_HTR_HT_Msk\fP"
ADC analog watchdog 1 threshold high 
.SS "#define ADC_HTR_HT_Msk   (0xFFFUL << \fBADC_HTR_HT_Pos\fP)"
0x00000FFF 
.SS "#define ADC_HTR_HT_Pos   (0U)"

.SS "#define ADC_JDR1_JDATA   \fBADC_JDR1_JDATA_Msk\fP"
ADC group injected sequencer rank 1 conversion data 
.SS "#define ADC_JDR1_JDATA_Msk   (0xFFFFUL << \fBADC_JDR1_JDATA_Pos\fP)"
0x0000FFFF 
.SS "#define ADC_JDR1_JDATA_Pos   (0U)"

.SS "#define ADC_JDR2_JDATA   \fBADC_JDR2_JDATA_Msk\fP"
ADC group injected sequencer rank 2 conversion data 
.SS "#define ADC_JDR2_JDATA_Msk   (0xFFFFUL << \fBADC_JDR2_JDATA_Pos\fP)"
0x0000FFFF 
.SS "#define ADC_JDR2_JDATA_Pos   (0U)"

.SS "#define ADC_JDR3_JDATA   \fBADC_JDR3_JDATA_Msk\fP"
ADC group injected sequencer rank 3 conversion data 
.SS "#define ADC_JDR3_JDATA_Msk   (0xFFFFUL << \fBADC_JDR3_JDATA_Pos\fP)"
0x0000FFFF 
.SS "#define ADC_JDR3_JDATA_Pos   (0U)"

.SS "#define ADC_JDR4_JDATA   \fBADC_JDR4_JDATA_Msk\fP"
ADC group injected sequencer rank 4 conversion data 
.SS "#define ADC_JDR4_JDATA_Msk   (0xFFFFUL << \fBADC_JDR4_JDATA_Pos\fP)"
0x0000FFFF 
.SS "#define ADC_JDR4_JDATA_Pos   (0U)"

.SS "#define ADC_JOFR1_JOFFSET1   \fBADC_JOFR1_JOFFSET1_Msk\fP"
ADC group injected sequencer rank 1 offset value 
.SS "#define ADC_JOFR1_JOFFSET1_Msk   (0xFFFUL << \fBADC_JOFR1_JOFFSET1_Pos\fP)"
0x00000FFF 
.SS "#define ADC_JOFR1_JOFFSET1_Pos   (0U)"

.SS "#define ADC_JOFR2_JOFFSET2   \fBADC_JOFR2_JOFFSET2_Msk\fP"
ADC group injected sequencer rank 2 offset value 
.SS "#define ADC_JOFR2_JOFFSET2_Msk   (0xFFFUL << \fBADC_JOFR2_JOFFSET2_Pos\fP)"
0x00000FFF 
.SS "#define ADC_JOFR2_JOFFSET2_Pos   (0U)"

.SS "#define ADC_JOFR3_JOFFSET3   \fBADC_JOFR3_JOFFSET3_Msk\fP"
ADC group injected sequencer rank 3 offset value 
.SS "#define ADC_JOFR3_JOFFSET3_Msk   (0xFFFUL << \fBADC_JOFR3_JOFFSET3_Pos\fP)"
0x00000FFF 
.SS "#define ADC_JOFR3_JOFFSET3_Pos   (0U)"

.SS "#define ADC_JOFR4_JOFFSET4   \fBADC_JOFR4_JOFFSET4_Msk\fP"
ADC group injected sequencer rank 4 offset value 
.SS "#define ADC_JOFR4_JOFFSET4_Msk   (0xFFFUL << \fBADC_JOFR4_JOFFSET4_Pos\fP)"
0x00000FFF 
.SS "#define ADC_JOFR4_JOFFSET4_Pos   (0U)"

.SS "#define ADC_JSQR_JL   \fBADC_JSQR_JL_Msk\fP"
ADC group injected sequencer scan length 
.SS "#define ADC_JSQR_JL_0   (0x1UL << \fBADC_JSQR_JL_Pos\fP)"
0x00100000 
.SS "#define ADC_JSQR_JL_1   (0x2UL << \fBADC_JSQR_JL_Pos\fP)"
0x00200000 
.SS "#define ADC_JSQR_JL_Msk   (0x3UL << \fBADC_JSQR_JL_Pos\fP)"
0x00300000 
.SS "#define ADC_JSQR_JL_Pos   (20U)"

.SS "#define ADC_JSQR_JSQ1   \fBADC_JSQR_JSQ1_Msk\fP"
ADC group injected sequencer rank 1 
.SS "#define ADC_JSQR_JSQ1_0   (0x01UL << \fBADC_JSQR_JSQ1_Pos\fP)"
0x00000001 
.SS "#define ADC_JSQR_JSQ1_1   (0x02UL << \fBADC_JSQR_JSQ1_Pos\fP)"
0x00000002 
.SS "#define ADC_JSQR_JSQ1_2   (0x04UL << \fBADC_JSQR_JSQ1_Pos\fP)"
0x00000004 
.SS "#define ADC_JSQR_JSQ1_3   (0x08UL << \fBADC_JSQR_JSQ1_Pos\fP)"
0x00000008 
.SS "#define ADC_JSQR_JSQ1_4   (0x10UL << \fBADC_JSQR_JSQ1_Pos\fP)"
0x00000010 
.SS "#define ADC_JSQR_JSQ1_Msk   (0x1FUL << \fBADC_JSQR_JSQ1_Pos\fP)"
0x0000001F 
.SS "#define ADC_JSQR_JSQ1_Pos   (0U)"

.SS "#define ADC_JSQR_JSQ2   \fBADC_JSQR_JSQ2_Msk\fP"
ADC group injected sequencer rank 2 
.SS "#define ADC_JSQR_JSQ2_0   (0x01UL << \fBADC_JSQR_JSQ2_Pos\fP)"
0x00000020 
.SS "#define ADC_JSQR_JSQ2_1   (0x02UL << \fBADC_JSQR_JSQ2_Pos\fP)"
0x00000040 
.SS "#define ADC_JSQR_JSQ2_2   (0x04UL << \fBADC_JSQR_JSQ2_Pos\fP)"
0x00000080 
.SS "#define ADC_JSQR_JSQ2_3   (0x08UL << \fBADC_JSQR_JSQ2_Pos\fP)"
0x00000100 
.SS "#define ADC_JSQR_JSQ2_4   (0x10UL << \fBADC_JSQR_JSQ2_Pos\fP)"
0x00000200 
.SS "#define ADC_JSQR_JSQ2_Msk   (0x1FUL << \fBADC_JSQR_JSQ2_Pos\fP)"
0x000003E0 
.SS "#define ADC_JSQR_JSQ2_Pos   (5U)"

.SS "#define ADC_JSQR_JSQ3   \fBADC_JSQR_JSQ3_Msk\fP"
ADC group injected sequencer rank 3 
.SS "#define ADC_JSQR_JSQ3_0   (0x01UL << \fBADC_JSQR_JSQ3_Pos\fP)"
0x00000400 
.SS "#define ADC_JSQR_JSQ3_1   (0x02UL << \fBADC_JSQR_JSQ3_Pos\fP)"
0x00000800 
.SS "#define ADC_JSQR_JSQ3_2   (0x04UL << \fBADC_JSQR_JSQ3_Pos\fP)"
0x00001000 
.SS "#define ADC_JSQR_JSQ3_3   (0x08UL << \fBADC_JSQR_JSQ3_Pos\fP)"
0x00002000 
.SS "#define ADC_JSQR_JSQ3_4   (0x10UL << \fBADC_JSQR_JSQ3_Pos\fP)"
0x00004000 
.SS "#define ADC_JSQR_JSQ3_Msk   (0x1FUL << \fBADC_JSQR_JSQ3_Pos\fP)"
0x00007C00 
.SS "#define ADC_JSQR_JSQ3_Pos   (10U)"

.SS "#define ADC_JSQR_JSQ4   \fBADC_JSQR_JSQ4_Msk\fP"
ADC group injected sequencer rank 4 
.SS "#define ADC_JSQR_JSQ4_0   (0x01UL << \fBADC_JSQR_JSQ4_Pos\fP)"
0x00008000 
.SS "#define ADC_JSQR_JSQ4_1   (0x02UL << \fBADC_JSQR_JSQ4_Pos\fP)"
0x00010000 
.SS "#define ADC_JSQR_JSQ4_2   (0x04UL << \fBADC_JSQR_JSQ4_Pos\fP)"
0x00020000 
.SS "#define ADC_JSQR_JSQ4_3   (0x08UL << \fBADC_JSQR_JSQ4_Pos\fP)"
0x00040000 
.SS "#define ADC_JSQR_JSQ4_4   (0x10UL << \fBADC_JSQR_JSQ4_Pos\fP)"
0x00080000 
.SS "#define ADC_JSQR_JSQ4_Msk   (0x1FUL << \fBADC_JSQR_JSQ4_Pos\fP)"
0x000F8000 
.SS "#define ADC_JSQR_JSQ4_Pos   (15U)"

.SS "#define ADC_LTR_LT   \fBADC_LTR_LT_Msk\fP"
ADC analog watchdog 1 threshold low 
.SS "#define ADC_LTR_LT_Msk   (0xFFFUL << \fBADC_LTR_LT_Pos\fP)"
0x00000FFF 
.SS "#define ADC_LTR_LT_Pos   (0U)"

.SS "#define ADC_MULTIMODE_SUPPORT"
ADC feature available only on specific devices: multimode available on devices with several ADC instances 
.SS "#define ADC_SMPR1_SMP10   \fBADC_SMPR1_SMP10_Msk\fP"
ADC channel 10 sampling time selection 
.br
 
.SS "#define ADC_SMPR1_SMP10_0   (0x1UL << \fBADC_SMPR1_SMP10_Pos\fP)"
0x00000001 
.SS "#define ADC_SMPR1_SMP10_1   (0x2UL << \fBADC_SMPR1_SMP10_Pos\fP)"
0x00000002 
.SS "#define ADC_SMPR1_SMP10_2   (0x4UL << \fBADC_SMPR1_SMP10_Pos\fP)"
0x00000004 
.SS "#define ADC_SMPR1_SMP10_Msk   (0x7UL << \fBADC_SMPR1_SMP10_Pos\fP)"
0x00000007 
.SS "#define ADC_SMPR1_SMP10_Pos   (0U)"

.SS "#define ADC_SMPR1_SMP11   \fBADC_SMPR1_SMP11_Msk\fP"
ADC channel 11 sampling time selection 
.br
 
.SS "#define ADC_SMPR1_SMP11_0   (0x1UL << \fBADC_SMPR1_SMP11_Pos\fP)"
0x00000008 
.SS "#define ADC_SMPR1_SMP11_1   (0x2UL << \fBADC_SMPR1_SMP11_Pos\fP)"
0x00000010 
.SS "#define ADC_SMPR1_SMP11_2   (0x4UL << \fBADC_SMPR1_SMP11_Pos\fP)"
0x00000020 
.SS "#define ADC_SMPR1_SMP11_Msk   (0x7UL << \fBADC_SMPR1_SMP11_Pos\fP)"
0x00000038 
.SS "#define ADC_SMPR1_SMP11_Pos   (3U)"

.SS "#define ADC_SMPR1_SMP12   \fBADC_SMPR1_SMP12_Msk\fP"
ADC channel 12 sampling time selection 
.br
 
.SS "#define ADC_SMPR1_SMP12_0   (0x1UL << \fBADC_SMPR1_SMP12_Pos\fP)"
0x00000040 
.SS "#define ADC_SMPR1_SMP12_1   (0x2UL << \fBADC_SMPR1_SMP12_Pos\fP)"
0x00000080 
.SS "#define ADC_SMPR1_SMP12_2   (0x4UL << \fBADC_SMPR1_SMP12_Pos\fP)"
0x00000100 
.SS "#define ADC_SMPR1_SMP12_Msk   (0x7UL << \fBADC_SMPR1_SMP12_Pos\fP)"
0x000001C0 
.SS "#define ADC_SMPR1_SMP12_Pos   (6U)"

.SS "#define ADC_SMPR1_SMP13   \fBADC_SMPR1_SMP13_Msk\fP"
ADC channel 13 sampling time selection 
.br
 
.SS "#define ADC_SMPR1_SMP13_0   (0x1UL << \fBADC_SMPR1_SMP13_Pos\fP)"
0x00000200 
.SS "#define ADC_SMPR1_SMP13_1   (0x2UL << \fBADC_SMPR1_SMP13_Pos\fP)"
0x00000400 
.SS "#define ADC_SMPR1_SMP13_2   (0x4UL << \fBADC_SMPR1_SMP13_Pos\fP)"
0x00000800 
.SS "#define ADC_SMPR1_SMP13_Msk   (0x7UL << \fBADC_SMPR1_SMP13_Pos\fP)"
0x00000E00 
.SS "#define ADC_SMPR1_SMP13_Pos   (9U)"

.SS "#define ADC_SMPR1_SMP14   \fBADC_SMPR1_SMP14_Msk\fP"
ADC channel 14 sampling time selection 
.br
 
.SS "#define ADC_SMPR1_SMP14_0   (0x1UL << \fBADC_SMPR1_SMP14_Pos\fP)"
0x00001000 
.SS "#define ADC_SMPR1_SMP14_1   (0x2UL << \fBADC_SMPR1_SMP14_Pos\fP)"
0x00002000 
.SS "#define ADC_SMPR1_SMP14_2   (0x4UL << \fBADC_SMPR1_SMP14_Pos\fP)"
0x00004000 
.SS "#define ADC_SMPR1_SMP14_Msk   (0x7UL << \fBADC_SMPR1_SMP14_Pos\fP)"
0x00007000 
.SS "#define ADC_SMPR1_SMP14_Pos   (12U)"

.SS "#define ADC_SMPR1_SMP15   \fBADC_SMPR1_SMP15_Msk\fP"
ADC channel 15 sampling time selection 
.br
 
.SS "#define ADC_SMPR1_SMP15_0   (0x1UL << \fBADC_SMPR1_SMP15_Pos\fP)"
0x00008000 
.SS "#define ADC_SMPR1_SMP15_1   (0x2UL << \fBADC_SMPR1_SMP15_Pos\fP)"
0x00010000 
.SS "#define ADC_SMPR1_SMP15_2   (0x4UL << \fBADC_SMPR1_SMP15_Pos\fP)"
0x00020000 
.SS "#define ADC_SMPR1_SMP15_Msk   (0x7UL << \fBADC_SMPR1_SMP15_Pos\fP)"
0x00038000 
.SS "#define ADC_SMPR1_SMP15_Pos   (15U)"

.SS "#define ADC_SMPR1_SMP16   \fBADC_SMPR1_SMP16_Msk\fP"
ADC channel 16 sampling time selection 
.br
 
.SS "#define ADC_SMPR1_SMP16_0   (0x1UL << \fBADC_SMPR1_SMP16_Pos\fP)"
0x00040000 
.SS "#define ADC_SMPR1_SMP16_1   (0x2UL << \fBADC_SMPR1_SMP16_Pos\fP)"
0x00080000 
.SS "#define ADC_SMPR1_SMP16_2   (0x4UL << \fBADC_SMPR1_SMP16_Pos\fP)"
0x00100000 
.SS "#define ADC_SMPR1_SMP16_Msk   (0x7UL << \fBADC_SMPR1_SMP16_Pos\fP)"
0x001C0000 
.SS "#define ADC_SMPR1_SMP16_Pos   (18U)"

.SS "#define ADC_SMPR1_SMP17   \fBADC_SMPR1_SMP17_Msk\fP"
ADC channel 17 sampling time selection 
.br
 
.SS "#define ADC_SMPR1_SMP17_0   (0x1UL << \fBADC_SMPR1_SMP17_Pos\fP)"
0x00200000 
.SS "#define ADC_SMPR1_SMP17_1   (0x2UL << \fBADC_SMPR1_SMP17_Pos\fP)"
0x00400000 
.SS "#define ADC_SMPR1_SMP17_2   (0x4UL << \fBADC_SMPR1_SMP17_Pos\fP)"
0x00800000 
.SS "#define ADC_SMPR1_SMP17_Msk   (0x7UL << \fBADC_SMPR1_SMP17_Pos\fP)"
0x00E00000 
.SS "#define ADC_SMPR1_SMP17_Pos   (21U)"

.SS "#define ADC_SMPR2_SMP0   \fBADC_SMPR2_SMP0_Msk\fP"
ADC channel 0 sampling time selection 
.br
 
.SS "#define ADC_SMPR2_SMP0_0   (0x1UL << \fBADC_SMPR2_SMP0_Pos\fP)"
0x00000001 
.SS "#define ADC_SMPR2_SMP0_1   (0x2UL << \fBADC_SMPR2_SMP0_Pos\fP)"
0x00000002 
.SS "#define ADC_SMPR2_SMP0_2   (0x4UL << \fBADC_SMPR2_SMP0_Pos\fP)"
0x00000004 
.SS "#define ADC_SMPR2_SMP0_Msk   (0x7UL << \fBADC_SMPR2_SMP0_Pos\fP)"
0x00000007 
.SS "#define ADC_SMPR2_SMP0_Pos   (0U)"

.SS "#define ADC_SMPR2_SMP1   \fBADC_SMPR2_SMP1_Msk\fP"
ADC channel 1 sampling time selection 
.br
 
.SS "#define ADC_SMPR2_SMP1_0   (0x1UL << \fBADC_SMPR2_SMP1_Pos\fP)"
0x00000008 
.SS "#define ADC_SMPR2_SMP1_1   (0x2UL << \fBADC_SMPR2_SMP1_Pos\fP)"
0x00000010 
.SS "#define ADC_SMPR2_SMP1_2   (0x4UL << \fBADC_SMPR2_SMP1_Pos\fP)"
0x00000020 
.SS "#define ADC_SMPR2_SMP1_Msk   (0x7UL << \fBADC_SMPR2_SMP1_Pos\fP)"
0x00000038 
.SS "#define ADC_SMPR2_SMP1_Pos   (3U)"

.SS "#define ADC_SMPR2_SMP2   \fBADC_SMPR2_SMP2_Msk\fP"
ADC channel 2 sampling time selection 
.br
 
.SS "#define ADC_SMPR2_SMP2_0   (0x1UL << \fBADC_SMPR2_SMP2_Pos\fP)"
0x00000040 
.SS "#define ADC_SMPR2_SMP2_1   (0x2UL << \fBADC_SMPR2_SMP2_Pos\fP)"
0x00000080 
.SS "#define ADC_SMPR2_SMP2_2   (0x4UL << \fBADC_SMPR2_SMP2_Pos\fP)"
0x00000100 
.SS "#define ADC_SMPR2_SMP2_Msk   (0x7UL << \fBADC_SMPR2_SMP2_Pos\fP)"
0x000001C0 
.SS "#define ADC_SMPR2_SMP2_Pos   (6U)"

.SS "#define ADC_SMPR2_SMP3   \fBADC_SMPR2_SMP3_Msk\fP"
ADC channel 3 sampling time selection 
.br
 
.SS "#define ADC_SMPR2_SMP3_0   (0x1UL << \fBADC_SMPR2_SMP3_Pos\fP)"
0x00000200 
.SS "#define ADC_SMPR2_SMP3_1   (0x2UL << \fBADC_SMPR2_SMP3_Pos\fP)"
0x00000400 
.SS "#define ADC_SMPR2_SMP3_2   (0x4UL << \fBADC_SMPR2_SMP3_Pos\fP)"
0x00000800 
.SS "#define ADC_SMPR2_SMP3_Msk   (0x7UL << \fBADC_SMPR2_SMP3_Pos\fP)"
0x00000E00 
.SS "#define ADC_SMPR2_SMP3_Pos   (9U)"

.SS "#define ADC_SMPR2_SMP4   \fBADC_SMPR2_SMP4_Msk\fP"
ADC channel 4 sampling time selection 
.br
 
.SS "#define ADC_SMPR2_SMP4_0   (0x1UL << \fBADC_SMPR2_SMP4_Pos\fP)"
0x00001000 
.SS "#define ADC_SMPR2_SMP4_1   (0x2UL << \fBADC_SMPR2_SMP4_Pos\fP)"
0x00002000 
.SS "#define ADC_SMPR2_SMP4_2   (0x4UL << \fBADC_SMPR2_SMP4_Pos\fP)"
0x00004000 
.SS "#define ADC_SMPR2_SMP4_Msk   (0x7UL << \fBADC_SMPR2_SMP4_Pos\fP)"
0x00007000 
.SS "#define ADC_SMPR2_SMP4_Pos   (12U)"

.SS "#define ADC_SMPR2_SMP5   \fBADC_SMPR2_SMP5_Msk\fP"
ADC channel 5 sampling time selection 
.br
 
.SS "#define ADC_SMPR2_SMP5_0   (0x1UL << \fBADC_SMPR2_SMP5_Pos\fP)"
0x00008000 
.SS "#define ADC_SMPR2_SMP5_1   (0x2UL << \fBADC_SMPR2_SMP5_Pos\fP)"
0x00010000 
.SS "#define ADC_SMPR2_SMP5_2   (0x4UL << \fBADC_SMPR2_SMP5_Pos\fP)"
0x00020000 
.SS "#define ADC_SMPR2_SMP5_Msk   (0x7UL << \fBADC_SMPR2_SMP5_Pos\fP)"
0x00038000 
.SS "#define ADC_SMPR2_SMP5_Pos   (15U)"

.SS "#define ADC_SMPR2_SMP6   \fBADC_SMPR2_SMP6_Msk\fP"
ADC channel 6 sampling time selection 
.br
 
.SS "#define ADC_SMPR2_SMP6_0   (0x1UL << \fBADC_SMPR2_SMP6_Pos\fP)"
0x00040000 
.SS "#define ADC_SMPR2_SMP6_1   (0x2UL << \fBADC_SMPR2_SMP6_Pos\fP)"
0x00080000 
.SS "#define ADC_SMPR2_SMP6_2   (0x4UL << \fBADC_SMPR2_SMP6_Pos\fP)"
0x00100000 
.SS "#define ADC_SMPR2_SMP6_Msk   (0x7UL << \fBADC_SMPR2_SMP6_Pos\fP)"
0x001C0000 
.SS "#define ADC_SMPR2_SMP6_Pos   (18U)"

.SS "#define ADC_SMPR2_SMP7   \fBADC_SMPR2_SMP7_Msk\fP"
ADC channel 7 sampling time selection 
.br
 
.SS "#define ADC_SMPR2_SMP7_0   (0x1UL << \fBADC_SMPR2_SMP7_Pos\fP)"
0x00200000 
.SS "#define ADC_SMPR2_SMP7_1   (0x2UL << \fBADC_SMPR2_SMP7_Pos\fP)"
0x00400000 
.SS "#define ADC_SMPR2_SMP7_2   (0x4UL << \fBADC_SMPR2_SMP7_Pos\fP)"
0x00800000 
.SS "#define ADC_SMPR2_SMP7_Msk   (0x7UL << \fBADC_SMPR2_SMP7_Pos\fP)"
0x00E00000 
.SS "#define ADC_SMPR2_SMP7_Pos   (21U)"

.SS "#define ADC_SMPR2_SMP8   \fBADC_SMPR2_SMP8_Msk\fP"
ADC channel 8 sampling time selection 
.br
 
.SS "#define ADC_SMPR2_SMP8_0   (0x1UL << \fBADC_SMPR2_SMP8_Pos\fP)"
0x01000000 
.SS "#define ADC_SMPR2_SMP8_1   (0x2UL << \fBADC_SMPR2_SMP8_Pos\fP)"
0x02000000 
.SS "#define ADC_SMPR2_SMP8_2   (0x4UL << \fBADC_SMPR2_SMP8_Pos\fP)"
0x04000000 
.SS "#define ADC_SMPR2_SMP8_Msk   (0x7UL << \fBADC_SMPR2_SMP8_Pos\fP)"
0x07000000 
.SS "#define ADC_SMPR2_SMP8_Pos   (24U)"

.SS "#define ADC_SMPR2_SMP9   \fBADC_SMPR2_SMP9_Msk\fP"
ADC channel 9 sampling time selection 
.br
 
.SS "#define ADC_SMPR2_SMP9_0   (0x1UL << \fBADC_SMPR2_SMP9_Pos\fP)"
0x08000000 
.SS "#define ADC_SMPR2_SMP9_1   (0x2UL << \fBADC_SMPR2_SMP9_Pos\fP)"
0x10000000 
.SS "#define ADC_SMPR2_SMP9_2   (0x4UL << \fBADC_SMPR2_SMP9_Pos\fP)"
0x20000000 
.SS "#define ADC_SMPR2_SMP9_Msk   (0x7UL << \fBADC_SMPR2_SMP9_Pos\fP)"
0x38000000 
.SS "#define ADC_SMPR2_SMP9_Pos   (27U)"

.SS "#define ADC_SQR1_L   \fBADC_SQR1_L_Msk\fP"
ADC group regular sequencer scan length 
.SS "#define ADC_SQR1_L_0   (0x1UL << \fBADC_SQR1_L_Pos\fP)"
0x00100000 
.SS "#define ADC_SQR1_L_1   (0x2UL << \fBADC_SQR1_L_Pos\fP)"
0x00200000 
.SS "#define ADC_SQR1_L_2   (0x4UL << \fBADC_SQR1_L_Pos\fP)"
0x00400000 
.SS "#define ADC_SQR1_L_3   (0x8UL << \fBADC_SQR1_L_Pos\fP)"
0x00800000 
.SS "#define ADC_SQR1_L_Msk   (0xFUL << \fBADC_SQR1_L_Pos\fP)"
0x00F00000 
.SS "#define ADC_SQR1_L_Pos   (20U)"

.SS "#define ADC_SQR1_SQ13   \fBADC_SQR1_SQ13_Msk\fP"
ADC group regular sequencer rank 13 
.SS "#define ADC_SQR1_SQ13_0   (0x01UL << \fBADC_SQR1_SQ13_Pos\fP)"
0x00000001 
.SS "#define ADC_SQR1_SQ13_1   (0x02UL << \fBADC_SQR1_SQ13_Pos\fP)"
0x00000002 
.SS "#define ADC_SQR1_SQ13_2   (0x04UL << \fBADC_SQR1_SQ13_Pos\fP)"
0x00000004 
.SS "#define ADC_SQR1_SQ13_3   (0x08UL << \fBADC_SQR1_SQ13_Pos\fP)"
0x00000008 
.SS "#define ADC_SQR1_SQ13_4   (0x10UL << \fBADC_SQR1_SQ13_Pos\fP)"
0x00000010 
.SS "#define ADC_SQR1_SQ13_Msk   (0x1FUL << \fBADC_SQR1_SQ13_Pos\fP)"
0x0000001F 
.SS "#define ADC_SQR1_SQ13_Pos   (0U)"

.SS "#define ADC_SQR1_SQ14   \fBADC_SQR1_SQ14_Msk\fP"
ADC group regular sequencer rank 14 
.SS "#define ADC_SQR1_SQ14_0   (0x01UL << \fBADC_SQR1_SQ14_Pos\fP)"
0x00000020 
.SS "#define ADC_SQR1_SQ14_1   (0x02UL << \fBADC_SQR1_SQ14_Pos\fP)"
0x00000040 
.SS "#define ADC_SQR1_SQ14_2   (0x04UL << \fBADC_SQR1_SQ14_Pos\fP)"
0x00000080 
.SS "#define ADC_SQR1_SQ14_3   (0x08UL << \fBADC_SQR1_SQ14_Pos\fP)"
0x00000100 
.SS "#define ADC_SQR1_SQ14_4   (0x10UL << \fBADC_SQR1_SQ14_Pos\fP)"
0x00000200 
.SS "#define ADC_SQR1_SQ14_Msk   (0x1FUL << \fBADC_SQR1_SQ14_Pos\fP)"
0x000003E0 
.SS "#define ADC_SQR1_SQ14_Pos   (5U)"

.SS "#define ADC_SQR1_SQ15   \fBADC_SQR1_SQ15_Msk\fP"
ADC group regular sequencer rank 15 
.SS "#define ADC_SQR1_SQ15_0   (0x01UL << \fBADC_SQR1_SQ15_Pos\fP)"
0x00000400 
.SS "#define ADC_SQR1_SQ15_1   (0x02UL << \fBADC_SQR1_SQ15_Pos\fP)"
0x00000800 
.SS "#define ADC_SQR1_SQ15_2   (0x04UL << \fBADC_SQR1_SQ15_Pos\fP)"
0x00001000 
.SS "#define ADC_SQR1_SQ15_3   (0x08UL << \fBADC_SQR1_SQ15_Pos\fP)"
0x00002000 
.SS "#define ADC_SQR1_SQ15_4   (0x10UL << \fBADC_SQR1_SQ15_Pos\fP)"
0x00004000 
.SS "#define ADC_SQR1_SQ15_Msk   (0x1FUL << \fBADC_SQR1_SQ15_Pos\fP)"
0x00007C00 
.SS "#define ADC_SQR1_SQ15_Pos   (10U)"

.SS "#define ADC_SQR1_SQ16   \fBADC_SQR1_SQ16_Msk\fP"
ADC group regular sequencer rank 16 
.SS "#define ADC_SQR1_SQ16_0   (0x01UL << \fBADC_SQR1_SQ16_Pos\fP)"
0x00008000 
.SS "#define ADC_SQR1_SQ16_1   (0x02UL << \fBADC_SQR1_SQ16_Pos\fP)"
0x00010000 
.SS "#define ADC_SQR1_SQ16_2   (0x04UL << \fBADC_SQR1_SQ16_Pos\fP)"
0x00020000 
.SS "#define ADC_SQR1_SQ16_3   (0x08UL << \fBADC_SQR1_SQ16_Pos\fP)"
0x00040000 
.SS "#define ADC_SQR1_SQ16_4   (0x10UL << \fBADC_SQR1_SQ16_Pos\fP)"
0x00080000 
.SS "#define ADC_SQR1_SQ16_Msk   (0x1FUL << \fBADC_SQR1_SQ16_Pos\fP)"
0x000F8000 
.SS "#define ADC_SQR1_SQ16_Pos   (15U)"

.SS "#define ADC_SQR2_SQ10   \fBADC_SQR2_SQ10_Msk\fP"
ADC group regular sequencer rank 10 
.SS "#define ADC_SQR2_SQ10_0   (0x01UL << \fBADC_SQR2_SQ10_Pos\fP)"
0x00008000 
.SS "#define ADC_SQR2_SQ10_1   (0x02UL << \fBADC_SQR2_SQ10_Pos\fP)"
0x00010000 
.SS "#define ADC_SQR2_SQ10_2   (0x04UL << \fBADC_SQR2_SQ10_Pos\fP)"
0x00020000 
.SS "#define ADC_SQR2_SQ10_3   (0x08UL << \fBADC_SQR2_SQ10_Pos\fP)"
0x00040000 
.SS "#define ADC_SQR2_SQ10_4   (0x10UL << \fBADC_SQR2_SQ10_Pos\fP)"
0x00080000 
.SS "#define ADC_SQR2_SQ10_Msk   (0x1FUL << \fBADC_SQR2_SQ10_Pos\fP)"
0x000F8000 
.SS "#define ADC_SQR2_SQ10_Pos   (15U)"

.SS "#define ADC_SQR2_SQ11   \fBADC_SQR2_SQ11_Msk\fP"
ADC group regular sequencer rank 1 
.SS "#define ADC_SQR2_SQ11_0   (0x01UL << \fBADC_SQR2_SQ11_Pos\fP)"
0x00100000 
.SS "#define ADC_SQR2_SQ11_1   (0x02UL << \fBADC_SQR2_SQ11_Pos\fP)"
0x00200000 
.SS "#define ADC_SQR2_SQ11_2   (0x04UL << \fBADC_SQR2_SQ11_Pos\fP)"
0x00400000 
.SS "#define ADC_SQR2_SQ11_3   (0x08UL << \fBADC_SQR2_SQ11_Pos\fP)"
0x00800000 
.SS "#define ADC_SQR2_SQ11_4   (0x10UL << \fBADC_SQR2_SQ11_Pos\fP)"
0x01000000 
.SS "#define ADC_SQR2_SQ11_Msk   (0x1FUL << \fBADC_SQR2_SQ11_Pos\fP)"
0x01F00000 
.SS "#define ADC_SQR2_SQ11_Pos   (20U)"

.SS "#define ADC_SQR2_SQ12   \fBADC_SQR2_SQ12_Msk\fP"
ADC group regular sequencer rank 12 
.SS "#define ADC_SQR2_SQ12_0   (0x01UL << \fBADC_SQR2_SQ12_Pos\fP)"
0x02000000 
.SS "#define ADC_SQR2_SQ12_1   (0x02UL << \fBADC_SQR2_SQ12_Pos\fP)"
0x04000000 
.SS "#define ADC_SQR2_SQ12_2   (0x04UL << \fBADC_SQR2_SQ12_Pos\fP)"
0x08000000 
.SS "#define ADC_SQR2_SQ12_3   (0x08UL << \fBADC_SQR2_SQ12_Pos\fP)"
0x10000000 
.SS "#define ADC_SQR2_SQ12_4   (0x10UL << \fBADC_SQR2_SQ12_Pos\fP)"
0x20000000 
.SS "#define ADC_SQR2_SQ12_Msk   (0x1FUL << \fBADC_SQR2_SQ12_Pos\fP)"
0x3E000000 
.SS "#define ADC_SQR2_SQ12_Pos   (25U)"

.SS "#define ADC_SQR2_SQ7   \fBADC_SQR2_SQ7_Msk\fP"
ADC group regular sequencer rank 7 
.SS "#define ADC_SQR2_SQ7_0   (0x01UL << \fBADC_SQR2_SQ7_Pos\fP)"
0x00000001 
.SS "#define ADC_SQR2_SQ7_1   (0x02UL << \fBADC_SQR2_SQ7_Pos\fP)"
0x00000002 
.SS "#define ADC_SQR2_SQ7_2   (0x04UL << \fBADC_SQR2_SQ7_Pos\fP)"
0x00000004 
.SS "#define ADC_SQR2_SQ7_3   (0x08UL << \fBADC_SQR2_SQ7_Pos\fP)"
0x00000008 
.SS "#define ADC_SQR2_SQ7_4   (0x10UL << \fBADC_SQR2_SQ7_Pos\fP)"
0x00000010 
.SS "#define ADC_SQR2_SQ7_Msk   (0x1FUL << \fBADC_SQR2_SQ7_Pos\fP)"
0x0000001F 
.SS "#define ADC_SQR2_SQ7_Pos   (0U)"

.SS "#define ADC_SQR2_SQ8   \fBADC_SQR2_SQ8_Msk\fP"
ADC group regular sequencer rank 8 
.SS "#define ADC_SQR2_SQ8_0   (0x01UL << \fBADC_SQR2_SQ8_Pos\fP)"
0x00000020 
.SS "#define ADC_SQR2_SQ8_1   (0x02UL << \fBADC_SQR2_SQ8_Pos\fP)"
0x00000040 
.SS "#define ADC_SQR2_SQ8_2   (0x04UL << \fBADC_SQR2_SQ8_Pos\fP)"
0x00000080 
.SS "#define ADC_SQR2_SQ8_3   (0x08UL << \fBADC_SQR2_SQ8_Pos\fP)"
0x00000100 
.SS "#define ADC_SQR2_SQ8_4   (0x10UL << \fBADC_SQR2_SQ8_Pos\fP)"
0x00000200 
.SS "#define ADC_SQR2_SQ8_Msk   (0x1FUL << \fBADC_SQR2_SQ8_Pos\fP)"
0x000003E0 
.SS "#define ADC_SQR2_SQ8_Pos   (5U)"

.SS "#define ADC_SQR2_SQ9   \fBADC_SQR2_SQ9_Msk\fP"
ADC group regular sequencer rank 9 
.SS "#define ADC_SQR2_SQ9_0   (0x01UL << \fBADC_SQR2_SQ9_Pos\fP)"
0x00000400 
.SS "#define ADC_SQR2_SQ9_1   (0x02UL << \fBADC_SQR2_SQ9_Pos\fP)"
0x00000800 
.SS "#define ADC_SQR2_SQ9_2   (0x04UL << \fBADC_SQR2_SQ9_Pos\fP)"
0x00001000 
.SS "#define ADC_SQR2_SQ9_3   (0x08UL << \fBADC_SQR2_SQ9_Pos\fP)"
0x00002000 
.SS "#define ADC_SQR2_SQ9_4   (0x10UL << \fBADC_SQR2_SQ9_Pos\fP)"
0x00004000 
.SS "#define ADC_SQR2_SQ9_Msk   (0x1FUL << \fBADC_SQR2_SQ9_Pos\fP)"
0x00007C00 
.SS "#define ADC_SQR2_SQ9_Pos   (10U)"

.SS "#define ADC_SQR3_SQ1   \fBADC_SQR3_SQ1_Msk\fP"
ADC group regular sequencer rank 1 
.SS "#define ADC_SQR3_SQ1_0   (0x01UL << \fBADC_SQR3_SQ1_Pos\fP)"
0x00000001 
.SS "#define ADC_SQR3_SQ1_1   (0x02UL << \fBADC_SQR3_SQ1_Pos\fP)"
0x00000002 
.SS "#define ADC_SQR3_SQ1_2   (0x04UL << \fBADC_SQR3_SQ1_Pos\fP)"
0x00000004 
.SS "#define ADC_SQR3_SQ1_3   (0x08UL << \fBADC_SQR3_SQ1_Pos\fP)"
0x00000008 
.SS "#define ADC_SQR3_SQ1_4   (0x10UL << \fBADC_SQR3_SQ1_Pos\fP)"
0x00000010 
.SS "#define ADC_SQR3_SQ1_Msk   (0x1FUL << \fBADC_SQR3_SQ1_Pos\fP)"
0x0000001F 
.SS "#define ADC_SQR3_SQ1_Pos   (0U)"

.SS "#define ADC_SQR3_SQ2   \fBADC_SQR3_SQ2_Msk\fP"
ADC group regular sequencer rank 2 
.SS "#define ADC_SQR3_SQ2_0   (0x01UL << \fBADC_SQR3_SQ2_Pos\fP)"
0x00000020 
.SS "#define ADC_SQR3_SQ2_1   (0x02UL << \fBADC_SQR3_SQ2_Pos\fP)"
0x00000040 
.SS "#define ADC_SQR3_SQ2_2   (0x04UL << \fBADC_SQR3_SQ2_Pos\fP)"
0x00000080 
.SS "#define ADC_SQR3_SQ2_3   (0x08UL << \fBADC_SQR3_SQ2_Pos\fP)"
0x00000100 
.SS "#define ADC_SQR3_SQ2_4   (0x10UL << \fBADC_SQR3_SQ2_Pos\fP)"
0x00000200 
.SS "#define ADC_SQR3_SQ2_Msk   (0x1FUL << \fBADC_SQR3_SQ2_Pos\fP)"
0x000003E0 
.SS "#define ADC_SQR3_SQ2_Pos   (5U)"

.SS "#define ADC_SQR3_SQ3   \fBADC_SQR3_SQ3_Msk\fP"
ADC group regular sequencer rank 3 
.SS "#define ADC_SQR3_SQ3_0   (0x01UL << \fBADC_SQR3_SQ3_Pos\fP)"
0x00000400 
.SS "#define ADC_SQR3_SQ3_1   (0x02UL << \fBADC_SQR3_SQ3_Pos\fP)"
0x00000800 
.SS "#define ADC_SQR3_SQ3_2   (0x04UL << \fBADC_SQR3_SQ3_Pos\fP)"
0x00001000 
.SS "#define ADC_SQR3_SQ3_3   (0x08UL << \fBADC_SQR3_SQ3_Pos\fP)"
0x00002000 
.SS "#define ADC_SQR3_SQ3_4   (0x10UL << \fBADC_SQR3_SQ3_Pos\fP)"
0x00004000 
.SS "#define ADC_SQR3_SQ3_Msk   (0x1FUL << \fBADC_SQR3_SQ3_Pos\fP)"
0x00007C00 
.SS "#define ADC_SQR3_SQ3_Pos   (10U)"

.SS "#define ADC_SQR3_SQ4   \fBADC_SQR3_SQ4_Msk\fP"
ADC group regular sequencer rank 4 
.SS "#define ADC_SQR3_SQ4_0   (0x01UL << \fBADC_SQR3_SQ4_Pos\fP)"
0x00008000 
.SS "#define ADC_SQR3_SQ4_1   (0x02UL << \fBADC_SQR3_SQ4_Pos\fP)"
0x00010000 
.SS "#define ADC_SQR3_SQ4_2   (0x04UL << \fBADC_SQR3_SQ4_Pos\fP)"
0x00020000 
.SS "#define ADC_SQR3_SQ4_3   (0x08UL << \fBADC_SQR3_SQ4_Pos\fP)"
0x00040000 
.SS "#define ADC_SQR3_SQ4_4   (0x10UL << \fBADC_SQR3_SQ4_Pos\fP)"
0x00080000 
.SS "#define ADC_SQR3_SQ4_Msk   (0x1FUL << \fBADC_SQR3_SQ4_Pos\fP)"
0x000F8000 
.SS "#define ADC_SQR3_SQ4_Pos   (15U)"

.SS "#define ADC_SQR3_SQ5   \fBADC_SQR3_SQ5_Msk\fP"
ADC group regular sequencer rank 5 
.SS "#define ADC_SQR3_SQ5_0   (0x01UL << \fBADC_SQR3_SQ5_Pos\fP)"
0x00100000 
.SS "#define ADC_SQR3_SQ5_1   (0x02UL << \fBADC_SQR3_SQ5_Pos\fP)"
0x00200000 
.SS "#define ADC_SQR3_SQ5_2   (0x04UL << \fBADC_SQR3_SQ5_Pos\fP)"
0x00400000 
.SS "#define ADC_SQR3_SQ5_3   (0x08UL << \fBADC_SQR3_SQ5_Pos\fP)"
0x00800000 
.SS "#define ADC_SQR3_SQ5_4   (0x10UL << \fBADC_SQR3_SQ5_Pos\fP)"
0x01000000 
.SS "#define ADC_SQR3_SQ5_Msk   (0x1FUL << \fBADC_SQR3_SQ5_Pos\fP)"
0x01F00000 
.SS "#define ADC_SQR3_SQ5_Pos   (20U)"

.SS "#define ADC_SQR3_SQ6   \fBADC_SQR3_SQ6_Msk\fP"
ADC group regular sequencer rank 6 
.SS "#define ADC_SQR3_SQ6_0   (0x01UL << \fBADC_SQR3_SQ6_Pos\fP)"
0x02000000 
.SS "#define ADC_SQR3_SQ6_1   (0x02UL << \fBADC_SQR3_SQ6_Pos\fP)"
0x04000000 
.SS "#define ADC_SQR3_SQ6_2   (0x04UL << \fBADC_SQR3_SQ6_Pos\fP)"
0x08000000 
.SS "#define ADC_SQR3_SQ6_3   (0x08UL << \fBADC_SQR3_SQ6_Pos\fP)"
0x10000000 
.SS "#define ADC_SQR3_SQ6_4   (0x10UL << \fBADC_SQR3_SQ6_Pos\fP)"
0x20000000 
.SS "#define ADC_SQR3_SQ6_Msk   (0x1FUL << \fBADC_SQR3_SQ6_Pos\fP)"
0x3E000000 
.SS "#define ADC_SQR3_SQ6_Pos   (25U)"

.SS "#define ADC_SR_AWD   \fBADC_SR_AWD_Msk\fP"
ADC analog watchdog 1 flag 
.SS "#define ADC_SR_AWD_Msk   (0x1UL << \fBADC_SR_AWD_Pos\fP)"
0x00000001 
.SS "#define ADC_SR_AWD_Pos   (0U)"

.SS "#define ADC_SR_EOC   (\fBADC_SR_EOS\fP)"

.SS "#define ADC_SR_EOS   \fBADC_SR_EOS_Msk\fP"
ADC group regular end of sequence conversions flag 
.SS "#define ADC_SR_EOS_Msk   (0x1UL << \fBADC_SR_EOS_Pos\fP)"
0x00000002 
.SS "#define ADC_SR_EOS_Pos   (1U)"

.SS "#define ADC_SR_JEOC   (\fBADC_SR_JEOS\fP)"

.SS "#define ADC_SR_JEOS   \fBADC_SR_JEOS_Msk\fP"
ADC group injected end of sequence conversions flag 
.SS "#define ADC_SR_JEOS_Msk   (0x1UL << \fBADC_SR_JEOS_Pos\fP)"
0x00000004 
.SS "#define ADC_SR_JEOS_Pos   (2U)"

.SS "#define ADC_SR_JSTRT   \fBADC_SR_JSTRT_Msk\fP"
ADC group injected conversion start flag 
.SS "#define ADC_SR_JSTRT_Msk   (0x1UL << \fBADC_SR_JSTRT_Pos\fP)"
0x00000008 
.SS "#define ADC_SR_JSTRT_Pos   (3U)"

.SS "#define ADC_SR_STRT   \fBADC_SR_STRT_Msk\fP"
ADC group regular conversion start flag 
.SS "#define ADC_SR_STRT_Msk   (0x1UL << \fBADC_SR_STRT_Pos\fP)"
0x00000010 
.SS "#define ADC_SR_STRT_Pos   (4U)"

.SS "#define AFIO_EVCR_EVOE   \fBAFIO_EVCR_EVOE_Msk\fP"
Event Output Enable 
.SS "#define AFIO_EVCR_EVOE_Msk   (0x1UL << \fBAFIO_EVCR_EVOE_Pos\fP)"
0x00000080 
.SS "#define AFIO_EVCR_EVOE_Pos   (7U)"

.SS "#define AFIO_EVCR_PIN   \fBAFIO_EVCR_PIN_Msk\fP"
PIN[3:0] bits (Pin selection) 
.SS "#define AFIO_EVCR_PIN_0   (0x1UL << \fBAFIO_EVCR_PIN_Pos\fP)"
0x00000001 
.SS "#define AFIO_EVCR_PIN_1   (0x2UL << \fBAFIO_EVCR_PIN_Pos\fP)"
0x00000002 
.SS "#define AFIO_EVCR_PIN_2   (0x4UL << \fBAFIO_EVCR_PIN_Pos\fP)"
0x00000004 
.SS "#define AFIO_EVCR_PIN_3   (0x8UL << \fBAFIO_EVCR_PIN_Pos\fP)"
0x00000008 PIN configuration 
.SS "#define AFIO_EVCR_PIN_Msk   (0xFUL << \fBAFIO_EVCR_PIN_Pos\fP)"
0x0000000F 
.SS "#define AFIO_EVCR_PIN_Pos   (0U)"

.SS "#define AFIO_EVCR_PIN_PX0   0x00000000U"
Pin 0 selected 
.SS "#define AFIO_EVCR_PIN_PX1   \fBAFIO_EVCR_PIN_PX1_Msk\fP"
Pin 1 selected 
.SS "#define AFIO_EVCR_PIN_PX10   \fBAFIO_EVCR_PIN_PX10_Msk\fP"
Pin 10 selected 
.SS "#define AFIO_EVCR_PIN_PX10_Msk   (0x5UL << \fBAFIO_EVCR_PIN_PX10_Pos\fP)"
0x0000000A 
.SS "#define AFIO_EVCR_PIN_PX10_Pos   (1U)"

.SS "#define AFIO_EVCR_PIN_PX11   \fBAFIO_EVCR_PIN_PX11_Msk\fP"
Pin 11 selected 
.SS "#define AFIO_EVCR_PIN_PX11_Msk   (0xBUL << \fBAFIO_EVCR_PIN_PX11_Pos\fP)"
0x0000000B 
.SS "#define AFIO_EVCR_PIN_PX11_Pos   (0U)"

.SS "#define AFIO_EVCR_PIN_PX12   \fBAFIO_EVCR_PIN_PX12_Msk\fP"
Pin 12 selected 
.SS "#define AFIO_EVCR_PIN_PX12_Msk   (0x3UL << \fBAFIO_EVCR_PIN_PX12_Pos\fP)"
0x0000000C 
.SS "#define AFIO_EVCR_PIN_PX12_Pos   (2U)"

.SS "#define AFIO_EVCR_PIN_PX13   \fBAFIO_EVCR_PIN_PX13_Msk\fP"
Pin 13 selected 
.SS "#define AFIO_EVCR_PIN_PX13_Msk   (0xDUL << \fBAFIO_EVCR_PIN_PX13_Pos\fP)"
0x0000000D 
.SS "#define AFIO_EVCR_PIN_PX13_Pos   (0U)"

.SS "#define AFIO_EVCR_PIN_PX14   \fBAFIO_EVCR_PIN_PX14_Msk\fP"
Pin 14 selected 
.SS "#define AFIO_EVCR_PIN_PX14_Msk   (0x7UL << \fBAFIO_EVCR_PIN_PX14_Pos\fP)"
0x0000000E 
.SS "#define AFIO_EVCR_PIN_PX14_Pos   (1U)"

.SS "#define AFIO_EVCR_PIN_PX15   \fBAFIO_EVCR_PIN_PX15_Msk\fP"
Pin 15 selected 
.SS "#define AFIO_EVCR_PIN_PX15_Msk   (0xFUL << \fBAFIO_EVCR_PIN_PX15_Pos\fP)"
0x0000000F 
.SS "#define AFIO_EVCR_PIN_PX15_Pos   (0U)"

.SS "#define AFIO_EVCR_PIN_PX1_Msk   (0x1UL << \fBAFIO_EVCR_PIN_PX1_Pos\fP)"
0x00000001 
.SS "#define AFIO_EVCR_PIN_PX1_Pos   (0U)"

.SS "#define AFIO_EVCR_PIN_PX2   \fBAFIO_EVCR_PIN_PX2_Msk\fP"
Pin 2 selected 
.SS "#define AFIO_EVCR_PIN_PX2_Msk   (0x1UL << \fBAFIO_EVCR_PIN_PX2_Pos\fP)"
0x00000002 
.SS "#define AFIO_EVCR_PIN_PX2_Pos   (1U)"

.SS "#define AFIO_EVCR_PIN_PX3   \fBAFIO_EVCR_PIN_PX3_Msk\fP"
Pin 3 selected 
.SS "#define AFIO_EVCR_PIN_PX3_Msk   (0x3UL << \fBAFIO_EVCR_PIN_PX3_Pos\fP)"
0x00000003 
.SS "#define AFIO_EVCR_PIN_PX3_Pos   (0U)"

.SS "#define AFIO_EVCR_PIN_PX4   \fBAFIO_EVCR_PIN_PX4_Msk\fP"
Pin 4 selected 
.SS "#define AFIO_EVCR_PIN_PX4_Msk   (0x1UL << \fBAFIO_EVCR_PIN_PX4_Pos\fP)"
0x00000004 
.SS "#define AFIO_EVCR_PIN_PX4_Pos   (2U)"

.SS "#define AFIO_EVCR_PIN_PX5   \fBAFIO_EVCR_PIN_PX5_Msk\fP"
Pin 5 selected 
.SS "#define AFIO_EVCR_PIN_PX5_Msk   (0x5UL << \fBAFIO_EVCR_PIN_PX5_Pos\fP)"
0x00000005 
.SS "#define AFIO_EVCR_PIN_PX5_Pos   (0U)"

.SS "#define AFIO_EVCR_PIN_PX6   \fBAFIO_EVCR_PIN_PX6_Msk\fP"
Pin 6 selected 
.SS "#define AFIO_EVCR_PIN_PX6_Msk   (0x3UL << \fBAFIO_EVCR_PIN_PX6_Pos\fP)"
0x00000006 
.SS "#define AFIO_EVCR_PIN_PX6_Pos   (1U)"

.SS "#define AFIO_EVCR_PIN_PX7   \fBAFIO_EVCR_PIN_PX7_Msk\fP"
Pin 7 selected 
.SS "#define AFIO_EVCR_PIN_PX7_Msk   (0x7UL << \fBAFIO_EVCR_PIN_PX7_Pos\fP)"
0x00000007 
.SS "#define AFIO_EVCR_PIN_PX7_Pos   (0U)"

.SS "#define AFIO_EVCR_PIN_PX8   \fBAFIO_EVCR_PIN_PX8_Msk\fP"
Pin 8 selected 
.SS "#define AFIO_EVCR_PIN_PX8_Msk   (0x1UL << \fBAFIO_EVCR_PIN_PX8_Pos\fP)"
0x00000008 
.SS "#define AFIO_EVCR_PIN_PX8_Pos   (3U)"

.SS "#define AFIO_EVCR_PIN_PX9   \fBAFIO_EVCR_PIN_PX9_Msk\fP"
Pin 9 selected 
.SS "#define AFIO_EVCR_PIN_PX9_Msk   (0x9UL << \fBAFIO_EVCR_PIN_PX9_Pos\fP)"
0x00000009 
.SS "#define AFIO_EVCR_PIN_PX9_Pos   (0U)"

.SS "#define AFIO_EVCR_PORT   \fBAFIO_EVCR_PORT_Msk\fP"
PORT[2:0] bits (Port selection) 
.SS "#define AFIO_EVCR_PORT_0   (0x1UL << \fBAFIO_EVCR_PORT_Pos\fP)"
0x00000010 
.SS "#define AFIO_EVCR_PORT_1   (0x2UL << \fBAFIO_EVCR_PORT_Pos\fP)"
0x00000020 
.SS "#define AFIO_EVCR_PORT_2   (0x4UL << \fBAFIO_EVCR_PORT_Pos\fP)"
0x00000040 PORT configuration 
.SS "#define AFIO_EVCR_PORT_Msk   (0x7UL << \fBAFIO_EVCR_PORT_Pos\fP)"
0x00000070 
.SS "#define AFIO_EVCR_PORT_PA   0x00000000"
Port A selected 
.SS "#define AFIO_EVCR_PORT_PB   \fBAFIO_EVCR_PORT_PB_Msk\fP"
Port B selected 
.SS "#define AFIO_EVCR_PORT_PB_Msk   (0x1UL << \fBAFIO_EVCR_PORT_PB_Pos\fP)"
0x00000010 
.SS "#define AFIO_EVCR_PORT_PB_Pos   (4U)"

.SS "#define AFIO_EVCR_PORT_PC   \fBAFIO_EVCR_PORT_PC_Msk\fP"
Port C selected 
.SS "#define AFIO_EVCR_PORT_PC_Msk   (0x1UL << \fBAFIO_EVCR_PORT_PC_Pos\fP)"
0x00000020 
.SS "#define AFIO_EVCR_PORT_PC_Pos   (5U)"

.SS "#define AFIO_EVCR_PORT_PD   \fBAFIO_EVCR_PORT_PD_Msk\fP"
Port D selected 
.SS "#define AFIO_EVCR_PORT_PD_Msk   (0x3UL << \fBAFIO_EVCR_PORT_PD_Pos\fP)"
0x00000030 
.SS "#define AFIO_EVCR_PORT_PD_Pos   (4U)"

.SS "#define AFIO_EVCR_PORT_PE   \fBAFIO_EVCR_PORT_PE_Msk\fP"
Port E selected 
.SS "#define AFIO_EVCR_PORT_PE_Msk   (0x1UL << \fBAFIO_EVCR_PORT_PE_Pos\fP)"
0x00000040 
.SS "#define AFIO_EVCR_PORT_PE_Pos   (6U)"

.SS "#define AFIO_EVCR_PORT_Pos   (4U)"

.SS "#define AFIO_EXTICR1_EXTI0   \fBAFIO_EXTICR1_EXTI0_Msk\fP"
EXTI 0 configuration 
.SS "#define AFIO_EXTICR1_EXTI0_Msk   (0xFUL << \fBAFIO_EXTICR1_EXTI0_Pos\fP)"
0x0000000F 
.SS "#define AFIO_EXTICR1_EXTI0_PA   0x00000000U"
PA[0] pin 
.SS "#define AFIO_EXTICR1_EXTI0_PB   \fBAFIO_EXTICR1_EXTI0_PB_Msk\fP"
PB[0] pin 
.SS "#define AFIO_EXTICR1_EXTI0_PB_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI0_PB_Pos\fP)"
0x00000001 
.SS "#define AFIO_EXTICR1_EXTI0_PB_Pos   (0U)"

.SS "#define AFIO_EXTICR1_EXTI0_PC   \fBAFIO_EXTICR1_EXTI0_PC_Msk\fP"
PC[0] pin 
.SS "#define AFIO_EXTICR1_EXTI0_PC_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI0_PC_Pos\fP)"
0x00000002 
.SS "#define AFIO_EXTICR1_EXTI0_PC_Pos   (1U)"

.SS "#define AFIO_EXTICR1_EXTI0_PD   \fBAFIO_EXTICR1_EXTI0_PD_Msk\fP"
PD[0] pin 
.SS "#define AFIO_EXTICR1_EXTI0_PD_Msk   (0x3UL << \fBAFIO_EXTICR1_EXTI0_PD_Pos\fP)"
0x00000003 
.SS "#define AFIO_EXTICR1_EXTI0_PD_Pos   (0U)"

.SS "#define AFIO_EXTICR1_EXTI0_PE   \fBAFIO_EXTICR1_EXTI0_PE_Msk\fP"
PE[0] pin 
.SS "#define AFIO_EXTICR1_EXTI0_PE_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI0_PE_Pos\fP)"
0x00000004 
.SS "#define AFIO_EXTICR1_EXTI0_PE_Pos   (2U)"

.SS "#define AFIO_EXTICR1_EXTI0_PF   \fBAFIO_EXTICR1_EXTI0_PF_Msk\fP"
PF[0] pin 
.SS "#define AFIO_EXTICR1_EXTI0_PF_Msk   (0x5UL << \fBAFIO_EXTICR1_EXTI0_PF_Pos\fP)"
0x00000005 
.SS "#define AFIO_EXTICR1_EXTI0_PF_Pos   (0U)"

.SS "#define AFIO_EXTICR1_EXTI0_PG   \fBAFIO_EXTICR1_EXTI0_PG_Msk\fP"
PG[0] pin EXTI1 configuration 
.SS "#define AFIO_EXTICR1_EXTI0_PG_Msk   (0x3UL << \fBAFIO_EXTICR1_EXTI0_PG_Pos\fP)"
0x00000006 
.SS "#define AFIO_EXTICR1_EXTI0_PG_Pos   (1U)"

.SS "#define AFIO_EXTICR1_EXTI0_Pos   (0U)"

.SS "#define AFIO_EXTICR1_EXTI1   \fBAFIO_EXTICR1_EXTI1_Msk\fP"
EXTI 1 configuration 
.SS "#define AFIO_EXTICR1_EXTI1_Msk   (0xFUL << \fBAFIO_EXTICR1_EXTI1_Pos\fP)"
0x000000F0 
.SS "#define AFIO_EXTICR1_EXTI1_PA   0x00000000U"
PA[1] pin 
.SS "#define AFIO_EXTICR1_EXTI1_PB   \fBAFIO_EXTICR1_EXTI1_PB_Msk\fP"
PB[1] pin 
.SS "#define AFIO_EXTICR1_EXTI1_PB_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI1_PB_Pos\fP)"
0x00000010 
.SS "#define AFIO_EXTICR1_EXTI1_PB_Pos   (4U)"

.SS "#define AFIO_EXTICR1_EXTI1_PC   \fBAFIO_EXTICR1_EXTI1_PC_Msk\fP"
PC[1] pin 
.SS "#define AFIO_EXTICR1_EXTI1_PC_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI1_PC_Pos\fP)"
0x00000020 
.SS "#define AFIO_EXTICR1_EXTI1_PC_Pos   (5U)"

.SS "#define AFIO_EXTICR1_EXTI1_PD   \fBAFIO_EXTICR1_EXTI1_PD_Msk\fP"
PD[1] pin 
.SS "#define AFIO_EXTICR1_EXTI1_PD_Msk   (0x3UL << \fBAFIO_EXTICR1_EXTI1_PD_Pos\fP)"
0x00000030 
.SS "#define AFIO_EXTICR1_EXTI1_PD_Pos   (4U)"

.SS "#define AFIO_EXTICR1_EXTI1_PE   \fBAFIO_EXTICR1_EXTI1_PE_Msk\fP"
PE[1] pin 
.SS "#define AFIO_EXTICR1_EXTI1_PE_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI1_PE_Pos\fP)"
0x00000040 
.SS "#define AFIO_EXTICR1_EXTI1_PE_Pos   (6U)"

.SS "#define AFIO_EXTICR1_EXTI1_PF   \fBAFIO_EXTICR1_EXTI1_PF_Msk\fP"
PF[1] pin 
.SS "#define AFIO_EXTICR1_EXTI1_PF_Msk   (0x5UL << \fBAFIO_EXTICR1_EXTI1_PF_Pos\fP)"
0x00000050 
.SS "#define AFIO_EXTICR1_EXTI1_PF_Pos   (4U)"

.SS "#define AFIO_EXTICR1_EXTI1_PG   \fBAFIO_EXTICR1_EXTI1_PG_Msk\fP"
PG[1] pin EXTI2 configuration 
.SS "#define AFIO_EXTICR1_EXTI1_PG_Msk   (0x3UL << \fBAFIO_EXTICR1_EXTI1_PG_Pos\fP)"
0x00000060 
.SS "#define AFIO_EXTICR1_EXTI1_PG_Pos   (5U)"

.SS "#define AFIO_EXTICR1_EXTI1_Pos   (4U)"

.SS "#define AFIO_EXTICR1_EXTI2   \fBAFIO_EXTICR1_EXTI2_Msk\fP"
EXTI 2 configuration 
.SS "#define AFIO_EXTICR1_EXTI2_Msk   (0xFUL << \fBAFIO_EXTICR1_EXTI2_Pos\fP)"
0x00000F00 
.SS "#define AFIO_EXTICR1_EXTI2_PA   0x00000000U"
PA[2] pin 
.SS "#define AFIO_EXTICR1_EXTI2_PB   \fBAFIO_EXTICR1_EXTI2_PB_Msk\fP"
PB[2] pin 
.SS "#define AFIO_EXTICR1_EXTI2_PB_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI2_PB_Pos\fP)"
0x00000100 
.SS "#define AFIO_EXTICR1_EXTI2_PB_Pos   (8U)"

.SS "#define AFIO_EXTICR1_EXTI2_PC   \fBAFIO_EXTICR1_EXTI2_PC_Msk\fP"
PC[2] pin 
.SS "#define AFIO_EXTICR1_EXTI2_PC_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI2_PC_Pos\fP)"
0x00000200 
.SS "#define AFIO_EXTICR1_EXTI2_PC_Pos   (9U)"

.SS "#define AFIO_EXTICR1_EXTI2_PD   \fBAFIO_EXTICR1_EXTI2_PD_Msk\fP"
PD[2] pin 
.SS "#define AFIO_EXTICR1_EXTI2_PD_Msk   (0x3UL << \fBAFIO_EXTICR1_EXTI2_PD_Pos\fP)"
0x00000300 
.SS "#define AFIO_EXTICR1_EXTI2_PD_Pos   (8U)"

.SS "#define AFIO_EXTICR1_EXTI2_PE   \fBAFIO_EXTICR1_EXTI2_PE_Msk\fP"
PE[2] pin 
.SS "#define AFIO_EXTICR1_EXTI2_PE_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI2_PE_Pos\fP)"
0x00000400 
.SS "#define AFIO_EXTICR1_EXTI2_PE_Pos   (10U)"

.SS "#define AFIO_EXTICR1_EXTI2_PF   \fBAFIO_EXTICR1_EXTI2_PF_Msk\fP"
PF[2] pin 
.SS "#define AFIO_EXTICR1_EXTI2_PF_Msk   (0x5UL << \fBAFIO_EXTICR1_EXTI2_PF_Pos\fP)"
0x00000500 
.SS "#define AFIO_EXTICR1_EXTI2_PF_Pos   (8U)"

.SS "#define AFIO_EXTICR1_EXTI2_PG   \fBAFIO_EXTICR1_EXTI2_PG_Msk\fP"
PG[2] pin EXTI3 configuration 
.SS "#define AFIO_EXTICR1_EXTI2_PG_Msk   (0x3UL << \fBAFIO_EXTICR1_EXTI2_PG_Pos\fP)"
0x00000600 
.SS "#define AFIO_EXTICR1_EXTI2_PG_Pos   (9U)"

.SS "#define AFIO_EXTICR1_EXTI2_Pos   (8U)"

.SS "#define AFIO_EXTICR1_EXTI3   \fBAFIO_EXTICR1_EXTI3_Msk\fP"
EXTI 3 configuration EXTI0 configuration 
.SS "#define AFIO_EXTICR1_EXTI3_Msk   (0xFUL << \fBAFIO_EXTICR1_EXTI3_Pos\fP)"
0x0000F000 
.SS "#define AFIO_EXTICR1_EXTI3_PA   0x00000000U"
PA[3] pin 
.SS "#define AFIO_EXTICR1_EXTI3_PB   \fBAFIO_EXTICR1_EXTI3_PB_Msk\fP"
PB[3] pin 
.SS "#define AFIO_EXTICR1_EXTI3_PB_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI3_PB_Pos\fP)"
0x00001000 
.SS "#define AFIO_EXTICR1_EXTI3_PB_Pos   (12U)"

.SS "#define AFIO_EXTICR1_EXTI3_PC   \fBAFIO_EXTICR1_EXTI3_PC_Msk\fP"
PC[3] pin 
.SS "#define AFIO_EXTICR1_EXTI3_PC_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI3_PC_Pos\fP)"
0x00002000 
.SS "#define AFIO_EXTICR1_EXTI3_PC_Pos   (13U)"

.SS "#define AFIO_EXTICR1_EXTI3_PD   \fBAFIO_EXTICR1_EXTI3_PD_Msk\fP"
PD[3] pin 
.SS "#define AFIO_EXTICR1_EXTI3_PD_Msk   (0x3UL << \fBAFIO_EXTICR1_EXTI3_PD_Pos\fP)"
0x00003000 
.SS "#define AFIO_EXTICR1_EXTI3_PD_Pos   (12U)"

.SS "#define AFIO_EXTICR1_EXTI3_PE   \fBAFIO_EXTICR1_EXTI3_PE_Msk\fP"
PE[3] pin 
.SS "#define AFIO_EXTICR1_EXTI3_PE_Msk   (0x1UL << \fBAFIO_EXTICR1_EXTI3_PE_Pos\fP)"
0x00004000 
.SS "#define AFIO_EXTICR1_EXTI3_PE_Pos   (14U)"

.SS "#define AFIO_EXTICR1_EXTI3_PF   \fBAFIO_EXTICR1_EXTI3_PF_Msk\fP"
PF[3] pin 
.SS "#define AFIO_EXTICR1_EXTI3_PF_Msk   (0x5UL << \fBAFIO_EXTICR1_EXTI3_PF_Pos\fP)"
0x00005000 
.SS "#define AFIO_EXTICR1_EXTI3_PF_Pos   (12U)"

.SS "#define AFIO_EXTICR1_EXTI3_PG   \fBAFIO_EXTICR1_EXTI3_PG_Msk\fP"
PG[3] pin 
.SS "#define AFIO_EXTICR1_EXTI3_PG_Msk   (0x3UL << \fBAFIO_EXTICR1_EXTI3_PG_Pos\fP)"
0x00006000 
.SS "#define AFIO_EXTICR1_EXTI3_PG_Pos   (13U)"

.SS "#define AFIO_EXTICR1_EXTI3_Pos   (12U)"

.SS "#define AFIO_EXTICR2_EXTI4   \fBAFIO_EXTICR2_EXTI4_Msk\fP"
EXTI 4 configuration 
.SS "#define AFIO_EXTICR2_EXTI4_Msk   (0xFUL << \fBAFIO_EXTICR2_EXTI4_Pos\fP)"
0x0000000F 
.SS "#define AFIO_EXTICR2_EXTI4_PA   0x00000000U"
PA[4] pin 
.SS "#define AFIO_EXTICR2_EXTI4_PB   \fBAFIO_EXTICR2_EXTI4_PB_Msk\fP"
PB[4] pin 
.SS "#define AFIO_EXTICR2_EXTI4_PB_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI4_PB_Pos\fP)"
0x00000001 
.SS "#define AFIO_EXTICR2_EXTI4_PB_Pos   (0U)"

.SS "#define AFIO_EXTICR2_EXTI4_PC   \fBAFIO_EXTICR2_EXTI4_PC_Msk\fP"
PC[4] pin 
.SS "#define AFIO_EXTICR2_EXTI4_PC_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI4_PC_Pos\fP)"
0x00000002 
.SS "#define AFIO_EXTICR2_EXTI4_PC_Pos   (1U)"

.SS "#define AFIO_EXTICR2_EXTI4_PD   \fBAFIO_EXTICR2_EXTI4_PD_Msk\fP"
PD[4] pin 
.SS "#define AFIO_EXTICR2_EXTI4_PD_Msk   (0x3UL << \fBAFIO_EXTICR2_EXTI4_PD_Pos\fP)"
0x00000003 
.SS "#define AFIO_EXTICR2_EXTI4_PD_Pos   (0U)"

.SS "#define AFIO_EXTICR2_EXTI4_PE   \fBAFIO_EXTICR2_EXTI4_PE_Msk\fP"
PE[4] pin 
.SS "#define AFIO_EXTICR2_EXTI4_PE_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI4_PE_Pos\fP)"
0x00000004 
.SS "#define AFIO_EXTICR2_EXTI4_PE_Pos   (2U)"

.SS "#define AFIO_EXTICR2_EXTI4_PF   \fBAFIO_EXTICR2_EXTI4_PF_Msk\fP"
PF[4] pin 
.SS "#define AFIO_EXTICR2_EXTI4_PF_Msk   (0x5UL << \fBAFIO_EXTICR2_EXTI4_PF_Pos\fP)"
0x00000005 
.SS "#define AFIO_EXTICR2_EXTI4_PF_Pos   (0U)"

.SS "#define AFIO_EXTICR2_EXTI4_PG   \fBAFIO_EXTICR2_EXTI4_PG_Msk\fP"
PG[4] pin 
.SS "#define AFIO_EXTICR2_EXTI4_PG_Msk   (0x3UL << \fBAFIO_EXTICR2_EXTI4_PG_Pos\fP)"
0x00000006 
.SS "#define AFIO_EXTICR2_EXTI4_PG_Pos   (1U)"

.SS "#define AFIO_EXTICR2_EXTI4_Pos   (0U)"

.SS "#define AFIO_EXTICR2_EXTI5   \fBAFIO_EXTICR2_EXTI5_Msk\fP"
EXTI 5 configuration 
.SS "#define AFIO_EXTICR2_EXTI5_Msk   (0xFUL << \fBAFIO_EXTICR2_EXTI5_Pos\fP)"
0x000000F0 
.SS "#define AFIO_EXTICR2_EXTI5_PA   0x00000000U"
PA[5] pin 
.SS "#define AFIO_EXTICR2_EXTI5_PB   \fBAFIO_EXTICR2_EXTI5_PB_Msk\fP"
PB[5] pin 
.SS "#define AFIO_EXTICR2_EXTI5_PB_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI5_PB_Pos\fP)"
0x00000010 
.SS "#define AFIO_EXTICR2_EXTI5_PB_Pos   (4U)"

.SS "#define AFIO_EXTICR2_EXTI5_PC   \fBAFIO_EXTICR2_EXTI5_PC_Msk\fP"
PC[5] pin 
.SS "#define AFIO_EXTICR2_EXTI5_PC_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI5_PC_Pos\fP)"
0x00000020 
.SS "#define AFIO_EXTICR2_EXTI5_PC_Pos   (5U)"

.SS "#define AFIO_EXTICR2_EXTI5_PD   \fBAFIO_EXTICR2_EXTI5_PD_Msk\fP"
PD[5] pin 
.SS "#define AFIO_EXTICR2_EXTI5_PD_Msk   (0x3UL << \fBAFIO_EXTICR2_EXTI5_PD_Pos\fP)"
0x00000030 
.SS "#define AFIO_EXTICR2_EXTI5_PD_Pos   (4U)"

.SS "#define AFIO_EXTICR2_EXTI5_PE   \fBAFIO_EXTICR2_EXTI5_PE_Msk\fP"
PE[5] pin 
.SS "#define AFIO_EXTICR2_EXTI5_PE_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI5_PE_Pos\fP)"
0x00000040 
.SS "#define AFIO_EXTICR2_EXTI5_PE_Pos   (6U)"

.SS "#define AFIO_EXTICR2_EXTI5_PF   \fBAFIO_EXTICR2_EXTI5_PF_Msk\fP"
PF[5] pin 
.SS "#define AFIO_EXTICR2_EXTI5_PF_Msk   (0x5UL << \fBAFIO_EXTICR2_EXTI5_PF_Pos\fP)"
0x00000050 
.SS "#define AFIO_EXTICR2_EXTI5_PF_Pos   (4U)"

.SS "#define AFIO_EXTICR2_EXTI5_PG   \fBAFIO_EXTICR2_EXTI5_PG_Msk\fP"
PG[5] pin EXTI6 configuration 
.SS "#define AFIO_EXTICR2_EXTI5_PG_Msk   (0x3UL << \fBAFIO_EXTICR2_EXTI5_PG_Pos\fP)"
0x00000060 
.SS "#define AFIO_EXTICR2_EXTI5_PG_Pos   (5U)"

.SS "#define AFIO_EXTICR2_EXTI5_Pos   (4U)"

.SS "#define AFIO_EXTICR2_EXTI6   \fBAFIO_EXTICR2_EXTI6_Msk\fP"
EXTI 6 configuration 
.SS "#define AFIO_EXTICR2_EXTI6_Msk   (0xFUL << \fBAFIO_EXTICR2_EXTI6_Pos\fP)"
0x00000F00 
.SS "#define AFIO_EXTICR2_EXTI6_PA   0x00000000U"
PA[6] pin 
.SS "#define AFIO_EXTICR2_EXTI6_PB   \fBAFIO_EXTICR2_EXTI6_PB_Msk\fP"
PB[6] pin 
.SS "#define AFIO_EXTICR2_EXTI6_PB_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI6_PB_Pos\fP)"
0x00000100 
.SS "#define AFIO_EXTICR2_EXTI6_PB_Pos   (8U)"

.SS "#define AFIO_EXTICR2_EXTI6_PC   \fBAFIO_EXTICR2_EXTI6_PC_Msk\fP"
PC[6] pin 
.SS "#define AFIO_EXTICR2_EXTI6_PC_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI6_PC_Pos\fP)"
0x00000200 
.SS "#define AFIO_EXTICR2_EXTI6_PC_Pos   (9U)"

.SS "#define AFIO_EXTICR2_EXTI6_PD   \fBAFIO_EXTICR2_EXTI6_PD_Msk\fP"
PD[6] pin 
.SS "#define AFIO_EXTICR2_EXTI6_PD_Msk   (0x3UL << \fBAFIO_EXTICR2_EXTI6_PD_Pos\fP)"
0x00000300 
.SS "#define AFIO_EXTICR2_EXTI6_PD_Pos   (8U)"

.SS "#define AFIO_EXTICR2_EXTI6_PE   \fBAFIO_EXTICR2_EXTI6_PE_Msk\fP"
PE[6] pin 
.SS "#define AFIO_EXTICR2_EXTI6_PE_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI6_PE_Pos\fP)"
0x00000400 
.SS "#define AFIO_EXTICR2_EXTI6_PE_Pos   (10U)"

.SS "#define AFIO_EXTICR2_EXTI6_PF   \fBAFIO_EXTICR2_EXTI6_PF_Msk\fP"
PF[6] pin 
.SS "#define AFIO_EXTICR2_EXTI6_PF_Msk   (0x5UL << \fBAFIO_EXTICR2_EXTI6_PF_Pos\fP)"
0x00000500 
.SS "#define AFIO_EXTICR2_EXTI6_PF_Pos   (8U)"

.SS "#define AFIO_EXTICR2_EXTI6_PG   \fBAFIO_EXTICR2_EXTI6_PG_Msk\fP"
PG[6] pin EXTI7 configuration 
.SS "#define AFIO_EXTICR2_EXTI6_PG_Msk   (0x3UL << \fBAFIO_EXTICR2_EXTI6_PG_Pos\fP)"
0x00000600 
.SS "#define AFIO_EXTICR2_EXTI6_PG_Pos   (9U)"

.SS "#define AFIO_EXTICR2_EXTI6_Pos   (8U)"

.SS "#define AFIO_EXTICR2_EXTI7   \fBAFIO_EXTICR2_EXTI7_Msk\fP"
EXTI 7 configuration EXTI4 configuration 
.SS "#define AFIO_EXTICR2_EXTI7_Msk   (0xFUL << \fBAFIO_EXTICR2_EXTI7_Pos\fP)"
0x0000F000 
.SS "#define AFIO_EXTICR2_EXTI7_PA   0x00000000U"
PA[7] pin 
.SS "#define AFIO_EXTICR2_EXTI7_PB   \fBAFIO_EXTICR2_EXTI7_PB_Msk\fP"
PB[7] pin 
.SS "#define AFIO_EXTICR2_EXTI7_PB_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI7_PB_Pos\fP)"
0x00001000 
.SS "#define AFIO_EXTICR2_EXTI7_PB_Pos   (12U)"

.SS "#define AFIO_EXTICR2_EXTI7_PC   \fBAFIO_EXTICR2_EXTI7_PC_Msk\fP"
PC[7] pin 
.SS "#define AFIO_EXTICR2_EXTI7_PC_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI7_PC_Pos\fP)"
0x00002000 
.SS "#define AFIO_EXTICR2_EXTI7_PC_Pos   (13U)"

.SS "#define AFIO_EXTICR2_EXTI7_PD   \fBAFIO_EXTICR2_EXTI7_PD_Msk\fP"
PD[7] pin 
.SS "#define AFIO_EXTICR2_EXTI7_PD_Msk   (0x3UL << \fBAFIO_EXTICR2_EXTI7_PD_Pos\fP)"
0x00003000 
.SS "#define AFIO_EXTICR2_EXTI7_PD_Pos   (12U)"

.SS "#define AFIO_EXTICR2_EXTI7_PE   \fBAFIO_EXTICR2_EXTI7_PE_Msk\fP"
PE[7] pin 
.SS "#define AFIO_EXTICR2_EXTI7_PE_Msk   (0x1UL << \fBAFIO_EXTICR2_EXTI7_PE_Pos\fP)"
0x00004000 
.SS "#define AFIO_EXTICR2_EXTI7_PE_Pos   (14U)"

.SS "#define AFIO_EXTICR2_EXTI7_PF   \fBAFIO_EXTICR2_EXTI7_PF_Msk\fP"
PF[7] pin 
.SS "#define AFIO_EXTICR2_EXTI7_PF_Msk   (0x5UL << \fBAFIO_EXTICR2_EXTI7_PF_Pos\fP)"
0x00005000 
.SS "#define AFIO_EXTICR2_EXTI7_PF_Pos   (12U)"

.SS "#define AFIO_EXTICR2_EXTI7_PG   \fBAFIO_EXTICR2_EXTI7_PG_Msk\fP"
PG[7] pin 
.SS "#define AFIO_EXTICR2_EXTI7_PG_Msk   (0x3UL << \fBAFIO_EXTICR2_EXTI7_PG_Pos\fP)"
0x00006000 
.SS "#define AFIO_EXTICR2_EXTI7_PG_Pos   (13U)"

.SS "#define AFIO_EXTICR2_EXTI7_Pos   (12U)"

.SS "#define AFIO_EXTICR3_EXTI10   \fBAFIO_EXTICR3_EXTI10_Msk\fP"
EXTI 10 configuration 
.SS "#define AFIO_EXTICR3_EXTI10_Msk   (0xFUL << \fBAFIO_EXTICR3_EXTI10_Pos\fP)"
0x00000F00 
.SS "#define AFIO_EXTICR3_EXTI10_PA   0x00000000U"
PA[10] pin 
.SS "#define AFIO_EXTICR3_EXTI10_PB   \fBAFIO_EXTICR3_EXTI10_PB_Msk\fP"
PB[10] pin 
.SS "#define AFIO_EXTICR3_EXTI10_PB_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI10_PB_Pos\fP)"
0x00000100 
.SS "#define AFIO_EXTICR3_EXTI10_PB_Pos   (8U)"

.SS "#define AFIO_EXTICR3_EXTI10_PC   \fBAFIO_EXTICR3_EXTI10_PC_Msk\fP"
PC[10] pin 
.SS "#define AFIO_EXTICR3_EXTI10_PC_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI10_PC_Pos\fP)"
0x00000200 
.SS "#define AFIO_EXTICR3_EXTI10_PC_Pos   (9U)"

.SS "#define AFIO_EXTICR3_EXTI10_PD   \fBAFIO_EXTICR3_EXTI10_PD_Msk\fP"
PD[10] pin 
.SS "#define AFIO_EXTICR3_EXTI10_PD_Msk   (0x3UL << \fBAFIO_EXTICR3_EXTI10_PD_Pos\fP)"
0x00000300 
.SS "#define AFIO_EXTICR3_EXTI10_PD_Pos   (8U)"

.SS "#define AFIO_EXTICR3_EXTI10_PE   \fBAFIO_EXTICR3_EXTI10_PE_Msk\fP"
PE[10] pin 
.SS "#define AFIO_EXTICR3_EXTI10_PE_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI10_PE_Pos\fP)"
0x00000400 
.SS "#define AFIO_EXTICR3_EXTI10_PE_Pos   (10U)"

.SS "#define AFIO_EXTICR3_EXTI10_PF   \fBAFIO_EXTICR3_EXTI10_PF_Msk\fP"
PF[10] pin 
.SS "#define AFIO_EXTICR3_EXTI10_PF_Msk   (0x5UL << \fBAFIO_EXTICR3_EXTI10_PF_Pos\fP)"
0x00000500 
.SS "#define AFIO_EXTICR3_EXTI10_PF_Pos   (8U)"

.SS "#define AFIO_EXTICR3_EXTI10_PG   \fBAFIO_EXTICR3_EXTI10_PG_Msk\fP"
PG[10] pin EXTI11 configuration 
.SS "#define AFIO_EXTICR3_EXTI10_PG_Msk   (0x3UL << \fBAFIO_EXTICR3_EXTI10_PG_Pos\fP)"
0x00000600 
.SS "#define AFIO_EXTICR3_EXTI10_PG_Pos   (9U)"

.SS "#define AFIO_EXTICR3_EXTI10_Pos   (8U)"

.SS "#define AFIO_EXTICR3_EXTI11   \fBAFIO_EXTICR3_EXTI11_Msk\fP"
EXTI 11 configuration EXTI8 configuration 
.SS "#define AFIO_EXTICR3_EXTI11_Msk   (0xFUL << \fBAFIO_EXTICR3_EXTI11_Pos\fP)"
0x0000F000 
.SS "#define AFIO_EXTICR3_EXTI11_PA   0x00000000U"
PA[11] pin 
.SS "#define AFIO_EXTICR3_EXTI11_PB   \fBAFIO_EXTICR3_EXTI11_PB_Msk\fP"
PB[11] pin 
.SS "#define AFIO_EXTICR3_EXTI11_PB_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI11_PB_Pos\fP)"
0x00001000 
.SS "#define AFIO_EXTICR3_EXTI11_PB_Pos   (12U)"

.SS "#define AFIO_EXTICR3_EXTI11_PC   \fBAFIO_EXTICR3_EXTI11_PC_Msk\fP"
PC[11] pin 
.SS "#define AFIO_EXTICR3_EXTI11_PC_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI11_PC_Pos\fP)"
0x00002000 
.SS "#define AFIO_EXTICR3_EXTI11_PC_Pos   (13U)"

.SS "#define AFIO_EXTICR3_EXTI11_PD   \fBAFIO_EXTICR3_EXTI11_PD_Msk\fP"
PD[11] pin 
.SS "#define AFIO_EXTICR3_EXTI11_PD_Msk   (0x3UL << \fBAFIO_EXTICR3_EXTI11_PD_Pos\fP)"
0x00003000 
.SS "#define AFIO_EXTICR3_EXTI11_PD_Pos   (12U)"

.SS "#define AFIO_EXTICR3_EXTI11_PE   \fBAFIO_EXTICR3_EXTI11_PE_Msk\fP"
PE[11] pin 
.SS "#define AFIO_EXTICR3_EXTI11_PE_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI11_PE_Pos\fP)"
0x00004000 
.SS "#define AFIO_EXTICR3_EXTI11_PE_Pos   (14U)"

.SS "#define AFIO_EXTICR3_EXTI11_PF   \fBAFIO_EXTICR3_EXTI11_PF_Msk\fP"
PF[11] pin 
.SS "#define AFIO_EXTICR3_EXTI11_PF_Msk   (0x5UL << \fBAFIO_EXTICR3_EXTI11_PF_Pos\fP)"
0x00005000 
.SS "#define AFIO_EXTICR3_EXTI11_PF_Pos   (12U)"

.SS "#define AFIO_EXTICR3_EXTI11_PG   \fBAFIO_EXTICR3_EXTI11_PG_Msk\fP"
PG[11] pin 
.SS "#define AFIO_EXTICR3_EXTI11_PG_Msk   (0x3UL << \fBAFIO_EXTICR3_EXTI11_PG_Pos\fP)"
0x00006000 
.SS "#define AFIO_EXTICR3_EXTI11_PG_Pos   (13U)"

.SS "#define AFIO_EXTICR3_EXTI11_Pos   (12U)"

.SS "#define AFIO_EXTICR3_EXTI8   \fBAFIO_EXTICR3_EXTI8_Msk\fP"
EXTI 8 configuration 
.SS "#define AFIO_EXTICR3_EXTI8_Msk   (0xFUL << \fBAFIO_EXTICR3_EXTI8_Pos\fP)"
0x0000000F 
.SS "#define AFIO_EXTICR3_EXTI8_PA   0x00000000U"
PA[8] pin 
.SS "#define AFIO_EXTICR3_EXTI8_PB   \fBAFIO_EXTICR3_EXTI8_PB_Msk\fP"
PB[8] pin 
.SS "#define AFIO_EXTICR3_EXTI8_PB_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI8_PB_Pos\fP)"
0x00000001 
.SS "#define AFIO_EXTICR3_EXTI8_PB_Pos   (0U)"

.SS "#define AFIO_EXTICR3_EXTI8_PC   \fBAFIO_EXTICR3_EXTI8_PC_Msk\fP"
PC[8] pin 
.SS "#define AFIO_EXTICR3_EXTI8_PC_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI8_PC_Pos\fP)"
0x00000002 
.SS "#define AFIO_EXTICR3_EXTI8_PC_Pos   (1U)"

.SS "#define AFIO_EXTICR3_EXTI8_PD   \fBAFIO_EXTICR3_EXTI8_PD_Msk\fP"
PD[8] pin 
.SS "#define AFIO_EXTICR3_EXTI8_PD_Msk   (0x3UL << \fBAFIO_EXTICR3_EXTI8_PD_Pos\fP)"
0x00000003 
.SS "#define AFIO_EXTICR3_EXTI8_PD_Pos   (0U)"

.SS "#define AFIO_EXTICR3_EXTI8_PE   \fBAFIO_EXTICR3_EXTI8_PE_Msk\fP"
PE[8] pin 
.SS "#define AFIO_EXTICR3_EXTI8_PE_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI8_PE_Pos\fP)"
0x00000004 
.SS "#define AFIO_EXTICR3_EXTI8_PE_Pos   (2U)"

.SS "#define AFIO_EXTICR3_EXTI8_PF   \fBAFIO_EXTICR3_EXTI8_PF_Msk\fP"
PF[8] pin 
.SS "#define AFIO_EXTICR3_EXTI8_PF_Msk   (0x5UL << \fBAFIO_EXTICR3_EXTI8_PF_Pos\fP)"
0x00000005 
.SS "#define AFIO_EXTICR3_EXTI8_PF_Pos   (0U)"

.SS "#define AFIO_EXTICR3_EXTI8_PG   \fBAFIO_EXTICR3_EXTI8_PG_Msk\fP"
PG[8] pin EXTI9 configuration 
.SS "#define AFIO_EXTICR3_EXTI8_PG_Msk   (0x3UL << \fBAFIO_EXTICR3_EXTI8_PG_Pos\fP)"
0x00000006 
.SS "#define AFIO_EXTICR3_EXTI8_PG_Pos   (1U)"

.SS "#define AFIO_EXTICR3_EXTI8_Pos   (0U)"

.SS "#define AFIO_EXTICR3_EXTI9   \fBAFIO_EXTICR3_EXTI9_Msk\fP"
EXTI 9 configuration 
.SS "#define AFIO_EXTICR3_EXTI9_Msk   (0xFUL << \fBAFIO_EXTICR3_EXTI9_Pos\fP)"
0x000000F0 
.SS "#define AFIO_EXTICR3_EXTI9_PA   0x00000000U"
PA[9] pin 
.SS "#define AFIO_EXTICR3_EXTI9_PB   \fBAFIO_EXTICR3_EXTI9_PB_Msk\fP"
PB[9] pin 
.SS "#define AFIO_EXTICR3_EXTI9_PB_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI9_PB_Pos\fP)"
0x00000010 
.SS "#define AFIO_EXTICR3_EXTI9_PB_Pos   (4U)"

.SS "#define AFIO_EXTICR3_EXTI9_PC   \fBAFIO_EXTICR3_EXTI9_PC_Msk\fP"
PC[9] pin 
.SS "#define AFIO_EXTICR3_EXTI9_PC_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI9_PC_Pos\fP)"
0x00000020 
.SS "#define AFIO_EXTICR3_EXTI9_PC_Pos   (5U)"

.SS "#define AFIO_EXTICR3_EXTI9_PD   \fBAFIO_EXTICR3_EXTI9_PD_Msk\fP"
PD[9] pin 
.SS "#define AFIO_EXTICR3_EXTI9_PD_Msk   (0x3UL << \fBAFIO_EXTICR3_EXTI9_PD_Pos\fP)"
0x00000030 
.SS "#define AFIO_EXTICR3_EXTI9_PD_Pos   (4U)"

.SS "#define AFIO_EXTICR3_EXTI9_PE   \fBAFIO_EXTICR3_EXTI9_PE_Msk\fP"
PE[9] pin 
.SS "#define AFIO_EXTICR3_EXTI9_PE_Msk   (0x1UL << \fBAFIO_EXTICR3_EXTI9_PE_Pos\fP)"
0x00000040 
.SS "#define AFIO_EXTICR3_EXTI9_PE_Pos   (6U)"

.SS "#define AFIO_EXTICR3_EXTI9_PF   \fBAFIO_EXTICR3_EXTI9_PF_Msk\fP"
PF[9] pin 
.SS "#define AFIO_EXTICR3_EXTI9_PF_Msk   (0x5UL << \fBAFIO_EXTICR3_EXTI9_PF_Pos\fP)"
0x00000050 
.SS "#define AFIO_EXTICR3_EXTI9_PF_Pos   (4U)"

.SS "#define AFIO_EXTICR3_EXTI9_PG   \fBAFIO_EXTICR3_EXTI9_PG_Msk\fP"
PG[9] pin EXTI10 configuration 
.SS "#define AFIO_EXTICR3_EXTI9_PG_Msk   (0x3UL << \fBAFIO_EXTICR3_EXTI9_PG_Pos\fP)"
0x00000060 
.SS "#define AFIO_EXTICR3_EXTI9_PG_Pos   (5U)"

.SS "#define AFIO_EXTICR3_EXTI9_Pos   (4U)"

.SS "#define AFIO_EXTICR4_EXTI12   \fBAFIO_EXTICR4_EXTI12_Msk\fP"
EXTI 12 configuration 
.SS "#define AFIO_EXTICR4_EXTI12_Msk   (0xFUL << \fBAFIO_EXTICR4_EXTI12_Pos\fP)"
0x0000000F 
.SS "#define AFIO_EXTICR4_EXTI12_PA   0x00000000U"
PA[12] pin 
.SS "#define AFIO_EXTICR4_EXTI12_PB   \fBAFIO_EXTICR4_EXTI12_PB_Msk\fP"
PB[12] pin 
.SS "#define AFIO_EXTICR4_EXTI12_PB_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI12_PB_Pos\fP)"
0x00000001 
.SS "#define AFIO_EXTICR4_EXTI12_PB_Pos   (0U)"

.SS "#define AFIO_EXTICR4_EXTI12_PC   \fBAFIO_EXTICR4_EXTI12_PC_Msk\fP"
PC[12] pin 
.SS "#define AFIO_EXTICR4_EXTI12_PC_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI12_PC_Pos\fP)"
0x00000002 
.SS "#define AFIO_EXTICR4_EXTI12_PC_Pos   (1U)"

.SS "#define AFIO_EXTICR4_EXTI12_PD   \fBAFIO_EXTICR4_EXTI12_PD_Msk\fP"
PD[12] pin 
.SS "#define AFIO_EXTICR4_EXTI12_PD_Msk   (0x3UL << \fBAFIO_EXTICR4_EXTI12_PD_Pos\fP)"
0x00000003 
.SS "#define AFIO_EXTICR4_EXTI12_PD_Pos   (0U)"

.SS "#define AFIO_EXTICR4_EXTI12_PE   \fBAFIO_EXTICR4_EXTI12_PE_Msk\fP"
PE[12] pin 
.SS "#define AFIO_EXTICR4_EXTI12_PE_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI12_PE_Pos\fP)"
0x00000004 
.SS "#define AFIO_EXTICR4_EXTI12_PE_Pos   (2U)"

.SS "#define AFIO_EXTICR4_EXTI12_PF   \fBAFIO_EXTICR4_EXTI12_PF_Msk\fP"
PF[12] pin 
.SS "#define AFIO_EXTICR4_EXTI12_PF_Msk   (0x5UL << \fBAFIO_EXTICR4_EXTI12_PF_Pos\fP)"
0x00000005 
.SS "#define AFIO_EXTICR4_EXTI12_PF_Pos   (0U)"

.SS "#define AFIO_EXTICR4_EXTI12_PG   \fBAFIO_EXTICR4_EXTI12_PG_Msk\fP"
PG[12] pin 
.SS "#define AFIO_EXTICR4_EXTI12_PG_Msk   (0x3UL << \fBAFIO_EXTICR4_EXTI12_PG_Pos\fP)"
0x00000006 
.SS "#define AFIO_EXTICR4_EXTI12_PG_Pos   (1U)"

.SS "#define AFIO_EXTICR4_EXTI12_Pos   (0U)"

.SS "#define AFIO_EXTICR4_EXTI13   \fBAFIO_EXTICR4_EXTI13_Msk\fP"
EXTI 13 configuration 
.SS "#define AFIO_EXTICR4_EXTI13_Msk   (0xFUL << \fBAFIO_EXTICR4_EXTI13_Pos\fP)"
0x000000F0 
.SS "#define AFIO_EXTICR4_EXTI13_PA   0x00000000U"
PA[13] pin 
.SS "#define AFIO_EXTICR4_EXTI13_PB   \fBAFIO_EXTICR4_EXTI13_PB_Msk\fP"
PB[13] pin 
.SS "#define AFIO_EXTICR4_EXTI13_PB_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI13_PB_Pos\fP)"
0x00000010 
.SS "#define AFIO_EXTICR4_EXTI13_PB_Pos   (4U)"

.SS "#define AFIO_EXTICR4_EXTI13_PC   \fBAFIO_EXTICR4_EXTI13_PC_Msk\fP"
PC[13] pin 
.SS "#define AFIO_EXTICR4_EXTI13_PC_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI13_PC_Pos\fP)"
0x00000020 
.SS "#define AFIO_EXTICR4_EXTI13_PC_Pos   (5U)"

.SS "#define AFIO_EXTICR4_EXTI13_PD   \fBAFIO_EXTICR4_EXTI13_PD_Msk\fP"
PD[13] pin 
.SS "#define AFIO_EXTICR4_EXTI13_PD_Msk   (0x3UL << \fBAFIO_EXTICR4_EXTI13_PD_Pos\fP)"
0x00000030 
.SS "#define AFIO_EXTICR4_EXTI13_PD_Pos   (4U)"

.SS "#define AFIO_EXTICR4_EXTI13_PE   \fBAFIO_EXTICR4_EXTI13_PE_Msk\fP"
PE[13] pin 
.SS "#define AFIO_EXTICR4_EXTI13_PE_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI13_PE_Pos\fP)"
0x00000040 
.SS "#define AFIO_EXTICR4_EXTI13_PE_Pos   (6U)"

.SS "#define AFIO_EXTICR4_EXTI13_PF   \fBAFIO_EXTICR4_EXTI13_PF_Msk\fP"
PF[13] pin 
.SS "#define AFIO_EXTICR4_EXTI13_PF_Msk   (0x5UL << \fBAFIO_EXTICR4_EXTI13_PF_Pos\fP)"
0x00000050 
.SS "#define AFIO_EXTICR4_EXTI13_PF_Pos   (4U)"

.SS "#define AFIO_EXTICR4_EXTI13_PG   \fBAFIO_EXTICR4_EXTI13_PG_Msk\fP"
PG[13] pin EXTI14 configuration 
.SS "#define AFIO_EXTICR4_EXTI13_PG_Msk   (0x3UL << \fBAFIO_EXTICR4_EXTI13_PG_Pos\fP)"
0x00000060 
.SS "#define AFIO_EXTICR4_EXTI13_PG_Pos   (5U)"

.SS "#define AFIO_EXTICR4_EXTI13_Pos   (4U)"

.SS "#define AFIO_EXTICR4_EXTI14   \fBAFIO_EXTICR4_EXTI14_Msk\fP"
EXTI 14 configuration 
.SS "#define AFIO_EXTICR4_EXTI14_Msk   (0xFUL << \fBAFIO_EXTICR4_EXTI14_Pos\fP)"
0x00000F00 
.SS "#define AFIO_EXTICR4_EXTI14_PA   0x00000000U"
PA[14] pin 
.SS "#define AFIO_EXTICR4_EXTI14_PB   \fBAFIO_EXTICR4_EXTI14_PB_Msk\fP"
PB[14] pin 
.SS "#define AFIO_EXTICR4_EXTI14_PB_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI14_PB_Pos\fP)"
0x00000100 
.SS "#define AFIO_EXTICR4_EXTI14_PB_Pos   (8U)"

.SS "#define AFIO_EXTICR4_EXTI14_PC   \fBAFIO_EXTICR4_EXTI14_PC_Msk\fP"
PC[14] pin 
.SS "#define AFIO_EXTICR4_EXTI14_PC_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI14_PC_Pos\fP)"
0x00000200 
.SS "#define AFIO_EXTICR4_EXTI14_PC_Pos   (9U)"

.SS "#define AFIO_EXTICR4_EXTI14_PD   \fBAFIO_EXTICR4_EXTI14_PD_Msk\fP"
PD[14] pin 
.SS "#define AFIO_EXTICR4_EXTI14_PD_Msk   (0x3UL << \fBAFIO_EXTICR4_EXTI14_PD_Pos\fP)"
0x00000300 
.SS "#define AFIO_EXTICR4_EXTI14_PD_Pos   (8U)"

.SS "#define AFIO_EXTICR4_EXTI14_PE   \fBAFIO_EXTICR4_EXTI14_PE_Msk\fP"
PE[14] pin 
.SS "#define AFIO_EXTICR4_EXTI14_PE_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI14_PE_Pos\fP)"
0x00000400 
.SS "#define AFIO_EXTICR4_EXTI14_PE_Pos   (10U)"

.SS "#define AFIO_EXTICR4_EXTI14_PF   \fBAFIO_EXTICR4_EXTI14_PF_Msk\fP"
PF[14] pin 
.SS "#define AFIO_EXTICR4_EXTI14_PF_Msk   (0x5UL << \fBAFIO_EXTICR4_EXTI14_PF_Pos\fP)"
0x00000500 
.SS "#define AFIO_EXTICR4_EXTI14_PF_Pos   (8U)"

.SS "#define AFIO_EXTICR4_EXTI14_PG   \fBAFIO_EXTICR4_EXTI14_PG_Msk\fP"
PG[14] pin EXTI15 configuration 
.SS "#define AFIO_EXTICR4_EXTI14_PG_Msk   (0x3UL << \fBAFIO_EXTICR4_EXTI14_PG_Pos\fP)"
0x00000600 
.SS "#define AFIO_EXTICR4_EXTI14_PG_Pos   (9U)"

.SS "#define AFIO_EXTICR4_EXTI14_Pos   (8U)"

.SS "#define AFIO_EXTICR4_EXTI15   \fBAFIO_EXTICR4_EXTI15_Msk\fP"
EXTI 15 configuration 
.SS "#define AFIO_EXTICR4_EXTI15_Msk   (0xFUL << \fBAFIO_EXTICR4_EXTI15_Pos\fP)"
0x0000F000 
.SS "#define AFIO_EXTICR4_EXTI15_PA   0x00000000U"
PA[15] pin 
.SS "#define AFIO_EXTICR4_EXTI15_PB   \fBAFIO_EXTICR4_EXTI15_PB_Msk\fP"
PB[15] pin 
.SS "#define AFIO_EXTICR4_EXTI15_PB_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI15_PB_Pos\fP)"
0x00001000 
.SS "#define AFIO_EXTICR4_EXTI15_PB_Pos   (12U)"

.SS "#define AFIO_EXTICR4_EXTI15_PC   \fBAFIO_EXTICR4_EXTI15_PC_Msk\fP"
PC[15] pin 
.SS "#define AFIO_EXTICR4_EXTI15_PC_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI15_PC_Pos\fP)"
0x00002000 
.SS "#define AFIO_EXTICR4_EXTI15_PC_Pos   (13U)"

.SS "#define AFIO_EXTICR4_EXTI15_PD   \fBAFIO_EXTICR4_EXTI15_PD_Msk\fP"
PD[15] pin 
.SS "#define AFIO_EXTICR4_EXTI15_PD_Msk   (0x3UL << \fBAFIO_EXTICR4_EXTI15_PD_Pos\fP)"
0x00003000 
.SS "#define AFIO_EXTICR4_EXTI15_PD_Pos   (12U)"

.SS "#define AFIO_EXTICR4_EXTI15_PE   \fBAFIO_EXTICR4_EXTI15_PE_Msk\fP"
PE[15] pin 
.SS "#define AFIO_EXTICR4_EXTI15_PE_Msk   (0x1UL << \fBAFIO_EXTICR4_EXTI15_PE_Pos\fP)"
0x00004000 
.SS "#define AFIO_EXTICR4_EXTI15_PE_Pos   (14U)"

.SS "#define AFIO_EXTICR4_EXTI15_PF   \fBAFIO_EXTICR4_EXTI15_PF_Msk\fP"
PF[15] pin 
.SS "#define AFIO_EXTICR4_EXTI15_PF_Msk   (0x5UL << \fBAFIO_EXTICR4_EXTI15_PF_Pos\fP)"
0x00005000 
.SS "#define AFIO_EXTICR4_EXTI15_PF_Pos   (12U)"

.SS "#define AFIO_EXTICR4_EXTI15_PG   \fBAFIO_EXTICR4_EXTI15_PG_Msk\fP"
PG[15] pin 
.SS "#define AFIO_EXTICR4_EXTI15_PG_Msk   (0x3UL << \fBAFIO_EXTICR4_EXTI15_PG_Pos\fP)"
0x00006000 
.SS "#define AFIO_EXTICR4_EXTI15_PG_Pos   (13U)"

.SS "#define AFIO_EXTICR4_EXTI15_Pos   (12U)"

.SS "#define AFIO_MAPR_CAN_REMAP   \fBAFIO_MAPR_CAN_REMAP_Msk\fP"
CAN_REMAP[1:0] bits (CAN Alternate function remapping) 
.SS "#define AFIO_MAPR_CAN_REMAP_0   (0x1UL << \fBAFIO_MAPR_CAN_REMAP_Pos\fP)"
0x00002000 
.SS "#define AFIO_MAPR_CAN_REMAP_1   (0x2UL << \fBAFIO_MAPR_CAN_REMAP_Pos\fP)"
0x00004000 CAN_REMAP configuration 
.SS "#define AFIO_MAPR_CAN_REMAP_Msk   (0x3UL << \fBAFIO_MAPR_CAN_REMAP_Pos\fP)"
0x00006000 
.SS "#define AFIO_MAPR_CAN_REMAP_Pos   (13U)"

.SS "#define AFIO_MAPR_CAN_REMAP_REMAP1   0x00000000U"
CANRX mapped to PA11, CANTX mapped to PA12 
.SS "#define AFIO_MAPR_CAN_REMAP_REMAP2   \fBAFIO_MAPR_CAN_REMAP_REMAP2_Msk\fP"
CANRX mapped to PB8, CANTX mapped to PB9 
.SS "#define AFIO_MAPR_CAN_REMAP_REMAP2_Msk   (0x1UL << \fBAFIO_MAPR_CAN_REMAP_REMAP2_Pos\fP)"
0x00004000 
.SS "#define AFIO_MAPR_CAN_REMAP_REMAP2_Pos   (14U)"

.SS "#define AFIO_MAPR_CAN_REMAP_REMAP3   \fBAFIO_MAPR_CAN_REMAP_REMAP3_Msk\fP"
CANRX mapped to PD0, CANTX mapped to PD1 
.SS "#define AFIO_MAPR_CAN_REMAP_REMAP3_Msk   (0x3UL << \fBAFIO_MAPR_CAN_REMAP_REMAP3_Pos\fP)"
0x00006000 
.SS "#define AFIO_MAPR_CAN_REMAP_REMAP3_Pos   (13U)"

.SS "#define AFIO_MAPR_I2C1_REMAP   \fBAFIO_MAPR_I2C1_REMAP_Msk\fP"
I2C1 remapping 
.SS "#define AFIO_MAPR_I2C1_REMAP_Msk   (0x1UL << \fBAFIO_MAPR_I2C1_REMAP_Pos\fP)"
0x00000002 
.SS "#define AFIO_MAPR_I2C1_REMAP_Pos   (1U)"

.SS "#define AFIO_MAPR_PD01_REMAP   \fBAFIO_MAPR_PD01_REMAP_Msk\fP"
Port D0/Port D1 mapping on OSC_IN/OSC_OUT SWJ_CFG configuration 
.SS "#define AFIO_MAPR_PD01_REMAP_Msk   (0x1UL << \fBAFIO_MAPR_PD01_REMAP_Pos\fP)"
0x00008000 
.SS "#define AFIO_MAPR_PD01_REMAP_Pos   (15U)"

.SS "#define AFIO_MAPR_SPI1_REMAP   \fBAFIO_MAPR_SPI1_REMAP_Msk\fP"
SPI1 remapping 
.SS "#define AFIO_MAPR_SPI1_REMAP_Msk   (0x1UL << \fBAFIO_MAPR_SPI1_REMAP_Pos\fP)"
0x00000001 
.SS "#define AFIO_MAPR_SPI1_REMAP_Pos   (0U)"

.SS "#define AFIO_MAPR_SWJ_CFG   \fBAFIO_MAPR_SWJ_CFG_Msk\fP"
SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) 
.SS "#define AFIO_MAPR_SWJ_CFG_0   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
0x01000000 
.SS "#define AFIO_MAPR_SWJ_CFG_1   (0x2UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
0x02000000 
.SS "#define AFIO_MAPR_SWJ_CFG_2   (0x4UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
0x04000000 
.SS "#define AFIO_MAPR_SWJ_CFG_DISABLE   \fBAFIO_MAPR_SWJ_CFG_DISABLE_Msk\fP"
JTAG-DP Disabled and SW-DP Disabled 
.SS "#define AFIO_MAPR_SWJ_CFG_DISABLE_Msk   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_DISABLE_Pos\fP)"
0x04000000 
.SS "#define AFIO_MAPR_SWJ_CFG_DISABLE_Pos   (26U)"

.SS "#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE   \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk\fP"
JTAG-DP Disabled and SW-DP Enabled 
.SS "#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos\fP)"
0x02000000 
.SS "#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos   (25U)"

.SS "#define AFIO_MAPR_SWJ_CFG_Msk   (0x7UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
0x07000000 
.SS "#define AFIO_MAPR_SWJ_CFG_NOJNTRST   \fBAFIO_MAPR_SWJ_CFG_NOJNTRST_Msk\fP"
Full SWJ (JTAG-DP + SW-DP) but without JNTRST 
.SS "#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_NOJNTRST_Pos\fP)"
0x01000000 
.SS "#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos   (24U)"

.SS "#define AFIO_MAPR_SWJ_CFG_Pos   (24U)"

.SS "#define AFIO_MAPR_SWJ_CFG_RESET   0x00000000U"
Full SWJ (JTAG-DP + SW-DP) : Reset State 
.SS "#define AFIO_MAPR_TIM1_REMAP   \fBAFIO_MAPR_TIM1_REMAP_Msk\fP"
TIM1_REMAP[1:0] bits (TIM1 remapping) 
.SS "#define AFIO_MAPR_TIM1_REMAP_0   (0x1UL << \fBAFIO_MAPR_TIM1_REMAP_Pos\fP)"
0x00000040 
.SS "#define AFIO_MAPR_TIM1_REMAP_1   (0x2UL << \fBAFIO_MAPR_TIM1_REMAP_Pos\fP)"
0x00000080 TIM1_REMAP configuration 
.SS "#define AFIO_MAPR_TIM1_REMAP_FULLREMAP   \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk\fP"
Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) 
.SS "#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk   (0x3UL << \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos\fP)"
0x000000C0 
.SS "#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos   (6U)"

.SS "#define AFIO_MAPR_TIM1_REMAP_Msk   (0x3UL << \fBAFIO_MAPR_TIM1_REMAP_Pos\fP)"
0x000000C0 
.SS "#define AFIO_MAPR_TIM1_REMAP_NOREMAP   0x00000000U"
No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) 
.SS "#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP   \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk\fP"
Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) 
.SS "#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk   (0x1UL << \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos\fP)"
0x00000040 
.SS "#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos   (6U)"

.SS "#define AFIO_MAPR_TIM1_REMAP_Pos   (6U)"

.SS "#define AFIO_MAPR_TIM2_REMAP   \fBAFIO_MAPR_TIM2_REMAP_Msk\fP"
TIM2_REMAP[1:0] bits (TIM2 remapping) 
.SS "#define AFIO_MAPR_TIM2_REMAP_0   (0x1UL << \fBAFIO_MAPR_TIM2_REMAP_Pos\fP)"
0x00000100 
.SS "#define AFIO_MAPR_TIM2_REMAP_1   (0x2UL << \fBAFIO_MAPR_TIM2_REMAP_Pos\fP)"
0x00000200 TIM2_REMAP configuration 
.SS "#define AFIO_MAPR_TIM2_REMAP_FULLREMAP   \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk\fP"
Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) 
.SS "#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk   (0x3UL << \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos\fP)"
0x00000300 
.SS "#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos   (8U)"

.SS "#define AFIO_MAPR_TIM2_REMAP_Msk   (0x3UL << \fBAFIO_MAPR_TIM2_REMAP_Pos\fP)"
0x00000300 
.SS "#define AFIO_MAPR_TIM2_REMAP_NOREMAP   0x00000000U"
No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) 
.SS "#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1   \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk\fP"
Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) 
.SS "#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk   (0x1UL << \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos\fP)"
0x00000100 
.SS "#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos   (8U)"

.SS "#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2   \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk\fP"
Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) 
.SS "#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk   (0x1UL << \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos\fP)"
0x00000200 
.SS "#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos   (9U)"

.SS "#define AFIO_MAPR_TIM2_REMAP_Pos   (8U)"

.SS "#define AFIO_MAPR_TIM3_REMAP   \fBAFIO_MAPR_TIM3_REMAP_Msk\fP"
TIM3_REMAP[1:0] bits (TIM3 remapping) 
.SS "#define AFIO_MAPR_TIM3_REMAP_0   (0x1UL << \fBAFIO_MAPR_TIM3_REMAP_Pos\fP)"
0x00000400 
.SS "#define AFIO_MAPR_TIM3_REMAP_1   (0x2UL << \fBAFIO_MAPR_TIM3_REMAP_Pos\fP)"
0x00000800 TIM3_REMAP configuration 
.SS "#define AFIO_MAPR_TIM3_REMAP_FULLREMAP   \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk\fP"
Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) 
.SS "#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk   (0x3UL << \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos\fP)"
0x00000C00 
.SS "#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos   (10U)"

.SS "#define AFIO_MAPR_TIM3_REMAP_Msk   (0x3UL << \fBAFIO_MAPR_TIM3_REMAP_Pos\fP)"
0x00000C00 
.SS "#define AFIO_MAPR_TIM3_REMAP_NOREMAP   0x00000000U"
No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) 
.SS "#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP   \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk\fP"
Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) 
.SS "#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk   (0x1UL << \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos\fP)"
0x00000800 
.SS "#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos   (11U)"

.SS "#define AFIO_MAPR_TIM3_REMAP_Pos   (10U)"

.SS "#define AFIO_MAPR_USART1_REMAP   \fBAFIO_MAPR_USART1_REMAP_Msk\fP"
USART1 remapping 
.SS "#define AFIO_MAPR_USART1_REMAP_Msk   (0x1UL << \fBAFIO_MAPR_USART1_REMAP_Pos\fP)"
0x00000004 
.SS "#define AFIO_MAPR_USART1_REMAP_Pos   (2U)"

.SS "#define AFIO_MAPR_USART2_REMAP   \fBAFIO_MAPR_USART2_REMAP_Msk\fP"
USART2 remapping 
.SS "#define AFIO_MAPR_USART2_REMAP_Msk   (0x1UL << \fBAFIO_MAPR_USART2_REMAP_Pos\fP)"
0x00000008 
.SS "#define AFIO_MAPR_USART2_REMAP_Pos   (3U)"

.SS "#define BKP_CR_TPAL   \fBBKP_CR_TPAL_Msk\fP"
TAMPER pin active level 
.SS "#define BKP_CR_TPAL_Msk   (0x1UL << \fBBKP_CR_TPAL_Pos\fP)"
0x00000002 
.SS "#define BKP_CR_TPAL_Pos   (1U)"

.SS "#define BKP_CR_TPE   \fBBKP_CR_TPE_Msk\fP"
TAMPER pin enable 
.SS "#define BKP_CR_TPE_Msk   (0x1UL << \fBBKP_CR_TPE_Pos\fP)"
0x00000001 
.SS "#define BKP_CR_TPE_Pos   (0U)"

.SS "#define BKP_CSR_CTE   \fBBKP_CSR_CTE_Msk\fP"
Clear Tamper event 
.SS "#define BKP_CSR_CTE_Msk   (0x1UL << \fBBKP_CSR_CTE_Pos\fP)"
0x00000001 
.SS "#define BKP_CSR_CTE_Pos   (0U)"

.SS "#define BKP_CSR_CTI   \fBBKP_CSR_CTI_Msk\fP"
Clear Tamper Interrupt 
.SS "#define BKP_CSR_CTI_Msk   (0x1UL << \fBBKP_CSR_CTI_Pos\fP)"
0x00000002 
.SS "#define BKP_CSR_CTI_Pos   (1U)"

.SS "#define BKP_CSR_TEF   \fBBKP_CSR_TEF_Msk\fP"
Tamper Event Flag 
.SS "#define BKP_CSR_TEF_Msk   (0x1UL << \fBBKP_CSR_TEF_Pos\fP)"
0x00000100 
.SS "#define BKP_CSR_TEF_Pos   (8U)"

.SS "#define BKP_CSR_TIF   \fBBKP_CSR_TIF_Msk\fP"
Tamper Interrupt Flag 
.SS "#define BKP_CSR_TIF_Msk   (0x1UL << \fBBKP_CSR_TIF_Pos\fP)"
0x00000200 
.SS "#define BKP_CSR_TIF_Pos   (9U)"

.SS "#define BKP_CSR_TPIE   \fBBKP_CSR_TPIE_Msk\fP"
TAMPER Pin interrupt enable 
.SS "#define BKP_CSR_TPIE_Msk   (0x1UL << \fBBKP_CSR_TPIE_Pos\fP)"
0x00000004 
.SS "#define BKP_CSR_TPIE_Pos   (2U)"

.SS "#define BKP_DR10_D   \fBBKP_DR10_D_Msk\fP"
Backup data 
.SS "#define BKP_DR10_D_Msk   (0xFFFFUL << \fBBKP_DR10_D_Pos\fP)"
0x0000FFFF 
.SS "#define BKP_DR10_D_Pos   (0U)"

.SS "#define BKP_DR1_D   \fBBKP_DR1_D_Msk\fP"
Backup data 
.SS "#define BKP_DR1_D_Msk   (0xFFFFUL << \fBBKP_DR1_D_Pos\fP)"
0x0000FFFF 
.SS "#define BKP_DR1_D_Pos   (0U)"

.SS "#define BKP_DR2_D   \fBBKP_DR2_D_Msk\fP"
Backup data 
.SS "#define BKP_DR2_D_Msk   (0xFFFFUL << \fBBKP_DR2_D_Pos\fP)"
0x0000FFFF 
.SS "#define BKP_DR2_D_Pos   (0U)"

.SS "#define BKP_DR3_D   \fBBKP_DR3_D_Msk\fP"
Backup data 
.SS "#define BKP_DR3_D_Msk   (0xFFFFUL << \fBBKP_DR3_D_Pos\fP)"
0x0000FFFF 
.SS "#define BKP_DR3_D_Pos   (0U)"

.SS "#define BKP_DR4_D   \fBBKP_DR4_D_Msk\fP"
Backup data 
.SS "#define BKP_DR4_D_Msk   (0xFFFFUL << \fBBKP_DR4_D_Pos\fP)"
0x0000FFFF 
.SS "#define BKP_DR4_D_Pos   (0U)"

.SS "#define BKP_DR5_D   \fBBKP_DR5_D_Msk\fP"
Backup data 
.SS "#define BKP_DR5_D_Msk   (0xFFFFUL << \fBBKP_DR5_D_Pos\fP)"
0x0000FFFF 
.SS "#define BKP_DR5_D_Pos   (0U)"

.SS "#define BKP_DR6_D   \fBBKP_DR6_D_Msk\fP"
Backup data 
.SS "#define BKP_DR6_D_Msk   (0xFFFFUL << \fBBKP_DR6_D_Pos\fP)"
0x0000FFFF 
.SS "#define BKP_DR6_D_Pos   (0U)"

.SS "#define BKP_DR7_D   \fBBKP_DR7_D_Msk\fP"
Backup data 
.SS "#define BKP_DR7_D_Msk   (0xFFFFUL << \fBBKP_DR7_D_Pos\fP)"
0x0000FFFF 
.SS "#define BKP_DR7_D_Pos   (0U)"

.SS "#define BKP_DR8_D   \fBBKP_DR8_D_Msk\fP"
Backup data 
.SS "#define BKP_DR8_D_Msk   (0xFFFFUL << \fBBKP_DR8_D_Pos\fP)"
0x0000FFFF 
.SS "#define BKP_DR8_D_Pos   (0U)"

.SS "#define BKP_DR9_D   \fBBKP_DR9_D_Msk\fP"
Backup data 
.SS "#define BKP_DR9_D_Msk   (0xFFFFUL << \fBBKP_DR9_D_Pos\fP)"
0x0000FFFF 
.SS "#define BKP_DR9_D_Pos   (0U)"

.SS "#define BKP_RTCCR_ASOE   \fBBKP_RTCCR_ASOE_Msk\fP"
Alarm or Second Output Enable 
.SS "#define BKP_RTCCR_ASOE_Msk   (0x1UL << \fBBKP_RTCCR_ASOE_Pos\fP)"
0x00000100 
.SS "#define BKP_RTCCR_ASOE_Pos   (8U)"

.SS "#define BKP_RTCCR_ASOS   \fBBKP_RTCCR_ASOS_Msk\fP"
Alarm or Second Output Selection 
.SS "#define BKP_RTCCR_ASOS_Msk   (0x1UL << \fBBKP_RTCCR_ASOS_Pos\fP)"
0x00000200 
.SS "#define BKP_RTCCR_ASOS_Pos   (9U)"

.SS "#define BKP_RTCCR_CAL   \fBBKP_RTCCR_CAL_Msk\fP"
Calibration value 
.SS "#define BKP_RTCCR_CAL_Msk   (0x7FUL << \fBBKP_RTCCR_CAL_Pos\fP)"
0x0000007F 
.SS "#define BKP_RTCCR_CAL_Pos   (0U)"

.SS "#define BKP_RTCCR_CCO   \fBBKP_RTCCR_CCO_Msk\fP"
Calibration Clock Output 
.SS "#define BKP_RTCCR_CCO_Msk   (0x1UL << \fBBKP_RTCCR_CCO_Pos\fP)"
0x00000080 
.SS "#define BKP_RTCCR_CCO_Pos   (7U)"

.SS "#define CAN_BTR_BRP   \fBCAN_BTR_BRP_Msk\fP"
Baud Rate Prescaler 
.SS "#define CAN_BTR_BRP_Msk   (0x3FFUL << \fBCAN_BTR_BRP_Pos\fP)"
0x000003FF 
.SS "#define CAN_BTR_BRP_Pos   (0U)"

.SS "#define CAN_BTR_LBKM   \fBCAN_BTR_LBKM_Msk\fP"
Loop Back Mode (Debug) 
.SS "#define CAN_BTR_LBKM_Msk   (0x1UL << \fBCAN_BTR_LBKM_Pos\fP)"
0x40000000 
.SS "#define CAN_BTR_LBKM_Pos   (30U)"

.SS "#define CAN_BTR_SILM   \fBCAN_BTR_SILM_Msk\fP"
Silent Mode Mailbox registers 
.SS "#define CAN_BTR_SILM_Msk   (0x1UL << \fBCAN_BTR_SILM_Pos\fP)"
0x80000000 
.SS "#define CAN_BTR_SILM_Pos   (31U)"

.SS "#define CAN_BTR_SJW   \fBCAN_BTR_SJW_Msk\fP"
Resynchronization Jump Width 
.SS "#define CAN_BTR_SJW_0   (0x1UL << \fBCAN_BTR_SJW_Pos\fP)"
0x01000000 
.SS "#define CAN_BTR_SJW_1   (0x2UL << \fBCAN_BTR_SJW_Pos\fP)"
0x02000000 
.SS "#define CAN_BTR_SJW_Msk   (0x3UL << \fBCAN_BTR_SJW_Pos\fP)"
0x03000000 
.SS "#define CAN_BTR_SJW_Pos   (24U)"

.SS "#define CAN_BTR_TS1   \fBCAN_BTR_TS1_Msk\fP"
Time Segment 1 
.SS "#define CAN_BTR_TS1_0   (0x1UL << \fBCAN_BTR_TS1_Pos\fP)"
0x00010000 
.SS "#define CAN_BTR_TS1_1   (0x2UL << \fBCAN_BTR_TS1_Pos\fP)"
0x00020000 
.SS "#define CAN_BTR_TS1_2   (0x4UL << \fBCAN_BTR_TS1_Pos\fP)"
0x00040000 
.SS "#define CAN_BTR_TS1_3   (0x8UL << \fBCAN_BTR_TS1_Pos\fP)"
0x00080000 
.SS "#define CAN_BTR_TS1_Msk   (0xFUL << \fBCAN_BTR_TS1_Pos\fP)"
0x000F0000 
.SS "#define CAN_BTR_TS1_Pos   (16U)"

.SS "#define CAN_BTR_TS2   \fBCAN_BTR_TS2_Msk\fP"
Time Segment 2 
.SS "#define CAN_BTR_TS2_0   (0x1UL << \fBCAN_BTR_TS2_Pos\fP)"
0x00100000 
.SS "#define CAN_BTR_TS2_1   (0x2UL << \fBCAN_BTR_TS2_Pos\fP)"
0x00200000 
.SS "#define CAN_BTR_TS2_2   (0x4UL << \fBCAN_BTR_TS2_Pos\fP)"
0x00400000 
.SS "#define CAN_BTR_TS2_Msk   (0x7UL << \fBCAN_BTR_TS2_Pos\fP)"
0x00700000 
.SS "#define CAN_BTR_TS2_Pos   (20U)"

.SS "#define CAN_ESR_BOFF   \fBCAN_ESR_BOFF_Msk\fP"
Bus-Off Flag 
.SS "#define CAN_ESR_BOFF_Msk   (0x1UL << \fBCAN_ESR_BOFF_Pos\fP)"
0x00000004 
.SS "#define CAN_ESR_BOFF_Pos   (2U)"

.SS "#define CAN_ESR_EPVF   \fBCAN_ESR_EPVF_Msk\fP"
Error Passive Flag 
.SS "#define CAN_ESR_EPVF_Msk   (0x1UL << \fBCAN_ESR_EPVF_Pos\fP)"
0x00000002 
.SS "#define CAN_ESR_EPVF_Pos   (1U)"

.SS "#define CAN_ESR_EWGF   \fBCAN_ESR_EWGF_Msk\fP"
Error Warning Flag 
.SS "#define CAN_ESR_EWGF_Msk   (0x1UL << \fBCAN_ESR_EWGF_Pos\fP)"
0x00000001 
.SS "#define CAN_ESR_EWGF_Pos   (0U)"

.SS "#define CAN_ESR_LEC   \fBCAN_ESR_LEC_Msk\fP"
LEC[2:0] bits (Last Error Code) 
.SS "#define CAN_ESR_LEC_0   (0x1UL << \fBCAN_ESR_LEC_Pos\fP)"
0x00000010 
.SS "#define CAN_ESR_LEC_1   (0x2UL << \fBCAN_ESR_LEC_Pos\fP)"
0x00000020 
.SS "#define CAN_ESR_LEC_2   (0x4UL << \fBCAN_ESR_LEC_Pos\fP)"
0x00000040 
.SS "#define CAN_ESR_LEC_Msk   (0x7UL << \fBCAN_ESR_LEC_Pos\fP)"
0x00000070 
.SS "#define CAN_ESR_LEC_Pos   (4U)"

.SS "#define CAN_ESR_REC   \fBCAN_ESR_REC_Msk\fP"
Receive Error Counter 
.SS "#define CAN_ESR_REC_Msk   (0xFFUL << \fBCAN_ESR_REC_Pos\fP)"
0xFF000000 
.SS "#define CAN_ESR_REC_Pos   (24U)"

.SS "#define CAN_ESR_TEC   \fBCAN_ESR_TEC_Msk\fP"
Least significant byte of the 9-bit Transmit Error Counter 
.SS "#define CAN_ESR_TEC_Msk   (0xFFUL << \fBCAN_ESR_TEC_Pos\fP)"
0x00FF0000 
.SS "#define CAN_ESR_TEC_Pos   (16U)"

.SS "#define CAN_F0R1_FB0   \fBCAN_F0R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F0R1_FB0_Msk   (0x1UL << \fBCAN_F0R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F0R1_FB0_Pos   (0U)"

.SS "#define CAN_F0R1_FB1   \fBCAN_F0R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F0R1_FB10   \fBCAN_F0R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F0R1_FB10_Msk   (0x1UL << \fBCAN_F0R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F0R1_FB10_Pos   (10U)"

.SS "#define CAN_F0R1_FB11   \fBCAN_F0R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F0R1_FB11_Msk   (0x1UL << \fBCAN_F0R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F0R1_FB11_Pos   (11U)"

.SS "#define CAN_F0R1_FB12   \fBCAN_F0R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F0R1_FB12_Msk   (0x1UL << \fBCAN_F0R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F0R1_FB12_Pos   (12U)"

.SS "#define CAN_F0R1_FB13   \fBCAN_F0R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F0R1_FB13_Msk   (0x1UL << \fBCAN_F0R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F0R1_FB13_Pos   (13U)"

.SS "#define CAN_F0R1_FB14   \fBCAN_F0R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F0R1_FB14_Msk   (0x1UL << \fBCAN_F0R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F0R1_FB14_Pos   (14U)"

.SS "#define CAN_F0R1_FB15   \fBCAN_F0R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F0R1_FB15_Msk   (0x1UL << \fBCAN_F0R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F0R1_FB15_Pos   (15U)"

.SS "#define CAN_F0R1_FB16   \fBCAN_F0R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F0R1_FB16_Msk   (0x1UL << \fBCAN_F0R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F0R1_FB16_Pos   (16U)"

.SS "#define CAN_F0R1_FB17   \fBCAN_F0R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F0R1_FB17_Msk   (0x1UL << \fBCAN_F0R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F0R1_FB17_Pos   (17U)"

.SS "#define CAN_F0R1_FB18   \fBCAN_F0R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F0R1_FB18_Msk   (0x1UL << \fBCAN_F0R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F0R1_FB18_Pos   (18U)"

.SS "#define CAN_F0R1_FB19   \fBCAN_F0R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F0R1_FB19_Msk   (0x1UL << \fBCAN_F0R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F0R1_FB19_Pos   (19U)"

.SS "#define CAN_F0R1_FB1_Msk   (0x1UL << \fBCAN_F0R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F0R1_FB1_Pos   (1U)"

.SS "#define CAN_F0R1_FB2   \fBCAN_F0R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F0R1_FB20   \fBCAN_F0R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F0R1_FB20_Msk   (0x1UL << \fBCAN_F0R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F0R1_FB20_Pos   (20U)"

.SS "#define CAN_F0R1_FB21   \fBCAN_F0R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F0R1_FB21_Msk   (0x1UL << \fBCAN_F0R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F0R1_FB21_Pos   (21U)"

.SS "#define CAN_F0R1_FB22   \fBCAN_F0R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F0R1_FB22_Msk   (0x1UL << \fBCAN_F0R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F0R1_FB22_Pos   (22U)"

.SS "#define CAN_F0R1_FB23   \fBCAN_F0R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F0R1_FB23_Msk   (0x1UL << \fBCAN_F0R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F0R1_FB23_Pos   (23U)"

.SS "#define CAN_F0R1_FB24   \fBCAN_F0R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F0R1_FB24_Msk   (0x1UL << \fBCAN_F0R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F0R1_FB24_Pos   (24U)"

.SS "#define CAN_F0R1_FB25   \fBCAN_F0R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F0R1_FB25_Msk   (0x1UL << \fBCAN_F0R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F0R1_FB25_Pos   (25U)"

.SS "#define CAN_F0R1_FB26   \fBCAN_F0R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F0R1_FB26_Msk   (0x1UL << \fBCAN_F0R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F0R1_FB26_Pos   (26U)"

.SS "#define CAN_F0R1_FB27   \fBCAN_F0R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F0R1_FB27_Msk   (0x1UL << \fBCAN_F0R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F0R1_FB27_Pos   (27U)"

.SS "#define CAN_F0R1_FB28   \fBCAN_F0R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F0R1_FB28_Msk   (0x1UL << \fBCAN_F0R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F0R1_FB28_Pos   (28U)"

.SS "#define CAN_F0R1_FB29   \fBCAN_F0R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F0R1_FB29_Msk   (0x1UL << \fBCAN_F0R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F0R1_FB29_Pos   (29U)"

.SS "#define CAN_F0R1_FB2_Msk   (0x1UL << \fBCAN_F0R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F0R1_FB2_Pos   (2U)"

.SS "#define CAN_F0R1_FB3   \fBCAN_F0R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F0R1_FB30   \fBCAN_F0R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F0R1_FB30_Msk   (0x1UL << \fBCAN_F0R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F0R1_FB30_Pos   (30U)"

.SS "#define CAN_F0R1_FB31   \fBCAN_F0R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F0R1_FB31_Msk   (0x1UL << \fBCAN_F0R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F0R1_FB31_Pos   (31U)"

.SS "#define CAN_F0R1_FB3_Msk   (0x1UL << \fBCAN_F0R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F0R1_FB3_Pos   (3U)"

.SS "#define CAN_F0R1_FB4   \fBCAN_F0R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F0R1_FB4_Msk   (0x1UL << \fBCAN_F0R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F0R1_FB4_Pos   (4U)"

.SS "#define CAN_F0R1_FB5   \fBCAN_F0R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F0R1_FB5_Msk   (0x1UL << \fBCAN_F0R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F0R1_FB5_Pos   (5U)"

.SS "#define CAN_F0R1_FB6   \fBCAN_F0R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F0R1_FB6_Msk   (0x1UL << \fBCAN_F0R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F0R1_FB6_Pos   (6U)"

.SS "#define CAN_F0R1_FB7   \fBCAN_F0R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F0R1_FB7_Msk   (0x1UL << \fBCAN_F0R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F0R1_FB7_Pos   (7U)"

.SS "#define CAN_F0R1_FB8   \fBCAN_F0R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F0R1_FB8_Msk   (0x1UL << \fBCAN_F0R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F0R1_FB8_Pos   (8U)"

.SS "#define CAN_F0R1_FB9   \fBCAN_F0R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F0R1_FB9_Msk   (0x1UL << \fBCAN_F0R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F0R1_FB9_Pos   (9U)"

.SS "#define CAN_F0R2_FB0   \fBCAN_F0R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F0R2_FB0_Msk   (0x1UL << \fBCAN_F0R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F0R2_FB0_Pos   (0U)"

.SS "#define CAN_F0R2_FB1   \fBCAN_F0R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F0R2_FB10   \fBCAN_F0R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F0R2_FB10_Msk   (0x1UL << \fBCAN_F0R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F0R2_FB10_Pos   (10U)"

.SS "#define CAN_F0R2_FB11   \fBCAN_F0R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F0R2_FB11_Msk   (0x1UL << \fBCAN_F0R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F0R2_FB11_Pos   (11U)"

.SS "#define CAN_F0R2_FB12   \fBCAN_F0R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F0R2_FB12_Msk   (0x1UL << \fBCAN_F0R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F0R2_FB12_Pos   (12U)"

.SS "#define CAN_F0R2_FB13   \fBCAN_F0R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F0R2_FB13_Msk   (0x1UL << \fBCAN_F0R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F0R2_FB13_Pos   (13U)"

.SS "#define CAN_F0R2_FB14   \fBCAN_F0R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F0R2_FB14_Msk   (0x1UL << \fBCAN_F0R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F0R2_FB14_Pos   (14U)"

.SS "#define CAN_F0R2_FB15   \fBCAN_F0R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F0R2_FB15_Msk   (0x1UL << \fBCAN_F0R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F0R2_FB15_Pos   (15U)"

.SS "#define CAN_F0R2_FB16   \fBCAN_F0R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F0R2_FB16_Msk   (0x1UL << \fBCAN_F0R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F0R2_FB16_Pos   (16U)"

.SS "#define CAN_F0R2_FB17   \fBCAN_F0R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F0R2_FB17_Msk   (0x1UL << \fBCAN_F0R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F0R2_FB17_Pos   (17U)"

.SS "#define CAN_F0R2_FB18   \fBCAN_F0R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F0R2_FB18_Msk   (0x1UL << \fBCAN_F0R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F0R2_FB18_Pos   (18U)"

.SS "#define CAN_F0R2_FB19   \fBCAN_F0R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F0R2_FB19_Msk   (0x1UL << \fBCAN_F0R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F0R2_FB19_Pos   (19U)"

.SS "#define CAN_F0R2_FB1_Msk   (0x1UL << \fBCAN_F0R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F0R2_FB1_Pos   (1U)"

.SS "#define CAN_F0R2_FB2   \fBCAN_F0R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F0R2_FB20   \fBCAN_F0R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F0R2_FB20_Msk   (0x1UL << \fBCAN_F0R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F0R2_FB20_Pos   (20U)"

.SS "#define CAN_F0R2_FB21   \fBCAN_F0R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F0R2_FB21_Msk   (0x1UL << \fBCAN_F0R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F0R2_FB21_Pos   (21U)"

.SS "#define CAN_F0R2_FB22   \fBCAN_F0R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F0R2_FB22_Msk   (0x1UL << \fBCAN_F0R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F0R2_FB22_Pos   (22U)"

.SS "#define CAN_F0R2_FB23   \fBCAN_F0R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F0R2_FB23_Msk   (0x1UL << \fBCAN_F0R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F0R2_FB23_Pos   (23U)"

.SS "#define CAN_F0R2_FB24   \fBCAN_F0R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F0R2_FB24_Msk   (0x1UL << \fBCAN_F0R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F0R2_FB24_Pos   (24U)"

.SS "#define CAN_F0R2_FB25   \fBCAN_F0R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F0R2_FB25_Msk   (0x1UL << \fBCAN_F0R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F0R2_FB25_Pos   (25U)"

.SS "#define CAN_F0R2_FB26   \fBCAN_F0R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F0R2_FB26_Msk   (0x1UL << \fBCAN_F0R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F0R2_FB26_Pos   (26U)"

.SS "#define CAN_F0R2_FB27   \fBCAN_F0R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F0R2_FB27_Msk   (0x1UL << \fBCAN_F0R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F0R2_FB27_Pos   (27U)"

.SS "#define CAN_F0R2_FB28   \fBCAN_F0R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F0R2_FB28_Msk   (0x1UL << \fBCAN_F0R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F0R2_FB28_Pos   (28U)"

.SS "#define CAN_F0R2_FB29   \fBCAN_F0R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F0R2_FB29_Msk   (0x1UL << \fBCAN_F0R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F0R2_FB29_Pos   (29U)"

.SS "#define CAN_F0R2_FB2_Msk   (0x1UL << \fBCAN_F0R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F0R2_FB2_Pos   (2U)"

.SS "#define CAN_F0R2_FB3   \fBCAN_F0R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F0R2_FB30   \fBCAN_F0R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F0R2_FB30_Msk   (0x1UL << \fBCAN_F0R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F0R2_FB30_Pos   (30U)"

.SS "#define CAN_F0R2_FB31   \fBCAN_F0R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F0R2_FB31_Msk   (0x1UL << \fBCAN_F0R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F0R2_FB31_Pos   (31U)"

.SS "#define CAN_F0R2_FB3_Msk   (0x1UL << \fBCAN_F0R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F0R2_FB3_Pos   (3U)"

.SS "#define CAN_F0R2_FB4   \fBCAN_F0R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F0R2_FB4_Msk   (0x1UL << \fBCAN_F0R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F0R2_FB4_Pos   (4U)"

.SS "#define CAN_F0R2_FB5   \fBCAN_F0R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F0R2_FB5_Msk   (0x1UL << \fBCAN_F0R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F0R2_FB5_Pos   (5U)"

.SS "#define CAN_F0R2_FB6   \fBCAN_F0R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F0R2_FB6_Msk   (0x1UL << \fBCAN_F0R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F0R2_FB6_Pos   (6U)"

.SS "#define CAN_F0R2_FB7   \fBCAN_F0R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F0R2_FB7_Msk   (0x1UL << \fBCAN_F0R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F0R2_FB7_Pos   (7U)"

.SS "#define CAN_F0R2_FB8   \fBCAN_F0R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F0R2_FB8_Msk   (0x1UL << \fBCAN_F0R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F0R2_FB8_Pos   (8U)"

.SS "#define CAN_F0R2_FB9   \fBCAN_F0R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F0R2_FB9_Msk   (0x1UL << \fBCAN_F0R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F0R2_FB9_Pos   (9U)"

.SS "#define CAN_F10R1_FB0   \fBCAN_F10R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F10R1_FB0_Msk   (0x1UL << \fBCAN_F10R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F10R1_FB0_Pos   (0U)"

.SS "#define CAN_F10R1_FB1   \fBCAN_F10R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F10R1_FB10   \fBCAN_F10R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F10R1_FB10_Msk   (0x1UL << \fBCAN_F10R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F10R1_FB10_Pos   (10U)"

.SS "#define CAN_F10R1_FB11   \fBCAN_F10R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F10R1_FB11_Msk   (0x1UL << \fBCAN_F10R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F10R1_FB11_Pos   (11U)"

.SS "#define CAN_F10R1_FB12   \fBCAN_F10R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F10R1_FB12_Msk   (0x1UL << \fBCAN_F10R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F10R1_FB12_Pos   (12U)"

.SS "#define CAN_F10R1_FB13   \fBCAN_F10R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F10R1_FB13_Msk   (0x1UL << \fBCAN_F10R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F10R1_FB13_Pos   (13U)"

.SS "#define CAN_F10R1_FB14   \fBCAN_F10R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F10R1_FB14_Msk   (0x1UL << \fBCAN_F10R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F10R1_FB14_Pos   (14U)"

.SS "#define CAN_F10R1_FB15   \fBCAN_F10R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F10R1_FB15_Msk   (0x1UL << \fBCAN_F10R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F10R1_FB15_Pos   (15U)"

.SS "#define CAN_F10R1_FB16   \fBCAN_F10R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F10R1_FB16_Msk   (0x1UL << \fBCAN_F10R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F10R1_FB16_Pos   (16U)"

.SS "#define CAN_F10R1_FB17   \fBCAN_F10R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F10R1_FB17_Msk   (0x1UL << \fBCAN_F10R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F10R1_FB17_Pos   (17U)"

.SS "#define CAN_F10R1_FB18   \fBCAN_F10R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F10R1_FB18_Msk   (0x1UL << \fBCAN_F10R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F10R1_FB18_Pos   (18U)"

.SS "#define CAN_F10R1_FB19   \fBCAN_F10R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F10R1_FB19_Msk   (0x1UL << \fBCAN_F10R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F10R1_FB19_Pos   (19U)"

.SS "#define CAN_F10R1_FB1_Msk   (0x1UL << \fBCAN_F10R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F10R1_FB1_Pos   (1U)"

.SS "#define CAN_F10R1_FB2   \fBCAN_F10R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F10R1_FB20   \fBCAN_F10R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F10R1_FB20_Msk   (0x1UL << \fBCAN_F10R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F10R1_FB20_Pos   (20U)"

.SS "#define CAN_F10R1_FB21   \fBCAN_F10R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F10R1_FB21_Msk   (0x1UL << \fBCAN_F10R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F10R1_FB21_Pos   (21U)"

.SS "#define CAN_F10R1_FB22   \fBCAN_F10R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F10R1_FB22_Msk   (0x1UL << \fBCAN_F10R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F10R1_FB22_Pos   (22U)"

.SS "#define CAN_F10R1_FB23   \fBCAN_F10R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F10R1_FB23_Msk   (0x1UL << \fBCAN_F10R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F10R1_FB23_Pos   (23U)"

.SS "#define CAN_F10R1_FB24   \fBCAN_F10R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F10R1_FB24_Msk   (0x1UL << \fBCAN_F10R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F10R1_FB24_Pos   (24U)"

.SS "#define CAN_F10R1_FB25   \fBCAN_F10R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F10R1_FB25_Msk   (0x1UL << \fBCAN_F10R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F10R1_FB25_Pos   (25U)"

.SS "#define CAN_F10R1_FB26   \fBCAN_F10R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F10R1_FB26_Msk   (0x1UL << \fBCAN_F10R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F10R1_FB26_Pos   (26U)"

.SS "#define CAN_F10R1_FB27   \fBCAN_F10R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F10R1_FB27_Msk   (0x1UL << \fBCAN_F10R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F10R1_FB27_Pos   (27U)"

.SS "#define CAN_F10R1_FB28   \fBCAN_F10R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F10R1_FB28_Msk   (0x1UL << \fBCAN_F10R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F10R1_FB28_Pos   (28U)"

.SS "#define CAN_F10R1_FB29   \fBCAN_F10R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F10R1_FB29_Msk   (0x1UL << \fBCAN_F10R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F10R1_FB29_Pos   (29U)"

.SS "#define CAN_F10R1_FB2_Msk   (0x1UL << \fBCAN_F10R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F10R1_FB2_Pos   (2U)"

.SS "#define CAN_F10R1_FB3   \fBCAN_F10R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F10R1_FB30   \fBCAN_F10R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F10R1_FB30_Msk   (0x1UL << \fBCAN_F10R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F10R1_FB30_Pos   (30U)"

.SS "#define CAN_F10R1_FB31   \fBCAN_F10R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F10R1_FB31_Msk   (0x1UL << \fBCAN_F10R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F10R1_FB31_Pos   (31U)"

.SS "#define CAN_F10R1_FB3_Msk   (0x1UL << \fBCAN_F10R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F10R1_FB3_Pos   (3U)"

.SS "#define CAN_F10R1_FB4   \fBCAN_F10R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F10R1_FB4_Msk   (0x1UL << \fBCAN_F10R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F10R1_FB4_Pos   (4U)"

.SS "#define CAN_F10R1_FB5   \fBCAN_F10R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F10R1_FB5_Msk   (0x1UL << \fBCAN_F10R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F10R1_FB5_Pos   (5U)"

.SS "#define CAN_F10R1_FB6   \fBCAN_F10R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F10R1_FB6_Msk   (0x1UL << \fBCAN_F10R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F10R1_FB6_Pos   (6U)"

.SS "#define CAN_F10R1_FB7   \fBCAN_F10R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F10R1_FB7_Msk   (0x1UL << \fBCAN_F10R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F10R1_FB7_Pos   (7U)"

.SS "#define CAN_F10R1_FB8   \fBCAN_F10R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F10R1_FB8_Msk   (0x1UL << \fBCAN_F10R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F10R1_FB8_Pos   (8U)"

.SS "#define CAN_F10R1_FB9   \fBCAN_F10R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F10R1_FB9_Msk   (0x1UL << \fBCAN_F10R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F10R1_FB9_Pos   (9U)"

.SS "#define CAN_F10R2_FB0   \fBCAN_F10R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F10R2_FB0_Msk   (0x1UL << \fBCAN_F10R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F10R2_FB0_Pos   (0U)"

.SS "#define CAN_F10R2_FB1   \fBCAN_F10R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F10R2_FB10   \fBCAN_F10R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F10R2_FB10_Msk   (0x1UL << \fBCAN_F10R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F10R2_FB10_Pos   (10U)"

.SS "#define CAN_F10R2_FB11   \fBCAN_F10R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F10R2_FB11_Msk   (0x1UL << \fBCAN_F10R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F10R2_FB11_Pos   (11U)"

.SS "#define CAN_F10R2_FB12   \fBCAN_F10R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F10R2_FB12_Msk   (0x1UL << \fBCAN_F10R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F10R2_FB12_Pos   (12U)"

.SS "#define CAN_F10R2_FB13   \fBCAN_F10R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F10R2_FB13_Msk   (0x1UL << \fBCAN_F10R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F10R2_FB13_Pos   (13U)"

.SS "#define CAN_F10R2_FB14   \fBCAN_F10R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F10R2_FB14_Msk   (0x1UL << \fBCAN_F10R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F10R2_FB14_Pos   (14U)"

.SS "#define CAN_F10R2_FB15   \fBCAN_F10R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F10R2_FB15_Msk   (0x1UL << \fBCAN_F10R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F10R2_FB15_Pos   (15U)"

.SS "#define CAN_F10R2_FB16   \fBCAN_F10R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F10R2_FB16_Msk   (0x1UL << \fBCAN_F10R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F10R2_FB16_Pos   (16U)"

.SS "#define CAN_F10R2_FB17   \fBCAN_F10R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F10R2_FB17_Msk   (0x1UL << \fBCAN_F10R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F10R2_FB17_Pos   (17U)"

.SS "#define CAN_F10R2_FB18   \fBCAN_F10R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F10R2_FB18_Msk   (0x1UL << \fBCAN_F10R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F10R2_FB18_Pos   (18U)"

.SS "#define CAN_F10R2_FB19   \fBCAN_F10R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F10R2_FB19_Msk   (0x1UL << \fBCAN_F10R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F10R2_FB19_Pos   (19U)"

.SS "#define CAN_F10R2_FB1_Msk   (0x1UL << \fBCAN_F10R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F10R2_FB1_Pos   (1U)"

.SS "#define CAN_F10R2_FB2   \fBCAN_F10R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F10R2_FB20   \fBCAN_F10R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F10R2_FB20_Msk   (0x1UL << \fBCAN_F10R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F10R2_FB20_Pos   (20U)"

.SS "#define CAN_F10R2_FB21   \fBCAN_F10R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F10R2_FB21_Msk   (0x1UL << \fBCAN_F10R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F10R2_FB21_Pos   (21U)"

.SS "#define CAN_F10R2_FB22   \fBCAN_F10R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F10R2_FB22_Msk   (0x1UL << \fBCAN_F10R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F10R2_FB22_Pos   (22U)"

.SS "#define CAN_F10R2_FB23   \fBCAN_F10R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F10R2_FB23_Msk   (0x1UL << \fBCAN_F10R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F10R2_FB23_Pos   (23U)"

.SS "#define CAN_F10R2_FB24   \fBCAN_F10R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F10R2_FB24_Msk   (0x1UL << \fBCAN_F10R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F10R2_FB24_Pos   (24U)"

.SS "#define CAN_F10R2_FB25   \fBCAN_F10R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F10R2_FB25_Msk   (0x1UL << \fBCAN_F10R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F10R2_FB25_Pos   (25U)"

.SS "#define CAN_F10R2_FB26   \fBCAN_F10R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F10R2_FB26_Msk   (0x1UL << \fBCAN_F10R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F10R2_FB26_Pos   (26U)"

.SS "#define CAN_F10R2_FB27   \fBCAN_F10R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F10R2_FB27_Msk   (0x1UL << \fBCAN_F10R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F10R2_FB27_Pos   (27U)"

.SS "#define CAN_F10R2_FB28   \fBCAN_F10R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F10R2_FB28_Msk   (0x1UL << \fBCAN_F10R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F10R2_FB28_Pos   (28U)"

.SS "#define CAN_F10R2_FB29   \fBCAN_F10R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F10R2_FB29_Msk   (0x1UL << \fBCAN_F10R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F10R2_FB29_Pos   (29U)"

.SS "#define CAN_F10R2_FB2_Msk   (0x1UL << \fBCAN_F10R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F10R2_FB2_Pos   (2U)"

.SS "#define CAN_F10R2_FB3   \fBCAN_F10R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F10R2_FB30   \fBCAN_F10R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F10R2_FB30_Msk   (0x1UL << \fBCAN_F10R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F10R2_FB30_Pos   (30U)"

.SS "#define CAN_F10R2_FB31   \fBCAN_F10R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F10R2_FB31_Msk   (0x1UL << \fBCAN_F10R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F10R2_FB31_Pos   (31U)"

.SS "#define CAN_F10R2_FB3_Msk   (0x1UL << \fBCAN_F10R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F10R2_FB3_Pos   (3U)"

.SS "#define CAN_F10R2_FB4   \fBCAN_F10R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F10R2_FB4_Msk   (0x1UL << \fBCAN_F10R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F10R2_FB4_Pos   (4U)"

.SS "#define CAN_F10R2_FB5   \fBCAN_F10R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F10R2_FB5_Msk   (0x1UL << \fBCAN_F10R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F10R2_FB5_Pos   (5U)"

.SS "#define CAN_F10R2_FB6   \fBCAN_F10R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F10R2_FB6_Msk   (0x1UL << \fBCAN_F10R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F10R2_FB6_Pos   (6U)"

.SS "#define CAN_F10R2_FB7   \fBCAN_F10R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F10R2_FB7_Msk   (0x1UL << \fBCAN_F10R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F10R2_FB7_Pos   (7U)"

.SS "#define CAN_F10R2_FB8   \fBCAN_F10R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F10R2_FB8_Msk   (0x1UL << \fBCAN_F10R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F10R2_FB8_Pos   (8U)"

.SS "#define CAN_F10R2_FB9   \fBCAN_F10R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F10R2_FB9_Msk   (0x1UL << \fBCAN_F10R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F10R2_FB9_Pos   (9U)"

.SS "#define CAN_F11R1_FB0   \fBCAN_F11R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F11R1_FB0_Msk   (0x1UL << \fBCAN_F11R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F11R1_FB0_Pos   (0U)"

.SS "#define CAN_F11R1_FB1   \fBCAN_F11R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F11R1_FB10   \fBCAN_F11R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F11R1_FB10_Msk   (0x1UL << \fBCAN_F11R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F11R1_FB10_Pos   (10U)"

.SS "#define CAN_F11R1_FB11   \fBCAN_F11R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F11R1_FB11_Msk   (0x1UL << \fBCAN_F11R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F11R1_FB11_Pos   (11U)"

.SS "#define CAN_F11R1_FB12   \fBCAN_F11R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F11R1_FB12_Msk   (0x1UL << \fBCAN_F11R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F11R1_FB12_Pos   (12U)"

.SS "#define CAN_F11R1_FB13   \fBCAN_F11R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F11R1_FB13_Msk   (0x1UL << \fBCAN_F11R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F11R1_FB13_Pos   (13U)"

.SS "#define CAN_F11R1_FB14   \fBCAN_F11R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F11R1_FB14_Msk   (0x1UL << \fBCAN_F11R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F11R1_FB14_Pos   (14U)"

.SS "#define CAN_F11R1_FB15   \fBCAN_F11R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F11R1_FB15_Msk   (0x1UL << \fBCAN_F11R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F11R1_FB15_Pos   (15U)"

.SS "#define CAN_F11R1_FB16   \fBCAN_F11R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F11R1_FB16_Msk   (0x1UL << \fBCAN_F11R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F11R1_FB16_Pos   (16U)"

.SS "#define CAN_F11R1_FB17   \fBCAN_F11R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F11R1_FB17_Msk   (0x1UL << \fBCAN_F11R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F11R1_FB17_Pos   (17U)"

.SS "#define CAN_F11R1_FB18   \fBCAN_F11R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F11R1_FB18_Msk   (0x1UL << \fBCAN_F11R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F11R1_FB18_Pos   (18U)"

.SS "#define CAN_F11R1_FB19   \fBCAN_F11R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F11R1_FB19_Msk   (0x1UL << \fBCAN_F11R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F11R1_FB19_Pos   (19U)"

.SS "#define CAN_F11R1_FB1_Msk   (0x1UL << \fBCAN_F11R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F11R1_FB1_Pos   (1U)"

.SS "#define CAN_F11R1_FB2   \fBCAN_F11R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F11R1_FB20   \fBCAN_F11R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F11R1_FB20_Msk   (0x1UL << \fBCAN_F11R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F11R1_FB20_Pos   (20U)"

.SS "#define CAN_F11R1_FB21   \fBCAN_F11R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F11R1_FB21_Msk   (0x1UL << \fBCAN_F11R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F11R1_FB21_Pos   (21U)"

.SS "#define CAN_F11R1_FB22   \fBCAN_F11R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F11R1_FB22_Msk   (0x1UL << \fBCAN_F11R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F11R1_FB22_Pos   (22U)"

.SS "#define CAN_F11R1_FB23   \fBCAN_F11R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F11R1_FB23_Msk   (0x1UL << \fBCAN_F11R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F11R1_FB23_Pos   (23U)"

.SS "#define CAN_F11R1_FB24   \fBCAN_F11R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F11R1_FB24_Msk   (0x1UL << \fBCAN_F11R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F11R1_FB24_Pos   (24U)"

.SS "#define CAN_F11R1_FB25   \fBCAN_F11R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F11R1_FB25_Msk   (0x1UL << \fBCAN_F11R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F11R1_FB25_Pos   (25U)"

.SS "#define CAN_F11R1_FB26   \fBCAN_F11R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F11R1_FB26_Msk   (0x1UL << \fBCAN_F11R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F11R1_FB26_Pos   (26U)"

.SS "#define CAN_F11R1_FB27   \fBCAN_F11R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F11R1_FB27_Msk   (0x1UL << \fBCAN_F11R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F11R1_FB27_Pos   (27U)"

.SS "#define CAN_F11R1_FB28   \fBCAN_F11R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F11R1_FB28_Msk   (0x1UL << \fBCAN_F11R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F11R1_FB28_Pos   (28U)"

.SS "#define CAN_F11R1_FB29   \fBCAN_F11R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F11R1_FB29_Msk   (0x1UL << \fBCAN_F11R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F11R1_FB29_Pos   (29U)"

.SS "#define CAN_F11R1_FB2_Msk   (0x1UL << \fBCAN_F11R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F11R1_FB2_Pos   (2U)"

.SS "#define CAN_F11R1_FB3   \fBCAN_F11R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F11R1_FB30   \fBCAN_F11R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F11R1_FB30_Msk   (0x1UL << \fBCAN_F11R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F11R1_FB30_Pos   (30U)"

.SS "#define CAN_F11R1_FB31   \fBCAN_F11R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F11R1_FB31_Msk   (0x1UL << \fBCAN_F11R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F11R1_FB31_Pos   (31U)"

.SS "#define CAN_F11R1_FB3_Msk   (0x1UL << \fBCAN_F11R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F11R1_FB3_Pos   (3U)"

.SS "#define CAN_F11R1_FB4   \fBCAN_F11R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F11R1_FB4_Msk   (0x1UL << \fBCAN_F11R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F11R1_FB4_Pos   (4U)"

.SS "#define CAN_F11R1_FB5   \fBCAN_F11R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F11R1_FB5_Msk   (0x1UL << \fBCAN_F11R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F11R1_FB5_Pos   (5U)"

.SS "#define CAN_F11R1_FB6   \fBCAN_F11R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F11R1_FB6_Msk   (0x1UL << \fBCAN_F11R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F11R1_FB6_Pos   (6U)"

.SS "#define CAN_F11R1_FB7   \fBCAN_F11R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F11R1_FB7_Msk   (0x1UL << \fBCAN_F11R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F11R1_FB7_Pos   (7U)"

.SS "#define CAN_F11R1_FB8   \fBCAN_F11R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F11R1_FB8_Msk   (0x1UL << \fBCAN_F11R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F11R1_FB8_Pos   (8U)"

.SS "#define CAN_F11R1_FB9   \fBCAN_F11R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F11R1_FB9_Msk   (0x1UL << \fBCAN_F11R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F11R1_FB9_Pos   (9U)"

.SS "#define CAN_F11R2_FB0   \fBCAN_F11R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F11R2_FB0_Msk   (0x1UL << \fBCAN_F11R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F11R2_FB0_Pos   (0U)"

.SS "#define CAN_F11R2_FB1   \fBCAN_F11R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F11R2_FB10   \fBCAN_F11R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F11R2_FB10_Msk   (0x1UL << \fBCAN_F11R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F11R2_FB10_Pos   (10U)"

.SS "#define CAN_F11R2_FB11   \fBCAN_F11R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F11R2_FB11_Msk   (0x1UL << \fBCAN_F11R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F11R2_FB11_Pos   (11U)"

.SS "#define CAN_F11R2_FB12   \fBCAN_F11R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F11R2_FB12_Msk   (0x1UL << \fBCAN_F11R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F11R2_FB12_Pos   (12U)"

.SS "#define CAN_F11R2_FB13   \fBCAN_F11R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F11R2_FB13_Msk   (0x1UL << \fBCAN_F11R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F11R2_FB13_Pos   (13U)"

.SS "#define CAN_F11R2_FB14   \fBCAN_F11R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F11R2_FB14_Msk   (0x1UL << \fBCAN_F11R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F11R2_FB14_Pos   (14U)"

.SS "#define CAN_F11R2_FB15   \fBCAN_F11R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F11R2_FB15_Msk   (0x1UL << \fBCAN_F11R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F11R2_FB15_Pos   (15U)"

.SS "#define CAN_F11R2_FB16   \fBCAN_F11R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F11R2_FB16_Msk   (0x1UL << \fBCAN_F11R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F11R2_FB16_Pos   (16U)"

.SS "#define CAN_F11R2_FB17   \fBCAN_F11R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F11R2_FB17_Msk   (0x1UL << \fBCAN_F11R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F11R2_FB17_Pos   (17U)"

.SS "#define CAN_F11R2_FB18   \fBCAN_F11R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F11R2_FB18_Msk   (0x1UL << \fBCAN_F11R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F11R2_FB18_Pos   (18U)"

.SS "#define CAN_F11R2_FB19   \fBCAN_F11R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F11R2_FB19_Msk   (0x1UL << \fBCAN_F11R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F11R2_FB19_Pos   (19U)"

.SS "#define CAN_F11R2_FB1_Msk   (0x1UL << \fBCAN_F11R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F11R2_FB1_Pos   (1U)"

.SS "#define CAN_F11R2_FB2   \fBCAN_F11R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F11R2_FB20   \fBCAN_F11R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F11R2_FB20_Msk   (0x1UL << \fBCAN_F11R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F11R2_FB20_Pos   (20U)"

.SS "#define CAN_F11R2_FB21   \fBCAN_F11R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F11R2_FB21_Msk   (0x1UL << \fBCAN_F11R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F11R2_FB21_Pos   (21U)"

.SS "#define CAN_F11R2_FB22   \fBCAN_F11R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F11R2_FB22_Msk   (0x1UL << \fBCAN_F11R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F11R2_FB22_Pos   (22U)"

.SS "#define CAN_F11R2_FB23   \fBCAN_F11R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F11R2_FB23_Msk   (0x1UL << \fBCAN_F11R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F11R2_FB23_Pos   (23U)"

.SS "#define CAN_F11R2_FB24   \fBCAN_F11R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F11R2_FB24_Msk   (0x1UL << \fBCAN_F11R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F11R2_FB24_Pos   (24U)"

.SS "#define CAN_F11R2_FB25   \fBCAN_F11R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F11R2_FB25_Msk   (0x1UL << \fBCAN_F11R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F11R2_FB25_Pos   (25U)"

.SS "#define CAN_F11R2_FB26   \fBCAN_F11R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F11R2_FB26_Msk   (0x1UL << \fBCAN_F11R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F11R2_FB26_Pos   (26U)"

.SS "#define CAN_F11R2_FB27   \fBCAN_F11R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F11R2_FB27_Msk   (0x1UL << \fBCAN_F11R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F11R2_FB27_Pos   (27U)"

.SS "#define CAN_F11R2_FB28   \fBCAN_F11R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F11R2_FB28_Msk   (0x1UL << \fBCAN_F11R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F11R2_FB28_Pos   (28U)"

.SS "#define CAN_F11R2_FB29   \fBCAN_F11R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F11R2_FB29_Msk   (0x1UL << \fBCAN_F11R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F11R2_FB29_Pos   (29U)"

.SS "#define CAN_F11R2_FB2_Msk   (0x1UL << \fBCAN_F11R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F11R2_FB2_Pos   (2U)"

.SS "#define CAN_F11R2_FB3   \fBCAN_F11R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F11R2_FB30   \fBCAN_F11R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F11R2_FB30_Msk   (0x1UL << \fBCAN_F11R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F11R2_FB30_Pos   (30U)"

.SS "#define CAN_F11R2_FB31   \fBCAN_F11R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F11R2_FB31_Msk   (0x1UL << \fBCAN_F11R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F11R2_FB31_Pos   (31U)"

.SS "#define CAN_F11R2_FB3_Msk   (0x1UL << \fBCAN_F11R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F11R2_FB3_Pos   (3U)"

.SS "#define CAN_F11R2_FB4   \fBCAN_F11R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F11R2_FB4_Msk   (0x1UL << \fBCAN_F11R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F11R2_FB4_Pos   (4U)"

.SS "#define CAN_F11R2_FB5   \fBCAN_F11R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F11R2_FB5_Msk   (0x1UL << \fBCAN_F11R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F11R2_FB5_Pos   (5U)"

.SS "#define CAN_F11R2_FB6   \fBCAN_F11R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F11R2_FB6_Msk   (0x1UL << \fBCAN_F11R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F11R2_FB6_Pos   (6U)"

.SS "#define CAN_F11R2_FB7   \fBCAN_F11R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F11R2_FB7_Msk   (0x1UL << \fBCAN_F11R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F11R2_FB7_Pos   (7U)"

.SS "#define CAN_F11R2_FB8   \fBCAN_F11R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F11R2_FB8_Msk   (0x1UL << \fBCAN_F11R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F11R2_FB8_Pos   (8U)"

.SS "#define CAN_F11R2_FB9   \fBCAN_F11R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F11R2_FB9_Msk   (0x1UL << \fBCAN_F11R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F11R2_FB9_Pos   (9U)"

.SS "#define CAN_F12R1_FB0   \fBCAN_F12R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F12R1_FB0_Msk   (0x1UL << \fBCAN_F12R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F12R1_FB0_Pos   (0U)"

.SS "#define CAN_F12R1_FB1   \fBCAN_F12R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F12R1_FB10   \fBCAN_F12R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F12R1_FB10_Msk   (0x1UL << \fBCAN_F12R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F12R1_FB10_Pos   (10U)"

.SS "#define CAN_F12R1_FB11   \fBCAN_F12R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F12R1_FB11_Msk   (0x1UL << \fBCAN_F12R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F12R1_FB11_Pos   (11U)"

.SS "#define CAN_F12R1_FB12   \fBCAN_F12R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F12R1_FB12_Msk   (0x1UL << \fBCAN_F12R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F12R1_FB12_Pos   (12U)"

.SS "#define CAN_F12R1_FB13   \fBCAN_F12R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F12R1_FB13_Msk   (0x1UL << \fBCAN_F12R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F12R1_FB13_Pos   (13U)"

.SS "#define CAN_F12R1_FB14   \fBCAN_F12R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F12R1_FB14_Msk   (0x1UL << \fBCAN_F12R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F12R1_FB14_Pos   (14U)"

.SS "#define CAN_F12R1_FB15   \fBCAN_F12R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F12R1_FB15_Msk   (0x1UL << \fBCAN_F12R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F12R1_FB15_Pos   (15U)"

.SS "#define CAN_F12R1_FB16   \fBCAN_F12R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F12R1_FB16_Msk   (0x1UL << \fBCAN_F12R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F12R1_FB16_Pos   (16U)"

.SS "#define CAN_F12R1_FB17   \fBCAN_F12R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F12R1_FB17_Msk   (0x1UL << \fBCAN_F12R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F12R1_FB17_Pos   (17U)"

.SS "#define CAN_F12R1_FB18   \fBCAN_F12R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F12R1_FB18_Msk   (0x1UL << \fBCAN_F12R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F12R1_FB18_Pos   (18U)"

.SS "#define CAN_F12R1_FB19   \fBCAN_F12R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F12R1_FB19_Msk   (0x1UL << \fBCAN_F12R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F12R1_FB19_Pos   (19U)"

.SS "#define CAN_F12R1_FB1_Msk   (0x1UL << \fBCAN_F12R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F12R1_FB1_Pos   (1U)"

.SS "#define CAN_F12R1_FB2   \fBCAN_F12R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F12R1_FB20   \fBCAN_F12R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F12R1_FB20_Msk   (0x1UL << \fBCAN_F12R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F12R1_FB20_Pos   (20U)"

.SS "#define CAN_F12R1_FB21   \fBCAN_F12R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F12R1_FB21_Msk   (0x1UL << \fBCAN_F12R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F12R1_FB21_Pos   (21U)"

.SS "#define CAN_F12R1_FB22   \fBCAN_F12R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F12R1_FB22_Msk   (0x1UL << \fBCAN_F12R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F12R1_FB22_Pos   (22U)"

.SS "#define CAN_F12R1_FB23   \fBCAN_F12R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F12R1_FB23_Msk   (0x1UL << \fBCAN_F12R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F12R1_FB23_Pos   (23U)"

.SS "#define CAN_F12R1_FB24   \fBCAN_F12R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F12R1_FB24_Msk   (0x1UL << \fBCAN_F12R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F12R1_FB24_Pos   (24U)"

.SS "#define CAN_F12R1_FB25   \fBCAN_F12R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F12R1_FB25_Msk   (0x1UL << \fBCAN_F12R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F12R1_FB25_Pos   (25U)"

.SS "#define CAN_F12R1_FB26   \fBCAN_F12R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F12R1_FB26_Msk   (0x1UL << \fBCAN_F12R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F12R1_FB26_Pos   (26U)"

.SS "#define CAN_F12R1_FB27   \fBCAN_F12R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F12R1_FB27_Msk   (0x1UL << \fBCAN_F12R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F12R1_FB27_Pos   (27U)"

.SS "#define CAN_F12R1_FB28   \fBCAN_F12R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F12R1_FB28_Msk   (0x1UL << \fBCAN_F12R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F12R1_FB28_Pos   (28U)"

.SS "#define CAN_F12R1_FB29   \fBCAN_F12R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F12R1_FB29_Msk   (0x1UL << \fBCAN_F12R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F12R1_FB29_Pos   (29U)"

.SS "#define CAN_F12R1_FB2_Msk   (0x1UL << \fBCAN_F12R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F12R1_FB2_Pos   (2U)"

.SS "#define CAN_F12R1_FB3   \fBCAN_F12R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F12R1_FB30   \fBCAN_F12R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F12R1_FB30_Msk   (0x1UL << \fBCAN_F12R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F12R1_FB30_Pos   (30U)"

.SS "#define CAN_F12R1_FB31   \fBCAN_F12R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F12R1_FB31_Msk   (0x1UL << \fBCAN_F12R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F12R1_FB31_Pos   (31U)"

.SS "#define CAN_F12R1_FB3_Msk   (0x1UL << \fBCAN_F12R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F12R1_FB3_Pos   (3U)"

.SS "#define CAN_F12R1_FB4   \fBCAN_F12R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F12R1_FB4_Msk   (0x1UL << \fBCAN_F12R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F12R1_FB4_Pos   (4U)"

.SS "#define CAN_F12R1_FB5   \fBCAN_F12R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F12R1_FB5_Msk   (0x1UL << \fBCAN_F12R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F12R1_FB5_Pos   (5U)"

.SS "#define CAN_F12R1_FB6   \fBCAN_F12R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F12R1_FB6_Msk   (0x1UL << \fBCAN_F12R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F12R1_FB6_Pos   (6U)"

.SS "#define CAN_F12R1_FB7   \fBCAN_F12R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F12R1_FB7_Msk   (0x1UL << \fBCAN_F12R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F12R1_FB7_Pos   (7U)"

.SS "#define CAN_F12R1_FB8   \fBCAN_F12R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F12R1_FB8_Msk   (0x1UL << \fBCAN_F12R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F12R1_FB8_Pos   (8U)"

.SS "#define CAN_F12R1_FB9   \fBCAN_F12R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F12R1_FB9_Msk   (0x1UL << \fBCAN_F12R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F12R1_FB9_Pos   (9U)"

.SS "#define CAN_F12R2_FB0   \fBCAN_F12R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F12R2_FB0_Msk   (0x1UL << \fBCAN_F12R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F12R2_FB0_Pos   (0U)"

.SS "#define CAN_F12R2_FB1   \fBCAN_F12R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F12R2_FB10   \fBCAN_F12R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F12R2_FB10_Msk   (0x1UL << \fBCAN_F12R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F12R2_FB10_Pos   (10U)"

.SS "#define CAN_F12R2_FB11   \fBCAN_F12R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F12R2_FB11_Msk   (0x1UL << \fBCAN_F12R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F12R2_FB11_Pos   (11U)"

.SS "#define CAN_F12R2_FB12   \fBCAN_F12R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F12R2_FB12_Msk   (0x1UL << \fBCAN_F12R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F12R2_FB12_Pos   (12U)"

.SS "#define CAN_F12R2_FB13   \fBCAN_F12R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F12R2_FB13_Msk   (0x1UL << \fBCAN_F12R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F12R2_FB13_Pos   (13U)"

.SS "#define CAN_F12R2_FB14   \fBCAN_F12R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F12R2_FB14_Msk   (0x1UL << \fBCAN_F12R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F12R2_FB14_Pos   (14U)"

.SS "#define CAN_F12R2_FB15   \fBCAN_F12R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F12R2_FB15_Msk   (0x1UL << \fBCAN_F12R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F12R2_FB15_Pos   (15U)"

.SS "#define CAN_F12R2_FB16   \fBCAN_F12R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F12R2_FB16_Msk   (0x1UL << \fBCAN_F12R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F12R2_FB16_Pos   (16U)"

.SS "#define CAN_F12R2_FB17   \fBCAN_F12R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F12R2_FB17_Msk   (0x1UL << \fBCAN_F12R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F12R2_FB17_Pos   (17U)"

.SS "#define CAN_F12R2_FB18   \fBCAN_F12R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F12R2_FB18_Msk   (0x1UL << \fBCAN_F12R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F12R2_FB18_Pos   (18U)"

.SS "#define CAN_F12R2_FB19   \fBCAN_F12R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F12R2_FB19_Msk   (0x1UL << \fBCAN_F12R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F12R2_FB19_Pos   (19U)"

.SS "#define CAN_F12R2_FB1_Msk   (0x1UL << \fBCAN_F12R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F12R2_FB1_Pos   (1U)"

.SS "#define CAN_F12R2_FB2   \fBCAN_F12R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F12R2_FB20   \fBCAN_F12R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F12R2_FB20_Msk   (0x1UL << \fBCAN_F12R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F12R2_FB20_Pos   (20U)"

.SS "#define CAN_F12R2_FB21   \fBCAN_F12R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F12R2_FB21_Msk   (0x1UL << \fBCAN_F12R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F12R2_FB21_Pos   (21U)"

.SS "#define CAN_F12R2_FB22   \fBCAN_F12R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F12R2_FB22_Msk   (0x1UL << \fBCAN_F12R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F12R2_FB22_Pos   (22U)"

.SS "#define CAN_F12R2_FB23   \fBCAN_F12R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F12R2_FB23_Msk   (0x1UL << \fBCAN_F12R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F12R2_FB23_Pos   (23U)"

.SS "#define CAN_F12R2_FB24   \fBCAN_F12R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F12R2_FB24_Msk   (0x1UL << \fBCAN_F12R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F12R2_FB24_Pos   (24U)"

.SS "#define CAN_F12R2_FB25   \fBCAN_F12R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F12R2_FB25_Msk   (0x1UL << \fBCAN_F12R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F12R2_FB25_Pos   (25U)"

.SS "#define CAN_F12R2_FB26   \fBCAN_F12R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F12R2_FB26_Msk   (0x1UL << \fBCAN_F12R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F12R2_FB26_Pos   (26U)"

.SS "#define CAN_F12R2_FB27   \fBCAN_F12R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F12R2_FB27_Msk   (0x1UL << \fBCAN_F12R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F12R2_FB27_Pos   (27U)"

.SS "#define CAN_F12R2_FB28   \fBCAN_F12R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F12R2_FB28_Msk   (0x1UL << \fBCAN_F12R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F12R2_FB28_Pos   (28U)"

.SS "#define CAN_F12R2_FB29   \fBCAN_F12R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F12R2_FB29_Msk   (0x1UL << \fBCAN_F12R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F12R2_FB29_Pos   (29U)"

.SS "#define CAN_F12R2_FB2_Msk   (0x1UL << \fBCAN_F12R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F12R2_FB2_Pos   (2U)"

.SS "#define CAN_F12R2_FB3   \fBCAN_F12R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F12R2_FB30   \fBCAN_F12R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F12R2_FB30_Msk   (0x1UL << \fBCAN_F12R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F12R2_FB30_Pos   (30U)"

.SS "#define CAN_F12R2_FB31   \fBCAN_F12R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F12R2_FB31_Msk   (0x1UL << \fBCAN_F12R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F12R2_FB31_Pos   (31U)"

.SS "#define CAN_F12R2_FB3_Msk   (0x1UL << \fBCAN_F12R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F12R2_FB3_Pos   (3U)"

.SS "#define CAN_F12R2_FB4   \fBCAN_F12R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F12R2_FB4_Msk   (0x1UL << \fBCAN_F12R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F12R2_FB4_Pos   (4U)"

.SS "#define CAN_F12R2_FB5   \fBCAN_F12R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F12R2_FB5_Msk   (0x1UL << \fBCAN_F12R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F12R2_FB5_Pos   (5U)"

.SS "#define CAN_F12R2_FB6   \fBCAN_F12R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F12R2_FB6_Msk   (0x1UL << \fBCAN_F12R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F12R2_FB6_Pos   (6U)"

.SS "#define CAN_F12R2_FB7   \fBCAN_F12R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F12R2_FB7_Msk   (0x1UL << \fBCAN_F12R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F12R2_FB7_Pos   (7U)"

.SS "#define CAN_F12R2_FB8   \fBCAN_F12R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F12R2_FB8_Msk   (0x1UL << \fBCAN_F12R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F12R2_FB8_Pos   (8U)"

.SS "#define CAN_F12R2_FB9   \fBCAN_F12R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F12R2_FB9_Msk   (0x1UL << \fBCAN_F12R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F12R2_FB9_Pos   (9U)"

.SS "#define CAN_F13R1_FB0   \fBCAN_F13R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F13R1_FB0_Msk   (0x1UL << \fBCAN_F13R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F13R1_FB0_Pos   (0U)"

.SS "#define CAN_F13R1_FB1   \fBCAN_F13R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F13R1_FB10   \fBCAN_F13R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F13R1_FB10_Msk   (0x1UL << \fBCAN_F13R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F13R1_FB10_Pos   (10U)"

.SS "#define CAN_F13R1_FB11   \fBCAN_F13R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F13R1_FB11_Msk   (0x1UL << \fBCAN_F13R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F13R1_FB11_Pos   (11U)"

.SS "#define CAN_F13R1_FB12   \fBCAN_F13R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F13R1_FB12_Msk   (0x1UL << \fBCAN_F13R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F13R1_FB12_Pos   (12U)"

.SS "#define CAN_F13R1_FB13   \fBCAN_F13R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F13R1_FB13_Msk   (0x1UL << \fBCAN_F13R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F13R1_FB13_Pos   (13U)"

.SS "#define CAN_F13R1_FB14   \fBCAN_F13R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F13R1_FB14_Msk   (0x1UL << \fBCAN_F13R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F13R1_FB14_Pos   (14U)"

.SS "#define CAN_F13R1_FB15   \fBCAN_F13R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F13R1_FB15_Msk   (0x1UL << \fBCAN_F13R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F13R1_FB15_Pos   (15U)"

.SS "#define CAN_F13R1_FB16   \fBCAN_F13R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F13R1_FB16_Msk   (0x1UL << \fBCAN_F13R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F13R1_FB16_Pos   (16U)"

.SS "#define CAN_F13R1_FB17   \fBCAN_F13R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F13R1_FB17_Msk   (0x1UL << \fBCAN_F13R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F13R1_FB17_Pos   (17U)"

.SS "#define CAN_F13R1_FB18   \fBCAN_F13R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F13R1_FB18_Msk   (0x1UL << \fBCAN_F13R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F13R1_FB18_Pos   (18U)"

.SS "#define CAN_F13R1_FB19   \fBCAN_F13R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F13R1_FB19_Msk   (0x1UL << \fBCAN_F13R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F13R1_FB19_Pos   (19U)"

.SS "#define CAN_F13R1_FB1_Msk   (0x1UL << \fBCAN_F13R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F13R1_FB1_Pos   (1U)"

.SS "#define CAN_F13R1_FB2   \fBCAN_F13R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F13R1_FB20   \fBCAN_F13R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F13R1_FB20_Msk   (0x1UL << \fBCAN_F13R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F13R1_FB20_Pos   (20U)"

.SS "#define CAN_F13R1_FB21   \fBCAN_F13R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F13R1_FB21_Msk   (0x1UL << \fBCAN_F13R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F13R1_FB21_Pos   (21U)"

.SS "#define CAN_F13R1_FB22   \fBCAN_F13R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F13R1_FB22_Msk   (0x1UL << \fBCAN_F13R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F13R1_FB22_Pos   (22U)"

.SS "#define CAN_F13R1_FB23   \fBCAN_F13R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F13R1_FB23_Msk   (0x1UL << \fBCAN_F13R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F13R1_FB23_Pos   (23U)"

.SS "#define CAN_F13R1_FB24   \fBCAN_F13R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F13R1_FB24_Msk   (0x1UL << \fBCAN_F13R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F13R1_FB24_Pos   (24U)"

.SS "#define CAN_F13R1_FB25   \fBCAN_F13R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F13R1_FB25_Msk   (0x1UL << \fBCAN_F13R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F13R1_FB25_Pos   (25U)"

.SS "#define CAN_F13R1_FB26   \fBCAN_F13R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F13R1_FB26_Msk   (0x1UL << \fBCAN_F13R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F13R1_FB26_Pos   (26U)"

.SS "#define CAN_F13R1_FB27   \fBCAN_F13R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F13R1_FB27_Msk   (0x1UL << \fBCAN_F13R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F13R1_FB27_Pos   (27U)"

.SS "#define CAN_F13R1_FB28   \fBCAN_F13R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F13R1_FB28_Msk   (0x1UL << \fBCAN_F13R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F13R1_FB28_Pos   (28U)"

.SS "#define CAN_F13R1_FB29   \fBCAN_F13R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F13R1_FB29_Msk   (0x1UL << \fBCAN_F13R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F13R1_FB29_Pos   (29U)"

.SS "#define CAN_F13R1_FB2_Msk   (0x1UL << \fBCAN_F13R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F13R1_FB2_Pos   (2U)"

.SS "#define CAN_F13R1_FB3   \fBCAN_F13R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F13R1_FB30   \fBCAN_F13R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F13R1_FB30_Msk   (0x1UL << \fBCAN_F13R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F13R1_FB30_Pos   (30U)"

.SS "#define CAN_F13R1_FB31   \fBCAN_F13R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F13R1_FB31_Msk   (0x1UL << \fBCAN_F13R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F13R1_FB31_Pos   (31U)"

.SS "#define CAN_F13R1_FB3_Msk   (0x1UL << \fBCAN_F13R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F13R1_FB3_Pos   (3U)"

.SS "#define CAN_F13R1_FB4   \fBCAN_F13R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F13R1_FB4_Msk   (0x1UL << \fBCAN_F13R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F13R1_FB4_Pos   (4U)"

.SS "#define CAN_F13R1_FB5   \fBCAN_F13R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F13R1_FB5_Msk   (0x1UL << \fBCAN_F13R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F13R1_FB5_Pos   (5U)"

.SS "#define CAN_F13R1_FB6   \fBCAN_F13R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F13R1_FB6_Msk   (0x1UL << \fBCAN_F13R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F13R1_FB6_Pos   (6U)"

.SS "#define CAN_F13R1_FB7   \fBCAN_F13R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F13R1_FB7_Msk   (0x1UL << \fBCAN_F13R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F13R1_FB7_Pos   (7U)"

.SS "#define CAN_F13R1_FB8   \fBCAN_F13R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F13R1_FB8_Msk   (0x1UL << \fBCAN_F13R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F13R1_FB8_Pos   (8U)"

.SS "#define CAN_F13R1_FB9   \fBCAN_F13R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F13R1_FB9_Msk   (0x1UL << \fBCAN_F13R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F13R1_FB9_Pos   (9U)"

.SS "#define CAN_F13R2_FB0   \fBCAN_F13R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F13R2_FB0_Msk   (0x1UL << \fBCAN_F13R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F13R2_FB0_Pos   (0U)"

.SS "#define CAN_F13R2_FB1   \fBCAN_F13R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F13R2_FB10   \fBCAN_F13R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F13R2_FB10_Msk   (0x1UL << \fBCAN_F13R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F13R2_FB10_Pos   (10U)"

.SS "#define CAN_F13R2_FB11   \fBCAN_F13R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F13R2_FB11_Msk   (0x1UL << \fBCAN_F13R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F13R2_FB11_Pos   (11U)"

.SS "#define CAN_F13R2_FB12   \fBCAN_F13R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F13R2_FB12_Msk   (0x1UL << \fBCAN_F13R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F13R2_FB12_Pos   (12U)"

.SS "#define CAN_F13R2_FB13   \fBCAN_F13R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F13R2_FB13_Msk   (0x1UL << \fBCAN_F13R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F13R2_FB13_Pos   (13U)"

.SS "#define CAN_F13R2_FB14   \fBCAN_F13R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F13R2_FB14_Msk   (0x1UL << \fBCAN_F13R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F13R2_FB14_Pos   (14U)"

.SS "#define CAN_F13R2_FB15   \fBCAN_F13R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F13R2_FB15_Msk   (0x1UL << \fBCAN_F13R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F13R2_FB15_Pos   (15U)"

.SS "#define CAN_F13R2_FB16   \fBCAN_F13R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F13R2_FB16_Msk   (0x1UL << \fBCAN_F13R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F13R2_FB16_Pos   (16U)"

.SS "#define CAN_F13R2_FB17   \fBCAN_F13R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F13R2_FB17_Msk   (0x1UL << \fBCAN_F13R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F13R2_FB17_Pos   (17U)"

.SS "#define CAN_F13R2_FB18   \fBCAN_F13R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F13R2_FB18_Msk   (0x1UL << \fBCAN_F13R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F13R2_FB18_Pos   (18U)"

.SS "#define CAN_F13R2_FB19   \fBCAN_F13R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F13R2_FB19_Msk   (0x1UL << \fBCAN_F13R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F13R2_FB19_Pos   (19U)"

.SS "#define CAN_F13R2_FB1_Msk   (0x1UL << \fBCAN_F13R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F13R2_FB1_Pos   (1U)"

.SS "#define CAN_F13R2_FB2   \fBCAN_F13R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F13R2_FB20   \fBCAN_F13R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F13R2_FB20_Msk   (0x1UL << \fBCAN_F13R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F13R2_FB20_Pos   (20U)"

.SS "#define CAN_F13R2_FB21   \fBCAN_F13R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F13R2_FB21_Msk   (0x1UL << \fBCAN_F13R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F13R2_FB21_Pos   (21U)"

.SS "#define CAN_F13R2_FB22   \fBCAN_F13R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F13R2_FB22_Msk   (0x1UL << \fBCAN_F13R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F13R2_FB22_Pos   (22U)"

.SS "#define CAN_F13R2_FB23   \fBCAN_F13R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F13R2_FB23_Msk   (0x1UL << \fBCAN_F13R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F13R2_FB23_Pos   (23U)"

.SS "#define CAN_F13R2_FB24   \fBCAN_F13R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F13R2_FB24_Msk   (0x1UL << \fBCAN_F13R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F13R2_FB24_Pos   (24U)"

.SS "#define CAN_F13R2_FB25   \fBCAN_F13R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F13R2_FB25_Msk   (0x1UL << \fBCAN_F13R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F13R2_FB25_Pos   (25U)"

.SS "#define CAN_F13R2_FB26   \fBCAN_F13R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F13R2_FB26_Msk   (0x1UL << \fBCAN_F13R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F13R2_FB26_Pos   (26U)"

.SS "#define CAN_F13R2_FB27   \fBCAN_F13R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F13R2_FB27_Msk   (0x1UL << \fBCAN_F13R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F13R2_FB27_Pos   (27U)"

.SS "#define CAN_F13R2_FB28   \fBCAN_F13R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F13R2_FB28_Msk   (0x1UL << \fBCAN_F13R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F13R2_FB28_Pos   (28U)"

.SS "#define CAN_F13R2_FB29   \fBCAN_F13R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F13R2_FB29_Msk   (0x1UL << \fBCAN_F13R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F13R2_FB29_Pos   (29U)"

.SS "#define CAN_F13R2_FB2_Msk   (0x1UL << \fBCAN_F13R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F13R2_FB2_Pos   (2U)"

.SS "#define CAN_F13R2_FB3   \fBCAN_F13R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F13R2_FB30   \fBCAN_F13R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F13R2_FB30_Msk   (0x1UL << \fBCAN_F13R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F13R2_FB30_Pos   (30U)"

.SS "#define CAN_F13R2_FB31   \fBCAN_F13R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F13R2_FB31_Msk   (0x1UL << \fBCAN_F13R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F13R2_FB31_Pos   (31U)"

.SS "#define CAN_F13R2_FB3_Msk   (0x1UL << \fBCAN_F13R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F13R2_FB3_Pos   (3U)"

.SS "#define CAN_F13R2_FB4   \fBCAN_F13R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F13R2_FB4_Msk   (0x1UL << \fBCAN_F13R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F13R2_FB4_Pos   (4U)"

.SS "#define CAN_F13R2_FB5   \fBCAN_F13R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F13R2_FB5_Msk   (0x1UL << \fBCAN_F13R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F13R2_FB5_Pos   (5U)"

.SS "#define CAN_F13R2_FB6   \fBCAN_F13R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F13R2_FB6_Msk   (0x1UL << \fBCAN_F13R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F13R2_FB6_Pos   (6U)"

.SS "#define CAN_F13R2_FB7   \fBCAN_F13R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F13R2_FB7_Msk   (0x1UL << \fBCAN_F13R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F13R2_FB7_Pos   (7U)"

.SS "#define CAN_F13R2_FB8   \fBCAN_F13R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F13R2_FB8_Msk   (0x1UL << \fBCAN_F13R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F13R2_FB8_Pos   (8U)"

.SS "#define CAN_F13R2_FB9   \fBCAN_F13R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F13R2_FB9_Msk   (0x1UL << \fBCAN_F13R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F13R2_FB9_Pos   (9U)"

.SS "#define CAN_F1R1_FB0   \fBCAN_F1R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F1R1_FB0_Msk   (0x1UL << \fBCAN_F1R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F1R1_FB0_Pos   (0U)"

.SS "#define CAN_F1R1_FB1   \fBCAN_F1R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F1R1_FB10   \fBCAN_F1R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F1R1_FB10_Msk   (0x1UL << \fBCAN_F1R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F1R1_FB10_Pos   (10U)"

.SS "#define CAN_F1R1_FB11   \fBCAN_F1R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F1R1_FB11_Msk   (0x1UL << \fBCAN_F1R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F1R1_FB11_Pos   (11U)"

.SS "#define CAN_F1R1_FB12   \fBCAN_F1R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F1R1_FB12_Msk   (0x1UL << \fBCAN_F1R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F1R1_FB12_Pos   (12U)"

.SS "#define CAN_F1R1_FB13   \fBCAN_F1R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F1R1_FB13_Msk   (0x1UL << \fBCAN_F1R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F1R1_FB13_Pos   (13U)"

.SS "#define CAN_F1R1_FB14   \fBCAN_F1R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F1R1_FB14_Msk   (0x1UL << \fBCAN_F1R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F1R1_FB14_Pos   (14U)"

.SS "#define CAN_F1R1_FB15   \fBCAN_F1R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F1R1_FB15_Msk   (0x1UL << \fBCAN_F1R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F1R1_FB15_Pos   (15U)"

.SS "#define CAN_F1R1_FB16   \fBCAN_F1R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F1R1_FB16_Msk   (0x1UL << \fBCAN_F1R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F1R1_FB16_Pos   (16U)"

.SS "#define CAN_F1R1_FB17   \fBCAN_F1R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F1R1_FB17_Msk   (0x1UL << \fBCAN_F1R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F1R1_FB17_Pos   (17U)"

.SS "#define CAN_F1R1_FB18   \fBCAN_F1R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F1R1_FB18_Msk   (0x1UL << \fBCAN_F1R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F1R1_FB18_Pos   (18U)"

.SS "#define CAN_F1R1_FB19   \fBCAN_F1R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F1R1_FB19_Msk   (0x1UL << \fBCAN_F1R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F1R1_FB19_Pos   (19U)"

.SS "#define CAN_F1R1_FB1_Msk   (0x1UL << \fBCAN_F1R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F1R1_FB1_Pos   (1U)"

.SS "#define CAN_F1R1_FB2   \fBCAN_F1R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F1R1_FB20   \fBCAN_F1R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F1R1_FB20_Msk   (0x1UL << \fBCAN_F1R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F1R1_FB20_Pos   (20U)"

.SS "#define CAN_F1R1_FB21   \fBCAN_F1R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F1R1_FB21_Msk   (0x1UL << \fBCAN_F1R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F1R1_FB21_Pos   (21U)"

.SS "#define CAN_F1R1_FB22   \fBCAN_F1R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F1R1_FB22_Msk   (0x1UL << \fBCAN_F1R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F1R1_FB22_Pos   (22U)"

.SS "#define CAN_F1R1_FB23   \fBCAN_F1R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F1R1_FB23_Msk   (0x1UL << \fBCAN_F1R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F1R1_FB23_Pos   (23U)"

.SS "#define CAN_F1R1_FB24   \fBCAN_F1R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F1R1_FB24_Msk   (0x1UL << \fBCAN_F1R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F1R1_FB24_Pos   (24U)"

.SS "#define CAN_F1R1_FB25   \fBCAN_F1R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F1R1_FB25_Msk   (0x1UL << \fBCAN_F1R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F1R1_FB25_Pos   (25U)"

.SS "#define CAN_F1R1_FB26   \fBCAN_F1R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F1R1_FB26_Msk   (0x1UL << \fBCAN_F1R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F1R1_FB26_Pos   (26U)"

.SS "#define CAN_F1R1_FB27   \fBCAN_F1R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F1R1_FB27_Msk   (0x1UL << \fBCAN_F1R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F1R1_FB27_Pos   (27U)"

.SS "#define CAN_F1R1_FB28   \fBCAN_F1R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F1R1_FB28_Msk   (0x1UL << \fBCAN_F1R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F1R1_FB28_Pos   (28U)"

.SS "#define CAN_F1R1_FB29   \fBCAN_F1R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F1R1_FB29_Msk   (0x1UL << \fBCAN_F1R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F1R1_FB29_Pos   (29U)"

.SS "#define CAN_F1R1_FB2_Msk   (0x1UL << \fBCAN_F1R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F1R1_FB2_Pos   (2U)"

.SS "#define CAN_F1R1_FB3   \fBCAN_F1R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F1R1_FB30   \fBCAN_F1R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F1R1_FB30_Msk   (0x1UL << \fBCAN_F1R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F1R1_FB30_Pos   (30U)"

.SS "#define CAN_F1R1_FB31   \fBCAN_F1R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F1R1_FB31_Msk   (0x1UL << \fBCAN_F1R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F1R1_FB31_Pos   (31U)"

.SS "#define CAN_F1R1_FB3_Msk   (0x1UL << \fBCAN_F1R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F1R1_FB3_Pos   (3U)"

.SS "#define CAN_F1R1_FB4   \fBCAN_F1R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F1R1_FB4_Msk   (0x1UL << \fBCAN_F1R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F1R1_FB4_Pos   (4U)"

.SS "#define CAN_F1R1_FB5   \fBCAN_F1R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F1R1_FB5_Msk   (0x1UL << \fBCAN_F1R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F1R1_FB5_Pos   (5U)"

.SS "#define CAN_F1R1_FB6   \fBCAN_F1R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F1R1_FB6_Msk   (0x1UL << \fBCAN_F1R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F1R1_FB6_Pos   (6U)"

.SS "#define CAN_F1R1_FB7   \fBCAN_F1R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F1R1_FB7_Msk   (0x1UL << \fBCAN_F1R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F1R1_FB7_Pos   (7U)"

.SS "#define CAN_F1R1_FB8   \fBCAN_F1R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F1R1_FB8_Msk   (0x1UL << \fBCAN_F1R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F1R1_FB8_Pos   (8U)"

.SS "#define CAN_F1R1_FB9   \fBCAN_F1R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F1R1_FB9_Msk   (0x1UL << \fBCAN_F1R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F1R1_FB9_Pos   (9U)"

.SS "#define CAN_F1R2_FB0   \fBCAN_F1R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F1R2_FB0_Msk   (0x1UL << \fBCAN_F1R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F1R2_FB0_Pos   (0U)"

.SS "#define CAN_F1R2_FB1   \fBCAN_F1R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F1R2_FB10   \fBCAN_F1R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F1R2_FB10_Msk   (0x1UL << \fBCAN_F1R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F1R2_FB10_Pos   (10U)"

.SS "#define CAN_F1R2_FB11   \fBCAN_F1R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F1R2_FB11_Msk   (0x1UL << \fBCAN_F1R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F1R2_FB11_Pos   (11U)"

.SS "#define CAN_F1R2_FB12   \fBCAN_F1R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F1R2_FB12_Msk   (0x1UL << \fBCAN_F1R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F1R2_FB12_Pos   (12U)"

.SS "#define CAN_F1R2_FB13   \fBCAN_F1R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F1R2_FB13_Msk   (0x1UL << \fBCAN_F1R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F1R2_FB13_Pos   (13U)"

.SS "#define CAN_F1R2_FB14   \fBCAN_F1R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F1R2_FB14_Msk   (0x1UL << \fBCAN_F1R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F1R2_FB14_Pos   (14U)"

.SS "#define CAN_F1R2_FB15   \fBCAN_F1R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F1R2_FB15_Msk   (0x1UL << \fBCAN_F1R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F1R2_FB15_Pos   (15U)"

.SS "#define CAN_F1R2_FB16   \fBCAN_F1R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F1R2_FB16_Msk   (0x1UL << \fBCAN_F1R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F1R2_FB16_Pos   (16U)"

.SS "#define CAN_F1R2_FB17   \fBCAN_F1R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F1R2_FB17_Msk   (0x1UL << \fBCAN_F1R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F1R2_FB17_Pos   (17U)"

.SS "#define CAN_F1R2_FB18   \fBCAN_F1R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F1R2_FB18_Msk   (0x1UL << \fBCAN_F1R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F1R2_FB18_Pos   (18U)"

.SS "#define CAN_F1R2_FB19   \fBCAN_F1R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F1R2_FB19_Msk   (0x1UL << \fBCAN_F1R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F1R2_FB19_Pos   (19U)"

.SS "#define CAN_F1R2_FB1_Msk   (0x1UL << \fBCAN_F1R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F1R2_FB1_Pos   (1U)"

.SS "#define CAN_F1R2_FB2   \fBCAN_F1R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F1R2_FB20   \fBCAN_F1R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F1R2_FB20_Msk   (0x1UL << \fBCAN_F1R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F1R2_FB20_Pos   (20U)"

.SS "#define CAN_F1R2_FB21   \fBCAN_F1R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F1R2_FB21_Msk   (0x1UL << \fBCAN_F1R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F1R2_FB21_Pos   (21U)"

.SS "#define CAN_F1R2_FB22   \fBCAN_F1R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F1R2_FB22_Msk   (0x1UL << \fBCAN_F1R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F1R2_FB22_Pos   (22U)"

.SS "#define CAN_F1R2_FB23   \fBCAN_F1R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F1R2_FB23_Msk   (0x1UL << \fBCAN_F1R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F1R2_FB23_Pos   (23U)"

.SS "#define CAN_F1R2_FB24   \fBCAN_F1R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F1R2_FB24_Msk   (0x1UL << \fBCAN_F1R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F1R2_FB24_Pos   (24U)"

.SS "#define CAN_F1R2_FB25   \fBCAN_F1R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F1R2_FB25_Msk   (0x1UL << \fBCAN_F1R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F1R2_FB25_Pos   (25U)"

.SS "#define CAN_F1R2_FB26   \fBCAN_F1R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F1R2_FB26_Msk   (0x1UL << \fBCAN_F1R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F1R2_FB26_Pos   (26U)"

.SS "#define CAN_F1R2_FB27   \fBCAN_F1R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F1R2_FB27_Msk   (0x1UL << \fBCAN_F1R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F1R2_FB27_Pos   (27U)"

.SS "#define CAN_F1R2_FB28   \fBCAN_F1R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F1R2_FB28_Msk   (0x1UL << \fBCAN_F1R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F1R2_FB28_Pos   (28U)"

.SS "#define CAN_F1R2_FB29   \fBCAN_F1R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F1R2_FB29_Msk   (0x1UL << \fBCAN_F1R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F1R2_FB29_Pos   (29U)"

.SS "#define CAN_F1R2_FB2_Msk   (0x1UL << \fBCAN_F1R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F1R2_FB2_Pos   (2U)"

.SS "#define CAN_F1R2_FB3   \fBCAN_F1R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F1R2_FB30   \fBCAN_F1R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F1R2_FB30_Msk   (0x1UL << \fBCAN_F1R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F1R2_FB30_Pos   (30U)"

.SS "#define CAN_F1R2_FB31   \fBCAN_F1R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F1R2_FB31_Msk   (0x1UL << \fBCAN_F1R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F1R2_FB31_Pos   (31U)"

.SS "#define CAN_F1R2_FB3_Msk   (0x1UL << \fBCAN_F1R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F1R2_FB3_Pos   (3U)"

.SS "#define CAN_F1R2_FB4   \fBCAN_F1R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F1R2_FB4_Msk   (0x1UL << \fBCAN_F1R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F1R2_FB4_Pos   (4U)"

.SS "#define CAN_F1R2_FB5   \fBCAN_F1R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F1R2_FB5_Msk   (0x1UL << \fBCAN_F1R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F1R2_FB5_Pos   (5U)"

.SS "#define CAN_F1R2_FB6   \fBCAN_F1R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F1R2_FB6_Msk   (0x1UL << \fBCAN_F1R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F1R2_FB6_Pos   (6U)"

.SS "#define CAN_F1R2_FB7   \fBCAN_F1R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F1R2_FB7_Msk   (0x1UL << \fBCAN_F1R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F1R2_FB7_Pos   (7U)"

.SS "#define CAN_F1R2_FB8   \fBCAN_F1R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F1R2_FB8_Msk   (0x1UL << \fBCAN_F1R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F1R2_FB8_Pos   (8U)"

.SS "#define CAN_F1R2_FB9   \fBCAN_F1R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F1R2_FB9_Msk   (0x1UL << \fBCAN_F1R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F1R2_FB9_Pos   (9U)"

.SS "#define CAN_F2R1_FB0   \fBCAN_F2R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F2R1_FB0_Msk   (0x1UL << \fBCAN_F2R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F2R1_FB0_Pos   (0U)"

.SS "#define CAN_F2R1_FB1   \fBCAN_F2R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F2R1_FB10   \fBCAN_F2R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F2R1_FB10_Msk   (0x1UL << \fBCAN_F2R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F2R1_FB10_Pos   (10U)"

.SS "#define CAN_F2R1_FB11   \fBCAN_F2R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F2R1_FB11_Msk   (0x1UL << \fBCAN_F2R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F2R1_FB11_Pos   (11U)"

.SS "#define CAN_F2R1_FB12   \fBCAN_F2R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F2R1_FB12_Msk   (0x1UL << \fBCAN_F2R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F2R1_FB12_Pos   (12U)"

.SS "#define CAN_F2R1_FB13   \fBCAN_F2R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F2R1_FB13_Msk   (0x1UL << \fBCAN_F2R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F2R1_FB13_Pos   (13U)"

.SS "#define CAN_F2R1_FB14   \fBCAN_F2R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F2R1_FB14_Msk   (0x1UL << \fBCAN_F2R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F2R1_FB14_Pos   (14U)"

.SS "#define CAN_F2R1_FB15   \fBCAN_F2R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F2R1_FB15_Msk   (0x1UL << \fBCAN_F2R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F2R1_FB15_Pos   (15U)"

.SS "#define CAN_F2R1_FB16   \fBCAN_F2R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F2R1_FB16_Msk   (0x1UL << \fBCAN_F2R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F2R1_FB16_Pos   (16U)"

.SS "#define CAN_F2R1_FB17   \fBCAN_F2R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F2R1_FB17_Msk   (0x1UL << \fBCAN_F2R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F2R1_FB17_Pos   (17U)"

.SS "#define CAN_F2R1_FB18   \fBCAN_F2R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F2R1_FB18_Msk   (0x1UL << \fBCAN_F2R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F2R1_FB18_Pos   (18U)"

.SS "#define CAN_F2R1_FB19   \fBCAN_F2R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F2R1_FB19_Msk   (0x1UL << \fBCAN_F2R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F2R1_FB19_Pos   (19U)"

.SS "#define CAN_F2R1_FB1_Msk   (0x1UL << \fBCAN_F2R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F2R1_FB1_Pos   (1U)"

.SS "#define CAN_F2R1_FB2   \fBCAN_F2R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F2R1_FB20   \fBCAN_F2R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F2R1_FB20_Msk   (0x1UL << \fBCAN_F2R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F2R1_FB20_Pos   (20U)"

.SS "#define CAN_F2R1_FB21   \fBCAN_F2R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F2R1_FB21_Msk   (0x1UL << \fBCAN_F2R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F2R1_FB21_Pos   (21U)"

.SS "#define CAN_F2R1_FB22   \fBCAN_F2R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F2R1_FB22_Msk   (0x1UL << \fBCAN_F2R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F2R1_FB22_Pos   (22U)"

.SS "#define CAN_F2R1_FB23   \fBCAN_F2R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F2R1_FB23_Msk   (0x1UL << \fBCAN_F2R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F2R1_FB23_Pos   (23U)"

.SS "#define CAN_F2R1_FB24   \fBCAN_F2R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F2R1_FB24_Msk   (0x1UL << \fBCAN_F2R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F2R1_FB24_Pos   (24U)"

.SS "#define CAN_F2R1_FB25   \fBCAN_F2R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F2R1_FB25_Msk   (0x1UL << \fBCAN_F2R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F2R1_FB25_Pos   (25U)"

.SS "#define CAN_F2R1_FB26   \fBCAN_F2R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F2R1_FB26_Msk   (0x1UL << \fBCAN_F2R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F2R1_FB26_Pos   (26U)"

.SS "#define CAN_F2R1_FB27   \fBCAN_F2R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F2R1_FB27_Msk   (0x1UL << \fBCAN_F2R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F2R1_FB27_Pos   (27U)"

.SS "#define CAN_F2R1_FB28   \fBCAN_F2R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F2R1_FB28_Msk   (0x1UL << \fBCAN_F2R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F2R1_FB28_Pos   (28U)"

.SS "#define CAN_F2R1_FB29   \fBCAN_F2R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F2R1_FB29_Msk   (0x1UL << \fBCAN_F2R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F2R1_FB29_Pos   (29U)"

.SS "#define CAN_F2R1_FB2_Msk   (0x1UL << \fBCAN_F2R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F2R1_FB2_Pos   (2U)"

.SS "#define CAN_F2R1_FB3   \fBCAN_F2R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F2R1_FB30   \fBCAN_F2R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F2R1_FB30_Msk   (0x1UL << \fBCAN_F2R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F2R1_FB30_Pos   (30U)"

.SS "#define CAN_F2R1_FB31   \fBCAN_F2R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F2R1_FB31_Msk   (0x1UL << \fBCAN_F2R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F2R1_FB31_Pos   (31U)"

.SS "#define CAN_F2R1_FB3_Msk   (0x1UL << \fBCAN_F2R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F2R1_FB3_Pos   (3U)"

.SS "#define CAN_F2R1_FB4   \fBCAN_F2R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F2R1_FB4_Msk   (0x1UL << \fBCAN_F2R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F2R1_FB4_Pos   (4U)"

.SS "#define CAN_F2R1_FB5   \fBCAN_F2R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F2R1_FB5_Msk   (0x1UL << \fBCAN_F2R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F2R1_FB5_Pos   (5U)"

.SS "#define CAN_F2R1_FB6   \fBCAN_F2R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F2R1_FB6_Msk   (0x1UL << \fBCAN_F2R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F2R1_FB6_Pos   (6U)"

.SS "#define CAN_F2R1_FB7   \fBCAN_F2R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F2R1_FB7_Msk   (0x1UL << \fBCAN_F2R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F2R1_FB7_Pos   (7U)"

.SS "#define CAN_F2R1_FB8   \fBCAN_F2R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F2R1_FB8_Msk   (0x1UL << \fBCAN_F2R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F2R1_FB8_Pos   (8U)"

.SS "#define CAN_F2R1_FB9   \fBCAN_F2R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F2R1_FB9_Msk   (0x1UL << \fBCAN_F2R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F2R1_FB9_Pos   (9U)"

.SS "#define CAN_F2R2_FB0   \fBCAN_F2R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F2R2_FB0_Msk   (0x1UL << \fBCAN_F2R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F2R2_FB0_Pos   (0U)"

.SS "#define CAN_F2R2_FB1   \fBCAN_F2R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F2R2_FB10   \fBCAN_F2R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F2R2_FB10_Msk   (0x1UL << \fBCAN_F2R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F2R2_FB10_Pos   (10U)"

.SS "#define CAN_F2R2_FB11   \fBCAN_F2R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F2R2_FB11_Msk   (0x1UL << \fBCAN_F2R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F2R2_FB11_Pos   (11U)"

.SS "#define CAN_F2R2_FB12   \fBCAN_F2R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F2R2_FB12_Msk   (0x1UL << \fBCAN_F2R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F2R2_FB12_Pos   (12U)"

.SS "#define CAN_F2R2_FB13   \fBCAN_F2R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F2R2_FB13_Msk   (0x1UL << \fBCAN_F2R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F2R2_FB13_Pos   (13U)"

.SS "#define CAN_F2R2_FB14   \fBCAN_F2R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F2R2_FB14_Msk   (0x1UL << \fBCAN_F2R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F2R2_FB14_Pos   (14U)"

.SS "#define CAN_F2R2_FB15   \fBCAN_F2R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F2R2_FB15_Msk   (0x1UL << \fBCAN_F2R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F2R2_FB15_Pos   (15U)"

.SS "#define CAN_F2R2_FB16   \fBCAN_F2R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F2R2_FB16_Msk   (0x1UL << \fBCAN_F2R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F2R2_FB16_Pos   (16U)"

.SS "#define CAN_F2R2_FB17   \fBCAN_F2R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F2R2_FB17_Msk   (0x1UL << \fBCAN_F2R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F2R2_FB17_Pos   (17U)"

.SS "#define CAN_F2R2_FB18   \fBCAN_F2R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F2R2_FB18_Msk   (0x1UL << \fBCAN_F2R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F2R2_FB18_Pos   (18U)"

.SS "#define CAN_F2R2_FB19   \fBCAN_F2R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F2R2_FB19_Msk   (0x1UL << \fBCAN_F2R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F2R2_FB19_Pos   (19U)"

.SS "#define CAN_F2R2_FB1_Msk   (0x1UL << \fBCAN_F2R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F2R2_FB1_Pos   (1U)"

.SS "#define CAN_F2R2_FB2   \fBCAN_F2R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F2R2_FB20   \fBCAN_F2R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F2R2_FB20_Msk   (0x1UL << \fBCAN_F2R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F2R2_FB20_Pos   (20U)"

.SS "#define CAN_F2R2_FB21   \fBCAN_F2R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F2R2_FB21_Msk   (0x1UL << \fBCAN_F2R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F2R2_FB21_Pos   (21U)"

.SS "#define CAN_F2R2_FB22   \fBCAN_F2R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F2R2_FB22_Msk   (0x1UL << \fBCAN_F2R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F2R2_FB22_Pos   (22U)"

.SS "#define CAN_F2R2_FB23   \fBCAN_F2R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F2R2_FB23_Msk   (0x1UL << \fBCAN_F2R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F2R2_FB23_Pos   (23U)"

.SS "#define CAN_F2R2_FB24   \fBCAN_F2R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F2R2_FB24_Msk   (0x1UL << \fBCAN_F2R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F2R2_FB24_Pos   (24U)"

.SS "#define CAN_F2R2_FB25   \fBCAN_F2R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F2R2_FB25_Msk   (0x1UL << \fBCAN_F2R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F2R2_FB25_Pos   (25U)"

.SS "#define CAN_F2R2_FB26   \fBCAN_F2R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F2R2_FB26_Msk   (0x1UL << \fBCAN_F2R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F2R2_FB26_Pos   (26U)"

.SS "#define CAN_F2R2_FB27   \fBCAN_F2R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F2R2_FB27_Msk   (0x1UL << \fBCAN_F2R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F2R2_FB27_Pos   (27U)"

.SS "#define CAN_F2R2_FB28   \fBCAN_F2R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F2R2_FB28_Msk   (0x1UL << \fBCAN_F2R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F2R2_FB28_Pos   (28U)"

.SS "#define CAN_F2R2_FB29   \fBCAN_F2R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F2R2_FB29_Msk   (0x1UL << \fBCAN_F2R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F2R2_FB29_Pos   (29U)"

.SS "#define CAN_F2R2_FB2_Msk   (0x1UL << \fBCAN_F2R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F2R2_FB2_Pos   (2U)"

.SS "#define CAN_F2R2_FB3   \fBCAN_F2R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F2R2_FB30   \fBCAN_F2R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F2R2_FB30_Msk   (0x1UL << \fBCAN_F2R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F2R2_FB30_Pos   (30U)"

.SS "#define CAN_F2R2_FB31   \fBCAN_F2R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F2R2_FB31_Msk   (0x1UL << \fBCAN_F2R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F2R2_FB31_Pos   (31U)"

.SS "#define CAN_F2R2_FB3_Msk   (0x1UL << \fBCAN_F2R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F2R2_FB3_Pos   (3U)"

.SS "#define CAN_F2R2_FB4   \fBCAN_F2R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F2R2_FB4_Msk   (0x1UL << \fBCAN_F2R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F2R2_FB4_Pos   (4U)"

.SS "#define CAN_F2R2_FB5   \fBCAN_F2R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F2R2_FB5_Msk   (0x1UL << \fBCAN_F2R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F2R2_FB5_Pos   (5U)"

.SS "#define CAN_F2R2_FB6   \fBCAN_F2R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F2R2_FB6_Msk   (0x1UL << \fBCAN_F2R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F2R2_FB6_Pos   (6U)"

.SS "#define CAN_F2R2_FB7   \fBCAN_F2R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F2R2_FB7_Msk   (0x1UL << \fBCAN_F2R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F2R2_FB7_Pos   (7U)"

.SS "#define CAN_F2R2_FB8   \fBCAN_F2R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F2R2_FB8_Msk   (0x1UL << \fBCAN_F2R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F2R2_FB8_Pos   (8U)"

.SS "#define CAN_F2R2_FB9   \fBCAN_F2R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F2R2_FB9_Msk   (0x1UL << \fBCAN_F2R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F2R2_FB9_Pos   (9U)"

.SS "#define CAN_F3R1_FB0   \fBCAN_F3R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F3R1_FB0_Msk   (0x1UL << \fBCAN_F3R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F3R1_FB0_Pos   (0U)"

.SS "#define CAN_F3R1_FB1   \fBCAN_F3R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F3R1_FB10   \fBCAN_F3R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F3R1_FB10_Msk   (0x1UL << \fBCAN_F3R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F3R1_FB10_Pos   (10U)"

.SS "#define CAN_F3R1_FB11   \fBCAN_F3R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F3R1_FB11_Msk   (0x1UL << \fBCAN_F3R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F3R1_FB11_Pos   (11U)"

.SS "#define CAN_F3R1_FB12   \fBCAN_F3R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F3R1_FB12_Msk   (0x1UL << \fBCAN_F3R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F3R1_FB12_Pos   (12U)"

.SS "#define CAN_F3R1_FB13   \fBCAN_F3R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F3R1_FB13_Msk   (0x1UL << \fBCAN_F3R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F3R1_FB13_Pos   (13U)"

.SS "#define CAN_F3R1_FB14   \fBCAN_F3R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F3R1_FB14_Msk   (0x1UL << \fBCAN_F3R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F3R1_FB14_Pos   (14U)"

.SS "#define CAN_F3R1_FB15   \fBCAN_F3R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F3R1_FB15_Msk   (0x1UL << \fBCAN_F3R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F3R1_FB15_Pos   (15U)"

.SS "#define CAN_F3R1_FB16   \fBCAN_F3R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F3R1_FB16_Msk   (0x1UL << \fBCAN_F3R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F3R1_FB16_Pos   (16U)"

.SS "#define CAN_F3R1_FB17   \fBCAN_F3R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F3R1_FB17_Msk   (0x1UL << \fBCAN_F3R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F3R1_FB17_Pos   (17U)"

.SS "#define CAN_F3R1_FB18   \fBCAN_F3R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F3R1_FB18_Msk   (0x1UL << \fBCAN_F3R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F3R1_FB18_Pos   (18U)"

.SS "#define CAN_F3R1_FB19   \fBCAN_F3R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F3R1_FB19_Msk   (0x1UL << \fBCAN_F3R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F3R1_FB19_Pos   (19U)"

.SS "#define CAN_F3R1_FB1_Msk   (0x1UL << \fBCAN_F3R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F3R1_FB1_Pos   (1U)"

.SS "#define CAN_F3R1_FB2   \fBCAN_F3R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F3R1_FB20   \fBCAN_F3R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F3R1_FB20_Msk   (0x1UL << \fBCAN_F3R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F3R1_FB20_Pos   (20U)"

.SS "#define CAN_F3R1_FB21   \fBCAN_F3R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F3R1_FB21_Msk   (0x1UL << \fBCAN_F3R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F3R1_FB21_Pos   (21U)"

.SS "#define CAN_F3R1_FB22   \fBCAN_F3R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F3R1_FB22_Msk   (0x1UL << \fBCAN_F3R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F3R1_FB22_Pos   (22U)"

.SS "#define CAN_F3R1_FB23   \fBCAN_F3R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F3R1_FB23_Msk   (0x1UL << \fBCAN_F3R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F3R1_FB23_Pos   (23U)"

.SS "#define CAN_F3R1_FB24   \fBCAN_F3R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F3R1_FB24_Msk   (0x1UL << \fBCAN_F3R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F3R1_FB24_Pos   (24U)"

.SS "#define CAN_F3R1_FB25   \fBCAN_F3R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F3R1_FB25_Msk   (0x1UL << \fBCAN_F3R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F3R1_FB25_Pos   (25U)"

.SS "#define CAN_F3R1_FB26   \fBCAN_F3R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F3R1_FB26_Msk   (0x1UL << \fBCAN_F3R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F3R1_FB26_Pos   (26U)"

.SS "#define CAN_F3R1_FB27   \fBCAN_F3R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F3R1_FB27_Msk   (0x1UL << \fBCAN_F3R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F3R1_FB27_Pos   (27U)"

.SS "#define CAN_F3R1_FB28   \fBCAN_F3R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F3R1_FB28_Msk   (0x1UL << \fBCAN_F3R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F3R1_FB28_Pos   (28U)"

.SS "#define CAN_F3R1_FB29   \fBCAN_F3R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F3R1_FB29_Msk   (0x1UL << \fBCAN_F3R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F3R1_FB29_Pos   (29U)"

.SS "#define CAN_F3R1_FB2_Msk   (0x1UL << \fBCAN_F3R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F3R1_FB2_Pos   (2U)"

.SS "#define CAN_F3R1_FB3   \fBCAN_F3R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F3R1_FB30   \fBCAN_F3R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F3R1_FB30_Msk   (0x1UL << \fBCAN_F3R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F3R1_FB30_Pos   (30U)"

.SS "#define CAN_F3R1_FB31   \fBCAN_F3R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F3R1_FB31_Msk   (0x1UL << \fBCAN_F3R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F3R1_FB31_Pos   (31U)"

.SS "#define CAN_F3R1_FB3_Msk   (0x1UL << \fBCAN_F3R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F3R1_FB3_Pos   (3U)"

.SS "#define CAN_F3R1_FB4   \fBCAN_F3R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F3R1_FB4_Msk   (0x1UL << \fBCAN_F3R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F3R1_FB4_Pos   (4U)"

.SS "#define CAN_F3R1_FB5   \fBCAN_F3R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F3R1_FB5_Msk   (0x1UL << \fBCAN_F3R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F3R1_FB5_Pos   (5U)"

.SS "#define CAN_F3R1_FB6   \fBCAN_F3R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F3R1_FB6_Msk   (0x1UL << \fBCAN_F3R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F3R1_FB6_Pos   (6U)"

.SS "#define CAN_F3R1_FB7   \fBCAN_F3R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F3R1_FB7_Msk   (0x1UL << \fBCAN_F3R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F3R1_FB7_Pos   (7U)"

.SS "#define CAN_F3R1_FB8   \fBCAN_F3R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F3R1_FB8_Msk   (0x1UL << \fBCAN_F3R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F3R1_FB8_Pos   (8U)"

.SS "#define CAN_F3R1_FB9   \fBCAN_F3R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F3R1_FB9_Msk   (0x1UL << \fBCAN_F3R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F3R1_FB9_Pos   (9U)"

.SS "#define CAN_F3R2_FB0   \fBCAN_F3R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F3R2_FB0_Msk   (0x1UL << \fBCAN_F3R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F3R2_FB0_Pos   (0U)"

.SS "#define CAN_F3R2_FB1   \fBCAN_F3R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F3R2_FB10   \fBCAN_F3R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F3R2_FB10_Msk   (0x1UL << \fBCAN_F3R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F3R2_FB10_Pos   (10U)"

.SS "#define CAN_F3R2_FB11   \fBCAN_F3R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F3R2_FB11_Msk   (0x1UL << \fBCAN_F3R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F3R2_FB11_Pos   (11U)"

.SS "#define CAN_F3R2_FB12   \fBCAN_F3R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F3R2_FB12_Msk   (0x1UL << \fBCAN_F3R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F3R2_FB12_Pos   (12U)"

.SS "#define CAN_F3R2_FB13   \fBCAN_F3R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F3R2_FB13_Msk   (0x1UL << \fBCAN_F3R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F3R2_FB13_Pos   (13U)"

.SS "#define CAN_F3R2_FB14   \fBCAN_F3R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F3R2_FB14_Msk   (0x1UL << \fBCAN_F3R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F3R2_FB14_Pos   (14U)"

.SS "#define CAN_F3R2_FB15   \fBCAN_F3R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F3R2_FB15_Msk   (0x1UL << \fBCAN_F3R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F3R2_FB15_Pos   (15U)"

.SS "#define CAN_F3R2_FB16   \fBCAN_F3R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F3R2_FB16_Msk   (0x1UL << \fBCAN_F3R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F3R2_FB16_Pos   (16U)"

.SS "#define CAN_F3R2_FB17   \fBCAN_F3R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F3R2_FB17_Msk   (0x1UL << \fBCAN_F3R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F3R2_FB17_Pos   (17U)"

.SS "#define CAN_F3R2_FB18   \fBCAN_F3R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F3R2_FB18_Msk   (0x1UL << \fBCAN_F3R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F3R2_FB18_Pos   (18U)"

.SS "#define CAN_F3R2_FB19   \fBCAN_F3R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F3R2_FB19_Msk   (0x1UL << \fBCAN_F3R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F3R2_FB19_Pos   (19U)"

.SS "#define CAN_F3R2_FB1_Msk   (0x1UL << \fBCAN_F3R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F3R2_FB1_Pos   (1U)"

.SS "#define CAN_F3R2_FB2   \fBCAN_F3R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F3R2_FB20   \fBCAN_F3R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F3R2_FB20_Msk   (0x1UL << \fBCAN_F3R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F3R2_FB20_Pos   (20U)"

.SS "#define CAN_F3R2_FB21   \fBCAN_F3R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F3R2_FB21_Msk   (0x1UL << \fBCAN_F3R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F3R2_FB21_Pos   (21U)"

.SS "#define CAN_F3R2_FB22   \fBCAN_F3R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F3R2_FB22_Msk   (0x1UL << \fBCAN_F3R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F3R2_FB22_Pos   (22U)"

.SS "#define CAN_F3R2_FB23   \fBCAN_F3R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F3R2_FB23_Msk   (0x1UL << \fBCAN_F3R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F3R2_FB23_Pos   (23U)"

.SS "#define CAN_F3R2_FB24   \fBCAN_F3R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F3R2_FB24_Msk   (0x1UL << \fBCAN_F3R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F3R2_FB24_Pos   (24U)"

.SS "#define CAN_F3R2_FB25   \fBCAN_F3R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F3R2_FB25_Msk   (0x1UL << \fBCAN_F3R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F3R2_FB25_Pos   (25U)"

.SS "#define CAN_F3R2_FB26   \fBCAN_F3R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F3R2_FB26_Msk   (0x1UL << \fBCAN_F3R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F3R2_FB26_Pos   (26U)"

.SS "#define CAN_F3R2_FB27   \fBCAN_F3R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F3R2_FB27_Msk   (0x1UL << \fBCAN_F3R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F3R2_FB27_Pos   (27U)"

.SS "#define CAN_F3R2_FB28   \fBCAN_F3R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F3R2_FB28_Msk   (0x1UL << \fBCAN_F3R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F3R2_FB28_Pos   (28U)"

.SS "#define CAN_F3R2_FB29   \fBCAN_F3R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F3R2_FB29_Msk   (0x1UL << \fBCAN_F3R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F3R2_FB29_Pos   (29U)"

.SS "#define CAN_F3R2_FB2_Msk   (0x1UL << \fBCAN_F3R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F3R2_FB2_Pos   (2U)"

.SS "#define CAN_F3R2_FB3   \fBCAN_F3R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F3R2_FB30   \fBCAN_F3R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F3R2_FB30_Msk   (0x1UL << \fBCAN_F3R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F3R2_FB30_Pos   (30U)"

.SS "#define CAN_F3R2_FB31   \fBCAN_F3R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F3R2_FB31_Msk   (0x1UL << \fBCAN_F3R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F3R2_FB31_Pos   (31U)"

.SS "#define CAN_F3R2_FB3_Msk   (0x1UL << \fBCAN_F3R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F3R2_FB3_Pos   (3U)"

.SS "#define CAN_F3R2_FB4   \fBCAN_F3R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F3R2_FB4_Msk   (0x1UL << \fBCAN_F3R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F3R2_FB4_Pos   (4U)"

.SS "#define CAN_F3R2_FB5   \fBCAN_F3R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F3R2_FB5_Msk   (0x1UL << \fBCAN_F3R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F3R2_FB5_Pos   (5U)"

.SS "#define CAN_F3R2_FB6   \fBCAN_F3R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F3R2_FB6_Msk   (0x1UL << \fBCAN_F3R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F3R2_FB6_Pos   (6U)"

.SS "#define CAN_F3R2_FB7   \fBCAN_F3R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F3R2_FB7_Msk   (0x1UL << \fBCAN_F3R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F3R2_FB7_Pos   (7U)"

.SS "#define CAN_F3R2_FB8   \fBCAN_F3R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F3R2_FB8_Msk   (0x1UL << \fBCAN_F3R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F3R2_FB8_Pos   (8U)"

.SS "#define CAN_F3R2_FB9   \fBCAN_F3R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F3R2_FB9_Msk   (0x1UL << \fBCAN_F3R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F3R2_FB9_Pos   (9U)"

.SS "#define CAN_F4R1_FB0   \fBCAN_F4R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F4R1_FB0_Msk   (0x1UL << \fBCAN_F4R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F4R1_FB0_Pos   (0U)"

.SS "#define CAN_F4R1_FB1   \fBCAN_F4R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F4R1_FB10   \fBCAN_F4R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F4R1_FB10_Msk   (0x1UL << \fBCAN_F4R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F4R1_FB10_Pos   (10U)"

.SS "#define CAN_F4R1_FB11   \fBCAN_F4R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F4R1_FB11_Msk   (0x1UL << \fBCAN_F4R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F4R1_FB11_Pos   (11U)"

.SS "#define CAN_F4R1_FB12   \fBCAN_F4R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F4R1_FB12_Msk   (0x1UL << \fBCAN_F4R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F4R1_FB12_Pos   (12U)"

.SS "#define CAN_F4R1_FB13   \fBCAN_F4R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F4R1_FB13_Msk   (0x1UL << \fBCAN_F4R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F4R1_FB13_Pos   (13U)"

.SS "#define CAN_F4R1_FB14   \fBCAN_F4R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F4R1_FB14_Msk   (0x1UL << \fBCAN_F4R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F4R1_FB14_Pos   (14U)"

.SS "#define CAN_F4R1_FB15   \fBCAN_F4R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F4R1_FB15_Msk   (0x1UL << \fBCAN_F4R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F4R1_FB15_Pos   (15U)"

.SS "#define CAN_F4R1_FB16   \fBCAN_F4R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F4R1_FB16_Msk   (0x1UL << \fBCAN_F4R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F4R1_FB16_Pos   (16U)"

.SS "#define CAN_F4R1_FB17   \fBCAN_F4R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F4R1_FB17_Msk   (0x1UL << \fBCAN_F4R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F4R1_FB17_Pos   (17U)"

.SS "#define CAN_F4R1_FB18   \fBCAN_F4R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F4R1_FB18_Msk   (0x1UL << \fBCAN_F4R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F4R1_FB18_Pos   (18U)"

.SS "#define CAN_F4R1_FB19   \fBCAN_F4R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F4R1_FB19_Msk   (0x1UL << \fBCAN_F4R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F4R1_FB19_Pos   (19U)"

.SS "#define CAN_F4R1_FB1_Msk   (0x1UL << \fBCAN_F4R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F4R1_FB1_Pos   (1U)"

.SS "#define CAN_F4R1_FB2   \fBCAN_F4R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F4R1_FB20   \fBCAN_F4R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F4R1_FB20_Msk   (0x1UL << \fBCAN_F4R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F4R1_FB20_Pos   (20U)"

.SS "#define CAN_F4R1_FB21   \fBCAN_F4R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F4R1_FB21_Msk   (0x1UL << \fBCAN_F4R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F4R1_FB21_Pos   (21U)"

.SS "#define CAN_F4R1_FB22   \fBCAN_F4R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F4R1_FB22_Msk   (0x1UL << \fBCAN_F4R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F4R1_FB22_Pos   (22U)"

.SS "#define CAN_F4R1_FB23   \fBCAN_F4R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F4R1_FB23_Msk   (0x1UL << \fBCAN_F4R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F4R1_FB23_Pos   (23U)"

.SS "#define CAN_F4R1_FB24   \fBCAN_F4R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F4R1_FB24_Msk   (0x1UL << \fBCAN_F4R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F4R1_FB24_Pos   (24U)"

.SS "#define CAN_F4R1_FB25   \fBCAN_F4R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F4R1_FB25_Msk   (0x1UL << \fBCAN_F4R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F4R1_FB25_Pos   (25U)"

.SS "#define CAN_F4R1_FB26   \fBCAN_F4R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F4R1_FB26_Msk   (0x1UL << \fBCAN_F4R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F4R1_FB26_Pos   (26U)"

.SS "#define CAN_F4R1_FB27   \fBCAN_F4R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F4R1_FB27_Msk   (0x1UL << \fBCAN_F4R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F4R1_FB27_Pos   (27U)"

.SS "#define CAN_F4R1_FB28   \fBCAN_F4R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F4R1_FB28_Msk   (0x1UL << \fBCAN_F4R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F4R1_FB28_Pos   (28U)"

.SS "#define CAN_F4R1_FB29   \fBCAN_F4R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F4R1_FB29_Msk   (0x1UL << \fBCAN_F4R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F4R1_FB29_Pos   (29U)"

.SS "#define CAN_F4R1_FB2_Msk   (0x1UL << \fBCAN_F4R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F4R1_FB2_Pos   (2U)"

.SS "#define CAN_F4R1_FB3   \fBCAN_F4R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F4R1_FB30   \fBCAN_F4R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F4R1_FB30_Msk   (0x1UL << \fBCAN_F4R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F4R1_FB30_Pos   (30U)"

.SS "#define CAN_F4R1_FB31   \fBCAN_F4R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F4R1_FB31_Msk   (0x1UL << \fBCAN_F4R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F4R1_FB31_Pos   (31U)"

.SS "#define CAN_F4R1_FB3_Msk   (0x1UL << \fBCAN_F4R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F4R1_FB3_Pos   (3U)"

.SS "#define CAN_F4R1_FB4   \fBCAN_F4R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F4R1_FB4_Msk   (0x1UL << \fBCAN_F4R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F4R1_FB4_Pos   (4U)"

.SS "#define CAN_F4R1_FB5   \fBCAN_F4R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F4R1_FB5_Msk   (0x1UL << \fBCAN_F4R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F4R1_FB5_Pos   (5U)"

.SS "#define CAN_F4R1_FB6   \fBCAN_F4R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F4R1_FB6_Msk   (0x1UL << \fBCAN_F4R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F4R1_FB6_Pos   (6U)"

.SS "#define CAN_F4R1_FB7   \fBCAN_F4R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F4R1_FB7_Msk   (0x1UL << \fBCAN_F4R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F4R1_FB7_Pos   (7U)"

.SS "#define CAN_F4R1_FB8   \fBCAN_F4R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F4R1_FB8_Msk   (0x1UL << \fBCAN_F4R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F4R1_FB8_Pos   (8U)"

.SS "#define CAN_F4R1_FB9   \fBCAN_F4R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F4R1_FB9_Msk   (0x1UL << \fBCAN_F4R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F4R1_FB9_Pos   (9U)"

.SS "#define CAN_F4R2_FB0   \fBCAN_F4R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F4R2_FB0_Msk   (0x1UL << \fBCAN_F4R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F4R2_FB0_Pos   (0U)"

.SS "#define CAN_F4R2_FB1   \fBCAN_F4R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F4R2_FB10   \fBCAN_F4R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F4R2_FB10_Msk   (0x1UL << \fBCAN_F4R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F4R2_FB10_Pos   (10U)"

.SS "#define CAN_F4R2_FB11   \fBCAN_F4R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F4R2_FB11_Msk   (0x1UL << \fBCAN_F4R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F4R2_FB11_Pos   (11U)"

.SS "#define CAN_F4R2_FB12   \fBCAN_F4R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F4R2_FB12_Msk   (0x1UL << \fBCAN_F4R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F4R2_FB12_Pos   (12U)"

.SS "#define CAN_F4R2_FB13   \fBCAN_F4R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F4R2_FB13_Msk   (0x1UL << \fBCAN_F4R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F4R2_FB13_Pos   (13U)"

.SS "#define CAN_F4R2_FB14   \fBCAN_F4R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F4R2_FB14_Msk   (0x1UL << \fBCAN_F4R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F4R2_FB14_Pos   (14U)"

.SS "#define CAN_F4R2_FB15   \fBCAN_F4R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F4R2_FB15_Msk   (0x1UL << \fBCAN_F4R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F4R2_FB15_Pos   (15U)"

.SS "#define CAN_F4R2_FB16   \fBCAN_F4R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F4R2_FB16_Msk   (0x1UL << \fBCAN_F4R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F4R2_FB16_Pos   (16U)"

.SS "#define CAN_F4R2_FB17   \fBCAN_F4R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F4R2_FB17_Msk   (0x1UL << \fBCAN_F4R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F4R2_FB17_Pos   (17U)"

.SS "#define CAN_F4R2_FB18   \fBCAN_F4R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F4R2_FB18_Msk   (0x1UL << \fBCAN_F4R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F4R2_FB18_Pos   (18U)"

.SS "#define CAN_F4R2_FB19   \fBCAN_F4R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F4R2_FB19_Msk   (0x1UL << \fBCAN_F4R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F4R2_FB19_Pos   (19U)"

.SS "#define CAN_F4R2_FB1_Msk   (0x1UL << \fBCAN_F4R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F4R2_FB1_Pos   (1U)"

.SS "#define CAN_F4R2_FB2   \fBCAN_F4R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F4R2_FB20   \fBCAN_F4R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F4R2_FB20_Msk   (0x1UL << \fBCAN_F4R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F4R2_FB20_Pos   (20U)"

.SS "#define CAN_F4R2_FB21   \fBCAN_F4R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F4R2_FB21_Msk   (0x1UL << \fBCAN_F4R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F4R2_FB21_Pos   (21U)"

.SS "#define CAN_F4R2_FB22   \fBCAN_F4R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F4R2_FB22_Msk   (0x1UL << \fBCAN_F4R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F4R2_FB22_Pos   (22U)"

.SS "#define CAN_F4R2_FB23   \fBCAN_F4R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F4R2_FB23_Msk   (0x1UL << \fBCAN_F4R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F4R2_FB23_Pos   (23U)"

.SS "#define CAN_F4R2_FB24   \fBCAN_F4R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F4R2_FB24_Msk   (0x1UL << \fBCAN_F4R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F4R2_FB24_Pos   (24U)"

.SS "#define CAN_F4R2_FB25   \fBCAN_F4R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F4R2_FB25_Msk   (0x1UL << \fBCAN_F4R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F4R2_FB25_Pos   (25U)"

.SS "#define CAN_F4R2_FB26   \fBCAN_F4R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F4R2_FB26_Msk   (0x1UL << \fBCAN_F4R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F4R2_FB26_Pos   (26U)"

.SS "#define CAN_F4R2_FB27   \fBCAN_F4R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F4R2_FB27_Msk   (0x1UL << \fBCAN_F4R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F4R2_FB27_Pos   (27U)"

.SS "#define CAN_F4R2_FB28   \fBCAN_F4R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F4R2_FB28_Msk   (0x1UL << \fBCAN_F4R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F4R2_FB28_Pos   (28U)"

.SS "#define CAN_F4R2_FB29   \fBCAN_F4R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F4R2_FB29_Msk   (0x1UL << \fBCAN_F4R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F4R2_FB29_Pos   (29U)"

.SS "#define CAN_F4R2_FB2_Msk   (0x1UL << \fBCAN_F4R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F4R2_FB2_Pos   (2U)"

.SS "#define CAN_F4R2_FB3   \fBCAN_F4R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F4R2_FB30   \fBCAN_F4R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F4R2_FB30_Msk   (0x1UL << \fBCAN_F4R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F4R2_FB30_Pos   (30U)"

.SS "#define CAN_F4R2_FB31   \fBCAN_F4R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F4R2_FB31_Msk   (0x1UL << \fBCAN_F4R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F4R2_FB31_Pos   (31U)"

.SS "#define CAN_F4R2_FB3_Msk   (0x1UL << \fBCAN_F4R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F4R2_FB3_Pos   (3U)"

.SS "#define CAN_F4R2_FB4   \fBCAN_F4R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F4R2_FB4_Msk   (0x1UL << \fBCAN_F4R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F4R2_FB4_Pos   (4U)"

.SS "#define CAN_F4R2_FB5   \fBCAN_F4R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F4R2_FB5_Msk   (0x1UL << \fBCAN_F4R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F4R2_FB5_Pos   (5U)"

.SS "#define CAN_F4R2_FB6   \fBCAN_F4R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F4R2_FB6_Msk   (0x1UL << \fBCAN_F4R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F4R2_FB6_Pos   (6U)"

.SS "#define CAN_F4R2_FB7   \fBCAN_F4R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F4R2_FB7_Msk   (0x1UL << \fBCAN_F4R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F4R2_FB7_Pos   (7U)"

.SS "#define CAN_F4R2_FB8   \fBCAN_F4R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F4R2_FB8_Msk   (0x1UL << \fBCAN_F4R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F4R2_FB8_Pos   (8U)"

.SS "#define CAN_F4R2_FB9   \fBCAN_F4R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F4R2_FB9_Msk   (0x1UL << \fBCAN_F4R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F4R2_FB9_Pos   (9U)"

.SS "#define CAN_F5R1_FB0   \fBCAN_F5R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F5R1_FB0_Msk   (0x1UL << \fBCAN_F5R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F5R1_FB0_Pos   (0U)"

.SS "#define CAN_F5R1_FB1   \fBCAN_F5R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F5R1_FB10   \fBCAN_F5R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F5R1_FB10_Msk   (0x1UL << \fBCAN_F5R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F5R1_FB10_Pos   (10U)"

.SS "#define CAN_F5R1_FB11   \fBCAN_F5R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F5R1_FB11_Msk   (0x1UL << \fBCAN_F5R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F5R1_FB11_Pos   (11U)"

.SS "#define CAN_F5R1_FB12   \fBCAN_F5R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F5R1_FB12_Msk   (0x1UL << \fBCAN_F5R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F5R1_FB12_Pos   (12U)"

.SS "#define CAN_F5R1_FB13   \fBCAN_F5R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F5R1_FB13_Msk   (0x1UL << \fBCAN_F5R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F5R1_FB13_Pos   (13U)"

.SS "#define CAN_F5R1_FB14   \fBCAN_F5R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F5R1_FB14_Msk   (0x1UL << \fBCAN_F5R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F5R1_FB14_Pos   (14U)"

.SS "#define CAN_F5R1_FB15   \fBCAN_F5R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F5R1_FB15_Msk   (0x1UL << \fBCAN_F5R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F5R1_FB15_Pos   (15U)"

.SS "#define CAN_F5R1_FB16   \fBCAN_F5R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F5R1_FB16_Msk   (0x1UL << \fBCAN_F5R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F5R1_FB16_Pos   (16U)"

.SS "#define CAN_F5R1_FB17   \fBCAN_F5R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F5R1_FB17_Msk   (0x1UL << \fBCAN_F5R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F5R1_FB17_Pos   (17U)"

.SS "#define CAN_F5R1_FB18   \fBCAN_F5R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F5R1_FB18_Msk   (0x1UL << \fBCAN_F5R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F5R1_FB18_Pos   (18U)"

.SS "#define CAN_F5R1_FB19   \fBCAN_F5R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F5R1_FB19_Msk   (0x1UL << \fBCAN_F5R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F5R1_FB19_Pos   (19U)"

.SS "#define CAN_F5R1_FB1_Msk   (0x1UL << \fBCAN_F5R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F5R1_FB1_Pos   (1U)"

.SS "#define CAN_F5R1_FB2   \fBCAN_F5R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F5R1_FB20   \fBCAN_F5R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F5R1_FB20_Msk   (0x1UL << \fBCAN_F5R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F5R1_FB20_Pos   (20U)"

.SS "#define CAN_F5R1_FB21   \fBCAN_F5R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F5R1_FB21_Msk   (0x1UL << \fBCAN_F5R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F5R1_FB21_Pos   (21U)"

.SS "#define CAN_F5R1_FB22   \fBCAN_F5R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F5R1_FB22_Msk   (0x1UL << \fBCAN_F5R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F5R1_FB22_Pos   (22U)"

.SS "#define CAN_F5R1_FB23   \fBCAN_F5R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F5R1_FB23_Msk   (0x1UL << \fBCAN_F5R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F5R1_FB23_Pos   (23U)"

.SS "#define CAN_F5R1_FB24   \fBCAN_F5R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F5R1_FB24_Msk   (0x1UL << \fBCAN_F5R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F5R1_FB24_Pos   (24U)"

.SS "#define CAN_F5R1_FB25   \fBCAN_F5R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F5R1_FB25_Msk   (0x1UL << \fBCAN_F5R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F5R1_FB25_Pos   (25U)"

.SS "#define CAN_F5R1_FB26   \fBCAN_F5R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F5R1_FB26_Msk   (0x1UL << \fBCAN_F5R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F5R1_FB26_Pos   (26U)"

.SS "#define CAN_F5R1_FB27   \fBCAN_F5R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F5R1_FB27_Msk   (0x1UL << \fBCAN_F5R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F5R1_FB27_Pos   (27U)"

.SS "#define CAN_F5R1_FB28   \fBCAN_F5R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F5R1_FB28_Msk   (0x1UL << \fBCAN_F5R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F5R1_FB28_Pos   (28U)"

.SS "#define CAN_F5R1_FB29   \fBCAN_F5R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F5R1_FB29_Msk   (0x1UL << \fBCAN_F5R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F5R1_FB29_Pos   (29U)"

.SS "#define CAN_F5R1_FB2_Msk   (0x1UL << \fBCAN_F5R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F5R1_FB2_Pos   (2U)"

.SS "#define CAN_F5R1_FB3   \fBCAN_F5R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F5R1_FB30   \fBCAN_F5R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F5R1_FB30_Msk   (0x1UL << \fBCAN_F5R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F5R1_FB30_Pos   (30U)"

.SS "#define CAN_F5R1_FB31   \fBCAN_F5R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F5R1_FB31_Msk   (0x1UL << \fBCAN_F5R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F5R1_FB31_Pos   (31U)"

.SS "#define CAN_F5R1_FB3_Msk   (0x1UL << \fBCAN_F5R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F5R1_FB3_Pos   (3U)"

.SS "#define CAN_F5R1_FB4   \fBCAN_F5R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F5R1_FB4_Msk   (0x1UL << \fBCAN_F5R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F5R1_FB4_Pos   (4U)"

.SS "#define CAN_F5R1_FB5   \fBCAN_F5R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F5R1_FB5_Msk   (0x1UL << \fBCAN_F5R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F5R1_FB5_Pos   (5U)"

.SS "#define CAN_F5R1_FB6   \fBCAN_F5R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F5R1_FB6_Msk   (0x1UL << \fBCAN_F5R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F5R1_FB6_Pos   (6U)"

.SS "#define CAN_F5R1_FB7   \fBCAN_F5R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F5R1_FB7_Msk   (0x1UL << \fBCAN_F5R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F5R1_FB7_Pos   (7U)"

.SS "#define CAN_F5R1_FB8   \fBCAN_F5R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F5R1_FB8_Msk   (0x1UL << \fBCAN_F5R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F5R1_FB8_Pos   (8U)"

.SS "#define CAN_F5R1_FB9   \fBCAN_F5R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F5R1_FB9_Msk   (0x1UL << \fBCAN_F5R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F5R1_FB9_Pos   (9U)"

.SS "#define CAN_F5R2_FB0   \fBCAN_F5R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F5R2_FB0_Msk   (0x1UL << \fBCAN_F5R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F5R2_FB0_Pos   (0U)"

.SS "#define CAN_F5R2_FB1   \fBCAN_F5R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F5R2_FB10   \fBCAN_F5R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F5R2_FB10_Msk   (0x1UL << \fBCAN_F5R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F5R2_FB10_Pos   (10U)"

.SS "#define CAN_F5R2_FB11   \fBCAN_F5R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F5R2_FB11_Msk   (0x1UL << \fBCAN_F5R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F5R2_FB11_Pos   (11U)"

.SS "#define CAN_F5R2_FB12   \fBCAN_F5R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F5R2_FB12_Msk   (0x1UL << \fBCAN_F5R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F5R2_FB12_Pos   (12U)"

.SS "#define CAN_F5R2_FB13   \fBCAN_F5R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F5R2_FB13_Msk   (0x1UL << \fBCAN_F5R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F5R2_FB13_Pos   (13U)"

.SS "#define CAN_F5R2_FB14   \fBCAN_F5R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F5R2_FB14_Msk   (0x1UL << \fBCAN_F5R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F5R2_FB14_Pos   (14U)"

.SS "#define CAN_F5R2_FB15   \fBCAN_F5R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F5R2_FB15_Msk   (0x1UL << \fBCAN_F5R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F5R2_FB15_Pos   (15U)"

.SS "#define CAN_F5R2_FB16   \fBCAN_F5R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F5R2_FB16_Msk   (0x1UL << \fBCAN_F5R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F5R2_FB16_Pos   (16U)"

.SS "#define CAN_F5R2_FB17   \fBCAN_F5R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F5R2_FB17_Msk   (0x1UL << \fBCAN_F5R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F5R2_FB17_Pos   (17U)"

.SS "#define CAN_F5R2_FB18   \fBCAN_F5R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F5R2_FB18_Msk   (0x1UL << \fBCAN_F5R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F5R2_FB18_Pos   (18U)"

.SS "#define CAN_F5R2_FB19   \fBCAN_F5R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F5R2_FB19_Msk   (0x1UL << \fBCAN_F5R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F5R2_FB19_Pos   (19U)"

.SS "#define CAN_F5R2_FB1_Msk   (0x1UL << \fBCAN_F5R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F5R2_FB1_Pos   (1U)"

.SS "#define CAN_F5R2_FB2   \fBCAN_F5R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F5R2_FB20   \fBCAN_F5R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F5R2_FB20_Msk   (0x1UL << \fBCAN_F5R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F5R2_FB20_Pos   (20U)"

.SS "#define CAN_F5R2_FB21   \fBCAN_F5R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F5R2_FB21_Msk   (0x1UL << \fBCAN_F5R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F5R2_FB21_Pos   (21U)"

.SS "#define CAN_F5R2_FB22   \fBCAN_F5R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F5R2_FB22_Msk   (0x1UL << \fBCAN_F5R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F5R2_FB22_Pos   (22U)"

.SS "#define CAN_F5R2_FB23   \fBCAN_F5R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F5R2_FB23_Msk   (0x1UL << \fBCAN_F5R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F5R2_FB23_Pos   (23U)"

.SS "#define CAN_F5R2_FB24   \fBCAN_F5R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F5R2_FB24_Msk   (0x1UL << \fBCAN_F5R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F5R2_FB24_Pos   (24U)"

.SS "#define CAN_F5R2_FB25   \fBCAN_F5R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F5R2_FB25_Msk   (0x1UL << \fBCAN_F5R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F5R2_FB25_Pos   (25U)"

.SS "#define CAN_F5R2_FB26   \fBCAN_F5R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F5R2_FB26_Msk   (0x1UL << \fBCAN_F5R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F5R2_FB26_Pos   (26U)"

.SS "#define CAN_F5R2_FB27   \fBCAN_F5R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F5R2_FB27_Msk   (0x1UL << \fBCAN_F5R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F5R2_FB27_Pos   (27U)"

.SS "#define CAN_F5R2_FB28   \fBCAN_F5R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F5R2_FB28_Msk   (0x1UL << \fBCAN_F5R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F5R2_FB28_Pos   (28U)"

.SS "#define CAN_F5R2_FB29   \fBCAN_F5R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F5R2_FB29_Msk   (0x1UL << \fBCAN_F5R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F5R2_FB29_Pos   (29U)"

.SS "#define CAN_F5R2_FB2_Msk   (0x1UL << \fBCAN_F5R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F5R2_FB2_Pos   (2U)"

.SS "#define CAN_F5R2_FB3   \fBCAN_F5R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F5R2_FB30   \fBCAN_F5R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F5R2_FB30_Msk   (0x1UL << \fBCAN_F5R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F5R2_FB30_Pos   (30U)"

.SS "#define CAN_F5R2_FB31   \fBCAN_F5R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F5R2_FB31_Msk   (0x1UL << \fBCAN_F5R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F5R2_FB31_Pos   (31U)"

.SS "#define CAN_F5R2_FB3_Msk   (0x1UL << \fBCAN_F5R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F5R2_FB3_Pos   (3U)"

.SS "#define CAN_F5R2_FB4   \fBCAN_F5R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F5R2_FB4_Msk   (0x1UL << \fBCAN_F5R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F5R2_FB4_Pos   (4U)"

.SS "#define CAN_F5R2_FB5   \fBCAN_F5R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F5R2_FB5_Msk   (0x1UL << \fBCAN_F5R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F5R2_FB5_Pos   (5U)"

.SS "#define CAN_F5R2_FB6   \fBCAN_F5R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F5R2_FB6_Msk   (0x1UL << \fBCAN_F5R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F5R2_FB6_Pos   (6U)"

.SS "#define CAN_F5R2_FB7   \fBCAN_F5R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F5R2_FB7_Msk   (0x1UL << \fBCAN_F5R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F5R2_FB7_Pos   (7U)"

.SS "#define CAN_F5R2_FB8   \fBCAN_F5R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F5R2_FB8_Msk   (0x1UL << \fBCAN_F5R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F5R2_FB8_Pos   (8U)"

.SS "#define CAN_F5R2_FB9   \fBCAN_F5R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F5R2_FB9_Msk   (0x1UL << \fBCAN_F5R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F5R2_FB9_Pos   (9U)"

.SS "#define CAN_F6R1_FB0   \fBCAN_F6R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F6R1_FB0_Msk   (0x1UL << \fBCAN_F6R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F6R1_FB0_Pos   (0U)"

.SS "#define CAN_F6R1_FB1   \fBCAN_F6R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F6R1_FB10   \fBCAN_F6R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F6R1_FB10_Msk   (0x1UL << \fBCAN_F6R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F6R1_FB10_Pos   (10U)"

.SS "#define CAN_F6R1_FB11   \fBCAN_F6R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F6R1_FB11_Msk   (0x1UL << \fBCAN_F6R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F6R1_FB11_Pos   (11U)"

.SS "#define CAN_F6R1_FB12   \fBCAN_F6R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F6R1_FB12_Msk   (0x1UL << \fBCAN_F6R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F6R1_FB12_Pos   (12U)"

.SS "#define CAN_F6R1_FB13   \fBCAN_F6R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F6R1_FB13_Msk   (0x1UL << \fBCAN_F6R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F6R1_FB13_Pos   (13U)"

.SS "#define CAN_F6R1_FB14   \fBCAN_F6R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F6R1_FB14_Msk   (0x1UL << \fBCAN_F6R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F6R1_FB14_Pos   (14U)"

.SS "#define CAN_F6R1_FB15   \fBCAN_F6R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F6R1_FB15_Msk   (0x1UL << \fBCAN_F6R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F6R1_FB15_Pos   (15U)"

.SS "#define CAN_F6R1_FB16   \fBCAN_F6R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F6R1_FB16_Msk   (0x1UL << \fBCAN_F6R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F6R1_FB16_Pos   (16U)"

.SS "#define CAN_F6R1_FB17   \fBCAN_F6R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F6R1_FB17_Msk   (0x1UL << \fBCAN_F6R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F6R1_FB17_Pos   (17U)"

.SS "#define CAN_F6R1_FB18   \fBCAN_F6R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F6R1_FB18_Msk   (0x1UL << \fBCAN_F6R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F6R1_FB18_Pos   (18U)"

.SS "#define CAN_F6R1_FB19   \fBCAN_F6R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F6R1_FB19_Msk   (0x1UL << \fBCAN_F6R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F6R1_FB19_Pos   (19U)"

.SS "#define CAN_F6R1_FB1_Msk   (0x1UL << \fBCAN_F6R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F6R1_FB1_Pos   (1U)"

.SS "#define CAN_F6R1_FB2   \fBCAN_F6R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F6R1_FB20   \fBCAN_F6R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F6R1_FB20_Msk   (0x1UL << \fBCAN_F6R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F6R1_FB20_Pos   (20U)"

.SS "#define CAN_F6R1_FB21   \fBCAN_F6R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F6R1_FB21_Msk   (0x1UL << \fBCAN_F6R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F6R1_FB21_Pos   (21U)"

.SS "#define CAN_F6R1_FB22   \fBCAN_F6R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F6R1_FB22_Msk   (0x1UL << \fBCAN_F6R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F6R1_FB22_Pos   (22U)"

.SS "#define CAN_F6R1_FB23   \fBCAN_F6R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F6R1_FB23_Msk   (0x1UL << \fBCAN_F6R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F6R1_FB23_Pos   (23U)"

.SS "#define CAN_F6R1_FB24   \fBCAN_F6R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F6R1_FB24_Msk   (0x1UL << \fBCAN_F6R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F6R1_FB24_Pos   (24U)"

.SS "#define CAN_F6R1_FB25   \fBCAN_F6R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F6R1_FB25_Msk   (0x1UL << \fBCAN_F6R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F6R1_FB25_Pos   (25U)"

.SS "#define CAN_F6R1_FB26   \fBCAN_F6R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F6R1_FB26_Msk   (0x1UL << \fBCAN_F6R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F6R1_FB26_Pos   (26U)"

.SS "#define CAN_F6R1_FB27   \fBCAN_F6R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F6R1_FB27_Msk   (0x1UL << \fBCAN_F6R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F6R1_FB27_Pos   (27U)"

.SS "#define CAN_F6R1_FB28   \fBCAN_F6R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F6R1_FB28_Msk   (0x1UL << \fBCAN_F6R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F6R1_FB28_Pos   (28U)"

.SS "#define CAN_F6R1_FB29   \fBCAN_F6R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F6R1_FB29_Msk   (0x1UL << \fBCAN_F6R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F6R1_FB29_Pos   (29U)"

.SS "#define CAN_F6R1_FB2_Msk   (0x1UL << \fBCAN_F6R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F6R1_FB2_Pos   (2U)"

.SS "#define CAN_F6R1_FB3   \fBCAN_F6R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F6R1_FB30   \fBCAN_F6R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F6R1_FB30_Msk   (0x1UL << \fBCAN_F6R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F6R1_FB30_Pos   (30U)"

.SS "#define CAN_F6R1_FB31   \fBCAN_F6R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F6R1_FB31_Msk   (0x1UL << \fBCAN_F6R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F6R1_FB31_Pos   (31U)"

.SS "#define CAN_F6R1_FB3_Msk   (0x1UL << \fBCAN_F6R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F6R1_FB3_Pos   (3U)"

.SS "#define CAN_F6R1_FB4   \fBCAN_F6R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F6R1_FB4_Msk   (0x1UL << \fBCAN_F6R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F6R1_FB4_Pos   (4U)"

.SS "#define CAN_F6R1_FB5   \fBCAN_F6R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F6R1_FB5_Msk   (0x1UL << \fBCAN_F6R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F6R1_FB5_Pos   (5U)"

.SS "#define CAN_F6R1_FB6   \fBCAN_F6R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F6R1_FB6_Msk   (0x1UL << \fBCAN_F6R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F6R1_FB6_Pos   (6U)"

.SS "#define CAN_F6R1_FB7   \fBCAN_F6R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F6R1_FB7_Msk   (0x1UL << \fBCAN_F6R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F6R1_FB7_Pos   (7U)"

.SS "#define CAN_F6R1_FB8   \fBCAN_F6R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F6R1_FB8_Msk   (0x1UL << \fBCAN_F6R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F6R1_FB8_Pos   (8U)"

.SS "#define CAN_F6R1_FB9   \fBCAN_F6R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F6R1_FB9_Msk   (0x1UL << \fBCAN_F6R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F6R1_FB9_Pos   (9U)"

.SS "#define CAN_F6R2_FB0   \fBCAN_F6R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F6R2_FB0_Msk   (0x1UL << \fBCAN_F6R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F6R2_FB0_Pos   (0U)"

.SS "#define CAN_F6R2_FB1   \fBCAN_F6R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F6R2_FB10   \fBCAN_F6R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F6R2_FB10_Msk   (0x1UL << \fBCAN_F6R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F6R2_FB10_Pos   (10U)"

.SS "#define CAN_F6R2_FB11   \fBCAN_F6R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F6R2_FB11_Msk   (0x1UL << \fBCAN_F6R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F6R2_FB11_Pos   (11U)"

.SS "#define CAN_F6R2_FB12   \fBCAN_F6R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F6R2_FB12_Msk   (0x1UL << \fBCAN_F6R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F6R2_FB12_Pos   (12U)"

.SS "#define CAN_F6R2_FB13   \fBCAN_F6R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F6R2_FB13_Msk   (0x1UL << \fBCAN_F6R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F6R2_FB13_Pos   (13U)"

.SS "#define CAN_F6R2_FB14   \fBCAN_F6R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F6R2_FB14_Msk   (0x1UL << \fBCAN_F6R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F6R2_FB14_Pos   (14U)"

.SS "#define CAN_F6R2_FB15   \fBCAN_F6R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F6R2_FB15_Msk   (0x1UL << \fBCAN_F6R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F6R2_FB15_Pos   (15U)"

.SS "#define CAN_F6R2_FB16   \fBCAN_F6R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F6R2_FB16_Msk   (0x1UL << \fBCAN_F6R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F6R2_FB16_Pos   (16U)"

.SS "#define CAN_F6R2_FB17   \fBCAN_F6R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F6R2_FB17_Msk   (0x1UL << \fBCAN_F6R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F6R2_FB17_Pos   (17U)"

.SS "#define CAN_F6R2_FB18   \fBCAN_F6R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F6R2_FB18_Msk   (0x1UL << \fBCAN_F6R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F6R2_FB18_Pos   (18U)"

.SS "#define CAN_F6R2_FB19   \fBCAN_F6R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F6R2_FB19_Msk   (0x1UL << \fBCAN_F6R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F6R2_FB19_Pos   (19U)"

.SS "#define CAN_F6R2_FB1_Msk   (0x1UL << \fBCAN_F6R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F6R2_FB1_Pos   (1U)"

.SS "#define CAN_F6R2_FB2   \fBCAN_F6R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F6R2_FB20   \fBCAN_F6R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F6R2_FB20_Msk   (0x1UL << \fBCAN_F6R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F6R2_FB20_Pos   (20U)"

.SS "#define CAN_F6R2_FB21   \fBCAN_F6R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F6R2_FB21_Msk   (0x1UL << \fBCAN_F6R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F6R2_FB21_Pos   (21U)"

.SS "#define CAN_F6R2_FB22   \fBCAN_F6R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F6R2_FB22_Msk   (0x1UL << \fBCAN_F6R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F6R2_FB22_Pos   (22U)"

.SS "#define CAN_F6R2_FB23   \fBCAN_F6R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F6R2_FB23_Msk   (0x1UL << \fBCAN_F6R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F6R2_FB23_Pos   (23U)"

.SS "#define CAN_F6R2_FB24   \fBCAN_F6R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F6R2_FB24_Msk   (0x1UL << \fBCAN_F6R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F6R2_FB24_Pos   (24U)"

.SS "#define CAN_F6R2_FB25   \fBCAN_F6R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F6R2_FB25_Msk   (0x1UL << \fBCAN_F6R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F6R2_FB25_Pos   (25U)"

.SS "#define CAN_F6R2_FB26   \fBCAN_F6R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F6R2_FB26_Msk   (0x1UL << \fBCAN_F6R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F6R2_FB26_Pos   (26U)"

.SS "#define CAN_F6R2_FB27   \fBCAN_F6R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F6R2_FB27_Msk   (0x1UL << \fBCAN_F6R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F6R2_FB27_Pos   (27U)"

.SS "#define CAN_F6R2_FB28   \fBCAN_F6R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F6R2_FB28_Msk   (0x1UL << \fBCAN_F6R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F6R2_FB28_Pos   (28U)"

.SS "#define CAN_F6R2_FB29   \fBCAN_F6R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F6R2_FB29_Msk   (0x1UL << \fBCAN_F6R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F6R2_FB29_Pos   (29U)"

.SS "#define CAN_F6R2_FB2_Msk   (0x1UL << \fBCAN_F6R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F6R2_FB2_Pos   (2U)"

.SS "#define CAN_F6R2_FB3   \fBCAN_F6R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F6R2_FB30   \fBCAN_F6R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F6R2_FB30_Msk   (0x1UL << \fBCAN_F6R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F6R2_FB30_Pos   (30U)"

.SS "#define CAN_F6R2_FB31   \fBCAN_F6R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F6R2_FB31_Msk   (0x1UL << \fBCAN_F6R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F6R2_FB31_Pos   (31U)"

.SS "#define CAN_F6R2_FB3_Msk   (0x1UL << \fBCAN_F6R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F6R2_FB3_Pos   (3U)"

.SS "#define CAN_F6R2_FB4   \fBCAN_F6R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F6R2_FB4_Msk   (0x1UL << \fBCAN_F6R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F6R2_FB4_Pos   (4U)"

.SS "#define CAN_F6R2_FB5   \fBCAN_F6R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F6R2_FB5_Msk   (0x1UL << \fBCAN_F6R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F6R2_FB5_Pos   (5U)"

.SS "#define CAN_F6R2_FB6   \fBCAN_F6R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F6R2_FB6_Msk   (0x1UL << \fBCAN_F6R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F6R2_FB6_Pos   (6U)"

.SS "#define CAN_F6R2_FB7   \fBCAN_F6R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F6R2_FB7_Msk   (0x1UL << \fBCAN_F6R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F6R2_FB7_Pos   (7U)"

.SS "#define CAN_F6R2_FB8   \fBCAN_F6R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F6R2_FB8_Msk   (0x1UL << \fBCAN_F6R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F6R2_FB8_Pos   (8U)"

.SS "#define CAN_F6R2_FB9   \fBCAN_F6R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F6R2_FB9_Msk   (0x1UL << \fBCAN_F6R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F6R2_FB9_Pos   (9U)"

.SS "#define CAN_F7R1_FB0   \fBCAN_F7R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F7R1_FB0_Msk   (0x1UL << \fBCAN_F7R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F7R1_FB0_Pos   (0U)"

.SS "#define CAN_F7R1_FB1   \fBCAN_F7R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F7R1_FB10   \fBCAN_F7R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F7R1_FB10_Msk   (0x1UL << \fBCAN_F7R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F7R1_FB10_Pos   (10U)"

.SS "#define CAN_F7R1_FB11   \fBCAN_F7R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F7R1_FB11_Msk   (0x1UL << \fBCAN_F7R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F7R1_FB11_Pos   (11U)"

.SS "#define CAN_F7R1_FB12   \fBCAN_F7R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F7R1_FB12_Msk   (0x1UL << \fBCAN_F7R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F7R1_FB12_Pos   (12U)"

.SS "#define CAN_F7R1_FB13   \fBCAN_F7R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F7R1_FB13_Msk   (0x1UL << \fBCAN_F7R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F7R1_FB13_Pos   (13U)"

.SS "#define CAN_F7R1_FB14   \fBCAN_F7R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F7R1_FB14_Msk   (0x1UL << \fBCAN_F7R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F7R1_FB14_Pos   (14U)"

.SS "#define CAN_F7R1_FB15   \fBCAN_F7R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F7R1_FB15_Msk   (0x1UL << \fBCAN_F7R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F7R1_FB15_Pos   (15U)"

.SS "#define CAN_F7R1_FB16   \fBCAN_F7R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F7R1_FB16_Msk   (0x1UL << \fBCAN_F7R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F7R1_FB16_Pos   (16U)"

.SS "#define CAN_F7R1_FB17   \fBCAN_F7R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F7R1_FB17_Msk   (0x1UL << \fBCAN_F7R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F7R1_FB17_Pos   (17U)"

.SS "#define CAN_F7R1_FB18   \fBCAN_F7R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F7R1_FB18_Msk   (0x1UL << \fBCAN_F7R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F7R1_FB18_Pos   (18U)"

.SS "#define CAN_F7R1_FB19   \fBCAN_F7R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F7R1_FB19_Msk   (0x1UL << \fBCAN_F7R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F7R1_FB19_Pos   (19U)"

.SS "#define CAN_F7R1_FB1_Msk   (0x1UL << \fBCAN_F7R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F7R1_FB1_Pos   (1U)"

.SS "#define CAN_F7R1_FB2   \fBCAN_F7R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F7R1_FB20   \fBCAN_F7R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F7R1_FB20_Msk   (0x1UL << \fBCAN_F7R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F7R1_FB20_Pos   (20U)"

.SS "#define CAN_F7R1_FB21   \fBCAN_F7R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F7R1_FB21_Msk   (0x1UL << \fBCAN_F7R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F7R1_FB21_Pos   (21U)"

.SS "#define CAN_F7R1_FB22   \fBCAN_F7R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F7R1_FB22_Msk   (0x1UL << \fBCAN_F7R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F7R1_FB22_Pos   (22U)"

.SS "#define CAN_F7R1_FB23   \fBCAN_F7R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F7R1_FB23_Msk   (0x1UL << \fBCAN_F7R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F7R1_FB23_Pos   (23U)"

.SS "#define CAN_F7R1_FB24   \fBCAN_F7R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F7R1_FB24_Msk   (0x1UL << \fBCAN_F7R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F7R1_FB24_Pos   (24U)"

.SS "#define CAN_F7R1_FB25   \fBCAN_F7R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F7R1_FB25_Msk   (0x1UL << \fBCAN_F7R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F7R1_FB25_Pos   (25U)"

.SS "#define CAN_F7R1_FB26   \fBCAN_F7R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F7R1_FB26_Msk   (0x1UL << \fBCAN_F7R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F7R1_FB26_Pos   (26U)"

.SS "#define CAN_F7R1_FB27   \fBCAN_F7R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F7R1_FB27_Msk   (0x1UL << \fBCAN_F7R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F7R1_FB27_Pos   (27U)"

.SS "#define CAN_F7R1_FB28   \fBCAN_F7R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F7R1_FB28_Msk   (0x1UL << \fBCAN_F7R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F7R1_FB28_Pos   (28U)"

.SS "#define CAN_F7R1_FB29   \fBCAN_F7R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F7R1_FB29_Msk   (0x1UL << \fBCAN_F7R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F7R1_FB29_Pos   (29U)"

.SS "#define CAN_F7R1_FB2_Msk   (0x1UL << \fBCAN_F7R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F7R1_FB2_Pos   (2U)"

.SS "#define CAN_F7R1_FB3   \fBCAN_F7R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F7R1_FB30   \fBCAN_F7R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F7R1_FB30_Msk   (0x1UL << \fBCAN_F7R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F7R1_FB30_Pos   (30U)"

.SS "#define CAN_F7R1_FB31   \fBCAN_F7R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F7R1_FB31_Msk   (0x1UL << \fBCAN_F7R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F7R1_FB31_Pos   (31U)"

.SS "#define CAN_F7R1_FB3_Msk   (0x1UL << \fBCAN_F7R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F7R1_FB3_Pos   (3U)"

.SS "#define CAN_F7R1_FB4   \fBCAN_F7R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F7R1_FB4_Msk   (0x1UL << \fBCAN_F7R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F7R1_FB4_Pos   (4U)"

.SS "#define CAN_F7R1_FB5   \fBCAN_F7R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F7R1_FB5_Msk   (0x1UL << \fBCAN_F7R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F7R1_FB5_Pos   (5U)"

.SS "#define CAN_F7R1_FB6   \fBCAN_F7R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F7R1_FB6_Msk   (0x1UL << \fBCAN_F7R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F7R1_FB6_Pos   (6U)"

.SS "#define CAN_F7R1_FB7   \fBCAN_F7R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F7R1_FB7_Msk   (0x1UL << \fBCAN_F7R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F7R1_FB7_Pos   (7U)"

.SS "#define CAN_F7R1_FB8   \fBCAN_F7R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F7R1_FB8_Msk   (0x1UL << \fBCAN_F7R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F7R1_FB8_Pos   (8U)"

.SS "#define CAN_F7R1_FB9   \fBCAN_F7R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F7R1_FB9_Msk   (0x1UL << \fBCAN_F7R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F7R1_FB9_Pos   (9U)"

.SS "#define CAN_F7R2_FB0   \fBCAN_F7R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F7R2_FB0_Msk   (0x1UL << \fBCAN_F7R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F7R2_FB0_Pos   (0U)"

.SS "#define CAN_F7R2_FB1   \fBCAN_F7R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F7R2_FB10   \fBCAN_F7R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F7R2_FB10_Msk   (0x1UL << \fBCAN_F7R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F7R2_FB10_Pos   (10U)"

.SS "#define CAN_F7R2_FB11   \fBCAN_F7R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F7R2_FB11_Msk   (0x1UL << \fBCAN_F7R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F7R2_FB11_Pos   (11U)"

.SS "#define CAN_F7R2_FB12   \fBCAN_F7R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F7R2_FB12_Msk   (0x1UL << \fBCAN_F7R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F7R2_FB12_Pos   (12U)"

.SS "#define CAN_F7R2_FB13   \fBCAN_F7R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F7R2_FB13_Msk   (0x1UL << \fBCAN_F7R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F7R2_FB13_Pos   (13U)"

.SS "#define CAN_F7R2_FB14   \fBCAN_F7R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F7R2_FB14_Msk   (0x1UL << \fBCAN_F7R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F7R2_FB14_Pos   (14U)"

.SS "#define CAN_F7R2_FB15   \fBCAN_F7R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F7R2_FB15_Msk   (0x1UL << \fBCAN_F7R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F7R2_FB15_Pos   (15U)"

.SS "#define CAN_F7R2_FB16   \fBCAN_F7R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F7R2_FB16_Msk   (0x1UL << \fBCAN_F7R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F7R2_FB16_Pos   (16U)"

.SS "#define CAN_F7R2_FB17   \fBCAN_F7R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F7R2_FB17_Msk   (0x1UL << \fBCAN_F7R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F7R2_FB17_Pos   (17U)"

.SS "#define CAN_F7R2_FB18   \fBCAN_F7R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F7R2_FB18_Msk   (0x1UL << \fBCAN_F7R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F7R2_FB18_Pos   (18U)"

.SS "#define CAN_F7R2_FB19   \fBCAN_F7R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F7R2_FB19_Msk   (0x1UL << \fBCAN_F7R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F7R2_FB19_Pos   (19U)"

.SS "#define CAN_F7R2_FB1_Msk   (0x1UL << \fBCAN_F7R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F7R2_FB1_Pos   (1U)"

.SS "#define CAN_F7R2_FB2   \fBCAN_F7R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F7R2_FB20   \fBCAN_F7R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F7R2_FB20_Msk   (0x1UL << \fBCAN_F7R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F7R2_FB20_Pos   (20U)"

.SS "#define CAN_F7R2_FB21   \fBCAN_F7R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F7R2_FB21_Msk   (0x1UL << \fBCAN_F7R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F7R2_FB21_Pos   (21U)"

.SS "#define CAN_F7R2_FB22   \fBCAN_F7R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F7R2_FB22_Msk   (0x1UL << \fBCAN_F7R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F7R2_FB22_Pos   (22U)"

.SS "#define CAN_F7R2_FB23   \fBCAN_F7R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F7R2_FB23_Msk   (0x1UL << \fBCAN_F7R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F7R2_FB23_Pos   (23U)"

.SS "#define CAN_F7R2_FB24   \fBCAN_F7R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F7R2_FB24_Msk   (0x1UL << \fBCAN_F7R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F7R2_FB24_Pos   (24U)"

.SS "#define CAN_F7R2_FB25   \fBCAN_F7R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F7R2_FB25_Msk   (0x1UL << \fBCAN_F7R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F7R2_FB25_Pos   (25U)"

.SS "#define CAN_F7R2_FB26   \fBCAN_F7R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F7R2_FB26_Msk   (0x1UL << \fBCAN_F7R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F7R2_FB26_Pos   (26U)"

.SS "#define CAN_F7R2_FB27   \fBCAN_F7R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F7R2_FB27_Msk   (0x1UL << \fBCAN_F7R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F7R2_FB27_Pos   (27U)"

.SS "#define CAN_F7R2_FB28   \fBCAN_F7R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F7R2_FB28_Msk   (0x1UL << \fBCAN_F7R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F7R2_FB28_Pos   (28U)"

.SS "#define CAN_F7R2_FB29   \fBCAN_F7R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F7R2_FB29_Msk   (0x1UL << \fBCAN_F7R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F7R2_FB29_Pos   (29U)"

.SS "#define CAN_F7R2_FB2_Msk   (0x1UL << \fBCAN_F7R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F7R2_FB2_Pos   (2U)"

.SS "#define CAN_F7R2_FB3   \fBCAN_F7R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F7R2_FB30   \fBCAN_F7R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F7R2_FB30_Msk   (0x1UL << \fBCAN_F7R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F7R2_FB30_Pos   (30U)"

.SS "#define CAN_F7R2_FB31   \fBCAN_F7R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F7R2_FB31_Msk   (0x1UL << \fBCAN_F7R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F7R2_FB31_Pos   (31U)"

.SS "#define CAN_F7R2_FB3_Msk   (0x1UL << \fBCAN_F7R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F7R2_FB3_Pos   (3U)"

.SS "#define CAN_F7R2_FB4   \fBCAN_F7R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F7R2_FB4_Msk   (0x1UL << \fBCAN_F7R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F7R2_FB4_Pos   (4U)"

.SS "#define CAN_F7R2_FB5   \fBCAN_F7R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F7R2_FB5_Msk   (0x1UL << \fBCAN_F7R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F7R2_FB5_Pos   (5U)"

.SS "#define CAN_F7R2_FB6   \fBCAN_F7R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F7R2_FB6_Msk   (0x1UL << \fBCAN_F7R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F7R2_FB6_Pos   (6U)"

.SS "#define CAN_F7R2_FB7   \fBCAN_F7R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F7R2_FB7_Msk   (0x1UL << \fBCAN_F7R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F7R2_FB7_Pos   (7U)"

.SS "#define CAN_F7R2_FB8   \fBCAN_F7R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F7R2_FB8_Msk   (0x1UL << \fBCAN_F7R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F7R2_FB8_Pos   (8U)"

.SS "#define CAN_F7R2_FB9   \fBCAN_F7R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F7R2_FB9_Msk   (0x1UL << \fBCAN_F7R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F7R2_FB9_Pos   (9U)"

.SS "#define CAN_F8R1_FB0   \fBCAN_F8R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F8R1_FB0_Msk   (0x1UL << \fBCAN_F8R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F8R1_FB0_Pos   (0U)"

.SS "#define CAN_F8R1_FB1   \fBCAN_F8R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F8R1_FB10   \fBCAN_F8R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F8R1_FB10_Msk   (0x1UL << \fBCAN_F8R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F8R1_FB10_Pos   (10U)"

.SS "#define CAN_F8R1_FB11   \fBCAN_F8R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F8R1_FB11_Msk   (0x1UL << \fBCAN_F8R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F8R1_FB11_Pos   (11U)"

.SS "#define CAN_F8R1_FB12   \fBCAN_F8R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F8R1_FB12_Msk   (0x1UL << \fBCAN_F8R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F8R1_FB12_Pos   (12U)"

.SS "#define CAN_F8R1_FB13   \fBCAN_F8R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F8R1_FB13_Msk   (0x1UL << \fBCAN_F8R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F8R1_FB13_Pos   (13U)"

.SS "#define CAN_F8R1_FB14   \fBCAN_F8R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F8R1_FB14_Msk   (0x1UL << \fBCAN_F8R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F8R1_FB14_Pos   (14U)"

.SS "#define CAN_F8R1_FB15   \fBCAN_F8R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F8R1_FB15_Msk   (0x1UL << \fBCAN_F8R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F8R1_FB15_Pos   (15U)"

.SS "#define CAN_F8R1_FB16   \fBCAN_F8R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F8R1_FB16_Msk   (0x1UL << \fBCAN_F8R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F8R1_FB16_Pos   (16U)"

.SS "#define CAN_F8R1_FB17   \fBCAN_F8R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F8R1_FB17_Msk   (0x1UL << \fBCAN_F8R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F8R1_FB17_Pos   (17U)"

.SS "#define CAN_F8R1_FB18   \fBCAN_F8R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F8R1_FB18_Msk   (0x1UL << \fBCAN_F8R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F8R1_FB18_Pos   (18U)"

.SS "#define CAN_F8R1_FB19   \fBCAN_F8R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F8R1_FB19_Msk   (0x1UL << \fBCAN_F8R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F8R1_FB19_Pos   (19U)"

.SS "#define CAN_F8R1_FB1_Msk   (0x1UL << \fBCAN_F8R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F8R1_FB1_Pos   (1U)"

.SS "#define CAN_F8R1_FB2   \fBCAN_F8R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F8R1_FB20   \fBCAN_F8R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F8R1_FB20_Msk   (0x1UL << \fBCAN_F8R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F8R1_FB20_Pos   (20U)"

.SS "#define CAN_F8R1_FB21   \fBCAN_F8R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F8R1_FB21_Msk   (0x1UL << \fBCAN_F8R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F8R1_FB21_Pos   (21U)"

.SS "#define CAN_F8R1_FB22   \fBCAN_F8R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F8R1_FB22_Msk   (0x1UL << \fBCAN_F8R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F8R1_FB22_Pos   (22U)"

.SS "#define CAN_F8R1_FB23   \fBCAN_F8R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F8R1_FB23_Msk   (0x1UL << \fBCAN_F8R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F8R1_FB23_Pos   (23U)"

.SS "#define CAN_F8R1_FB24   \fBCAN_F8R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F8R1_FB24_Msk   (0x1UL << \fBCAN_F8R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F8R1_FB24_Pos   (24U)"

.SS "#define CAN_F8R1_FB25   \fBCAN_F8R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F8R1_FB25_Msk   (0x1UL << \fBCAN_F8R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F8R1_FB25_Pos   (25U)"

.SS "#define CAN_F8R1_FB26   \fBCAN_F8R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F8R1_FB26_Msk   (0x1UL << \fBCAN_F8R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F8R1_FB26_Pos   (26U)"

.SS "#define CAN_F8R1_FB27   \fBCAN_F8R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F8R1_FB27_Msk   (0x1UL << \fBCAN_F8R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F8R1_FB27_Pos   (27U)"

.SS "#define CAN_F8R1_FB28   \fBCAN_F8R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F8R1_FB28_Msk   (0x1UL << \fBCAN_F8R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F8R1_FB28_Pos   (28U)"

.SS "#define CAN_F8R1_FB29   \fBCAN_F8R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F8R1_FB29_Msk   (0x1UL << \fBCAN_F8R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F8R1_FB29_Pos   (29U)"

.SS "#define CAN_F8R1_FB2_Msk   (0x1UL << \fBCAN_F8R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F8R1_FB2_Pos   (2U)"

.SS "#define CAN_F8R1_FB3   \fBCAN_F8R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F8R1_FB30   \fBCAN_F8R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F8R1_FB30_Msk   (0x1UL << \fBCAN_F8R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F8R1_FB30_Pos   (30U)"

.SS "#define CAN_F8R1_FB31   \fBCAN_F8R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F8R1_FB31_Msk   (0x1UL << \fBCAN_F8R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F8R1_FB31_Pos   (31U)"

.SS "#define CAN_F8R1_FB3_Msk   (0x1UL << \fBCAN_F8R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F8R1_FB3_Pos   (3U)"

.SS "#define CAN_F8R1_FB4   \fBCAN_F8R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F8R1_FB4_Msk   (0x1UL << \fBCAN_F8R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F8R1_FB4_Pos   (4U)"

.SS "#define CAN_F8R1_FB5   \fBCAN_F8R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F8R1_FB5_Msk   (0x1UL << \fBCAN_F8R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F8R1_FB5_Pos   (5U)"

.SS "#define CAN_F8R1_FB6   \fBCAN_F8R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F8R1_FB6_Msk   (0x1UL << \fBCAN_F8R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F8R1_FB6_Pos   (6U)"

.SS "#define CAN_F8R1_FB7   \fBCAN_F8R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F8R1_FB7_Msk   (0x1UL << \fBCAN_F8R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F8R1_FB7_Pos   (7U)"

.SS "#define CAN_F8R1_FB8   \fBCAN_F8R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F8R1_FB8_Msk   (0x1UL << \fBCAN_F8R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F8R1_FB8_Pos   (8U)"

.SS "#define CAN_F8R1_FB9   \fBCAN_F8R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F8R1_FB9_Msk   (0x1UL << \fBCAN_F8R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F8R1_FB9_Pos   (9U)"

.SS "#define CAN_F8R2_FB0   \fBCAN_F8R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F8R2_FB0_Msk   (0x1UL << \fBCAN_F8R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F8R2_FB0_Pos   (0U)"

.SS "#define CAN_F8R2_FB1   \fBCAN_F8R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F8R2_FB10   \fBCAN_F8R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F8R2_FB10_Msk   (0x1UL << \fBCAN_F8R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F8R2_FB10_Pos   (10U)"

.SS "#define CAN_F8R2_FB11   \fBCAN_F8R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F8R2_FB11_Msk   (0x1UL << \fBCAN_F8R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F8R2_FB11_Pos   (11U)"

.SS "#define CAN_F8R2_FB12   \fBCAN_F8R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F8R2_FB12_Msk   (0x1UL << \fBCAN_F8R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F8R2_FB12_Pos   (12U)"

.SS "#define CAN_F8R2_FB13   \fBCAN_F8R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F8R2_FB13_Msk   (0x1UL << \fBCAN_F8R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F8R2_FB13_Pos   (13U)"

.SS "#define CAN_F8R2_FB14   \fBCAN_F8R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F8R2_FB14_Msk   (0x1UL << \fBCAN_F8R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F8R2_FB14_Pos   (14U)"

.SS "#define CAN_F8R2_FB15   \fBCAN_F8R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F8R2_FB15_Msk   (0x1UL << \fBCAN_F8R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F8R2_FB15_Pos   (15U)"

.SS "#define CAN_F8R2_FB16   \fBCAN_F8R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F8R2_FB16_Msk   (0x1UL << \fBCAN_F8R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F8R2_FB16_Pos   (16U)"

.SS "#define CAN_F8R2_FB17   \fBCAN_F8R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F8R2_FB17_Msk   (0x1UL << \fBCAN_F8R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F8R2_FB17_Pos   (17U)"

.SS "#define CAN_F8R2_FB18   \fBCAN_F8R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F8R2_FB18_Msk   (0x1UL << \fBCAN_F8R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F8R2_FB18_Pos   (18U)"

.SS "#define CAN_F8R2_FB19   \fBCAN_F8R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F8R2_FB19_Msk   (0x1UL << \fBCAN_F8R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F8R2_FB19_Pos   (19U)"

.SS "#define CAN_F8R2_FB1_Msk   (0x1UL << \fBCAN_F8R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F8R2_FB1_Pos   (1U)"

.SS "#define CAN_F8R2_FB2   \fBCAN_F8R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F8R2_FB20   \fBCAN_F8R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F8R2_FB20_Msk   (0x1UL << \fBCAN_F8R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F8R2_FB20_Pos   (20U)"

.SS "#define CAN_F8R2_FB21   \fBCAN_F8R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F8R2_FB21_Msk   (0x1UL << \fBCAN_F8R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F8R2_FB21_Pos   (21U)"

.SS "#define CAN_F8R2_FB22   \fBCAN_F8R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F8R2_FB22_Msk   (0x1UL << \fBCAN_F8R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F8R2_FB22_Pos   (22U)"

.SS "#define CAN_F8R2_FB23   \fBCAN_F8R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F8R2_FB23_Msk   (0x1UL << \fBCAN_F8R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F8R2_FB23_Pos   (23U)"

.SS "#define CAN_F8R2_FB24   \fBCAN_F8R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F8R2_FB24_Msk   (0x1UL << \fBCAN_F8R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F8R2_FB24_Pos   (24U)"

.SS "#define CAN_F8R2_FB25   \fBCAN_F8R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F8R2_FB25_Msk   (0x1UL << \fBCAN_F8R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F8R2_FB25_Pos   (25U)"

.SS "#define CAN_F8R2_FB26   \fBCAN_F8R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F8R2_FB26_Msk   (0x1UL << \fBCAN_F8R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F8R2_FB26_Pos   (26U)"

.SS "#define CAN_F8R2_FB27   \fBCAN_F8R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F8R2_FB27_Msk   (0x1UL << \fBCAN_F8R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F8R2_FB27_Pos   (27U)"

.SS "#define CAN_F8R2_FB28   \fBCAN_F8R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F8R2_FB28_Msk   (0x1UL << \fBCAN_F8R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F8R2_FB28_Pos   (28U)"

.SS "#define CAN_F8R2_FB29   \fBCAN_F8R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F8R2_FB29_Msk   (0x1UL << \fBCAN_F8R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F8R2_FB29_Pos   (29U)"

.SS "#define CAN_F8R2_FB2_Msk   (0x1UL << \fBCAN_F8R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F8R2_FB2_Pos   (2U)"

.SS "#define CAN_F8R2_FB3   \fBCAN_F8R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F8R2_FB30   \fBCAN_F8R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F8R2_FB30_Msk   (0x1UL << \fBCAN_F8R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F8R2_FB30_Pos   (30U)"

.SS "#define CAN_F8R2_FB31   \fBCAN_F8R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F8R2_FB31_Msk   (0x1UL << \fBCAN_F8R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F8R2_FB31_Pos   (31U)"

.SS "#define CAN_F8R2_FB3_Msk   (0x1UL << \fBCAN_F8R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F8R2_FB3_Pos   (3U)"

.SS "#define CAN_F8R2_FB4   \fBCAN_F8R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F8R2_FB4_Msk   (0x1UL << \fBCAN_F8R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F8R2_FB4_Pos   (4U)"

.SS "#define CAN_F8R2_FB5   \fBCAN_F8R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F8R2_FB5_Msk   (0x1UL << \fBCAN_F8R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F8R2_FB5_Pos   (5U)"

.SS "#define CAN_F8R2_FB6   \fBCAN_F8R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F8R2_FB6_Msk   (0x1UL << \fBCAN_F8R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F8R2_FB6_Pos   (6U)"

.SS "#define CAN_F8R2_FB7   \fBCAN_F8R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F8R2_FB7_Msk   (0x1UL << \fBCAN_F8R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F8R2_FB7_Pos   (7U)"

.SS "#define CAN_F8R2_FB8   \fBCAN_F8R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F8R2_FB8_Msk   (0x1UL << \fBCAN_F8R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F8R2_FB8_Pos   (8U)"

.SS "#define CAN_F8R2_FB9   \fBCAN_F8R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F8R2_FB9_Msk   (0x1UL << \fBCAN_F8R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F8R2_FB9_Pos   (9U)"

.SS "#define CAN_F9R1_FB0   \fBCAN_F9R1_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F9R1_FB0_Msk   (0x1UL << \fBCAN_F9R1_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F9R1_FB0_Pos   (0U)"

.SS "#define CAN_F9R1_FB1   \fBCAN_F9R1_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F9R1_FB10   \fBCAN_F9R1_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F9R1_FB10_Msk   (0x1UL << \fBCAN_F9R1_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F9R1_FB10_Pos   (10U)"

.SS "#define CAN_F9R1_FB11   \fBCAN_F9R1_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F9R1_FB11_Msk   (0x1UL << \fBCAN_F9R1_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F9R1_FB11_Pos   (11U)"

.SS "#define CAN_F9R1_FB12   \fBCAN_F9R1_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F9R1_FB12_Msk   (0x1UL << \fBCAN_F9R1_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F9R1_FB12_Pos   (12U)"

.SS "#define CAN_F9R1_FB13   \fBCAN_F9R1_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F9R1_FB13_Msk   (0x1UL << \fBCAN_F9R1_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F9R1_FB13_Pos   (13U)"

.SS "#define CAN_F9R1_FB14   \fBCAN_F9R1_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F9R1_FB14_Msk   (0x1UL << \fBCAN_F9R1_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F9R1_FB14_Pos   (14U)"

.SS "#define CAN_F9R1_FB15   \fBCAN_F9R1_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F9R1_FB15_Msk   (0x1UL << \fBCAN_F9R1_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F9R1_FB15_Pos   (15U)"

.SS "#define CAN_F9R1_FB16   \fBCAN_F9R1_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F9R1_FB16_Msk   (0x1UL << \fBCAN_F9R1_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F9R1_FB16_Pos   (16U)"

.SS "#define CAN_F9R1_FB17   \fBCAN_F9R1_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F9R1_FB17_Msk   (0x1UL << \fBCAN_F9R1_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F9R1_FB17_Pos   (17U)"

.SS "#define CAN_F9R1_FB18   \fBCAN_F9R1_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F9R1_FB18_Msk   (0x1UL << \fBCAN_F9R1_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F9R1_FB18_Pos   (18U)"

.SS "#define CAN_F9R1_FB19   \fBCAN_F9R1_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F9R1_FB19_Msk   (0x1UL << \fBCAN_F9R1_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F9R1_FB19_Pos   (19U)"

.SS "#define CAN_F9R1_FB1_Msk   (0x1UL << \fBCAN_F9R1_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F9R1_FB1_Pos   (1U)"

.SS "#define CAN_F9R1_FB2   \fBCAN_F9R1_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F9R1_FB20   \fBCAN_F9R1_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F9R1_FB20_Msk   (0x1UL << \fBCAN_F9R1_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F9R1_FB20_Pos   (20U)"

.SS "#define CAN_F9R1_FB21   \fBCAN_F9R1_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F9R1_FB21_Msk   (0x1UL << \fBCAN_F9R1_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F9R1_FB21_Pos   (21U)"

.SS "#define CAN_F9R1_FB22   \fBCAN_F9R1_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F9R1_FB22_Msk   (0x1UL << \fBCAN_F9R1_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F9R1_FB22_Pos   (22U)"

.SS "#define CAN_F9R1_FB23   \fBCAN_F9R1_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F9R1_FB23_Msk   (0x1UL << \fBCAN_F9R1_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F9R1_FB23_Pos   (23U)"

.SS "#define CAN_F9R1_FB24   \fBCAN_F9R1_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F9R1_FB24_Msk   (0x1UL << \fBCAN_F9R1_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F9R1_FB24_Pos   (24U)"

.SS "#define CAN_F9R1_FB25   \fBCAN_F9R1_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F9R1_FB25_Msk   (0x1UL << \fBCAN_F9R1_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F9R1_FB25_Pos   (25U)"

.SS "#define CAN_F9R1_FB26   \fBCAN_F9R1_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F9R1_FB26_Msk   (0x1UL << \fBCAN_F9R1_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F9R1_FB26_Pos   (26U)"

.SS "#define CAN_F9R1_FB27   \fBCAN_F9R1_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F9R1_FB27_Msk   (0x1UL << \fBCAN_F9R1_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F9R1_FB27_Pos   (27U)"

.SS "#define CAN_F9R1_FB28   \fBCAN_F9R1_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F9R1_FB28_Msk   (0x1UL << \fBCAN_F9R1_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F9R1_FB28_Pos   (28U)"

.SS "#define CAN_F9R1_FB29   \fBCAN_F9R1_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F9R1_FB29_Msk   (0x1UL << \fBCAN_F9R1_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F9R1_FB29_Pos   (29U)"

.SS "#define CAN_F9R1_FB2_Msk   (0x1UL << \fBCAN_F9R1_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F9R1_FB2_Pos   (2U)"

.SS "#define CAN_F9R1_FB3   \fBCAN_F9R1_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F9R1_FB30   \fBCAN_F9R1_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F9R1_FB30_Msk   (0x1UL << \fBCAN_F9R1_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F9R1_FB30_Pos   (30U)"

.SS "#define CAN_F9R1_FB31   \fBCAN_F9R1_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F9R1_FB31_Msk   (0x1UL << \fBCAN_F9R1_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F9R1_FB31_Pos   (31U)"

.SS "#define CAN_F9R1_FB3_Msk   (0x1UL << \fBCAN_F9R1_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F9R1_FB3_Pos   (3U)"

.SS "#define CAN_F9R1_FB4   \fBCAN_F9R1_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F9R1_FB4_Msk   (0x1UL << \fBCAN_F9R1_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F9R1_FB4_Pos   (4U)"

.SS "#define CAN_F9R1_FB5   \fBCAN_F9R1_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F9R1_FB5_Msk   (0x1UL << \fBCAN_F9R1_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F9R1_FB5_Pos   (5U)"

.SS "#define CAN_F9R1_FB6   \fBCAN_F9R1_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F9R1_FB6_Msk   (0x1UL << \fBCAN_F9R1_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F9R1_FB6_Pos   (6U)"

.SS "#define CAN_F9R1_FB7   \fBCAN_F9R1_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F9R1_FB7_Msk   (0x1UL << \fBCAN_F9R1_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F9R1_FB7_Pos   (7U)"

.SS "#define CAN_F9R1_FB8   \fBCAN_F9R1_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F9R1_FB8_Msk   (0x1UL << \fBCAN_F9R1_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F9R1_FB8_Pos   (8U)"

.SS "#define CAN_F9R1_FB9   \fBCAN_F9R1_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F9R1_FB9_Msk   (0x1UL << \fBCAN_F9R1_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F9R1_FB9_Pos   (9U)"

.SS "#define CAN_F9R2_FB0   \fBCAN_F9R2_FB0_Msk\fP"
Filter bit 0 
.SS "#define CAN_F9R2_FB0_Msk   (0x1UL << \fBCAN_F9R2_FB0_Pos\fP)"
0x00000001 
.SS "#define CAN_F9R2_FB0_Pos   (0U)"

.SS "#define CAN_F9R2_FB1   \fBCAN_F9R2_FB1_Msk\fP"
Filter bit 1 
.SS "#define CAN_F9R2_FB10   \fBCAN_F9R2_FB10_Msk\fP"
Filter bit 10 
.SS "#define CAN_F9R2_FB10_Msk   (0x1UL << \fBCAN_F9R2_FB10_Pos\fP)"
0x00000400 
.SS "#define CAN_F9R2_FB10_Pos   (10U)"

.SS "#define CAN_F9R2_FB11   \fBCAN_F9R2_FB11_Msk\fP"
Filter bit 11 
.SS "#define CAN_F9R2_FB11_Msk   (0x1UL << \fBCAN_F9R2_FB11_Pos\fP)"
0x00000800 
.SS "#define CAN_F9R2_FB11_Pos   (11U)"

.SS "#define CAN_F9R2_FB12   \fBCAN_F9R2_FB12_Msk\fP"
Filter bit 12 
.SS "#define CAN_F9R2_FB12_Msk   (0x1UL << \fBCAN_F9R2_FB12_Pos\fP)"
0x00001000 
.SS "#define CAN_F9R2_FB12_Pos   (12U)"

.SS "#define CAN_F9R2_FB13   \fBCAN_F9R2_FB13_Msk\fP"
Filter bit 13 
.SS "#define CAN_F9R2_FB13_Msk   (0x1UL << \fBCAN_F9R2_FB13_Pos\fP)"
0x00002000 
.SS "#define CAN_F9R2_FB13_Pos   (13U)"

.SS "#define CAN_F9R2_FB14   \fBCAN_F9R2_FB14_Msk\fP"
Filter bit 14 
.SS "#define CAN_F9R2_FB14_Msk   (0x1UL << \fBCAN_F9R2_FB14_Pos\fP)"
0x00004000 
.SS "#define CAN_F9R2_FB14_Pos   (14U)"

.SS "#define CAN_F9R2_FB15   \fBCAN_F9R2_FB15_Msk\fP"
Filter bit 15 
.SS "#define CAN_F9R2_FB15_Msk   (0x1UL << \fBCAN_F9R2_FB15_Pos\fP)"
0x00008000 
.SS "#define CAN_F9R2_FB15_Pos   (15U)"

.SS "#define CAN_F9R2_FB16   \fBCAN_F9R2_FB16_Msk\fP"
Filter bit 16 
.SS "#define CAN_F9R2_FB16_Msk   (0x1UL << \fBCAN_F9R2_FB16_Pos\fP)"
0x00010000 
.SS "#define CAN_F9R2_FB16_Pos   (16U)"

.SS "#define CAN_F9R2_FB17   \fBCAN_F9R2_FB17_Msk\fP"
Filter bit 17 
.SS "#define CAN_F9R2_FB17_Msk   (0x1UL << \fBCAN_F9R2_FB17_Pos\fP)"
0x00020000 
.SS "#define CAN_F9R2_FB17_Pos   (17U)"

.SS "#define CAN_F9R2_FB18   \fBCAN_F9R2_FB18_Msk\fP"
Filter bit 18 
.SS "#define CAN_F9R2_FB18_Msk   (0x1UL << \fBCAN_F9R2_FB18_Pos\fP)"
0x00040000 
.SS "#define CAN_F9R2_FB18_Pos   (18U)"

.SS "#define CAN_F9R2_FB19   \fBCAN_F9R2_FB19_Msk\fP"
Filter bit 19 
.SS "#define CAN_F9R2_FB19_Msk   (0x1UL << \fBCAN_F9R2_FB19_Pos\fP)"
0x00080000 
.SS "#define CAN_F9R2_FB19_Pos   (19U)"

.SS "#define CAN_F9R2_FB1_Msk   (0x1UL << \fBCAN_F9R2_FB1_Pos\fP)"
0x00000002 
.SS "#define CAN_F9R2_FB1_Pos   (1U)"

.SS "#define CAN_F9R2_FB2   \fBCAN_F9R2_FB2_Msk\fP"
Filter bit 2 
.SS "#define CAN_F9R2_FB20   \fBCAN_F9R2_FB20_Msk\fP"
Filter bit 20 
.SS "#define CAN_F9R2_FB20_Msk   (0x1UL << \fBCAN_F9R2_FB20_Pos\fP)"
0x00100000 
.SS "#define CAN_F9R2_FB20_Pos   (20U)"

.SS "#define CAN_F9R2_FB21   \fBCAN_F9R2_FB21_Msk\fP"
Filter bit 21 
.SS "#define CAN_F9R2_FB21_Msk   (0x1UL << \fBCAN_F9R2_FB21_Pos\fP)"
0x00200000 
.SS "#define CAN_F9R2_FB21_Pos   (21U)"

.SS "#define CAN_F9R2_FB22   \fBCAN_F9R2_FB22_Msk\fP"
Filter bit 22 
.SS "#define CAN_F9R2_FB22_Msk   (0x1UL << \fBCAN_F9R2_FB22_Pos\fP)"
0x00400000 
.SS "#define CAN_F9R2_FB22_Pos   (22U)"

.SS "#define CAN_F9R2_FB23   \fBCAN_F9R2_FB23_Msk\fP"
Filter bit 23 
.SS "#define CAN_F9R2_FB23_Msk   (0x1UL << \fBCAN_F9R2_FB23_Pos\fP)"
0x00800000 
.SS "#define CAN_F9R2_FB23_Pos   (23U)"

.SS "#define CAN_F9R2_FB24   \fBCAN_F9R2_FB24_Msk\fP"
Filter bit 24 
.SS "#define CAN_F9R2_FB24_Msk   (0x1UL << \fBCAN_F9R2_FB24_Pos\fP)"
0x01000000 
.SS "#define CAN_F9R2_FB24_Pos   (24U)"

.SS "#define CAN_F9R2_FB25   \fBCAN_F9R2_FB25_Msk\fP"
Filter bit 25 
.SS "#define CAN_F9R2_FB25_Msk   (0x1UL << \fBCAN_F9R2_FB25_Pos\fP)"
0x02000000 
.SS "#define CAN_F9R2_FB25_Pos   (25U)"

.SS "#define CAN_F9R2_FB26   \fBCAN_F9R2_FB26_Msk\fP"
Filter bit 26 
.SS "#define CAN_F9R2_FB26_Msk   (0x1UL << \fBCAN_F9R2_FB26_Pos\fP)"
0x04000000 
.SS "#define CAN_F9R2_FB26_Pos   (26U)"

.SS "#define CAN_F9R2_FB27   \fBCAN_F9R2_FB27_Msk\fP"
Filter bit 27 
.SS "#define CAN_F9R2_FB27_Msk   (0x1UL << \fBCAN_F9R2_FB27_Pos\fP)"
0x08000000 
.SS "#define CAN_F9R2_FB27_Pos   (27U)"

.SS "#define CAN_F9R2_FB28   \fBCAN_F9R2_FB28_Msk\fP"
Filter bit 28 
.SS "#define CAN_F9R2_FB28_Msk   (0x1UL << \fBCAN_F9R2_FB28_Pos\fP)"
0x10000000 
.SS "#define CAN_F9R2_FB28_Pos   (28U)"

.SS "#define CAN_F9R2_FB29   \fBCAN_F9R2_FB29_Msk\fP"
Filter bit 29 
.SS "#define CAN_F9R2_FB29_Msk   (0x1UL << \fBCAN_F9R2_FB29_Pos\fP)"
0x20000000 
.SS "#define CAN_F9R2_FB29_Pos   (29U)"

.SS "#define CAN_F9R2_FB2_Msk   (0x1UL << \fBCAN_F9R2_FB2_Pos\fP)"
0x00000004 
.SS "#define CAN_F9R2_FB2_Pos   (2U)"

.SS "#define CAN_F9R2_FB3   \fBCAN_F9R2_FB3_Msk\fP"
Filter bit 3 
.SS "#define CAN_F9R2_FB30   \fBCAN_F9R2_FB30_Msk\fP"
Filter bit 30 
.SS "#define CAN_F9R2_FB30_Msk   (0x1UL << \fBCAN_F9R2_FB30_Pos\fP)"
0x40000000 
.SS "#define CAN_F9R2_FB30_Pos   (30U)"

.SS "#define CAN_F9R2_FB31   \fBCAN_F9R2_FB31_Msk\fP"
Filter bit 31 
.SS "#define CAN_F9R2_FB31_Msk   (0x1UL << \fBCAN_F9R2_FB31_Pos\fP)"
0x80000000 
.SS "#define CAN_F9R2_FB31_Pos   (31U)"

.SS "#define CAN_F9R2_FB3_Msk   (0x1UL << \fBCAN_F9R2_FB3_Pos\fP)"
0x00000008 
.SS "#define CAN_F9R2_FB3_Pos   (3U)"

.SS "#define CAN_F9R2_FB4   \fBCAN_F9R2_FB4_Msk\fP"
Filter bit 4 
.SS "#define CAN_F9R2_FB4_Msk   (0x1UL << \fBCAN_F9R2_FB4_Pos\fP)"
0x00000010 
.SS "#define CAN_F9R2_FB4_Pos   (4U)"

.SS "#define CAN_F9R2_FB5   \fBCAN_F9R2_FB5_Msk\fP"
Filter bit 5 
.SS "#define CAN_F9R2_FB5_Msk   (0x1UL << \fBCAN_F9R2_FB5_Pos\fP)"
0x00000020 
.SS "#define CAN_F9R2_FB5_Pos   (5U)"

.SS "#define CAN_F9R2_FB6   \fBCAN_F9R2_FB6_Msk\fP"
Filter bit 6 
.SS "#define CAN_F9R2_FB6_Msk   (0x1UL << \fBCAN_F9R2_FB6_Pos\fP)"
0x00000040 
.SS "#define CAN_F9R2_FB6_Pos   (6U)"

.SS "#define CAN_F9R2_FB7   \fBCAN_F9R2_FB7_Msk\fP"
Filter bit 7 
.SS "#define CAN_F9R2_FB7_Msk   (0x1UL << \fBCAN_F9R2_FB7_Pos\fP)"
0x00000080 
.SS "#define CAN_F9R2_FB7_Pos   (7U)"

.SS "#define CAN_F9R2_FB8   \fBCAN_F9R2_FB8_Msk\fP"
Filter bit 8 
.SS "#define CAN_F9R2_FB8_Msk   (0x1UL << \fBCAN_F9R2_FB8_Pos\fP)"
0x00000100 
.SS "#define CAN_F9R2_FB8_Pos   (8U)"

.SS "#define CAN_F9R2_FB9   \fBCAN_F9R2_FB9_Msk\fP"
Filter bit 9 
.SS "#define CAN_F9R2_FB9_Msk   (0x1UL << \fBCAN_F9R2_FB9_Pos\fP)"
0x00000200 
.SS "#define CAN_F9R2_FB9_Pos   (9U)"

.SS "#define CAN_FA1R_FACT   \fBCAN_FA1R_FACT_Msk\fP"
Filter Active 
.SS "#define CAN_FA1R_FACT0   \fBCAN_FA1R_FACT0_Msk\fP"
Filter 0 Active 
.SS "#define CAN_FA1R_FACT0_Msk   (0x1UL << \fBCAN_FA1R_FACT0_Pos\fP)"
0x00000001 
.SS "#define CAN_FA1R_FACT0_Pos   (0U)"

.SS "#define CAN_FA1R_FACT1   \fBCAN_FA1R_FACT1_Msk\fP"
Filter 1 Active 
.SS "#define CAN_FA1R_FACT10   \fBCAN_FA1R_FACT10_Msk\fP"
Filter 10 Active 
.SS "#define CAN_FA1R_FACT10_Msk   (0x1UL << \fBCAN_FA1R_FACT10_Pos\fP)"
0x00000400 
.SS "#define CAN_FA1R_FACT10_Pos   (10U)"

.SS "#define CAN_FA1R_FACT11   \fBCAN_FA1R_FACT11_Msk\fP"
Filter 11 Active 
.SS "#define CAN_FA1R_FACT11_Msk   (0x1UL << \fBCAN_FA1R_FACT11_Pos\fP)"
0x00000800 
.SS "#define CAN_FA1R_FACT11_Pos   (11U)"

.SS "#define CAN_FA1R_FACT12   \fBCAN_FA1R_FACT12_Msk\fP"
Filter 12 Active 
.SS "#define CAN_FA1R_FACT12_Msk   (0x1UL << \fBCAN_FA1R_FACT12_Pos\fP)"
0x00001000 
.SS "#define CAN_FA1R_FACT12_Pos   (12U)"

.SS "#define CAN_FA1R_FACT13   \fBCAN_FA1R_FACT13_Msk\fP"
Filter 13 Active 
.SS "#define CAN_FA1R_FACT13_Msk   (0x1UL << \fBCAN_FA1R_FACT13_Pos\fP)"
0x00002000 
.SS "#define CAN_FA1R_FACT13_Pos   (13U)"

.SS "#define CAN_FA1R_FACT1_Msk   (0x1UL << \fBCAN_FA1R_FACT1_Pos\fP)"
0x00000002 
.SS "#define CAN_FA1R_FACT1_Pos   (1U)"

.SS "#define CAN_FA1R_FACT2   \fBCAN_FA1R_FACT2_Msk\fP"
Filter 2 Active 
.SS "#define CAN_FA1R_FACT2_Msk   (0x1UL << \fBCAN_FA1R_FACT2_Pos\fP)"
0x00000004 
.SS "#define CAN_FA1R_FACT2_Pos   (2U)"

.SS "#define CAN_FA1R_FACT3   \fBCAN_FA1R_FACT3_Msk\fP"
Filter 3 Active 
.SS "#define CAN_FA1R_FACT3_Msk   (0x1UL << \fBCAN_FA1R_FACT3_Pos\fP)"
0x00000008 
.SS "#define CAN_FA1R_FACT3_Pos   (3U)"

.SS "#define CAN_FA1R_FACT4   \fBCAN_FA1R_FACT4_Msk\fP"
Filter 4 Active 
.SS "#define CAN_FA1R_FACT4_Msk   (0x1UL << \fBCAN_FA1R_FACT4_Pos\fP)"
0x00000010 
.SS "#define CAN_FA1R_FACT4_Pos   (4U)"

.SS "#define CAN_FA1R_FACT5   \fBCAN_FA1R_FACT5_Msk\fP"
Filter 5 Active 
.SS "#define CAN_FA1R_FACT5_Msk   (0x1UL << \fBCAN_FA1R_FACT5_Pos\fP)"
0x00000020 
.SS "#define CAN_FA1R_FACT5_Pos   (5U)"

.SS "#define CAN_FA1R_FACT6   \fBCAN_FA1R_FACT6_Msk\fP"
Filter 6 Active 
.SS "#define CAN_FA1R_FACT6_Msk   (0x1UL << \fBCAN_FA1R_FACT6_Pos\fP)"
0x00000040 
.SS "#define CAN_FA1R_FACT6_Pos   (6U)"

.SS "#define CAN_FA1R_FACT7   \fBCAN_FA1R_FACT7_Msk\fP"
Filter 7 Active 
.SS "#define CAN_FA1R_FACT7_Msk   (0x1UL << \fBCAN_FA1R_FACT7_Pos\fP)"
0x00000080 
.SS "#define CAN_FA1R_FACT7_Pos   (7U)"

.SS "#define CAN_FA1R_FACT8   \fBCAN_FA1R_FACT8_Msk\fP"
Filter 8 Active 
.SS "#define CAN_FA1R_FACT8_Msk   (0x1UL << \fBCAN_FA1R_FACT8_Pos\fP)"
0x00000100 
.SS "#define CAN_FA1R_FACT8_Pos   (8U)"

.SS "#define CAN_FA1R_FACT9   \fBCAN_FA1R_FACT9_Msk\fP"
Filter 9 Active 
.SS "#define CAN_FA1R_FACT9_Msk   (0x1UL << \fBCAN_FA1R_FACT9_Pos\fP)"
0x00000200 
.SS "#define CAN_FA1R_FACT9_Pos   (9U)"

.SS "#define CAN_FA1R_FACT_Msk   (0x3FFFUL << \fBCAN_FA1R_FACT_Pos\fP)"
0x00003FFF 
.SS "#define CAN_FA1R_FACT_Pos   (0U)"

.SS "#define CAN_FFA1R_FFA   \fBCAN_FFA1R_FFA_Msk\fP"
Filter FIFO Assignment 
.SS "#define CAN_FFA1R_FFA0   \fBCAN_FFA1R_FFA0_Msk\fP"
Filter FIFO Assignment for filter 0 
.SS "#define CAN_FFA1R_FFA0_Msk   (0x1UL << \fBCAN_FFA1R_FFA0_Pos\fP)"
0x00000001 
.SS "#define CAN_FFA1R_FFA0_Pos   (0U)"

.SS "#define CAN_FFA1R_FFA1   \fBCAN_FFA1R_FFA1_Msk\fP"
Filter FIFO Assignment for filter 1 
.SS "#define CAN_FFA1R_FFA10   \fBCAN_FFA1R_FFA10_Msk\fP"
Filter FIFO Assignment for filter 10 
.SS "#define CAN_FFA1R_FFA10_Msk   (0x1UL << \fBCAN_FFA1R_FFA10_Pos\fP)"
0x00000400 
.SS "#define CAN_FFA1R_FFA10_Pos   (10U)"

.SS "#define CAN_FFA1R_FFA11   \fBCAN_FFA1R_FFA11_Msk\fP"
Filter FIFO Assignment for filter 11 
.SS "#define CAN_FFA1R_FFA11_Msk   (0x1UL << \fBCAN_FFA1R_FFA11_Pos\fP)"
0x00000800 
.SS "#define CAN_FFA1R_FFA11_Pos   (11U)"

.SS "#define CAN_FFA1R_FFA12   \fBCAN_FFA1R_FFA12_Msk\fP"
Filter FIFO Assignment for filter 12 
.SS "#define CAN_FFA1R_FFA12_Msk   (0x1UL << \fBCAN_FFA1R_FFA12_Pos\fP)"
0x00001000 
.SS "#define CAN_FFA1R_FFA12_Pos   (12U)"

.SS "#define CAN_FFA1R_FFA13   \fBCAN_FFA1R_FFA13_Msk\fP"
Filter FIFO Assignment for filter 13 
.SS "#define CAN_FFA1R_FFA13_Msk   (0x1UL << \fBCAN_FFA1R_FFA13_Pos\fP)"
0x00002000 
.SS "#define CAN_FFA1R_FFA13_Pos   (13U)"

.SS "#define CAN_FFA1R_FFA1_Msk   (0x1UL << \fBCAN_FFA1R_FFA1_Pos\fP)"
0x00000002 
.SS "#define CAN_FFA1R_FFA1_Pos   (1U)"

.SS "#define CAN_FFA1R_FFA2   \fBCAN_FFA1R_FFA2_Msk\fP"
Filter FIFO Assignment for filter 2 
.SS "#define CAN_FFA1R_FFA2_Msk   (0x1UL << \fBCAN_FFA1R_FFA2_Pos\fP)"
0x00000004 
.SS "#define CAN_FFA1R_FFA2_Pos   (2U)"

.SS "#define CAN_FFA1R_FFA3   \fBCAN_FFA1R_FFA3_Msk\fP"
Filter FIFO Assignment for filter 3 
.SS "#define CAN_FFA1R_FFA3_Msk   (0x1UL << \fBCAN_FFA1R_FFA3_Pos\fP)"
0x00000008 
.SS "#define CAN_FFA1R_FFA3_Pos   (3U)"

.SS "#define CAN_FFA1R_FFA4   \fBCAN_FFA1R_FFA4_Msk\fP"
Filter FIFO Assignment for filter 4 
.SS "#define CAN_FFA1R_FFA4_Msk   (0x1UL << \fBCAN_FFA1R_FFA4_Pos\fP)"
0x00000010 
.SS "#define CAN_FFA1R_FFA4_Pos   (4U)"

.SS "#define CAN_FFA1R_FFA5   \fBCAN_FFA1R_FFA5_Msk\fP"
Filter FIFO Assignment for filter 5 
.SS "#define CAN_FFA1R_FFA5_Msk   (0x1UL << \fBCAN_FFA1R_FFA5_Pos\fP)"
0x00000020 
.SS "#define CAN_FFA1R_FFA5_Pos   (5U)"

.SS "#define CAN_FFA1R_FFA6   \fBCAN_FFA1R_FFA6_Msk\fP"
Filter FIFO Assignment for filter 6 
.SS "#define CAN_FFA1R_FFA6_Msk   (0x1UL << \fBCAN_FFA1R_FFA6_Pos\fP)"
0x00000040 
.SS "#define CAN_FFA1R_FFA6_Pos   (6U)"

.SS "#define CAN_FFA1R_FFA7   \fBCAN_FFA1R_FFA7_Msk\fP"
Filter FIFO Assignment for filter 7 
.SS "#define CAN_FFA1R_FFA7_Msk   (0x1UL << \fBCAN_FFA1R_FFA7_Pos\fP)"
0x00000080 
.SS "#define CAN_FFA1R_FFA7_Pos   (7U)"

.SS "#define CAN_FFA1R_FFA8   \fBCAN_FFA1R_FFA8_Msk\fP"
Filter FIFO Assignment for filter 8 
.SS "#define CAN_FFA1R_FFA8_Msk   (0x1UL << \fBCAN_FFA1R_FFA8_Pos\fP)"
0x00000100 
.SS "#define CAN_FFA1R_FFA8_Pos   (8U)"

.SS "#define CAN_FFA1R_FFA9   \fBCAN_FFA1R_FFA9_Msk\fP"
Filter FIFO Assignment for filter 9 
.SS "#define CAN_FFA1R_FFA9_Msk   (0x1UL << \fBCAN_FFA1R_FFA9_Pos\fP)"
0x00000200 
.SS "#define CAN_FFA1R_FFA9_Pos   (9U)"

.SS "#define CAN_FFA1R_FFA_Msk   (0x3FFFUL << \fBCAN_FFA1R_FFA_Pos\fP)"
0x00003FFF 
.SS "#define CAN_FFA1R_FFA_Pos   (0U)"

.SS "#define CAN_FM1R_FBM   \fBCAN_FM1R_FBM_Msk\fP"
Filter Mode 
.SS "#define CAN_FM1R_FBM0   \fBCAN_FM1R_FBM0_Msk\fP"
Filter Init Mode for filter 0 
.SS "#define CAN_FM1R_FBM0_Msk   (0x1UL << \fBCAN_FM1R_FBM0_Pos\fP)"
0x00000001 
.SS "#define CAN_FM1R_FBM0_Pos   (0U)"

.SS "#define CAN_FM1R_FBM1   \fBCAN_FM1R_FBM1_Msk\fP"
Filter Init Mode for filter 1 
.SS "#define CAN_FM1R_FBM10   \fBCAN_FM1R_FBM10_Msk\fP"
Filter Init Mode for filter 10 
.SS "#define CAN_FM1R_FBM10_Msk   (0x1UL << \fBCAN_FM1R_FBM10_Pos\fP)"
0x00000400 
.SS "#define CAN_FM1R_FBM10_Pos   (10U)"

.SS "#define CAN_FM1R_FBM11   \fBCAN_FM1R_FBM11_Msk\fP"
Filter Init Mode for filter 11 
.SS "#define CAN_FM1R_FBM11_Msk   (0x1UL << \fBCAN_FM1R_FBM11_Pos\fP)"
0x00000800 
.SS "#define CAN_FM1R_FBM11_Pos   (11U)"

.SS "#define CAN_FM1R_FBM12   \fBCAN_FM1R_FBM12_Msk\fP"
Filter Init Mode for filter 12 
.SS "#define CAN_FM1R_FBM12_Msk   (0x1UL << \fBCAN_FM1R_FBM12_Pos\fP)"
0x00001000 
.SS "#define CAN_FM1R_FBM12_Pos   (12U)"

.SS "#define CAN_FM1R_FBM13   \fBCAN_FM1R_FBM13_Msk\fP"
Filter Init Mode for filter 13 
.SS "#define CAN_FM1R_FBM13_Msk   (0x1UL << \fBCAN_FM1R_FBM13_Pos\fP)"
0x00002000 
.SS "#define CAN_FM1R_FBM13_Pos   (13U)"

.SS "#define CAN_FM1R_FBM1_Msk   (0x1UL << \fBCAN_FM1R_FBM1_Pos\fP)"
0x00000002 
.SS "#define CAN_FM1R_FBM1_Pos   (1U)"

.SS "#define CAN_FM1R_FBM2   \fBCAN_FM1R_FBM2_Msk\fP"
Filter Init Mode for filter 2 
.SS "#define CAN_FM1R_FBM2_Msk   (0x1UL << \fBCAN_FM1R_FBM2_Pos\fP)"
0x00000004 
.SS "#define CAN_FM1R_FBM2_Pos   (2U)"

.SS "#define CAN_FM1R_FBM3   \fBCAN_FM1R_FBM3_Msk\fP"
Filter Init Mode for filter 3 
.SS "#define CAN_FM1R_FBM3_Msk   (0x1UL << \fBCAN_FM1R_FBM3_Pos\fP)"
0x00000008 
.SS "#define CAN_FM1R_FBM3_Pos   (3U)"

.SS "#define CAN_FM1R_FBM4   \fBCAN_FM1R_FBM4_Msk\fP"
Filter Init Mode for filter 4 
.SS "#define CAN_FM1R_FBM4_Msk   (0x1UL << \fBCAN_FM1R_FBM4_Pos\fP)"
0x00000010 
.SS "#define CAN_FM1R_FBM4_Pos   (4U)"

.SS "#define CAN_FM1R_FBM5   \fBCAN_FM1R_FBM5_Msk\fP"
Filter Init Mode for filter 5 
.SS "#define CAN_FM1R_FBM5_Msk   (0x1UL << \fBCAN_FM1R_FBM5_Pos\fP)"
0x00000020 
.SS "#define CAN_FM1R_FBM5_Pos   (5U)"

.SS "#define CAN_FM1R_FBM6   \fBCAN_FM1R_FBM6_Msk\fP"
Filter Init Mode for filter 6 
.SS "#define CAN_FM1R_FBM6_Msk   (0x1UL << \fBCAN_FM1R_FBM6_Pos\fP)"
0x00000040 
.SS "#define CAN_FM1R_FBM6_Pos   (6U)"

.SS "#define CAN_FM1R_FBM7   \fBCAN_FM1R_FBM7_Msk\fP"
Filter Init Mode for filter 7 
.SS "#define CAN_FM1R_FBM7_Msk   (0x1UL << \fBCAN_FM1R_FBM7_Pos\fP)"
0x00000080 
.SS "#define CAN_FM1R_FBM7_Pos   (7U)"

.SS "#define CAN_FM1R_FBM8   \fBCAN_FM1R_FBM8_Msk\fP"
Filter Init Mode for filter 8 
.SS "#define CAN_FM1R_FBM8_Msk   (0x1UL << \fBCAN_FM1R_FBM8_Pos\fP)"
0x00000100 
.SS "#define CAN_FM1R_FBM8_Pos   (8U)"

.SS "#define CAN_FM1R_FBM9   \fBCAN_FM1R_FBM9_Msk\fP"
Filter Init Mode for filter 9 
.SS "#define CAN_FM1R_FBM9_Msk   (0x1UL << \fBCAN_FM1R_FBM9_Pos\fP)"
0x00000200 
.SS "#define CAN_FM1R_FBM9_Pos   (9U)"

.SS "#define CAN_FM1R_FBM_Msk   (0x3FFFUL << \fBCAN_FM1R_FBM_Pos\fP)"
0x00003FFF 
.SS "#define CAN_FM1R_FBM_Pos   (0U)"

.SS "#define CAN_FMR_CAN2SB   \fBCAN_FMR_CAN2SB_Msk\fP"
CAN2 start bank 
.SS "#define CAN_FMR_CAN2SB_Msk   (0x3FUL << \fBCAN_FMR_CAN2SB_Pos\fP)"
0x00003F00 
.SS "#define CAN_FMR_CAN2SB_Pos   (8U)"

.SS "#define CAN_FMR_FINIT   \fBCAN_FMR_FINIT_Msk\fP"
Filter Init Mode 
.SS "#define CAN_FMR_FINIT_Msk   (0x1UL << \fBCAN_FMR_FINIT_Pos\fP)"
0x00000001 
.SS "#define CAN_FMR_FINIT_Pos   (0U)"

.SS "#define CAN_FS1R_FSC   \fBCAN_FS1R_FSC_Msk\fP"
Filter Scale Configuration 
.SS "#define CAN_FS1R_FSC0   \fBCAN_FS1R_FSC0_Msk\fP"
Filter Scale Configuration for filter 0 
.SS "#define CAN_FS1R_FSC0_Msk   (0x1UL << \fBCAN_FS1R_FSC0_Pos\fP)"
0x00000001 
.SS "#define CAN_FS1R_FSC0_Pos   (0U)"

.SS "#define CAN_FS1R_FSC1   \fBCAN_FS1R_FSC1_Msk\fP"
Filter Scale Configuration for filter 1 
.SS "#define CAN_FS1R_FSC10   \fBCAN_FS1R_FSC10_Msk\fP"
Filter Scale Configuration for filter 10 
.SS "#define CAN_FS1R_FSC10_Msk   (0x1UL << \fBCAN_FS1R_FSC10_Pos\fP)"
0x00000400 
.SS "#define CAN_FS1R_FSC10_Pos   (10U)"

.SS "#define CAN_FS1R_FSC11   \fBCAN_FS1R_FSC11_Msk\fP"
Filter Scale Configuration for filter 11 
.SS "#define CAN_FS1R_FSC11_Msk   (0x1UL << \fBCAN_FS1R_FSC11_Pos\fP)"
0x00000800 
.SS "#define CAN_FS1R_FSC11_Pos   (11U)"

.SS "#define CAN_FS1R_FSC12   \fBCAN_FS1R_FSC12_Msk\fP"
Filter Scale Configuration for filter 12 
.SS "#define CAN_FS1R_FSC12_Msk   (0x1UL << \fBCAN_FS1R_FSC12_Pos\fP)"
0x00001000 
.SS "#define CAN_FS1R_FSC12_Pos   (12U)"

.SS "#define CAN_FS1R_FSC13   \fBCAN_FS1R_FSC13_Msk\fP"
Filter Scale Configuration for filter 13 
.SS "#define CAN_FS1R_FSC13_Msk   (0x1UL << \fBCAN_FS1R_FSC13_Pos\fP)"
0x00002000 
.SS "#define CAN_FS1R_FSC13_Pos   (13U)"

.SS "#define CAN_FS1R_FSC1_Msk   (0x1UL << \fBCAN_FS1R_FSC1_Pos\fP)"
0x00000002 
.SS "#define CAN_FS1R_FSC1_Pos   (1U)"

.SS "#define CAN_FS1R_FSC2   \fBCAN_FS1R_FSC2_Msk\fP"
Filter Scale Configuration for filter 2 
.SS "#define CAN_FS1R_FSC2_Msk   (0x1UL << \fBCAN_FS1R_FSC2_Pos\fP)"
0x00000004 
.SS "#define CAN_FS1R_FSC2_Pos   (2U)"

.SS "#define CAN_FS1R_FSC3   \fBCAN_FS1R_FSC3_Msk\fP"
Filter Scale Configuration for filter 3 
.SS "#define CAN_FS1R_FSC3_Msk   (0x1UL << \fBCAN_FS1R_FSC3_Pos\fP)"
0x00000008 
.SS "#define CAN_FS1R_FSC3_Pos   (3U)"

.SS "#define CAN_FS1R_FSC4   \fBCAN_FS1R_FSC4_Msk\fP"
Filter Scale Configuration for filter 4 
.SS "#define CAN_FS1R_FSC4_Msk   (0x1UL << \fBCAN_FS1R_FSC4_Pos\fP)"
0x00000010 
.SS "#define CAN_FS1R_FSC4_Pos   (4U)"

.SS "#define CAN_FS1R_FSC5   \fBCAN_FS1R_FSC5_Msk\fP"
Filter Scale Configuration for filter 5 
.SS "#define CAN_FS1R_FSC5_Msk   (0x1UL << \fBCAN_FS1R_FSC5_Pos\fP)"
0x00000020 
.SS "#define CAN_FS1R_FSC5_Pos   (5U)"

.SS "#define CAN_FS1R_FSC6   \fBCAN_FS1R_FSC6_Msk\fP"
Filter Scale Configuration for filter 6 
.SS "#define CAN_FS1R_FSC6_Msk   (0x1UL << \fBCAN_FS1R_FSC6_Pos\fP)"
0x00000040 
.SS "#define CAN_FS1R_FSC6_Pos   (6U)"

.SS "#define CAN_FS1R_FSC7   \fBCAN_FS1R_FSC7_Msk\fP"
Filter Scale Configuration for filter 7 
.SS "#define CAN_FS1R_FSC7_Msk   (0x1UL << \fBCAN_FS1R_FSC7_Pos\fP)"
0x00000080 
.SS "#define CAN_FS1R_FSC7_Pos   (7U)"

.SS "#define CAN_FS1R_FSC8   \fBCAN_FS1R_FSC8_Msk\fP"
Filter Scale Configuration for filter 8 
.SS "#define CAN_FS1R_FSC8_Msk   (0x1UL << \fBCAN_FS1R_FSC8_Pos\fP)"
0x00000100 
.SS "#define CAN_FS1R_FSC8_Pos   (8U)"

.SS "#define CAN_FS1R_FSC9   \fBCAN_FS1R_FSC9_Msk\fP"
Filter Scale Configuration for filter 9 
.SS "#define CAN_FS1R_FSC9_Msk   (0x1UL << \fBCAN_FS1R_FSC9_Pos\fP)"
0x00000200 
.SS "#define CAN_FS1R_FSC9_Pos   (9U)"

.SS "#define CAN_FS1R_FSC_Msk   (0x3FFFUL << \fBCAN_FS1R_FSC_Pos\fP)"
0x00003FFF 
.SS "#define CAN_FS1R_FSC_Pos   (0U)"

.SS "#define CAN_IER_BOFIE   \fBCAN_IER_BOFIE_Msk\fP"
Bus-Off Interrupt Enable 
.SS "#define CAN_IER_BOFIE_Msk   (0x1UL << \fBCAN_IER_BOFIE_Pos\fP)"
0x00000400 
.SS "#define CAN_IER_BOFIE_Pos   (10U)"

.SS "#define CAN_IER_EPVIE   \fBCAN_IER_EPVIE_Msk\fP"
Error Passive Interrupt Enable 
.SS "#define CAN_IER_EPVIE_Msk   (0x1UL << \fBCAN_IER_EPVIE_Pos\fP)"
0x00000200 
.SS "#define CAN_IER_EPVIE_Pos   (9U)"

.SS "#define CAN_IER_ERRIE   \fBCAN_IER_ERRIE_Msk\fP"
Error Interrupt Enable 
.SS "#define CAN_IER_ERRIE_Msk   (0x1UL << \fBCAN_IER_ERRIE_Pos\fP)"
0x00008000 
.SS "#define CAN_IER_ERRIE_Pos   (15U)"

.SS "#define CAN_IER_EWGIE   \fBCAN_IER_EWGIE_Msk\fP"
Error Warning Interrupt Enable 
.SS "#define CAN_IER_EWGIE_Msk   (0x1UL << \fBCAN_IER_EWGIE_Pos\fP)"
0x00000100 
.SS "#define CAN_IER_EWGIE_Pos   (8U)"

.SS "#define CAN_IER_FFIE0   \fBCAN_IER_FFIE0_Msk\fP"
FIFO Full Interrupt Enable 
.SS "#define CAN_IER_FFIE0_Msk   (0x1UL << \fBCAN_IER_FFIE0_Pos\fP)"
0x00000004 
.SS "#define CAN_IER_FFIE0_Pos   (2U)"

.SS "#define CAN_IER_FFIE1   \fBCAN_IER_FFIE1_Msk\fP"
FIFO Full Interrupt Enable 
.SS "#define CAN_IER_FFIE1_Msk   (0x1UL << \fBCAN_IER_FFIE1_Pos\fP)"
0x00000020 
.SS "#define CAN_IER_FFIE1_Pos   (5U)"

.SS "#define CAN_IER_FMPIE0   \fBCAN_IER_FMPIE0_Msk\fP"
FIFO Message Pending Interrupt Enable 
.SS "#define CAN_IER_FMPIE0_Msk   (0x1UL << \fBCAN_IER_FMPIE0_Pos\fP)"
0x00000002 
.SS "#define CAN_IER_FMPIE0_Pos   (1U)"

.SS "#define CAN_IER_FMPIE1   \fBCAN_IER_FMPIE1_Msk\fP"
FIFO Message Pending Interrupt Enable 
.SS "#define CAN_IER_FMPIE1_Msk   (0x1UL << \fBCAN_IER_FMPIE1_Pos\fP)"
0x00000010 
.SS "#define CAN_IER_FMPIE1_Pos   (4U)"

.SS "#define CAN_IER_FOVIE0   \fBCAN_IER_FOVIE0_Msk\fP"
FIFO Overrun Interrupt Enable 
.SS "#define CAN_IER_FOVIE0_Msk   (0x1UL << \fBCAN_IER_FOVIE0_Pos\fP)"
0x00000008 
.SS "#define CAN_IER_FOVIE0_Pos   (3U)"

.SS "#define CAN_IER_FOVIE1   \fBCAN_IER_FOVIE1_Msk\fP"
FIFO Overrun Interrupt Enable 
.SS "#define CAN_IER_FOVIE1_Msk   (0x1UL << \fBCAN_IER_FOVIE1_Pos\fP)"
0x00000040 
.SS "#define CAN_IER_FOVIE1_Pos   (6U)"

.SS "#define CAN_IER_LECIE   \fBCAN_IER_LECIE_Msk\fP"
Last Error Code Interrupt Enable 
.SS "#define CAN_IER_LECIE_Msk   (0x1UL << \fBCAN_IER_LECIE_Pos\fP)"
0x00000800 
.SS "#define CAN_IER_LECIE_Pos   (11U)"

.SS "#define CAN_IER_SLKIE   \fBCAN_IER_SLKIE_Msk\fP"
Sleep Interrupt Enable 
.SS "#define CAN_IER_SLKIE_Msk   (0x1UL << \fBCAN_IER_SLKIE_Pos\fP)"
0x00020000 
.SS "#define CAN_IER_SLKIE_Pos   (17U)"

.SS "#define CAN_IER_TMEIE   \fBCAN_IER_TMEIE_Msk\fP"
Transmit Mailbox Empty Interrupt Enable 
.SS "#define CAN_IER_TMEIE_Msk   (0x1UL << \fBCAN_IER_TMEIE_Pos\fP)"
0x00000001 
.SS "#define CAN_IER_TMEIE_Pos   (0U)"

.SS "#define CAN_IER_WKUIE   \fBCAN_IER_WKUIE_Msk\fP"
Wakeup Interrupt Enable 
.SS "#define CAN_IER_WKUIE_Msk   (0x1UL << \fBCAN_IER_WKUIE_Pos\fP)"
0x00010000 
.SS "#define CAN_IER_WKUIE_Pos   (16U)"

.SS "#define CAN_MCR_ABOM   \fBCAN_MCR_ABOM_Msk\fP"
Automatic Bus-Off Management 
.SS "#define CAN_MCR_ABOM_Msk   (0x1UL << \fBCAN_MCR_ABOM_Pos\fP)"
0x00000040 
.SS "#define CAN_MCR_ABOM_Pos   (6U)"

.SS "#define CAN_MCR_AWUM   \fBCAN_MCR_AWUM_Msk\fP"
Automatic Wakeup Mode 
.SS "#define CAN_MCR_AWUM_Msk   (0x1UL << \fBCAN_MCR_AWUM_Pos\fP)"
0x00000020 
.SS "#define CAN_MCR_AWUM_Pos   (5U)"

.SS "#define CAN_MCR_DBF   \fBCAN_MCR_DBF_Msk\fP"
CAN Debug freeze 
.SS "#define CAN_MCR_DBF_Msk   (0x1UL << \fBCAN_MCR_DBF_Pos\fP)"
0x00010000 
.SS "#define CAN_MCR_DBF_Pos   (16U)"

.SS "#define CAN_MCR_INRQ   \fBCAN_MCR_INRQ_Msk\fP"
Initialization Request 
.SS "#define CAN_MCR_INRQ_Msk   (0x1UL << \fBCAN_MCR_INRQ_Pos\fP)"
0x00000001 
.SS "#define CAN_MCR_INRQ_Pos   (0U)"
< CAN control and status registers 
.SS "#define CAN_MCR_NART   \fBCAN_MCR_NART_Msk\fP"
No Automatic Retransmission 
.SS "#define CAN_MCR_NART_Msk   (0x1UL << \fBCAN_MCR_NART_Pos\fP)"
0x00000010 
.SS "#define CAN_MCR_NART_Pos   (4U)"

.SS "#define CAN_MCR_RESET   \fBCAN_MCR_RESET_Msk\fP"
CAN software master reset 
.SS "#define CAN_MCR_RESET_Msk   (0x1UL << \fBCAN_MCR_RESET_Pos\fP)"
0x00008000 
.SS "#define CAN_MCR_RESET_Pos   (15U)"

.SS "#define CAN_MCR_RFLM   \fBCAN_MCR_RFLM_Msk\fP"
Receive FIFO Locked Mode 
.SS "#define CAN_MCR_RFLM_Msk   (0x1UL << \fBCAN_MCR_RFLM_Pos\fP)"
0x00000008 
.SS "#define CAN_MCR_RFLM_Pos   (3U)"

.SS "#define CAN_MCR_SLEEP   \fBCAN_MCR_SLEEP_Msk\fP"
Sleep Mode Request 
.SS "#define CAN_MCR_SLEEP_Msk   (0x1UL << \fBCAN_MCR_SLEEP_Pos\fP)"
0x00000002 
.SS "#define CAN_MCR_SLEEP_Pos   (1U)"

.SS "#define CAN_MCR_TTCM   \fBCAN_MCR_TTCM_Msk\fP"
Time Triggered Communication Mode 
.SS "#define CAN_MCR_TTCM_Msk   (0x1UL << \fBCAN_MCR_TTCM_Pos\fP)"
0x00000080 
.SS "#define CAN_MCR_TTCM_Pos   (7U)"

.SS "#define CAN_MCR_TXFP   \fBCAN_MCR_TXFP_Msk\fP"
Transmit FIFO Priority 
.SS "#define CAN_MCR_TXFP_Msk   (0x1UL << \fBCAN_MCR_TXFP_Pos\fP)"
0x00000004 
.SS "#define CAN_MCR_TXFP_Pos   (2U)"

.SS "#define CAN_MSR_ERRI   \fBCAN_MSR_ERRI_Msk\fP"
Error Interrupt 
.SS "#define CAN_MSR_ERRI_Msk   (0x1UL << \fBCAN_MSR_ERRI_Pos\fP)"
0x00000004 
.SS "#define CAN_MSR_ERRI_Pos   (2U)"

.SS "#define CAN_MSR_INAK   \fBCAN_MSR_INAK_Msk\fP"
Initialization Acknowledge 
.SS "#define CAN_MSR_INAK_Msk   (0x1UL << \fBCAN_MSR_INAK_Pos\fP)"
0x00000001 
.SS "#define CAN_MSR_INAK_Pos   (0U)"

.SS "#define CAN_MSR_RX   \fBCAN_MSR_RX_Msk\fP"
CAN Rx Signal 
.SS "#define CAN_MSR_RX_Msk   (0x1UL << \fBCAN_MSR_RX_Pos\fP)"
0x00000800 
.SS "#define CAN_MSR_RX_Pos   (11U)"

.SS "#define CAN_MSR_RXM   \fBCAN_MSR_RXM_Msk\fP"
Receive Mode 
.SS "#define CAN_MSR_RXM_Msk   (0x1UL << \fBCAN_MSR_RXM_Pos\fP)"
0x00000200 
.SS "#define CAN_MSR_RXM_Pos   (9U)"

.SS "#define CAN_MSR_SAMP   \fBCAN_MSR_SAMP_Msk\fP"
Last Sample Point 
.SS "#define CAN_MSR_SAMP_Msk   (0x1UL << \fBCAN_MSR_SAMP_Pos\fP)"
0x00000400 
.SS "#define CAN_MSR_SAMP_Pos   (10U)"

.SS "#define CAN_MSR_SLAK   \fBCAN_MSR_SLAK_Msk\fP"
Sleep Acknowledge 
.SS "#define CAN_MSR_SLAK_Msk   (0x1UL << \fBCAN_MSR_SLAK_Pos\fP)"
0x00000002 
.SS "#define CAN_MSR_SLAK_Pos   (1U)"

.SS "#define CAN_MSR_SLAKI   \fBCAN_MSR_SLAKI_Msk\fP"
Sleep Acknowledge Interrupt 
.SS "#define CAN_MSR_SLAKI_Msk   (0x1UL << \fBCAN_MSR_SLAKI_Pos\fP)"
0x00000010 
.SS "#define CAN_MSR_SLAKI_Pos   (4U)"

.SS "#define CAN_MSR_TXM   \fBCAN_MSR_TXM_Msk\fP"
Transmit Mode 
.SS "#define CAN_MSR_TXM_Msk   (0x1UL << \fBCAN_MSR_TXM_Pos\fP)"
0x00000100 
.SS "#define CAN_MSR_TXM_Pos   (8U)"

.SS "#define CAN_MSR_WKUI   \fBCAN_MSR_WKUI_Msk\fP"
Wakeup Interrupt 
.SS "#define CAN_MSR_WKUI_Msk   (0x1UL << \fBCAN_MSR_WKUI_Pos\fP)"
0x00000008 
.SS "#define CAN_MSR_WKUI_Pos   (3U)"

.SS "#define CAN_RDH0R_DATA4   \fBCAN_RDH0R_DATA4_Msk\fP"
Data byte 4 
.SS "#define CAN_RDH0R_DATA4_Msk   (0xFFUL << \fBCAN_RDH0R_DATA4_Pos\fP)"
0x000000FF 
.SS "#define CAN_RDH0R_DATA4_Pos   (0U)"

.SS "#define CAN_RDH0R_DATA5   \fBCAN_RDH0R_DATA5_Msk\fP"
Data byte 5 
.SS "#define CAN_RDH0R_DATA5_Msk   (0xFFUL << \fBCAN_RDH0R_DATA5_Pos\fP)"
0x0000FF00 
.SS "#define CAN_RDH0R_DATA5_Pos   (8U)"

.SS "#define CAN_RDH0R_DATA6   \fBCAN_RDH0R_DATA6_Msk\fP"
Data byte 6 
.SS "#define CAN_RDH0R_DATA6_Msk   (0xFFUL << \fBCAN_RDH0R_DATA6_Pos\fP)"
0x00FF0000 
.SS "#define CAN_RDH0R_DATA6_Pos   (16U)"

.SS "#define CAN_RDH0R_DATA7   \fBCAN_RDH0R_DATA7_Msk\fP"
Data byte 7 
.SS "#define CAN_RDH0R_DATA7_Msk   (0xFFUL << \fBCAN_RDH0R_DATA7_Pos\fP)"
0xFF000000 
.SS "#define CAN_RDH0R_DATA7_Pos   (24U)"

.SS "#define CAN_RDH1R_DATA4   \fBCAN_RDH1R_DATA4_Msk\fP"
Data byte 4 
.SS "#define CAN_RDH1R_DATA4_Msk   (0xFFUL << \fBCAN_RDH1R_DATA4_Pos\fP)"
0x000000FF 
.SS "#define CAN_RDH1R_DATA4_Pos   (0U)"

.SS "#define CAN_RDH1R_DATA5   \fBCAN_RDH1R_DATA5_Msk\fP"
Data byte 5 
.SS "#define CAN_RDH1R_DATA5_Msk   (0xFFUL << \fBCAN_RDH1R_DATA5_Pos\fP)"
0x0000FF00 
.SS "#define CAN_RDH1R_DATA5_Pos   (8U)"

.SS "#define CAN_RDH1R_DATA6   \fBCAN_RDH1R_DATA6_Msk\fP"
Data byte 6 
.SS "#define CAN_RDH1R_DATA6_Msk   (0xFFUL << \fBCAN_RDH1R_DATA6_Pos\fP)"
0x00FF0000 
.SS "#define CAN_RDH1R_DATA6_Pos   (16U)"

.SS "#define CAN_RDH1R_DATA7   \fBCAN_RDH1R_DATA7_Msk\fP"
Data byte 7 CAN filter registers 
.SS "#define CAN_RDH1R_DATA7_Msk   (0xFFUL << \fBCAN_RDH1R_DATA7_Pos\fP)"
0xFF000000 
.SS "#define CAN_RDH1R_DATA7_Pos   (24U)"

.SS "#define CAN_RDL0R_DATA0   \fBCAN_RDL0R_DATA0_Msk\fP"
Data byte 0 
.SS "#define CAN_RDL0R_DATA0_Msk   (0xFFUL << \fBCAN_RDL0R_DATA0_Pos\fP)"
0x000000FF 
.SS "#define CAN_RDL0R_DATA0_Pos   (0U)"

.SS "#define CAN_RDL0R_DATA1   \fBCAN_RDL0R_DATA1_Msk\fP"
Data byte 1 
.SS "#define CAN_RDL0R_DATA1_Msk   (0xFFUL << \fBCAN_RDL0R_DATA1_Pos\fP)"
0x0000FF00 
.SS "#define CAN_RDL0R_DATA1_Pos   (8U)"

.SS "#define CAN_RDL0R_DATA2   \fBCAN_RDL0R_DATA2_Msk\fP"
Data byte 2 
.SS "#define CAN_RDL0R_DATA2_Msk   (0xFFUL << \fBCAN_RDL0R_DATA2_Pos\fP)"
0x00FF0000 
.SS "#define CAN_RDL0R_DATA2_Pos   (16U)"

.SS "#define CAN_RDL0R_DATA3   \fBCAN_RDL0R_DATA3_Msk\fP"
Data byte 3 
.SS "#define CAN_RDL0R_DATA3_Msk   (0xFFUL << \fBCAN_RDL0R_DATA3_Pos\fP)"
0xFF000000 
.SS "#define CAN_RDL0R_DATA3_Pos   (24U)"

.SS "#define CAN_RDL1R_DATA0   \fBCAN_RDL1R_DATA0_Msk\fP"
Data byte 0 
.SS "#define CAN_RDL1R_DATA0_Msk   (0xFFUL << \fBCAN_RDL1R_DATA0_Pos\fP)"
0x000000FF 
.SS "#define CAN_RDL1R_DATA0_Pos   (0U)"

.SS "#define CAN_RDL1R_DATA1   \fBCAN_RDL1R_DATA1_Msk\fP"
Data byte 1 
.SS "#define CAN_RDL1R_DATA1_Msk   (0xFFUL << \fBCAN_RDL1R_DATA1_Pos\fP)"
0x0000FF00 
.SS "#define CAN_RDL1R_DATA1_Pos   (8U)"

.SS "#define CAN_RDL1R_DATA2   \fBCAN_RDL1R_DATA2_Msk\fP"
Data byte 2 
.SS "#define CAN_RDL1R_DATA2_Msk   (0xFFUL << \fBCAN_RDL1R_DATA2_Pos\fP)"
0x00FF0000 
.SS "#define CAN_RDL1R_DATA2_Pos   (16U)"

.SS "#define CAN_RDL1R_DATA3   \fBCAN_RDL1R_DATA3_Msk\fP"
Data byte 3 
.SS "#define CAN_RDL1R_DATA3_Msk   (0xFFUL << \fBCAN_RDL1R_DATA3_Pos\fP)"
0xFF000000 
.SS "#define CAN_RDL1R_DATA3_Pos   (24U)"

.SS "#define CAN_RDT0R_DLC   \fBCAN_RDT0R_DLC_Msk\fP"
Data Length Code 
.SS "#define CAN_RDT0R_DLC_Msk   (0xFUL << \fBCAN_RDT0R_DLC_Pos\fP)"
0x0000000F 
.SS "#define CAN_RDT0R_DLC_Pos   (0U)"

.SS "#define CAN_RDT0R_FMI   \fBCAN_RDT0R_FMI_Msk\fP"
Filter Match Index 
.SS "#define CAN_RDT0R_FMI_Msk   (0xFFUL << \fBCAN_RDT0R_FMI_Pos\fP)"
0x0000FF00 
.SS "#define CAN_RDT0R_FMI_Pos   (8U)"

.SS "#define CAN_RDT0R_TIME   \fBCAN_RDT0R_TIME_Msk\fP"
Message Time Stamp 
.SS "#define CAN_RDT0R_TIME_Msk   (0xFFFFUL << \fBCAN_RDT0R_TIME_Pos\fP)"
0xFFFF0000 
.SS "#define CAN_RDT0R_TIME_Pos   (16U)"

.SS "#define CAN_RDT1R_DLC   \fBCAN_RDT1R_DLC_Msk\fP"
Data Length Code 
.SS "#define CAN_RDT1R_DLC_Msk   (0xFUL << \fBCAN_RDT1R_DLC_Pos\fP)"
0x0000000F 
.SS "#define CAN_RDT1R_DLC_Pos   (0U)"

.SS "#define CAN_RDT1R_FMI   \fBCAN_RDT1R_FMI_Msk\fP"
Filter Match Index 
.SS "#define CAN_RDT1R_FMI_Msk   (0xFFUL << \fBCAN_RDT1R_FMI_Pos\fP)"
0x0000FF00 
.SS "#define CAN_RDT1R_FMI_Pos   (8U)"

.SS "#define CAN_RDT1R_TIME   \fBCAN_RDT1R_TIME_Msk\fP"
Message Time Stamp 
.SS "#define CAN_RDT1R_TIME_Msk   (0xFFFFUL << \fBCAN_RDT1R_TIME_Pos\fP)"
0xFFFF0000 
.SS "#define CAN_RDT1R_TIME_Pos   (16U)"

.SS "#define CAN_RF0R_FMP0   \fBCAN_RF0R_FMP0_Msk\fP"
FIFO 0 Message Pending 
.SS "#define CAN_RF0R_FMP0_Msk   (0x3UL << \fBCAN_RF0R_FMP0_Pos\fP)"
0x00000003 
.SS "#define CAN_RF0R_FMP0_Pos   (0U)"

.SS "#define CAN_RF0R_FOVR0   \fBCAN_RF0R_FOVR0_Msk\fP"
FIFO 0 Overrun 
.SS "#define CAN_RF0R_FOVR0_Msk   (0x1UL << \fBCAN_RF0R_FOVR0_Pos\fP)"
0x00000010 
.SS "#define CAN_RF0R_FOVR0_Pos   (4U)"

.SS "#define CAN_RF0R_FULL0   \fBCAN_RF0R_FULL0_Msk\fP"
FIFO 0 Full 
.SS "#define CAN_RF0R_FULL0_Msk   (0x1UL << \fBCAN_RF0R_FULL0_Pos\fP)"
0x00000008 
.SS "#define CAN_RF0R_FULL0_Pos   (3U)"

.SS "#define CAN_RF0R_RFOM0   \fBCAN_RF0R_RFOM0_Msk\fP"
Release FIFO 0 Output Mailbox 
.SS "#define CAN_RF0R_RFOM0_Msk   (0x1UL << \fBCAN_RF0R_RFOM0_Pos\fP)"
0x00000020 
.SS "#define CAN_RF0R_RFOM0_Pos   (5U)"

.SS "#define CAN_RF1R_FMP1   \fBCAN_RF1R_FMP1_Msk\fP"
FIFO 1 Message Pending 
.SS "#define CAN_RF1R_FMP1_Msk   (0x3UL << \fBCAN_RF1R_FMP1_Pos\fP)"
0x00000003 
.SS "#define CAN_RF1R_FMP1_Pos   (0U)"

.SS "#define CAN_RF1R_FOVR1   \fBCAN_RF1R_FOVR1_Msk\fP"
FIFO 1 Overrun 
.SS "#define CAN_RF1R_FOVR1_Msk   (0x1UL << \fBCAN_RF1R_FOVR1_Pos\fP)"
0x00000010 
.SS "#define CAN_RF1R_FOVR1_Pos   (4U)"

.SS "#define CAN_RF1R_FULL1   \fBCAN_RF1R_FULL1_Msk\fP"
FIFO 1 Full 
.SS "#define CAN_RF1R_FULL1_Msk   (0x1UL << \fBCAN_RF1R_FULL1_Pos\fP)"
0x00000008 
.SS "#define CAN_RF1R_FULL1_Pos   (3U)"

.SS "#define CAN_RF1R_RFOM1   \fBCAN_RF1R_RFOM1_Msk\fP"
Release FIFO 1 Output Mailbox 
.SS "#define CAN_RF1R_RFOM1_Msk   (0x1UL << \fBCAN_RF1R_RFOM1_Pos\fP)"
0x00000020 
.SS "#define CAN_RF1R_RFOM1_Pos   (5U)"

.SS "#define CAN_RI0R_EXID   \fBCAN_RI0R_EXID_Msk\fP"
Extended Identifier 
.SS "#define CAN_RI0R_EXID_Msk   (0x3FFFFUL << \fBCAN_RI0R_EXID_Pos\fP)"
0x001FFFF8 
.SS "#define CAN_RI0R_EXID_Pos   (3U)"

.SS "#define CAN_RI0R_IDE   \fBCAN_RI0R_IDE_Msk\fP"
Identifier Extension 
.SS "#define CAN_RI0R_IDE_Msk   (0x1UL << \fBCAN_RI0R_IDE_Pos\fP)"
0x00000004 
.SS "#define CAN_RI0R_IDE_Pos   (2U)"

.SS "#define CAN_RI0R_RTR   \fBCAN_RI0R_RTR_Msk\fP"
Remote Transmission Request 
.SS "#define CAN_RI0R_RTR_Msk   (0x1UL << \fBCAN_RI0R_RTR_Pos\fP)"
0x00000002 
.SS "#define CAN_RI0R_RTR_Pos   (1U)"

.SS "#define CAN_RI0R_STID   \fBCAN_RI0R_STID_Msk\fP"
Standard Identifier or Extended Identifier 
.SS "#define CAN_RI0R_STID_Msk   (0x7FFUL << \fBCAN_RI0R_STID_Pos\fP)"
0xFFE00000 
.SS "#define CAN_RI0R_STID_Pos   (21U)"

.SS "#define CAN_RI1R_EXID   \fBCAN_RI1R_EXID_Msk\fP"
Extended identifier 
.SS "#define CAN_RI1R_EXID_Msk   (0x3FFFFUL << \fBCAN_RI1R_EXID_Pos\fP)"
0x001FFFF8 
.SS "#define CAN_RI1R_EXID_Pos   (3U)"

.SS "#define CAN_RI1R_IDE   \fBCAN_RI1R_IDE_Msk\fP"
Identifier Extension 
.SS "#define CAN_RI1R_IDE_Msk   (0x1UL << \fBCAN_RI1R_IDE_Pos\fP)"
0x00000004 
.SS "#define CAN_RI1R_IDE_Pos   (2U)"

.SS "#define CAN_RI1R_RTR   \fBCAN_RI1R_RTR_Msk\fP"
Remote Transmission Request 
.SS "#define CAN_RI1R_RTR_Msk   (0x1UL << \fBCAN_RI1R_RTR_Pos\fP)"
0x00000002 
.SS "#define CAN_RI1R_RTR_Pos   (1U)"

.SS "#define CAN_RI1R_STID   \fBCAN_RI1R_STID_Msk\fP"
Standard Identifier or Extended Identifier 
.SS "#define CAN_RI1R_STID_Msk   (0x7FFUL << \fBCAN_RI1R_STID_Pos\fP)"
0xFFE00000 
.SS "#define CAN_RI1R_STID_Pos   (21U)"

.SS "#define CAN_TDH0R_DATA4   \fBCAN_TDH0R_DATA4_Msk\fP"
Data byte 4 
.SS "#define CAN_TDH0R_DATA4_Msk   (0xFFUL << \fBCAN_TDH0R_DATA4_Pos\fP)"
0x000000FF 
.SS "#define CAN_TDH0R_DATA4_Pos   (0U)"

.SS "#define CAN_TDH0R_DATA5   \fBCAN_TDH0R_DATA5_Msk\fP"
Data byte 5 
.SS "#define CAN_TDH0R_DATA5_Msk   (0xFFUL << \fBCAN_TDH0R_DATA5_Pos\fP)"
0x0000FF00 
.SS "#define CAN_TDH0R_DATA5_Pos   (8U)"

.SS "#define CAN_TDH0R_DATA6   \fBCAN_TDH0R_DATA6_Msk\fP"
Data byte 6 
.SS "#define CAN_TDH0R_DATA6_Msk   (0xFFUL << \fBCAN_TDH0R_DATA6_Pos\fP)"
0x00FF0000 
.SS "#define CAN_TDH0R_DATA6_Pos   (16U)"

.SS "#define CAN_TDH0R_DATA7   \fBCAN_TDH0R_DATA7_Msk\fP"
Data byte 7 
.SS "#define CAN_TDH0R_DATA7_Msk   (0xFFUL << \fBCAN_TDH0R_DATA7_Pos\fP)"
0xFF000000 
.SS "#define CAN_TDH0R_DATA7_Pos   (24U)"

.SS "#define CAN_TDH1R_DATA4   \fBCAN_TDH1R_DATA4_Msk\fP"
Data byte 4 
.SS "#define CAN_TDH1R_DATA4_Msk   (0xFFUL << \fBCAN_TDH1R_DATA4_Pos\fP)"
0x000000FF 
.SS "#define CAN_TDH1R_DATA4_Pos   (0U)"

.SS "#define CAN_TDH1R_DATA5   \fBCAN_TDH1R_DATA5_Msk\fP"
Data byte 5 
.SS "#define CAN_TDH1R_DATA5_Msk   (0xFFUL << \fBCAN_TDH1R_DATA5_Pos\fP)"
0x0000FF00 
.SS "#define CAN_TDH1R_DATA5_Pos   (8U)"

.SS "#define CAN_TDH1R_DATA6   \fBCAN_TDH1R_DATA6_Msk\fP"
Data byte 6 
.SS "#define CAN_TDH1R_DATA6_Msk   (0xFFUL << \fBCAN_TDH1R_DATA6_Pos\fP)"
0x00FF0000 
.SS "#define CAN_TDH1R_DATA6_Pos   (16U)"

.SS "#define CAN_TDH1R_DATA7   \fBCAN_TDH1R_DATA7_Msk\fP"
Data byte 7 
.SS "#define CAN_TDH1R_DATA7_Msk   (0xFFUL << \fBCAN_TDH1R_DATA7_Pos\fP)"
0xFF000000 
.SS "#define CAN_TDH1R_DATA7_Pos   (24U)"

.SS "#define CAN_TDH2R_DATA4   \fBCAN_TDH2R_DATA4_Msk\fP"
Data byte 4 
.SS "#define CAN_TDH2R_DATA4_Msk   (0xFFUL << \fBCAN_TDH2R_DATA4_Pos\fP)"
0x000000FF 
.SS "#define CAN_TDH2R_DATA4_Pos   (0U)"

.SS "#define CAN_TDH2R_DATA5   \fBCAN_TDH2R_DATA5_Msk\fP"
Data byte 5 
.SS "#define CAN_TDH2R_DATA5_Msk   (0xFFUL << \fBCAN_TDH2R_DATA5_Pos\fP)"
0x0000FF00 
.SS "#define CAN_TDH2R_DATA5_Pos   (8U)"

.SS "#define CAN_TDH2R_DATA6   \fBCAN_TDH2R_DATA6_Msk\fP"
Data byte 6 
.SS "#define CAN_TDH2R_DATA6_Msk   (0xFFUL << \fBCAN_TDH2R_DATA6_Pos\fP)"
0x00FF0000 
.SS "#define CAN_TDH2R_DATA6_Pos   (16U)"

.SS "#define CAN_TDH2R_DATA7   \fBCAN_TDH2R_DATA7_Msk\fP"
Data byte 7 
.SS "#define CAN_TDH2R_DATA7_Msk   (0xFFUL << \fBCAN_TDH2R_DATA7_Pos\fP)"
0xFF000000 
.SS "#define CAN_TDH2R_DATA7_Pos   (24U)"

.SS "#define CAN_TDL0R_DATA0   \fBCAN_TDL0R_DATA0_Msk\fP"
Data byte 0 
.SS "#define CAN_TDL0R_DATA0_Msk   (0xFFUL << \fBCAN_TDL0R_DATA0_Pos\fP)"
0x000000FF 
.SS "#define CAN_TDL0R_DATA0_Pos   (0U)"

.SS "#define CAN_TDL0R_DATA1   \fBCAN_TDL0R_DATA1_Msk\fP"
Data byte 1 
.SS "#define CAN_TDL0R_DATA1_Msk   (0xFFUL << \fBCAN_TDL0R_DATA1_Pos\fP)"
0x0000FF00 
.SS "#define CAN_TDL0R_DATA1_Pos   (8U)"

.SS "#define CAN_TDL0R_DATA2   \fBCAN_TDL0R_DATA2_Msk\fP"
Data byte 2 
.SS "#define CAN_TDL0R_DATA2_Msk   (0xFFUL << \fBCAN_TDL0R_DATA2_Pos\fP)"
0x00FF0000 
.SS "#define CAN_TDL0R_DATA2_Pos   (16U)"

.SS "#define CAN_TDL0R_DATA3   \fBCAN_TDL0R_DATA3_Msk\fP"
Data byte 3 
.SS "#define CAN_TDL0R_DATA3_Msk   (0xFFUL << \fBCAN_TDL0R_DATA3_Pos\fP)"
0xFF000000 
.SS "#define CAN_TDL0R_DATA3_Pos   (24U)"

.SS "#define CAN_TDL1R_DATA0   \fBCAN_TDL1R_DATA0_Msk\fP"
Data byte 0 
.SS "#define CAN_TDL1R_DATA0_Msk   (0xFFUL << \fBCAN_TDL1R_DATA0_Pos\fP)"
0x000000FF 
.SS "#define CAN_TDL1R_DATA0_Pos   (0U)"

.SS "#define CAN_TDL1R_DATA1   \fBCAN_TDL1R_DATA1_Msk\fP"
Data byte 1 
.SS "#define CAN_TDL1R_DATA1_Msk   (0xFFUL << \fBCAN_TDL1R_DATA1_Pos\fP)"
0x0000FF00 
.SS "#define CAN_TDL1R_DATA1_Pos   (8U)"

.SS "#define CAN_TDL1R_DATA2   \fBCAN_TDL1R_DATA2_Msk\fP"
Data byte 2 
.SS "#define CAN_TDL1R_DATA2_Msk   (0xFFUL << \fBCAN_TDL1R_DATA2_Pos\fP)"
0x00FF0000 
.SS "#define CAN_TDL1R_DATA2_Pos   (16U)"

.SS "#define CAN_TDL1R_DATA3   \fBCAN_TDL1R_DATA3_Msk\fP"
Data byte 3 
.SS "#define CAN_TDL1R_DATA3_Msk   (0xFFUL << \fBCAN_TDL1R_DATA3_Pos\fP)"
0xFF000000 
.SS "#define CAN_TDL1R_DATA3_Pos   (24U)"

.SS "#define CAN_TDL2R_DATA0   \fBCAN_TDL2R_DATA0_Msk\fP"
Data byte 0 
.SS "#define CAN_TDL2R_DATA0_Msk   (0xFFUL << \fBCAN_TDL2R_DATA0_Pos\fP)"
0x000000FF 
.SS "#define CAN_TDL2R_DATA0_Pos   (0U)"

.SS "#define CAN_TDL2R_DATA1   \fBCAN_TDL2R_DATA1_Msk\fP"
Data byte 1 
.SS "#define CAN_TDL2R_DATA1_Msk   (0xFFUL << \fBCAN_TDL2R_DATA1_Pos\fP)"
0x0000FF00 
.SS "#define CAN_TDL2R_DATA1_Pos   (8U)"

.SS "#define CAN_TDL2R_DATA2   \fBCAN_TDL2R_DATA2_Msk\fP"
Data byte 2 
.SS "#define CAN_TDL2R_DATA2_Msk   (0xFFUL << \fBCAN_TDL2R_DATA2_Pos\fP)"
0x00FF0000 
.SS "#define CAN_TDL2R_DATA2_Pos   (16U)"

.SS "#define CAN_TDL2R_DATA3   \fBCAN_TDL2R_DATA3_Msk\fP"
Data byte 3 
.SS "#define CAN_TDL2R_DATA3_Msk   (0xFFUL << \fBCAN_TDL2R_DATA3_Pos\fP)"
0xFF000000 
.SS "#define CAN_TDL2R_DATA3_Pos   (24U)"

.SS "#define CAN_TDT0R_DLC   \fBCAN_TDT0R_DLC_Msk\fP"
Data Length Code 
.SS "#define CAN_TDT0R_DLC_Msk   (0xFUL << \fBCAN_TDT0R_DLC_Pos\fP)"
0x0000000F 
.SS "#define CAN_TDT0R_DLC_Pos   (0U)"

.SS "#define CAN_TDT0R_TGT   \fBCAN_TDT0R_TGT_Msk\fP"
Transmit Global Time 
.SS "#define CAN_TDT0R_TGT_Msk   (0x1UL << \fBCAN_TDT0R_TGT_Pos\fP)"
0x00000100 
.SS "#define CAN_TDT0R_TGT_Pos   (8U)"

.SS "#define CAN_TDT0R_TIME   \fBCAN_TDT0R_TIME_Msk\fP"
Message Time Stamp 
.SS "#define CAN_TDT0R_TIME_Msk   (0xFFFFUL << \fBCAN_TDT0R_TIME_Pos\fP)"
0xFFFF0000 
.SS "#define CAN_TDT0R_TIME_Pos   (16U)"

.SS "#define CAN_TDT1R_DLC   \fBCAN_TDT1R_DLC_Msk\fP"
Data Length Code 
.SS "#define CAN_TDT1R_DLC_Msk   (0xFUL << \fBCAN_TDT1R_DLC_Pos\fP)"
0x0000000F 
.SS "#define CAN_TDT1R_DLC_Pos   (0U)"

.SS "#define CAN_TDT1R_TGT   \fBCAN_TDT1R_TGT_Msk\fP"
Transmit Global Time 
.SS "#define CAN_TDT1R_TGT_Msk   (0x1UL << \fBCAN_TDT1R_TGT_Pos\fP)"
0x00000100 
.SS "#define CAN_TDT1R_TGT_Pos   (8U)"

.SS "#define CAN_TDT1R_TIME   \fBCAN_TDT1R_TIME_Msk\fP"
Message Time Stamp 
.SS "#define CAN_TDT1R_TIME_Msk   (0xFFFFUL << \fBCAN_TDT1R_TIME_Pos\fP)"
0xFFFF0000 
.SS "#define CAN_TDT1R_TIME_Pos   (16U)"

.SS "#define CAN_TDT2R_DLC   \fBCAN_TDT2R_DLC_Msk\fP"
Data Length Code 
.SS "#define CAN_TDT2R_DLC_Msk   (0xFUL << \fBCAN_TDT2R_DLC_Pos\fP)"
0x0000000F 
.SS "#define CAN_TDT2R_DLC_Pos   (0U)"

.SS "#define CAN_TDT2R_TGT   \fBCAN_TDT2R_TGT_Msk\fP"
Transmit Global Time 
.SS "#define CAN_TDT2R_TGT_Msk   (0x1UL << \fBCAN_TDT2R_TGT_Pos\fP)"
0x00000100 
.SS "#define CAN_TDT2R_TGT_Pos   (8U)"

.SS "#define CAN_TDT2R_TIME   \fBCAN_TDT2R_TIME_Msk\fP"
Message Time Stamp 
.SS "#define CAN_TDT2R_TIME_Msk   (0xFFFFUL << \fBCAN_TDT2R_TIME_Pos\fP)"
0xFFFF0000 
.SS "#define CAN_TDT2R_TIME_Pos   (16U)"

.SS "#define CAN_TI0R_EXID   \fBCAN_TI0R_EXID_Msk\fP"
Extended Identifier 
.SS "#define CAN_TI0R_EXID_Msk   (0x3FFFFUL << \fBCAN_TI0R_EXID_Pos\fP)"
0x001FFFF8 
.SS "#define CAN_TI0R_EXID_Pos   (3U)"

.SS "#define CAN_TI0R_IDE   \fBCAN_TI0R_IDE_Msk\fP"
Identifier Extension 
.SS "#define CAN_TI0R_IDE_Msk   (0x1UL << \fBCAN_TI0R_IDE_Pos\fP)"
0x00000004 
.SS "#define CAN_TI0R_IDE_Pos   (2U)"

.SS "#define CAN_TI0R_RTR   \fBCAN_TI0R_RTR_Msk\fP"
Remote Transmission Request 
.SS "#define CAN_TI0R_RTR_Msk   (0x1UL << \fBCAN_TI0R_RTR_Pos\fP)"
0x00000002 
.SS "#define CAN_TI0R_RTR_Pos   (1U)"

.SS "#define CAN_TI0R_STID   \fBCAN_TI0R_STID_Msk\fP"
Standard Identifier or Extended Identifier 
.SS "#define CAN_TI0R_STID_Msk   (0x7FFUL << \fBCAN_TI0R_STID_Pos\fP)"
0xFFE00000 
.SS "#define CAN_TI0R_STID_Pos   (21U)"

.SS "#define CAN_TI0R_TXRQ   \fBCAN_TI0R_TXRQ_Msk\fP"
Transmit Mailbox Request 
.SS "#define CAN_TI0R_TXRQ_Msk   (0x1UL << \fBCAN_TI0R_TXRQ_Pos\fP)"
0x00000001 
.SS "#define CAN_TI0R_TXRQ_Pos   (0U)"

.SS "#define CAN_TI1R_EXID   \fBCAN_TI1R_EXID_Msk\fP"
Extended Identifier 
.SS "#define CAN_TI1R_EXID_Msk   (0x3FFFFUL << \fBCAN_TI1R_EXID_Pos\fP)"
0x001FFFF8 
.SS "#define CAN_TI1R_EXID_Pos   (3U)"

.SS "#define CAN_TI1R_IDE   \fBCAN_TI1R_IDE_Msk\fP"
Identifier Extension 
.SS "#define CAN_TI1R_IDE_Msk   (0x1UL << \fBCAN_TI1R_IDE_Pos\fP)"
0x00000004 
.SS "#define CAN_TI1R_IDE_Pos   (2U)"

.SS "#define CAN_TI1R_RTR   \fBCAN_TI1R_RTR_Msk\fP"
Remote Transmission Request 
.SS "#define CAN_TI1R_RTR_Msk   (0x1UL << \fBCAN_TI1R_RTR_Pos\fP)"
0x00000002 
.SS "#define CAN_TI1R_RTR_Pos   (1U)"

.SS "#define CAN_TI1R_STID   \fBCAN_TI1R_STID_Msk\fP"
Standard Identifier or Extended Identifier 
.SS "#define CAN_TI1R_STID_Msk   (0x7FFUL << \fBCAN_TI1R_STID_Pos\fP)"
0xFFE00000 
.SS "#define CAN_TI1R_STID_Pos   (21U)"

.SS "#define CAN_TI1R_TXRQ   \fBCAN_TI1R_TXRQ_Msk\fP"
Transmit Mailbox Request 
.SS "#define CAN_TI1R_TXRQ_Msk   (0x1UL << \fBCAN_TI1R_TXRQ_Pos\fP)"
0x00000001 
.SS "#define CAN_TI1R_TXRQ_Pos   (0U)"

.SS "#define CAN_TI2R_EXID   \fBCAN_TI2R_EXID_Msk\fP"
Extended identifier 
.SS "#define CAN_TI2R_EXID_Msk   (0x3FFFFUL << \fBCAN_TI2R_EXID_Pos\fP)"
0x001FFFF8 
.SS "#define CAN_TI2R_EXID_Pos   (3U)"

.SS "#define CAN_TI2R_IDE   \fBCAN_TI2R_IDE_Msk\fP"
Identifier Extension 
.SS "#define CAN_TI2R_IDE_Msk   (0x1UL << \fBCAN_TI2R_IDE_Pos\fP)"
0x00000004 
.SS "#define CAN_TI2R_IDE_Pos   (2U)"

.SS "#define CAN_TI2R_RTR   \fBCAN_TI2R_RTR_Msk\fP"
Remote Transmission Request 
.SS "#define CAN_TI2R_RTR_Msk   (0x1UL << \fBCAN_TI2R_RTR_Pos\fP)"
0x00000002 
.SS "#define CAN_TI2R_RTR_Pos   (1U)"

.SS "#define CAN_TI2R_STID   \fBCAN_TI2R_STID_Msk\fP"
Standard Identifier or Extended Identifier 
.SS "#define CAN_TI2R_STID_Msk   (0x7FFUL << \fBCAN_TI2R_STID_Pos\fP)"
0xFFE00000 
.SS "#define CAN_TI2R_STID_Pos   (21U)"

.SS "#define CAN_TI2R_TXRQ   \fBCAN_TI2R_TXRQ_Msk\fP"
Transmit Mailbox Request 
.SS "#define CAN_TI2R_TXRQ_Msk   (0x1UL << \fBCAN_TI2R_TXRQ_Pos\fP)"
0x00000001 
.SS "#define CAN_TI2R_TXRQ_Pos   (0U)"

.SS "#define CAN_TSR_ABRQ0   \fBCAN_TSR_ABRQ0_Msk\fP"
Abort Request for Mailbox0 
.SS "#define CAN_TSR_ABRQ0_Msk   (0x1UL << \fBCAN_TSR_ABRQ0_Pos\fP)"
0x00000080 
.SS "#define CAN_TSR_ABRQ0_Pos   (7U)"

.SS "#define CAN_TSR_ABRQ1   \fBCAN_TSR_ABRQ1_Msk\fP"
Abort Request for Mailbox 1 
.SS "#define CAN_TSR_ABRQ1_Msk   (0x1UL << \fBCAN_TSR_ABRQ1_Pos\fP)"
0x00008000 
.SS "#define CAN_TSR_ABRQ1_Pos   (15U)"

.SS "#define CAN_TSR_ABRQ2   \fBCAN_TSR_ABRQ2_Msk\fP"
Abort Request for Mailbox 2 
.SS "#define CAN_TSR_ABRQ2_Msk   (0x1UL << \fBCAN_TSR_ABRQ2_Pos\fP)"
0x00800000 
.SS "#define CAN_TSR_ABRQ2_Pos   (23U)"

.SS "#define CAN_TSR_ALST0   \fBCAN_TSR_ALST0_Msk\fP"
Arbitration Lost for Mailbox0 
.SS "#define CAN_TSR_ALST0_Msk   (0x1UL << \fBCAN_TSR_ALST0_Pos\fP)"
0x00000004 
.SS "#define CAN_TSR_ALST0_Pos   (2U)"

.SS "#define CAN_TSR_ALST1   \fBCAN_TSR_ALST1_Msk\fP"
Arbitration Lost for Mailbox1 
.SS "#define CAN_TSR_ALST1_Msk   (0x1UL << \fBCAN_TSR_ALST1_Pos\fP)"
0x00000400 
.SS "#define CAN_TSR_ALST1_Pos   (10U)"

.SS "#define CAN_TSR_ALST2   \fBCAN_TSR_ALST2_Msk\fP"
Arbitration Lost for mailbox 2 
.SS "#define CAN_TSR_ALST2_Msk   (0x1UL << \fBCAN_TSR_ALST2_Pos\fP)"
0x00040000 
.SS "#define CAN_TSR_ALST2_Pos   (18U)"

.SS "#define CAN_TSR_CODE   \fBCAN_TSR_CODE_Msk\fP"
Mailbox Code 
.SS "#define CAN_TSR_CODE_Msk   (0x3UL << \fBCAN_TSR_CODE_Pos\fP)"
0x03000000 
.SS "#define CAN_TSR_CODE_Pos   (24U)"

.SS "#define CAN_TSR_LOW   \fBCAN_TSR_LOW_Msk\fP"
LOW[2:0] bits 
.SS "#define CAN_TSR_LOW0   \fBCAN_TSR_LOW0_Msk\fP"
Lowest Priority Flag for Mailbox 0 
.SS "#define CAN_TSR_LOW0_Msk   (0x1UL << \fBCAN_TSR_LOW0_Pos\fP)"
0x20000000 
.SS "#define CAN_TSR_LOW0_Pos   (29U)"

.SS "#define CAN_TSR_LOW1   \fBCAN_TSR_LOW1_Msk\fP"
Lowest Priority Flag for Mailbox 1 
.SS "#define CAN_TSR_LOW1_Msk   (0x1UL << \fBCAN_TSR_LOW1_Pos\fP)"
0x40000000 
.SS "#define CAN_TSR_LOW1_Pos   (30U)"

.SS "#define CAN_TSR_LOW2   \fBCAN_TSR_LOW2_Msk\fP"
Lowest Priority Flag for Mailbox 2 
.SS "#define CAN_TSR_LOW2_Msk   (0x1UL << \fBCAN_TSR_LOW2_Pos\fP)"
0x80000000 
.SS "#define CAN_TSR_LOW2_Pos   (31U)"

.SS "#define CAN_TSR_LOW_Msk   (0x7UL << \fBCAN_TSR_LOW_Pos\fP)"
0xE0000000 
.SS "#define CAN_TSR_LOW_Pos   (29U)"

.SS "#define CAN_TSR_RQCP0   \fBCAN_TSR_RQCP0_Msk\fP"
Request Completed Mailbox0 
.SS "#define CAN_TSR_RQCP0_Msk   (0x1UL << \fBCAN_TSR_RQCP0_Pos\fP)"
0x00000001 
.SS "#define CAN_TSR_RQCP0_Pos   (0U)"

.SS "#define CAN_TSR_RQCP1   \fBCAN_TSR_RQCP1_Msk\fP"
Request Completed Mailbox1 
.SS "#define CAN_TSR_RQCP1_Msk   (0x1UL << \fBCAN_TSR_RQCP1_Pos\fP)"
0x00000100 
.SS "#define CAN_TSR_RQCP1_Pos   (8U)"

.SS "#define CAN_TSR_RQCP2   \fBCAN_TSR_RQCP2_Msk\fP"
Request Completed Mailbox2 
.SS "#define CAN_TSR_RQCP2_Msk   (0x1UL << \fBCAN_TSR_RQCP2_Pos\fP)"
0x00010000 
.SS "#define CAN_TSR_RQCP2_Pos   (16U)"

.SS "#define CAN_TSR_TERR0   \fBCAN_TSR_TERR0_Msk\fP"
Transmission Error of Mailbox0 
.SS "#define CAN_TSR_TERR0_Msk   (0x1UL << \fBCAN_TSR_TERR0_Pos\fP)"
0x00000008 
.SS "#define CAN_TSR_TERR0_Pos   (3U)"

.SS "#define CAN_TSR_TERR1   \fBCAN_TSR_TERR1_Msk\fP"
Transmission Error of Mailbox1 
.SS "#define CAN_TSR_TERR1_Msk   (0x1UL << \fBCAN_TSR_TERR1_Pos\fP)"
0x00000800 
.SS "#define CAN_TSR_TERR1_Pos   (11U)"

.SS "#define CAN_TSR_TERR2   \fBCAN_TSR_TERR2_Msk\fP"
Transmission Error of Mailbox 2 
.SS "#define CAN_TSR_TERR2_Msk   (0x1UL << \fBCAN_TSR_TERR2_Pos\fP)"
0x00080000 
.SS "#define CAN_TSR_TERR2_Pos   (19U)"

.SS "#define CAN_TSR_TME   \fBCAN_TSR_TME_Msk\fP"
TME[2:0] bits 
.SS "#define CAN_TSR_TME0   \fBCAN_TSR_TME0_Msk\fP"
Transmit Mailbox 0 Empty 
.SS "#define CAN_TSR_TME0_Msk   (0x1UL << \fBCAN_TSR_TME0_Pos\fP)"
0x04000000 
.SS "#define CAN_TSR_TME0_Pos   (26U)"

.SS "#define CAN_TSR_TME1   \fBCAN_TSR_TME1_Msk\fP"
Transmit Mailbox 1 Empty 
.SS "#define CAN_TSR_TME1_Msk   (0x1UL << \fBCAN_TSR_TME1_Pos\fP)"
0x08000000 
.SS "#define CAN_TSR_TME1_Pos   (27U)"

.SS "#define CAN_TSR_TME2   \fBCAN_TSR_TME2_Msk\fP"
Transmit Mailbox 2 Empty 
.SS "#define CAN_TSR_TME2_Msk   (0x1UL << \fBCAN_TSR_TME2_Pos\fP)"
0x10000000 
.SS "#define CAN_TSR_TME2_Pos   (28U)"

.SS "#define CAN_TSR_TME_Msk   (0x7UL << \fBCAN_TSR_TME_Pos\fP)"
0x1C000000 
.SS "#define CAN_TSR_TME_Pos   (26U)"

.SS "#define CAN_TSR_TXOK0   \fBCAN_TSR_TXOK0_Msk\fP"
Transmission OK of Mailbox0 
.SS "#define CAN_TSR_TXOK0_Msk   (0x1UL << \fBCAN_TSR_TXOK0_Pos\fP)"
0x00000002 
.SS "#define CAN_TSR_TXOK0_Pos   (1U)"

.SS "#define CAN_TSR_TXOK1   \fBCAN_TSR_TXOK1_Msk\fP"
Transmission OK of Mailbox1 
.SS "#define CAN_TSR_TXOK1_Msk   (0x1UL << \fBCAN_TSR_TXOK1_Pos\fP)"
0x00000200 
.SS "#define CAN_TSR_TXOK1_Pos   (9U)"

.SS "#define CAN_TSR_TXOK2   \fBCAN_TSR_TXOK2_Msk\fP"
Transmission OK of Mailbox 2 
.SS "#define CAN_TSR_TXOK2_Msk   (0x1UL << \fBCAN_TSR_TXOK2_Pos\fP)"
0x00020000 
.SS "#define CAN_TSR_TXOK2_Pos   (17U)"

.SS "#define CRC_CR_RESET   \fBCRC_CR_RESET_Msk\fP"
RESET bit 
.SS "#define CRC_CR_RESET_Msk   (0x1UL << \fBCRC_CR_RESET_Pos\fP)"
0x00000001 
.SS "#define CRC_CR_RESET_Pos   (0U)"

.SS "#define CRC_DR_DR   \fBCRC_DR_DR_Msk\fP"
Data register bits 
.SS "#define CRC_DR_DR_Msk   (0xFFFFFFFFUL << \fBCRC_DR_DR_Pos\fP)"
0xFFFFFFFF 
.SS "#define CRC_DR_DR_Pos   (0U)"

.SS "#define CRC_IDR_IDR   \fBCRC_IDR_IDR_Msk\fP"
General-purpose 8-bit data register bits 
.SS "#define CRC_IDR_IDR_Msk   (0xFFUL << \fBCRC_IDR_IDR_Pos\fP)"
0x000000FF 
.SS "#define CRC_IDR_IDR_Pos   (0U)"

.SS "#define DBGMCU_CR_DBG_CAN1_STOP   \fBDBGMCU_CR_DBG_CAN1_STOP_Msk\fP"
Debug CAN1 stopped when Core is halted 
.SS "#define DBGMCU_CR_DBG_CAN1_STOP_Msk   (0x1UL << \fBDBGMCU_CR_DBG_CAN1_STOP_Pos\fP)"
0x00004000 
.SS "#define DBGMCU_CR_DBG_CAN1_STOP_Pos   (14U)"

.SS "#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT   \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk\fP"
SMBUS timeout mode stopped when Core is halted 
.SS "#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk   (0x1UL << \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos\fP)"
0x00008000 
.SS "#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos   (15U)"

.SS "#define DBGMCU_CR_DBG_IWDG_STOP   \fBDBGMCU_CR_DBG_IWDG_STOP_Msk\fP"
Debug Independent Watchdog stopped when Core is halted 
.SS "#define DBGMCU_CR_DBG_IWDG_STOP_Msk   (0x1UL << \fBDBGMCU_CR_DBG_IWDG_STOP_Pos\fP)"
0x00000100 
.SS "#define DBGMCU_CR_DBG_IWDG_STOP_Pos   (8U)"

.SS "#define DBGMCU_CR_DBG_SLEEP   \fBDBGMCU_CR_DBG_SLEEP_Msk\fP"
Debug Sleep Mode 
.SS "#define DBGMCU_CR_DBG_SLEEP_Msk   (0x1UL << \fBDBGMCU_CR_DBG_SLEEP_Pos\fP)"
0x00000001 
.SS "#define DBGMCU_CR_DBG_SLEEP_Pos   (0U)"

.SS "#define DBGMCU_CR_DBG_STANDBY   \fBDBGMCU_CR_DBG_STANDBY_Msk\fP"
Debug Standby mode 
.SS "#define DBGMCU_CR_DBG_STANDBY_Msk   (0x1UL << \fBDBGMCU_CR_DBG_STANDBY_Pos\fP)"
0x00000004 
.SS "#define DBGMCU_CR_DBG_STANDBY_Pos   (2U)"

.SS "#define DBGMCU_CR_DBG_STOP   \fBDBGMCU_CR_DBG_STOP_Msk\fP"
Debug Stop Mode 
.SS "#define DBGMCU_CR_DBG_STOP_Msk   (0x1UL << \fBDBGMCU_CR_DBG_STOP_Pos\fP)"
0x00000002 
.SS "#define DBGMCU_CR_DBG_STOP_Pos   (1U)"

.SS "#define DBGMCU_CR_DBG_TIM1_STOP   \fBDBGMCU_CR_DBG_TIM1_STOP_Msk\fP"
TIM1 counter stopped when core is halted 
.SS "#define DBGMCU_CR_DBG_TIM1_STOP_Msk   (0x1UL << \fBDBGMCU_CR_DBG_TIM1_STOP_Pos\fP)"
0x00000400 
.SS "#define DBGMCU_CR_DBG_TIM1_STOP_Pos   (10U)"

.SS "#define DBGMCU_CR_DBG_TIM2_STOP   \fBDBGMCU_CR_DBG_TIM2_STOP_Msk\fP"
TIM2 counter stopped when core is halted 
.SS "#define DBGMCU_CR_DBG_TIM2_STOP_Msk   (0x1UL << \fBDBGMCU_CR_DBG_TIM2_STOP_Pos\fP)"
0x00000800 
.SS "#define DBGMCU_CR_DBG_TIM2_STOP_Pos   (11U)"

.SS "#define DBGMCU_CR_DBG_TIM3_STOP   \fBDBGMCU_CR_DBG_TIM3_STOP_Msk\fP"
TIM3 counter stopped when core is halted 
.SS "#define DBGMCU_CR_DBG_TIM3_STOP_Msk   (0x1UL << \fBDBGMCU_CR_DBG_TIM3_STOP_Pos\fP)"
0x00001000 
.SS "#define DBGMCU_CR_DBG_TIM3_STOP_Pos   (12U)"

.SS "#define DBGMCU_CR_DBG_WWDG_STOP   \fBDBGMCU_CR_DBG_WWDG_STOP_Msk\fP"
Debug Window Watchdog stopped when Core is halted 
.SS "#define DBGMCU_CR_DBG_WWDG_STOP_Msk   (0x1UL << \fBDBGMCU_CR_DBG_WWDG_STOP_Pos\fP)"
0x00000200 
.SS "#define DBGMCU_CR_DBG_WWDG_STOP_Pos   (9U)"

.SS "#define DBGMCU_CR_TRACE_IOEN   \fBDBGMCU_CR_TRACE_IOEN_Msk\fP"
Trace Pin Assignment Control 
.SS "#define DBGMCU_CR_TRACE_IOEN_Msk   (0x1UL << \fBDBGMCU_CR_TRACE_IOEN_Pos\fP)"
0x00000020 
.SS "#define DBGMCU_CR_TRACE_IOEN_Pos   (5U)"

.SS "#define DBGMCU_CR_TRACE_MODE   \fBDBGMCU_CR_TRACE_MODE_Msk\fP"
TRACE_MODE[1:0] bits (Trace Pin Assignment Control) 
.SS "#define DBGMCU_CR_TRACE_MODE_0   (0x1UL << \fBDBGMCU_CR_TRACE_MODE_Pos\fP)"
0x00000040 
.SS "#define DBGMCU_CR_TRACE_MODE_1   (0x2UL << \fBDBGMCU_CR_TRACE_MODE_Pos\fP)"
0x00000080 
.SS "#define DBGMCU_CR_TRACE_MODE_Msk   (0x3UL << \fBDBGMCU_CR_TRACE_MODE_Pos\fP)"
0x000000C0 
.SS "#define DBGMCU_CR_TRACE_MODE_Pos   (6U)"

.SS "#define DBGMCU_IDCODE_DEV_ID   \fBDBGMCU_IDCODE_DEV_ID_Msk\fP"
Device Identifier 
.SS "#define DBGMCU_IDCODE_DEV_ID_Msk   (0xFFFUL << \fBDBGMCU_IDCODE_DEV_ID_Pos\fP)"
0x00000FFF 
.SS "#define DBGMCU_IDCODE_DEV_ID_Pos   (0U)"

.SS "#define DBGMCU_IDCODE_REV_ID   \fBDBGMCU_IDCODE_REV_ID_Msk\fP"
REV_ID[15:0] bits (Revision Identifier) 
.SS "#define DBGMCU_IDCODE_REV_ID_0   (0x0001UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x00010000 
.SS "#define DBGMCU_IDCODE_REV_ID_1   (0x0002UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x00020000 
.SS "#define DBGMCU_IDCODE_REV_ID_10   (0x0400UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x04000000 
.SS "#define DBGMCU_IDCODE_REV_ID_11   (0x0800UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x08000000 
.SS "#define DBGMCU_IDCODE_REV_ID_12   (0x1000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x10000000 
.SS "#define DBGMCU_IDCODE_REV_ID_13   (0x2000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x20000000 
.SS "#define DBGMCU_IDCODE_REV_ID_14   (0x4000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x40000000 
.SS "#define DBGMCU_IDCODE_REV_ID_15   (0x8000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x80000000 
.SS "#define DBGMCU_IDCODE_REV_ID_2   (0x0004UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x00040000 
.SS "#define DBGMCU_IDCODE_REV_ID_3   (0x0008UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x00080000 
.SS "#define DBGMCU_IDCODE_REV_ID_4   (0x0010UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x00100000 
.SS "#define DBGMCU_IDCODE_REV_ID_5   (0x0020UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x00200000 
.SS "#define DBGMCU_IDCODE_REV_ID_6   (0x0040UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x00400000 
.SS "#define DBGMCU_IDCODE_REV_ID_7   (0x0080UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x00800000 
.SS "#define DBGMCU_IDCODE_REV_ID_8   (0x0100UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x01000000 
.SS "#define DBGMCU_IDCODE_REV_ID_9   (0x0200UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0x02000000 
.SS "#define DBGMCU_IDCODE_REV_ID_Msk   (0xFFFFUL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
0xFFFF0000 
.SS "#define DBGMCU_IDCODE_REV_ID_Pos   (16U)"

.SS "#define DMA_CCR_CIRC   \fBDMA_CCR_CIRC_Msk\fP"
Circular mode 
.SS "#define DMA_CCR_CIRC_Msk   (0x1UL << \fBDMA_CCR_CIRC_Pos\fP)"
0x00000020 
.SS "#define DMA_CCR_CIRC_Pos   (5U)"

.SS "#define DMA_CCR_DIR   \fBDMA_CCR_DIR_Msk\fP"
Data transfer direction 
.SS "#define DMA_CCR_DIR_Msk   (0x1UL << \fBDMA_CCR_DIR_Pos\fP)"
0x00000010 
.SS "#define DMA_CCR_DIR_Pos   (4U)"

.SS "#define DMA_CCR_EN   \fBDMA_CCR_EN_Msk\fP"
Channel enable 
.SS "#define DMA_CCR_EN_Msk   (0x1UL << \fBDMA_CCR_EN_Pos\fP)"
0x00000001 
.SS "#define DMA_CCR_EN_Pos   (0U)"

.SS "#define DMA_CCR_HTIE   \fBDMA_CCR_HTIE_Msk\fP"
Half Transfer interrupt enable 
.SS "#define DMA_CCR_HTIE_Msk   (0x1UL << \fBDMA_CCR_HTIE_Pos\fP)"
0x00000004 
.SS "#define DMA_CCR_HTIE_Pos   (2U)"

.SS "#define DMA_CCR_MEM2MEM   \fBDMA_CCR_MEM2MEM_Msk\fP"
Memory to memory mode 
.SS "#define DMA_CCR_MEM2MEM_Msk   (0x1UL << \fBDMA_CCR_MEM2MEM_Pos\fP)"
0x00004000 
.SS "#define DMA_CCR_MEM2MEM_Pos   (14U)"

.SS "#define DMA_CCR_MINC   \fBDMA_CCR_MINC_Msk\fP"
Memory increment mode 
.SS "#define DMA_CCR_MINC_Msk   (0x1UL << \fBDMA_CCR_MINC_Pos\fP)"
0x00000080 
.SS "#define DMA_CCR_MINC_Pos   (7U)"

.SS "#define DMA_CCR_MSIZE   \fBDMA_CCR_MSIZE_Msk\fP"
MSIZE[1:0] bits (Memory size) 
.SS "#define DMA_CCR_MSIZE_0   (0x1UL << \fBDMA_CCR_MSIZE_Pos\fP)"
0x00000400 
.SS "#define DMA_CCR_MSIZE_1   (0x2UL << \fBDMA_CCR_MSIZE_Pos\fP)"
0x00000800 
.SS "#define DMA_CCR_MSIZE_Msk   (0x3UL << \fBDMA_CCR_MSIZE_Pos\fP)"
0x00000C00 
.SS "#define DMA_CCR_MSIZE_Pos   (10U)"

.SS "#define DMA_CCR_PINC   \fBDMA_CCR_PINC_Msk\fP"
Peripheral increment mode 
.SS "#define DMA_CCR_PINC_Msk   (0x1UL << \fBDMA_CCR_PINC_Pos\fP)"
0x00000040 
.SS "#define DMA_CCR_PINC_Pos   (6U)"

.SS "#define DMA_CCR_PL   \fBDMA_CCR_PL_Msk\fP"
PL[1:0] bits(Channel Priority level) 
.SS "#define DMA_CCR_PL_0   (0x1UL << \fBDMA_CCR_PL_Pos\fP)"
0x00001000 
.SS "#define DMA_CCR_PL_1   (0x2UL << \fBDMA_CCR_PL_Pos\fP)"
0x00002000 
.SS "#define DMA_CCR_PL_Msk   (0x3UL << \fBDMA_CCR_PL_Pos\fP)"
0x00003000 
.SS "#define DMA_CCR_PL_Pos   (12U)"

.SS "#define DMA_CCR_PSIZE   \fBDMA_CCR_PSIZE_Msk\fP"
PSIZE[1:0] bits (Peripheral size) 
.SS "#define DMA_CCR_PSIZE_0   (0x1UL << \fBDMA_CCR_PSIZE_Pos\fP)"
0x00000100 
.SS "#define DMA_CCR_PSIZE_1   (0x2UL << \fBDMA_CCR_PSIZE_Pos\fP)"
0x00000200 
.SS "#define DMA_CCR_PSIZE_Msk   (0x3UL << \fBDMA_CCR_PSIZE_Pos\fP)"
0x00000300 
.SS "#define DMA_CCR_PSIZE_Pos   (8U)"

.SS "#define DMA_CCR_TCIE   \fBDMA_CCR_TCIE_Msk\fP"
Transfer complete interrupt enable 
.SS "#define DMA_CCR_TCIE_Msk   (0x1UL << \fBDMA_CCR_TCIE_Pos\fP)"
0x00000002 
.SS "#define DMA_CCR_TCIE_Pos   (1U)"

.SS "#define DMA_CCR_TEIE   \fBDMA_CCR_TEIE_Msk\fP"
Transfer error interrupt enable 
.SS "#define DMA_CCR_TEIE_Msk   (0x1UL << \fBDMA_CCR_TEIE_Pos\fP)"
0x00000008 
.SS "#define DMA_CCR_TEIE_Pos   (3U)"

.SS "#define DMA_CMAR_MA   \fBDMA_CMAR_MA_Msk\fP"
Memory Address 
.SS "#define DMA_CMAR_MA_Msk   (0xFFFFFFFFUL << \fBDMA_CMAR_MA_Pos\fP)"
0xFFFFFFFF 
.SS "#define DMA_CMAR_MA_Pos   (0U)"

.SS "#define DMA_CNDTR_NDT   \fBDMA_CNDTR_NDT_Msk\fP"
Number of data to Transfer 
.SS "#define DMA_CNDTR_NDT_Msk   (0xFFFFUL << \fBDMA_CNDTR_NDT_Pos\fP)"
0x0000FFFF 
.SS "#define DMA_CNDTR_NDT_Pos   (0U)"

.SS "#define DMA_CPAR_PA   \fBDMA_CPAR_PA_Msk\fP"
Peripheral Address 
.SS "#define DMA_CPAR_PA_Msk   (0xFFFFFFFFUL << \fBDMA_CPAR_PA_Pos\fP)"
0xFFFFFFFF 
.SS "#define DMA_CPAR_PA_Pos   (0U)"

.SS "#define DMA_IFCR_CGIF1   \fBDMA_IFCR_CGIF1_Msk\fP"
Channel 1 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF1_Msk   (0x1UL << \fBDMA_IFCR_CGIF1_Pos\fP)"
0x00000001 
.SS "#define DMA_IFCR_CGIF1_Pos   (0U)"

.SS "#define DMA_IFCR_CGIF2   \fBDMA_IFCR_CGIF2_Msk\fP"
Channel 2 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF2_Msk   (0x1UL << \fBDMA_IFCR_CGIF2_Pos\fP)"
0x00000010 
.SS "#define DMA_IFCR_CGIF2_Pos   (4U)"

.SS "#define DMA_IFCR_CGIF3   \fBDMA_IFCR_CGIF3_Msk\fP"
Channel 3 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF3_Msk   (0x1UL << \fBDMA_IFCR_CGIF3_Pos\fP)"
0x00000100 
.SS "#define DMA_IFCR_CGIF3_Pos   (8U)"

.SS "#define DMA_IFCR_CGIF4   \fBDMA_IFCR_CGIF4_Msk\fP"
Channel 4 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF4_Msk   (0x1UL << \fBDMA_IFCR_CGIF4_Pos\fP)"
0x00001000 
.SS "#define DMA_IFCR_CGIF4_Pos   (12U)"

.SS "#define DMA_IFCR_CGIF5   \fBDMA_IFCR_CGIF5_Msk\fP"
Channel 5 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF5_Msk   (0x1UL << \fBDMA_IFCR_CGIF5_Pos\fP)"
0x00010000 
.SS "#define DMA_IFCR_CGIF5_Pos   (16U)"

.SS "#define DMA_IFCR_CGIF6   \fBDMA_IFCR_CGIF6_Msk\fP"
Channel 6 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF6_Msk   (0x1UL << \fBDMA_IFCR_CGIF6_Pos\fP)"
0x00100000 
.SS "#define DMA_IFCR_CGIF6_Pos   (20U)"

.SS "#define DMA_IFCR_CGIF7   \fBDMA_IFCR_CGIF7_Msk\fP"
Channel 7 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF7_Msk   (0x1UL << \fBDMA_IFCR_CGIF7_Pos\fP)"
0x01000000 
.SS "#define DMA_IFCR_CGIF7_Pos   (24U)"

.SS "#define DMA_IFCR_CHTIF1   \fBDMA_IFCR_CHTIF1_Msk\fP"
Channel 1 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF1_Msk   (0x1UL << \fBDMA_IFCR_CHTIF1_Pos\fP)"
0x00000004 
.SS "#define DMA_IFCR_CHTIF1_Pos   (2U)"

.SS "#define DMA_IFCR_CHTIF2   \fBDMA_IFCR_CHTIF2_Msk\fP"
Channel 2 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF2_Msk   (0x1UL << \fBDMA_IFCR_CHTIF2_Pos\fP)"
0x00000040 
.SS "#define DMA_IFCR_CHTIF2_Pos   (6U)"

.SS "#define DMA_IFCR_CHTIF3   \fBDMA_IFCR_CHTIF3_Msk\fP"
Channel 3 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF3_Msk   (0x1UL << \fBDMA_IFCR_CHTIF3_Pos\fP)"
0x00000400 
.SS "#define DMA_IFCR_CHTIF3_Pos   (10U)"

.SS "#define DMA_IFCR_CHTIF4   \fBDMA_IFCR_CHTIF4_Msk\fP"
Channel 4 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF4_Msk   (0x1UL << \fBDMA_IFCR_CHTIF4_Pos\fP)"
0x00004000 
.SS "#define DMA_IFCR_CHTIF4_Pos   (14U)"

.SS "#define DMA_IFCR_CHTIF5   \fBDMA_IFCR_CHTIF5_Msk\fP"
Channel 5 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF5_Msk   (0x1UL << \fBDMA_IFCR_CHTIF5_Pos\fP)"
0x00040000 
.SS "#define DMA_IFCR_CHTIF5_Pos   (18U)"

.SS "#define DMA_IFCR_CHTIF6   \fBDMA_IFCR_CHTIF6_Msk\fP"
Channel 6 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF6_Msk   (0x1UL << \fBDMA_IFCR_CHTIF6_Pos\fP)"
0x00400000 
.SS "#define DMA_IFCR_CHTIF6_Pos   (22U)"

.SS "#define DMA_IFCR_CHTIF7   \fBDMA_IFCR_CHTIF7_Msk\fP"
Channel 7 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF7_Msk   (0x1UL << \fBDMA_IFCR_CHTIF7_Pos\fP)"
0x04000000 
.SS "#define DMA_IFCR_CHTIF7_Pos   (26U)"

.SS "#define DMA_IFCR_CTCIF1   \fBDMA_IFCR_CTCIF1_Msk\fP"
Channel 1 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF1_Msk   (0x1UL << \fBDMA_IFCR_CTCIF1_Pos\fP)"
0x00000002 
.SS "#define DMA_IFCR_CTCIF1_Pos   (1U)"

.SS "#define DMA_IFCR_CTCIF2   \fBDMA_IFCR_CTCIF2_Msk\fP"
Channel 2 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF2_Msk   (0x1UL << \fBDMA_IFCR_CTCIF2_Pos\fP)"
0x00000020 
.SS "#define DMA_IFCR_CTCIF2_Pos   (5U)"

.SS "#define DMA_IFCR_CTCIF3   \fBDMA_IFCR_CTCIF3_Msk\fP"
Channel 3 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF3_Msk   (0x1UL << \fBDMA_IFCR_CTCIF3_Pos\fP)"
0x00000200 
.SS "#define DMA_IFCR_CTCIF3_Pos   (9U)"

.SS "#define DMA_IFCR_CTCIF4   \fBDMA_IFCR_CTCIF4_Msk\fP"
Channel 4 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF4_Msk   (0x1UL << \fBDMA_IFCR_CTCIF4_Pos\fP)"
0x00002000 
.SS "#define DMA_IFCR_CTCIF4_Pos   (13U)"

.SS "#define DMA_IFCR_CTCIF5   \fBDMA_IFCR_CTCIF5_Msk\fP"
Channel 5 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF5_Msk   (0x1UL << \fBDMA_IFCR_CTCIF5_Pos\fP)"
0x00020000 
.SS "#define DMA_IFCR_CTCIF5_Pos   (17U)"

.SS "#define DMA_IFCR_CTCIF6   \fBDMA_IFCR_CTCIF6_Msk\fP"
Channel 6 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF6_Msk   (0x1UL << \fBDMA_IFCR_CTCIF6_Pos\fP)"
0x00200000 
.SS "#define DMA_IFCR_CTCIF6_Pos   (21U)"

.SS "#define DMA_IFCR_CTCIF7   \fBDMA_IFCR_CTCIF7_Msk\fP"
Channel 7 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF7_Msk   (0x1UL << \fBDMA_IFCR_CTCIF7_Pos\fP)"
0x02000000 
.SS "#define DMA_IFCR_CTCIF7_Pos   (25U)"

.SS "#define DMA_IFCR_CTEIF1   \fBDMA_IFCR_CTEIF1_Msk\fP"
Channel 1 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF1_Msk   (0x1UL << \fBDMA_IFCR_CTEIF1_Pos\fP)"
0x00000008 
.SS "#define DMA_IFCR_CTEIF1_Pos   (3U)"

.SS "#define DMA_IFCR_CTEIF2   \fBDMA_IFCR_CTEIF2_Msk\fP"
Channel 2 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF2_Msk   (0x1UL << \fBDMA_IFCR_CTEIF2_Pos\fP)"
0x00000080 
.SS "#define DMA_IFCR_CTEIF2_Pos   (7U)"

.SS "#define DMA_IFCR_CTEIF3   \fBDMA_IFCR_CTEIF3_Msk\fP"
Channel 3 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF3_Msk   (0x1UL << \fBDMA_IFCR_CTEIF3_Pos\fP)"
0x00000800 
.SS "#define DMA_IFCR_CTEIF3_Pos   (11U)"

.SS "#define DMA_IFCR_CTEIF4   \fBDMA_IFCR_CTEIF4_Msk\fP"
Channel 4 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF4_Msk   (0x1UL << \fBDMA_IFCR_CTEIF4_Pos\fP)"
0x00008000 
.SS "#define DMA_IFCR_CTEIF4_Pos   (15U)"

.SS "#define DMA_IFCR_CTEIF5   \fBDMA_IFCR_CTEIF5_Msk\fP"
Channel 5 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF5_Msk   (0x1UL << \fBDMA_IFCR_CTEIF5_Pos\fP)"
0x00080000 
.SS "#define DMA_IFCR_CTEIF5_Pos   (19U)"

.SS "#define DMA_IFCR_CTEIF6   \fBDMA_IFCR_CTEIF6_Msk\fP"
Channel 6 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF6_Msk   (0x1UL << \fBDMA_IFCR_CTEIF6_Pos\fP)"
0x00800000 
.SS "#define DMA_IFCR_CTEIF6_Pos   (23U)"

.SS "#define DMA_IFCR_CTEIF7   \fBDMA_IFCR_CTEIF7_Msk\fP"
Channel 7 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF7_Msk   (0x1UL << \fBDMA_IFCR_CTEIF7_Pos\fP)"
0x08000000 
.SS "#define DMA_IFCR_CTEIF7_Pos   (27U)"

.SS "#define DMA_ISR_GIF1   \fBDMA_ISR_GIF1_Msk\fP"
Channel 1 Global interrupt flag 
.SS "#define DMA_ISR_GIF1_Msk   (0x1UL << \fBDMA_ISR_GIF1_Pos\fP)"
0x00000001 
.SS "#define DMA_ISR_GIF1_Pos   (0U)"

.SS "#define DMA_ISR_GIF2   \fBDMA_ISR_GIF2_Msk\fP"
Channel 2 Global interrupt flag 
.SS "#define DMA_ISR_GIF2_Msk   (0x1UL << \fBDMA_ISR_GIF2_Pos\fP)"
0x00000010 
.SS "#define DMA_ISR_GIF2_Pos   (4U)"

.SS "#define DMA_ISR_GIF3   \fBDMA_ISR_GIF3_Msk\fP"
Channel 3 Global interrupt flag 
.SS "#define DMA_ISR_GIF3_Msk   (0x1UL << \fBDMA_ISR_GIF3_Pos\fP)"
0x00000100 
.SS "#define DMA_ISR_GIF3_Pos   (8U)"

.SS "#define DMA_ISR_GIF4   \fBDMA_ISR_GIF4_Msk\fP"
Channel 4 Global interrupt flag 
.SS "#define DMA_ISR_GIF4_Msk   (0x1UL << \fBDMA_ISR_GIF4_Pos\fP)"
0x00001000 
.SS "#define DMA_ISR_GIF4_Pos   (12U)"

.SS "#define DMA_ISR_GIF5   \fBDMA_ISR_GIF5_Msk\fP"
Channel 5 Global interrupt flag 
.SS "#define DMA_ISR_GIF5_Msk   (0x1UL << \fBDMA_ISR_GIF5_Pos\fP)"
0x00010000 
.SS "#define DMA_ISR_GIF5_Pos   (16U)"

.SS "#define DMA_ISR_GIF6   \fBDMA_ISR_GIF6_Msk\fP"
Channel 6 Global interrupt flag 
.SS "#define DMA_ISR_GIF6_Msk   (0x1UL << \fBDMA_ISR_GIF6_Pos\fP)"
0x00100000 
.SS "#define DMA_ISR_GIF6_Pos   (20U)"

.SS "#define DMA_ISR_GIF7   \fBDMA_ISR_GIF7_Msk\fP"
Channel 7 Global interrupt flag 
.SS "#define DMA_ISR_GIF7_Msk   (0x1UL << \fBDMA_ISR_GIF7_Pos\fP)"
0x01000000 
.SS "#define DMA_ISR_GIF7_Pos   (24U)"

.SS "#define DMA_ISR_HTIF1   \fBDMA_ISR_HTIF1_Msk\fP"
Channel 1 Half Transfer flag 
.SS "#define DMA_ISR_HTIF1_Msk   (0x1UL << \fBDMA_ISR_HTIF1_Pos\fP)"
0x00000004 
.SS "#define DMA_ISR_HTIF1_Pos   (2U)"

.SS "#define DMA_ISR_HTIF2   \fBDMA_ISR_HTIF2_Msk\fP"
Channel 2 Half Transfer flag 
.SS "#define DMA_ISR_HTIF2_Msk   (0x1UL << \fBDMA_ISR_HTIF2_Pos\fP)"
0x00000040 
.SS "#define DMA_ISR_HTIF2_Pos   (6U)"

.SS "#define DMA_ISR_HTIF3   \fBDMA_ISR_HTIF3_Msk\fP"
Channel 3 Half Transfer flag 
.SS "#define DMA_ISR_HTIF3_Msk   (0x1UL << \fBDMA_ISR_HTIF3_Pos\fP)"
0x00000400 
.SS "#define DMA_ISR_HTIF3_Pos   (10U)"

.SS "#define DMA_ISR_HTIF4   \fBDMA_ISR_HTIF4_Msk\fP"
Channel 4 Half Transfer flag 
.SS "#define DMA_ISR_HTIF4_Msk   (0x1UL << \fBDMA_ISR_HTIF4_Pos\fP)"
0x00004000 
.SS "#define DMA_ISR_HTIF4_Pos   (14U)"

.SS "#define DMA_ISR_HTIF5   \fBDMA_ISR_HTIF5_Msk\fP"
Channel 5 Half Transfer flag 
.SS "#define DMA_ISR_HTIF5_Msk   (0x1UL << \fBDMA_ISR_HTIF5_Pos\fP)"
0x00040000 
.SS "#define DMA_ISR_HTIF5_Pos   (18U)"

.SS "#define DMA_ISR_HTIF6   \fBDMA_ISR_HTIF6_Msk\fP"
Channel 6 Half Transfer flag 
.SS "#define DMA_ISR_HTIF6_Msk   (0x1UL << \fBDMA_ISR_HTIF6_Pos\fP)"
0x00400000 
.SS "#define DMA_ISR_HTIF6_Pos   (22U)"

.SS "#define DMA_ISR_HTIF7   \fBDMA_ISR_HTIF7_Msk\fP"
Channel 7 Half Transfer flag 
.SS "#define DMA_ISR_HTIF7_Msk   (0x1UL << \fBDMA_ISR_HTIF7_Pos\fP)"
0x04000000 
.SS "#define DMA_ISR_HTIF7_Pos   (26U)"

.SS "#define DMA_ISR_TCIF1   \fBDMA_ISR_TCIF1_Msk\fP"
Channel 1 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF1_Msk   (0x1UL << \fBDMA_ISR_TCIF1_Pos\fP)"
0x00000002 
.SS "#define DMA_ISR_TCIF1_Pos   (1U)"

.SS "#define DMA_ISR_TCIF2   \fBDMA_ISR_TCIF2_Msk\fP"
Channel 2 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF2_Msk   (0x1UL << \fBDMA_ISR_TCIF2_Pos\fP)"
0x00000020 
.SS "#define DMA_ISR_TCIF2_Pos   (5U)"

.SS "#define DMA_ISR_TCIF3   \fBDMA_ISR_TCIF3_Msk\fP"
Channel 3 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF3_Msk   (0x1UL << \fBDMA_ISR_TCIF3_Pos\fP)"
0x00000200 
.SS "#define DMA_ISR_TCIF3_Pos   (9U)"

.SS "#define DMA_ISR_TCIF4   \fBDMA_ISR_TCIF4_Msk\fP"
Channel 4 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF4_Msk   (0x1UL << \fBDMA_ISR_TCIF4_Pos\fP)"
0x00002000 
.SS "#define DMA_ISR_TCIF4_Pos   (13U)"

.SS "#define DMA_ISR_TCIF5   \fBDMA_ISR_TCIF5_Msk\fP"
Channel 5 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF5_Msk   (0x1UL << \fBDMA_ISR_TCIF5_Pos\fP)"
0x00020000 
.SS "#define DMA_ISR_TCIF5_Pos   (17U)"

.SS "#define DMA_ISR_TCIF6   \fBDMA_ISR_TCIF6_Msk\fP"
Channel 6 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF6_Msk   (0x1UL << \fBDMA_ISR_TCIF6_Pos\fP)"
0x00200000 
.SS "#define DMA_ISR_TCIF6_Pos   (21U)"

.SS "#define DMA_ISR_TCIF7   \fBDMA_ISR_TCIF7_Msk\fP"
Channel 7 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF7_Msk   (0x1UL << \fBDMA_ISR_TCIF7_Pos\fP)"
0x02000000 
.SS "#define DMA_ISR_TCIF7_Pos   (25U)"

.SS "#define DMA_ISR_TEIF1   \fBDMA_ISR_TEIF1_Msk\fP"
Channel 1 Transfer Error flag 
.SS "#define DMA_ISR_TEIF1_Msk   (0x1UL << \fBDMA_ISR_TEIF1_Pos\fP)"
0x00000008 
.SS "#define DMA_ISR_TEIF1_Pos   (3U)"

.SS "#define DMA_ISR_TEIF2   \fBDMA_ISR_TEIF2_Msk\fP"
Channel 2 Transfer Error flag 
.SS "#define DMA_ISR_TEIF2_Msk   (0x1UL << \fBDMA_ISR_TEIF2_Pos\fP)"
0x00000080 
.SS "#define DMA_ISR_TEIF2_Pos   (7U)"

.SS "#define DMA_ISR_TEIF3   \fBDMA_ISR_TEIF3_Msk\fP"
Channel 3 Transfer Error flag 
.SS "#define DMA_ISR_TEIF3_Msk   (0x1UL << \fBDMA_ISR_TEIF3_Pos\fP)"
0x00000800 
.SS "#define DMA_ISR_TEIF3_Pos   (11U)"

.SS "#define DMA_ISR_TEIF4   \fBDMA_ISR_TEIF4_Msk\fP"
Channel 4 Transfer Error flag 
.SS "#define DMA_ISR_TEIF4_Msk   (0x1UL << \fBDMA_ISR_TEIF4_Pos\fP)"
0x00008000 
.SS "#define DMA_ISR_TEIF4_Pos   (15U)"

.SS "#define DMA_ISR_TEIF5   \fBDMA_ISR_TEIF5_Msk\fP"
Channel 5 Transfer Error flag 
.SS "#define DMA_ISR_TEIF5_Msk   (0x1UL << \fBDMA_ISR_TEIF5_Pos\fP)"
0x00080000 
.SS "#define DMA_ISR_TEIF5_Pos   (19U)"

.SS "#define DMA_ISR_TEIF6   \fBDMA_ISR_TEIF6_Msk\fP"
Channel 6 Transfer Error flag 
.SS "#define DMA_ISR_TEIF6_Msk   (0x1UL << \fBDMA_ISR_TEIF6_Pos\fP)"
0x00800000 
.SS "#define DMA_ISR_TEIF6_Pos   (23U)"

.SS "#define DMA_ISR_TEIF7   \fBDMA_ISR_TEIF7_Msk\fP"
Channel 7 Transfer Error flag 
.SS "#define DMA_ISR_TEIF7_Msk   (0x1UL << \fBDMA_ISR_TEIF7_Pos\fP)"
0x08000000 
.SS "#define DMA_ISR_TEIF7_Pos   (27U)"

.SS "#define EXTI_EMR_EM0   \fBEXTI_EMR_MR0\fP"

.SS "#define EXTI_EMR_EM1   \fBEXTI_EMR_MR1\fP"

.SS "#define EXTI_EMR_EM10   \fBEXTI_EMR_MR10\fP"

.SS "#define EXTI_EMR_EM11   \fBEXTI_EMR_MR11\fP"

.SS "#define EXTI_EMR_EM12   \fBEXTI_EMR_MR12\fP"

.SS "#define EXTI_EMR_EM13   \fBEXTI_EMR_MR13\fP"

.SS "#define EXTI_EMR_EM14   \fBEXTI_EMR_MR14\fP"

.SS "#define EXTI_EMR_EM15   \fBEXTI_EMR_MR15\fP"

.SS "#define EXTI_EMR_EM16   \fBEXTI_EMR_MR16\fP"

.SS "#define EXTI_EMR_EM17   \fBEXTI_EMR_MR17\fP"

.SS "#define EXTI_EMR_EM18   \fBEXTI_EMR_MR18\fP"

.SS "#define EXTI_EMR_EM2   \fBEXTI_EMR_MR2\fP"

.SS "#define EXTI_EMR_EM3   \fBEXTI_EMR_MR3\fP"

.SS "#define EXTI_EMR_EM4   \fBEXTI_EMR_MR4\fP"

.SS "#define EXTI_EMR_EM5   \fBEXTI_EMR_MR5\fP"

.SS "#define EXTI_EMR_EM6   \fBEXTI_EMR_MR6\fP"

.SS "#define EXTI_EMR_EM7   \fBEXTI_EMR_MR7\fP"

.SS "#define EXTI_EMR_EM8   \fBEXTI_EMR_MR8\fP"

.SS "#define EXTI_EMR_EM9   \fBEXTI_EMR_MR9\fP"

.SS "#define EXTI_EMR_MR0   \fBEXTI_EMR_MR0_Msk\fP"
Event Mask on line 0 
.SS "#define EXTI_EMR_MR0_Msk   (0x1UL << \fBEXTI_EMR_MR0_Pos\fP)"
0x00000001 
.SS "#define EXTI_EMR_MR0_Pos   (0U)"

.SS "#define EXTI_EMR_MR1   \fBEXTI_EMR_MR1_Msk\fP"
Event Mask on line 1 
.SS "#define EXTI_EMR_MR10   \fBEXTI_EMR_MR10_Msk\fP"
Event Mask on line 10 
.SS "#define EXTI_EMR_MR10_Msk   (0x1UL << \fBEXTI_EMR_MR10_Pos\fP)"
0x00000400 
.SS "#define EXTI_EMR_MR10_Pos   (10U)"

.SS "#define EXTI_EMR_MR11   \fBEXTI_EMR_MR11_Msk\fP"
Event Mask on line 11 
.SS "#define EXTI_EMR_MR11_Msk   (0x1UL << \fBEXTI_EMR_MR11_Pos\fP)"
0x00000800 
.SS "#define EXTI_EMR_MR11_Pos   (11U)"

.SS "#define EXTI_EMR_MR12   \fBEXTI_EMR_MR12_Msk\fP"
Event Mask on line 12 
.SS "#define EXTI_EMR_MR12_Msk   (0x1UL << \fBEXTI_EMR_MR12_Pos\fP)"
0x00001000 
.SS "#define EXTI_EMR_MR12_Pos   (12U)"

.SS "#define EXTI_EMR_MR13   \fBEXTI_EMR_MR13_Msk\fP"
Event Mask on line 13 
.SS "#define EXTI_EMR_MR13_Msk   (0x1UL << \fBEXTI_EMR_MR13_Pos\fP)"
0x00002000 
.SS "#define EXTI_EMR_MR13_Pos   (13U)"

.SS "#define EXTI_EMR_MR14   \fBEXTI_EMR_MR14_Msk\fP"
Event Mask on line 14 
.SS "#define EXTI_EMR_MR14_Msk   (0x1UL << \fBEXTI_EMR_MR14_Pos\fP)"
0x00004000 
.SS "#define EXTI_EMR_MR14_Pos   (14U)"

.SS "#define EXTI_EMR_MR15   \fBEXTI_EMR_MR15_Msk\fP"
Event Mask on line 15 
.SS "#define EXTI_EMR_MR15_Msk   (0x1UL << \fBEXTI_EMR_MR15_Pos\fP)"
0x00008000 
.SS "#define EXTI_EMR_MR15_Pos   (15U)"

.SS "#define EXTI_EMR_MR16   \fBEXTI_EMR_MR16_Msk\fP"
Event Mask on line 16 
.SS "#define EXTI_EMR_MR16_Msk   (0x1UL << \fBEXTI_EMR_MR16_Pos\fP)"
0x00010000 
.SS "#define EXTI_EMR_MR16_Pos   (16U)"

.SS "#define EXTI_EMR_MR17   \fBEXTI_EMR_MR17_Msk\fP"
Event Mask on line 17 
.SS "#define EXTI_EMR_MR17_Msk   (0x1UL << \fBEXTI_EMR_MR17_Pos\fP)"
0x00020000 
.SS "#define EXTI_EMR_MR17_Pos   (17U)"

.SS "#define EXTI_EMR_MR18   \fBEXTI_EMR_MR18_Msk\fP"
Event Mask on line 18 
.SS "#define EXTI_EMR_MR18_Msk   (0x1UL << \fBEXTI_EMR_MR18_Pos\fP)"
0x00040000 
.SS "#define EXTI_EMR_MR18_Pos   (18U)"

.SS "#define EXTI_EMR_MR1_Msk   (0x1UL << \fBEXTI_EMR_MR1_Pos\fP)"
0x00000002 
.SS "#define EXTI_EMR_MR1_Pos   (1U)"

.SS "#define EXTI_EMR_MR2   \fBEXTI_EMR_MR2_Msk\fP"
Event Mask on line 2 
.SS "#define EXTI_EMR_MR2_Msk   (0x1UL << \fBEXTI_EMR_MR2_Pos\fP)"
0x00000004 
.SS "#define EXTI_EMR_MR2_Pos   (2U)"

.SS "#define EXTI_EMR_MR3   \fBEXTI_EMR_MR3_Msk\fP"
Event Mask on line 3 
.SS "#define EXTI_EMR_MR3_Msk   (0x1UL << \fBEXTI_EMR_MR3_Pos\fP)"
0x00000008 
.SS "#define EXTI_EMR_MR3_Pos   (3U)"

.SS "#define EXTI_EMR_MR4   \fBEXTI_EMR_MR4_Msk\fP"
Event Mask on line 4 
.SS "#define EXTI_EMR_MR4_Msk   (0x1UL << \fBEXTI_EMR_MR4_Pos\fP)"
0x00000010 
.SS "#define EXTI_EMR_MR4_Pos   (4U)"

.SS "#define EXTI_EMR_MR5   \fBEXTI_EMR_MR5_Msk\fP"
Event Mask on line 5 
.SS "#define EXTI_EMR_MR5_Msk   (0x1UL << \fBEXTI_EMR_MR5_Pos\fP)"
0x00000020 
.SS "#define EXTI_EMR_MR5_Pos   (5U)"

.SS "#define EXTI_EMR_MR6   \fBEXTI_EMR_MR6_Msk\fP"
Event Mask on line 6 
.SS "#define EXTI_EMR_MR6_Msk   (0x1UL << \fBEXTI_EMR_MR6_Pos\fP)"
0x00000040 
.SS "#define EXTI_EMR_MR6_Pos   (6U)"

.SS "#define EXTI_EMR_MR7   \fBEXTI_EMR_MR7_Msk\fP"
Event Mask on line 7 
.SS "#define EXTI_EMR_MR7_Msk   (0x1UL << \fBEXTI_EMR_MR7_Pos\fP)"
0x00000080 
.SS "#define EXTI_EMR_MR7_Pos   (7U)"

.SS "#define EXTI_EMR_MR8   \fBEXTI_EMR_MR8_Msk\fP"
Event Mask on line 8 
.SS "#define EXTI_EMR_MR8_Msk   (0x1UL << \fBEXTI_EMR_MR8_Pos\fP)"
0x00000100 
.SS "#define EXTI_EMR_MR8_Pos   (8U)"

.SS "#define EXTI_EMR_MR9   \fBEXTI_EMR_MR9_Msk\fP"
Event Mask on line 9 
.SS "#define EXTI_EMR_MR9_Msk   (0x1UL << \fBEXTI_EMR_MR9_Pos\fP)"
0x00000200 
.SS "#define EXTI_EMR_MR9_Pos   (9U)"

.SS "#define EXTI_FTSR_FT0   \fBEXTI_FTSR_TR0\fP"

.SS "#define EXTI_FTSR_FT1   \fBEXTI_FTSR_TR1\fP"

.SS "#define EXTI_FTSR_FT10   \fBEXTI_FTSR_TR10\fP"

.SS "#define EXTI_FTSR_FT11   \fBEXTI_FTSR_TR11\fP"

.SS "#define EXTI_FTSR_FT12   \fBEXTI_FTSR_TR12\fP"

.SS "#define EXTI_FTSR_FT13   \fBEXTI_FTSR_TR13\fP"

.SS "#define EXTI_FTSR_FT14   \fBEXTI_FTSR_TR14\fP"

.SS "#define EXTI_FTSR_FT15   \fBEXTI_FTSR_TR15\fP"

.SS "#define EXTI_FTSR_FT16   \fBEXTI_FTSR_TR16\fP"

.SS "#define EXTI_FTSR_FT17   \fBEXTI_FTSR_TR17\fP"

.SS "#define EXTI_FTSR_FT18   \fBEXTI_FTSR_TR18\fP"

.SS "#define EXTI_FTSR_FT2   \fBEXTI_FTSR_TR2\fP"

.SS "#define EXTI_FTSR_FT3   \fBEXTI_FTSR_TR3\fP"

.SS "#define EXTI_FTSR_FT4   \fBEXTI_FTSR_TR4\fP"

.SS "#define EXTI_FTSR_FT5   \fBEXTI_FTSR_TR5\fP"

.SS "#define EXTI_FTSR_FT6   \fBEXTI_FTSR_TR6\fP"

.SS "#define EXTI_FTSR_FT7   \fBEXTI_FTSR_TR7\fP"

.SS "#define EXTI_FTSR_FT8   \fBEXTI_FTSR_TR8\fP"

.SS "#define EXTI_FTSR_FT9   \fBEXTI_FTSR_TR9\fP"

.SS "#define EXTI_FTSR_TR0   \fBEXTI_FTSR_TR0_Msk\fP"
Falling trigger event configuration bit of line 0 
.SS "#define EXTI_FTSR_TR0_Msk   (0x1UL << \fBEXTI_FTSR_TR0_Pos\fP)"
0x00000001 
.SS "#define EXTI_FTSR_TR0_Pos   (0U)"

.SS "#define EXTI_FTSR_TR1   \fBEXTI_FTSR_TR1_Msk\fP"
Falling trigger event configuration bit of line 1 
.SS "#define EXTI_FTSR_TR10   \fBEXTI_FTSR_TR10_Msk\fP"
Falling trigger event configuration bit of line 10 
.SS "#define EXTI_FTSR_TR10_Msk   (0x1UL << \fBEXTI_FTSR_TR10_Pos\fP)"
0x00000400 
.SS "#define EXTI_FTSR_TR10_Pos   (10U)"

.SS "#define EXTI_FTSR_TR11   \fBEXTI_FTSR_TR11_Msk\fP"
Falling trigger event configuration bit of line 11 
.SS "#define EXTI_FTSR_TR11_Msk   (0x1UL << \fBEXTI_FTSR_TR11_Pos\fP)"
0x00000800 
.SS "#define EXTI_FTSR_TR11_Pos   (11U)"

.SS "#define EXTI_FTSR_TR12   \fBEXTI_FTSR_TR12_Msk\fP"
Falling trigger event configuration bit of line 12 
.SS "#define EXTI_FTSR_TR12_Msk   (0x1UL << \fBEXTI_FTSR_TR12_Pos\fP)"
0x00001000 
.SS "#define EXTI_FTSR_TR12_Pos   (12U)"

.SS "#define EXTI_FTSR_TR13   \fBEXTI_FTSR_TR13_Msk\fP"
Falling trigger event configuration bit of line 13 
.SS "#define EXTI_FTSR_TR13_Msk   (0x1UL << \fBEXTI_FTSR_TR13_Pos\fP)"
0x00002000 
.SS "#define EXTI_FTSR_TR13_Pos   (13U)"

.SS "#define EXTI_FTSR_TR14   \fBEXTI_FTSR_TR14_Msk\fP"
Falling trigger event configuration bit of line 14 
.SS "#define EXTI_FTSR_TR14_Msk   (0x1UL << \fBEXTI_FTSR_TR14_Pos\fP)"
0x00004000 
.SS "#define EXTI_FTSR_TR14_Pos   (14U)"

.SS "#define EXTI_FTSR_TR15   \fBEXTI_FTSR_TR15_Msk\fP"
Falling trigger event configuration bit of line 15 
.SS "#define EXTI_FTSR_TR15_Msk   (0x1UL << \fBEXTI_FTSR_TR15_Pos\fP)"
0x00008000 
.SS "#define EXTI_FTSR_TR15_Pos   (15U)"

.SS "#define EXTI_FTSR_TR16   \fBEXTI_FTSR_TR16_Msk\fP"
Falling trigger event configuration bit of line 16 
.SS "#define EXTI_FTSR_TR16_Msk   (0x1UL << \fBEXTI_FTSR_TR16_Pos\fP)"
0x00010000 
.SS "#define EXTI_FTSR_TR16_Pos   (16U)"

.SS "#define EXTI_FTSR_TR17   \fBEXTI_FTSR_TR17_Msk\fP"
Falling trigger event configuration bit of line 17 
.SS "#define EXTI_FTSR_TR17_Msk   (0x1UL << \fBEXTI_FTSR_TR17_Pos\fP)"
0x00020000 
.SS "#define EXTI_FTSR_TR17_Pos   (17U)"

.SS "#define EXTI_FTSR_TR18   \fBEXTI_FTSR_TR18_Msk\fP"
Falling trigger event configuration bit of line 18 
.SS "#define EXTI_FTSR_TR18_Msk   (0x1UL << \fBEXTI_FTSR_TR18_Pos\fP)"
0x00040000 
.SS "#define EXTI_FTSR_TR18_Pos   (18U)"

.SS "#define EXTI_FTSR_TR1_Msk   (0x1UL << \fBEXTI_FTSR_TR1_Pos\fP)"
0x00000002 
.SS "#define EXTI_FTSR_TR1_Pos   (1U)"

.SS "#define EXTI_FTSR_TR2   \fBEXTI_FTSR_TR2_Msk\fP"
Falling trigger event configuration bit of line 2 
.SS "#define EXTI_FTSR_TR2_Msk   (0x1UL << \fBEXTI_FTSR_TR2_Pos\fP)"
0x00000004 
.SS "#define EXTI_FTSR_TR2_Pos   (2U)"

.SS "#define EXTI_FTSR_TR3   \fBEXTI_FTSR_TR3_Msk\fP"
Falling trigger event configuration bit of line 3 
.SS "#define EXTI_FTSR_TR3_Msk   (0x1UL << \fBEXTI_FTSR_TR3_Pos\fP)"
0x00000008 
.SS "#define EXTI_FTSR_TR3_Pos   (3U)"

.SS "#define EXTI_FTSR_TR4   \fBEXTI_FTSR_TR4_Msk\fP"
Falling trigger event configuration bit of line 4 
.SS "#define EXTI_FTSR_TR4_Msk   (0x1UL << \fBEXTI_FTSR_TR4_Pos\fP)"
0x00000010 
.SS "#define EXTI_FTSR_TR4_Pos   (4U)"

.SS "#define EXTI_FTSR_TR5   \fBEXTI_FTSR_TR5_Msk\fP"
Falling trigger event configuration bit of line 5 
.SS "#define EXTI_FTSR_TR5_Msk   (0x1UL << \fBEXTI_FTSR_TR5_Pos\fP)"
0x00000020 
.SS "#define EXTI_FTSR_TR5_Pos   (5U)"

.SS "#define EXTI_FTSR_TR6   \fBEXTI_FTSR_TR6_Msk\fP"
Falling trigger event configuration bit of line 6 
.SS "#define EXTI_FTSR_TR6_Msk   (0x1UL << \fBEXTI_FTSR_TR6_Pos\fP)"
0x00000040 
.SS "#define EXTI_FTSR_TR6_Pos   (6U)"

.SS "#define EXTI_FTSR_TR7   \fBEXTI_FTSR_TR7_Msk\fP"
Falling trigger event configuration bit of line 7 
.SS "#define EXTI_FTSR_TR7_Msk   (0x1UL << \fBEXTI_FTSR_TR7_Pos\fP)"
0x00000080 
.SS "#define EXTI_FTSR_TR7_Pos   (7U)"

.SS "#define EXTI_FTSR_TR8   \fBEXTI_FTSR_TR8_Msk\fP"
Falling trigger event configuration bit of line 8 
.SS "#define EXTI_FTSR_TR8_Msk   (0x1UL << \fBEXTI_FTSR_TR8_Pos\fP)"
0x00000100 
.SS "#define EXTI_FTSR_TR8_Pos   (8U)"

.SS "#define EXTI_FTSR_TR9   \fBEXTI_FTSR_TR9_Msk\fP"
Falling trigger event configuration bit of line 9 
.SS "#define EXTI_FTSR_TR9_Msk   (0x1UL << \fBEXTI_FTSR_TR9_Pos\fP)"
0x00000200 
.SS "#define EXTI_FTSR_TR9_Pos   (9U)"

.SS "#define EXTI_IMR_IM   0x0007FFFFU"
Interrupt Mask All 
.SS "#define EXTI_IMR_IM0   \fBEXTI_IMR_MR0\fP"

.SS "#define EXTI_IMR_IM1   \fBEXTI_IMR_MR1\fP"

.SS "#define EXTI_IMR_IM10   \fBEXTI_IMR_MR10\fP"

.SS "#define EXTI_IMR_IM11   \fBEXTI_IMR_MR11\fP"

.SS "#define EXTI_IMR_IM12   \fBEXTI_IMR_MR12\fP"

.SS "#define EXTI_IMR_IM13   \fBEXTI_IMR_MR13\fP"

.SS "#define EXTI_IMR_IM14   \fBEXTI_IMR_MR14\fP"

.SS "#define EXTI_IMR_IM15   \fBEXTI_IMR_MR15\fP"

.SS "#define EXTI_IMR_IM16   \fBEXTI_IMR_MR16\fP"

.SS "#define EXTI_IMR_IM17   \fBEXTI_IMR_MR17\fP"

.SS "#define EXTI_IMR_IM18   \fBEXTI_IMR_MR18\fP"

.SS "#define EXTI_IMR_IM2   \fBEXTI_IMR_MR2\fP"

.SS "#define EXTI_IMR_IM3   \fBEXTI_IMR_MR3\fP"

.SS "#define EXTI_IMR_IM4   \fBEXTI_IMR_MR4\fP"

.SS "#define EXTI_IMR_IM5   \fBEXTI_IMR_MR5\fP"

.SS "#define EXTI_IMR_IM6   \fBEXTI_IMR_MR6\fP"

.SS "#define EXTI_IMR_IM7   \fBEXTI_IMR_MR7\fP"

.SS "#define EXTI_IMR_IM8   \fBEXTI_IMR_MR8\fP"

.SS "#define EXTI_IMR_IM9   \fBEXTI_IMR_MR9\fP"

.SS "#define EXTI_IMR_MR0   \fBEXTI_IMR_MR0_Msk\fP"
Interrupt Mask on line 0 
.SS "#define EXTI_IMR_MR0_Msk   (0x1UL << \fBEXTI_IMR_MR0_Pos\fP)"
0x00000001 
.SS "#define EXTI_IMR_MR0_Pos   (0U)"

.SS "#define EXTI_IMR_MR1   \fBEXTI_IMR_MR1_Msk\fP"
Interrupt Mask on line 1 
.SS "#define EXTI_IMR_MR10   \fBEXTI_IMR_MR10_Msk\fP"
Interrupt Mask on line 10 
.SS "#define EXTI_IMR_MR10_Msk   (0x1UL << \fBEXTI_IMR_MR10_Pos\fP)"
0x00000400 
.SS "#define EXTI_IMR_MR10_Pos   (10U)"

.SS "#define EXTI_IMR_MR11   \fBEXTI_IMR_MR11_Msk\fP"
Interrupt Mask on line 11 
.SS "#define EXTI_IMR_MR11_Msk   (0x1UL << \fBEXTI_IMR_MR11_Pos\fP)"
0x00000800 
.SS "#define EXTI_IMR_MR11_Pos   (11U)"

.SS "#define EXTI_IMR_MR12   \fBEXTI_IMR_MR12_Msk\fP"
Interrupt Mask on line 12 
.SS "#define EXTI_IMR_MR12_Msk   (0x1UL << \fBEXTI_IMR_MR12_Pos\fP)"
0x00001000 
.SS "#define EXTI_IMR_MR12_Pos   (12U)"

.SS "#define EXTI_IMR_MR13   \fBEXTI_IMR_MR13_Msk\fP"
Interrupt Mask on line 13 
.SS "#define EXTI_IMR_MR13_Msk   (0x1UL << \fBEXTI_IMR_MR13_Pos\fP)"
0x00002000 
.SS "#define EXTI_IMR_MR13_Pos   (13U)"

.SS "#define EXTI_IMR_MR14   \fBEXTI_IMR_MR14_Msk\fP"
Interrupt Mask on line 14 
.SS "#define EXTI_IMR_MR14_Msk   (0x1UL << \fBEXTI_IMR_MR14_Pos\fP)"
0x00004000 
.SS "#define EXTI_IMR_MR14_Pos   (14U)"

.SS "#define EXTI_IMR_MR15   \fBEXTI_IMR_MR15_Msk\fP"
Interrupt Mask on line 15 
.SS "#define EXTI_IMR_MR15_Msk   (0x1UL << \fBEXTI_IMR_MR15_Pos\fP)"
0x00008000 
.SS "#define EXTI_IMR_MR15_Pos   (15U)"

.SS "#define EXTI_IMR_MR16   \fBEXTI_IMR_MR16_Msk\fP"
Interrupt Mask on line 16 
.SS "#define EXTI_IMR_MR16_Msk   (0x1UL << \fBEXTI_IMR_MR16_Pos\fP)"
0x00010000 
.SS "#define EXTI_IMR_MR16_Pos   (16U)"

.SS "#define EXTI_IMR_MR17   \fBEXTI_IMR_MR17_Msk\fP"
Interrupt Mask on line 17 
.SS "#define EXTI_IMR_MR17_Msk   (0x1UL << \fBEXTI_IMR_MR17_Pos\fP)"
0x00020000 
.SS "#define EXTI_IMR_MR17_Pos   (17U)"

.SS "#define EXTI_IMR_MR18   \fBEXTI_IMR_MR18_Msk\fP"
Interrupt Mask on line 18 
.SS "#define EXTI_IMR_MR18_Msk   (0x1UL << \fBEXTI_IMR_MR18_Pos\fP)"
0x00040000 
.SS "#define EXTI_IMR_MR18_Pos   (18U)"

.SS "#define EXTI_IMR_MR1_Msk   (0x1UL << \fBEXTI_IMR_MR1_Pos\fP)"
0x00000002 
.SS "#define EXTI_IMR_MR1_Pos   (1U)"

.SS "#define EXTI_IMR_MR2   \fBEXTI_IMR_MR2_Msk\fP"
Interrupt Mask on line 2 
.SS "#define EXTI_IMR_MR2_Msk   (0x1UL << \fBEXTI_IMR_MR2_Pos\fP)"
0x00000004 
.SS "#define EXTI_IMR_MR2_Pos   (2U)"

.SS "#define EXTI_IMR_MR3   \fBEXTI_IMR_MR3_Msk\fP"
Interrupt Mask on line 3 
.SS "#define EXTI_IMR_MR3_Msk   (0x1UL << \fBEXTI_IMR_MR3_Pos\fP)"
0x00000008 
.SS "#define EXTI_IMR_MR3_Pos   (3U)"

.SS "#define EXTI_IMR_MR4   \fBEXTI_IMR_MR4_Msk\fP"
Interrupt Mask on line 4 
.SS "#define EXTI_IMR_MR4_Msk   (0x1UL << \fBEXTI_IMR_MR4_Pos\fP)"
0x00000010 
.SS "#define EXTI_IMR_MR4_Pos   (4U)"

.SS "#define EXTI_IMR_MR5   \fBEXTI_IMR_MR5_Msk\fP"
Interrupt Mask on line 5 
.SS "#define EXTI_IMR_MR5_Msk   (0x1UL << \fBEXTI_IMR_MR5_Pos\fP)"
0x00000020 
.SS "#define EXTI_IMR_MR5_Pos   (5U)"

.SS "#define EXTI_IMR_MR6   \fBEXTI_IMR_MR6_Msk\fP"
Interrupt Mask on line 6 
.SS "#define EXTI_IMR_MR6_Msk   (0x1UL << \fBEXTI_IMR_MR6_Pos\fP)"
0x00000040 
.SS "#define EXTI_IMR_MR6_Pos   (6U)"

.SS "#define EXTI_IMR_MR7   \fBEXTI_IMR_MR7_Msk\fP"
Interrupt Mask on line 7 
.SS "#define EXTI_IMR_MR7_Msk   (0x1UL << \fBEXTI_IMR_MR7_Pos\fP)"
0x00000080 
.SS "#define EXTI_IMR_MR7_Pos   (7U)"

.SS "#define EXTI_IMR_MR8   \fBEXTI_IMR_MR8_Msk\fP"
Interrupt Mask on line 8 
.SS "#define EXTI_IMR_MR8_Msk   (0x1UL << \fBEXTI_IMR_MR8_Pos\fP)"
0x00000100 
.SS "#define EXTI_IMR_MR8_Pos   (8U)"

.SS "#define EXTI_IMR_MR9   \fBEXTI_IMR_MR9_Msk\fP"
Interrupt Mask on line 9 
.SS "#define EXTI_IMR_MR9_Msk   (0x1UL << \fBEXTI_IMR_MR9_Pos\fP)"
0x00000200 
.SS "#define EXTI_IMR_MR9_Pos   (9U)"

.SS "#define EXTI_PR_PIF0   \fBEXTI_PR_PR0\fP"

.SS "#define EXTI_PR_PIF1   \fBEXTI_PR_PR1\fP"

.SS "#define EXTI_PR_PIF10   \fBEXTI_PR_PR10\fP"

.SS "#define EXTI_PR_PIF11   \fBEXTI_PR_PR11\fP"

.SS "#define EXTI_PR_PIF12   \fBEXTI_PR_PR12\fP"

.SS "#define EXTI_PR_PIF13   \fBEXTI_PR_PR13\fP"

.SS "#define EXTI_PR_PIF14   \fBEXTI_PR_PR14\fP"

.SS "#define EXTI_PR_PIF15   \fBEXTI_PR_PR15\fP"

.SS "#define EXTI_PR_PIF16   \fBEXTI_PR_PR16\fP"

.SS "#define EXTI_PR_PIF17   \fBEXTI_PR_PR17\fP"

.SS "#define EXTI_PR_PIF18   \fBEXTI_PR_PR18\fP"

.SS "#define EXTI_PR_PIF2   \fBEXTI_PR_PR2\fP"

.SS "#define EXTI_PR_PIF3   \fBEXTI_PR_PR3\fP"

.SS "#define EXTI_PR_PIF4   \fBEXTI_PR_PR4\fP"

.SS "#define EXTI_PR_PIF5   \fBEXTI_PR_PR5\fP"

.SS "#define EXTI_PR_PIF6   \fBEXTI_PR_PR6\fP"

.SS "#define EXTI_PR_PIF7   \fBEXTI_PR_PR7\fP"

.SS "#define EXTI_PR_PIF8   \fBEXTI_PR_PR8\fP"

.SS "#define EXTI_PR_PIF9   \fBEXTI_PR_PR9\fP"

.SS "#define EXTI_PR_PR0   \fBEXTI_PR_PR0_Msk\fP"
Pending bit for line 0 
.SS "#define EXTI_PR_PR0_Msk   (0x1UL << \fBEXTI_PR_PR0_Pos\fP)"
0x00000001 
.SS "#define EXTI_PR_PR0_Pos   (0U)"

.SS "#define EXTI_PR_PR1   \fBEXTI_PR_PR1_Msk\fP"
Pending bit for line 1 
.SS "#define EXTI_PR_PR10   \fBEXTI_PR_PR10_Msk\fP"
Pending bit for line 10 
.SS "#define EXTI_PR_PR10_Msk   (0x1UL << \fBEXTI_PR_PR10_Pos\fP)"
0x00000400 
.SS "#define EXTI_PR_PR10_Pos   (10U)"

.SS "#define EXTI_PR_PR11   \fBEXTI_PR_PR11_Msk\fP"
Pending bit for line 11 
.SS "#define EXTI_PR_PR11_Msk   (0x1UL << \fBEXTI_PR_PR11_Pos\fP)"
0x00000800 
.SS "#define EXTI_PR_PR11_Pos   (11U)"

.SS "#define EXTI_PR_PR12   \fBEXTI_PR_PR12_Msk\fP"
Pending bit for line 12 
.SS "#define EXTI_PR_PR12_Msk   (0x1UL << \fBEXTI_PR_PR12_Pos\fP)"
0x00001000 
.SS "#define EXTI_PR_PR12_Pos   (12U)"

.SS "#define EXTI_PR_PR13   \fBEXTI_PR_PR13_Msk\fP"
Pending bit for line 13 
.SS "#define EXTI_PR_PR13_Msk   (0x1UL << \fBEXTI_PR_PR13_Pos\fP)"
0x00002000 
.SS "#define EXTI_PR_PR13_Pos   (13U)"

.SS "#define EXTI_PR_PR14   \fBEXTI_PR_PR14_Msk\fP"
Pending bit for line 14 
.SS "#define EXTI_PR_PR14_Msk   (0x1UL << \fBEXTI_PR_PR14_Pos\fP)"
0x00004000 
.SS "#define EXTI_PR_PR14_Pos   (14U)"

.SS "#define EXTI_PR_PR15   \fBEXTI_PR_PR15_Msk\fP"
Pending bit for line 15 
.SS "#define EXTI_PR_PR15_Msk   (0x1UL << \fBEXTI_PR_PR15_Pos\fP)"
0x00008000 
.SS "#define EXTI_PR_PR15_Pos   (15U)"

.SS "#define EXTI_PR_PR16   \fBEXTI_PR_PR16_Msk\fP"
Pending bit for line 16 
.SS "#define EXTI_PR_PR16_Msk   (0x1UL << \fBEXTI_PR_PR16_Pos\fP)"
0x00010000 
.SS "#define EXTI_PR_PR16_Pos   (16U)"

.SS "#define EXTI_PR_PR17   \fBEXTI_PR_PR17_Msk\fP"
Pending bit for line 17 
.SS "#define EXTI_PR_PR17_Msk   (0x1UL << \fBEXTI_PR_PR17_Pos\fP)"
0x00020000 
.SS "#define EXTI_PR_PR17_Pos   (17U)"

.SS "#define EXTI_PR_PR18   \fBEXTI_PR_PR18_Msk\fP"
Pending bit for line 18 
.SS "#define EXTI_PR_PR18_Msk   (0x1UL << \fBEXTI_PR_PR18_Pos\fP)"
0x00040000 
.SS "#define EXTI_PR_PR18_Pos   (18U)"

.SS "#define EXTI_PR_PR1_Msk   (0x1UL << \fBEXTI_PR_PR1_Pos\fP)"
0x00000002 
.SS "#define EXTI_PR_PR1_Pos   (1U)"

.SS "#define EXTI_PR_PR2   \fBEXTI_PR_PR2_Msk\fP"
Pending bit for line 2 
.SS "#define EXTI_PR_PR2_Msk   (0x1UL << \fBEXTI_PR_PR2_Pos\fP)"
0x00000004 
.SS "#define EXTI_PR_PR2_Pos   (2U)"

.SS "#define EXTI_PR_PR3   \fBEXTI_PR_PR3_Msk\fP"
Pending bit for line 3 
.SS "#define EXTI_PR_PR3_Msk   (0x1UL << \fBEXTI_PR_PR3_Pos\fP)"
0x00000008 
.SS "#define EXTI_PR_PR3_Pos   (3U)"

.SS "#define EXTI_PR_PR4   \fBEXTI_PR_PR4_Msk\fP"
Pending bit for line 4 
.SS "#define EXTI_PR_PR4_Msk   (0x1UL << \fBEXTI_PR_PR4_Pos\fP)"
0x00000010 
.SS "#define EXTI_PR_PR4_Pos   (4U)"

.SS "#define EXTI_PR_PR5   \fBEXTI_PR_PR5_Msk\fP"
Pending bit for line 5 
.SS "#define EXTI_PR_PR5_Msk   (0x1UL << \fBEXTI_PR_PR5_Pos\fP)"
0x00000020 
.SS "#define EXTI_PR_PR5_Pos   (5U)"

.SS "#define EXTI_PR_PR6   \fBEXTI_PR_PR6_Msk\fP"
Pending bit for line 6 
.SS "#define EXTI_PR_PR6_Msk   (0x1UL << \fBEXTI_PR_PR6_Pos\fP)"
0x00000040 
.SS "#define EXTI_PR_PR6_Pos   (6U)"

.SS "#define EXTI_PR_PR7   \fBEXTI_PR_PR7_Msk\fP"
Pending bit for line 7 
.SS "#define EXTI_PR_PR7_Msk   (0x1UL << \fBEXTI_PR_PR7_Pos\fP)"
0x00000080 
.SS "#define EXTI_PR_PR7_Pos   (7U)"

.SS "#define EXTI_PR_PR8   \fBEXTI_PR_PR8_Msk\fP"
Pending bit for line 8 
.SS "#define EXTI_PR_PR8_Msk   (0x1UL << \fBEXTI_PR_PR8_Pos\fP)"
0x00000100 
.SS "#define EXTI_PR_PR8_Pos   (8U)"

.SS "#define EXTI_PR_PR9   \fBEXTI_PR_PR9_Msk\fP"
Pending bit for line 9 
.SS "#define EXTI_PR_PR9_Msk   (0x1UL << \fBEXTI_PR_PR9_Pos\fP)"
0x00000200 
.SS "#define EXTI_PR_PR9_Pos   (9U)"

.SS "#define EXTI_RTSR_RT0   \fBEXTI_RTSR_TR0\fP"

.SS "#define EXTI_RTSR_RT1   \fBEXTI_RTSR_TR1\fP"

.SS "#define EXTI_RTSR_RT10   \fBEXTI_RTSR_TR10\fP"

.SS "#define EXTI_RTSR_RT11   \fBEXTI_RTSR_TR11\fP"

.SS "#define EXTI_RTSR_RT12   \fBEXTI_RTSR_TR12\fP"

.SS "#define EXTI_RTSR_RT13   \fBEXTI_RTSR_TR13\fP"

.SS "#define EXTI_RTSR_RT14   \fBEXTI_RTSR_TR14\fP"

.SS "#define EXTI_RTSR_RT15   \fBEXTI_RTSR_TR15\fP"

.SS "#define EXTI_RTSR_RT16   \fBEXTI_RTSR_TR16\fP"

.SS "#define EXTI_RTSR_RT17   \fBEXTI_RTSR_TR17\fP"

.SS "#define EXTI_RTSR_RT18   \fBEXTI_RTSR_TR18\fP"

.SS "#define EXTI_RTSR_RT2   \fBEXTI_RTSR_TR2\fP"

.SS "#define EXTI_RTSR_RT3   \fBEXTI_RTSR_TR3\fP"

.SS "#define EXTI_RTSR_RT4   \fBEXTI_RTSR_TR4\fP"

.SS "#define EXTI_RTSR_RT5   \fBEXTI_RTSR_TR5\fP"

.SS "#define EXTI_RTSR_RT6   \fBEXTI_RTSR_TR6\fP"

.SS "#define EXTI_RTSR_RT7   \fBEXTI_RTSR_TR7\fP"

.SS "#define EXTI_RTSR_RT8   \fBEXTI_RTSR_TR8\fP"

.SS "#define EXTI_RTSR_RT9   \fBEXTI_RTSR_TR9\fP"

.SS "#define EXTI_RTSR_TR0   \fBEXTI_RTSR_TR0_Msk\fP"
Rising trigger event configuration bit of line 0 
.SS "#define EXTI_RTSR_TR0_Msk   (0x1UL << \fBEXTI_RTSR_TR0_Pos\fP)"
0x00000001 
.SS "#define EXTI_RTSR_TR0_Pos   (0U)"

.SS "#define EXTI_RTSR_TR1   \fBEXTI_RTSR_TR1_Msk\fP"
Rising trigger event configuration bit of line 1 
.SS "#define EXTI_RTSR_TR10   \fBEXTI_RTSR_TR10_Msk\fP"
Rising trigger event configuration bit of line 10 
.SS "#define EXTI_RTSR_TR10_Msk   (0x1UL << \fBEXTI_RTSR_TR10_Pos\fP)"
0x00000400 
.SS "#define EXTI_RTSR_TR10_Pos   (10U)"

.SS "#define EXTI_RTSR_TR11   \fBEXTI_RTSR_TR11_Msk\fP"
Rising trigger event configuration bit of line 11 
.SS "#define EXTI_RTSR_TR11_Msk   (0x1UL << \fBEXTI_RTSR_TR11_Pos\fP)"
0x00000800 
.SS "#define EXTI_RTSR_TR11_Pos   (11U)"

.SS "#define EXTI_RTSR_TR12   \fBEXTI_RTSR_TR12_Msk\fP"
Rising trigger event configuration bit of line 12 
.SS "#define EXTI_RTSR_TR12_Msk   (0x1UL << \fBEXTI_RTSR_TR12_Pos\fP)"
0x00001000 
.SS "#define EXTI_RTSR_TR12_Pos   (12U)"

.SS "#define EXTI_RTSR_TR13   \fBEXTI_RTSR_TR13_Msk\fP"
Rising trigger event configuration bit of line 13 
.SS "#define EXTI_RTSR_TR13_Msk   (0x1UL << \fBEXTI_RTSR_TR13_Pos\fP)"
0x00002000 
.SS "#define EXTI_RTSR_TR13_Pos   (13U)"

.SS "#define EXTI_RTSR_TR14   \fBEXTI_RTSR_TR14_Msk\fP"
Rising trigger event configuration bit of line 14 
.SS "#define EXTI_RTSR_TR14_Msk   (0x1UL << \fBEXTI_RTSR_TR14_Pos\fP)"
0x00004000 
.SS "#define EXTI_RTSR_TR14_Pos   (14U)"

.SS "#define EXTI_RTSR_TR15   \fBEXTI_RTSR_TR15_Msk\fP"
Rising trigger event configuration bit of line 15 
.SS "#define EXTI_RTSR_TR15_Msk   (0x1UL << \fBEXTI_RTSR_TR15_Pos\fP)"
0x00008000 
.SS "#define EXTI_RTSR_TR15_Pos   (15U)"

.SS "#define EXTI_RTSR_TR16   \fBEXTI_RTSR_TR16_Msk\fP"
Rising trigger event configuration bit of line 16 
.SS "#define EXTI_RTSR_TR16_Msk   (0x1UL << \fBEXTI_RTSR_TR16_Pos\fP)"
0x00010000 
.SS "#define EXTI_RTSR_TR16_Pos   (16U)"

.SS "#define EXTI_RTSR_TR17   \fBEXTI_RTSR_TR17_Msk\fP"
Rising trigger event configuration bit of line 17 
.SS "#define EXTI_RTSR_TR17_Msk   (0x1UL << \fBEXTI_RTSR_TR17_Pos\fP)"
0x00020000 
.SS "#define EXTI_RTSR_TR17_Pos   (17U)"

.SS "#define EXTI_RTSR_TR18   \fBEXTI_RTSR_TR18_Msk\fP"
Rising trigger event configuration bit of line 18 
.SS "#define EXTI_RTSR_TR18_Msk   (0x1UL << \fBEXTI_RTSR_TR18_Pos\fP)"
0x00040000 
.SS "#define EXTI_RTSR_TR18_Pos   (18U)"

.SS "#define EXTI_RTSR_TR1_Msk   (0x1UL << \fBEXTI_RTSR_TR1_Pos\fP)"
0x00000002 
.SS "#define EXTI_RTSR_TR1_Pos   (1U)"

.SS "#define EXTI_RTSR_TR2   \fBEXTI_RTSR_TR2_Msk\fP"
Rising trigger event configuration bit of line 2 
.SS "#define EXTI_RTSR_TR2_Msk   (0x1UL << \fBEXTI_RTSR_TR2_Pos\fP)"
0x00000004 
.SS "#define EXTI_RTSR_TR2_Pos   (2U)"

.SS "#define EXTI_RTSR_TR3   \fBEXTI_RTSR_TR3_Msk\fP"
Rising trigger event configuration bit of line 3 
.SS "#define EXTI_RTSR_TR3_Msk   (0x1UL << \fBEXTI_RTSR_TR3_Pos\fP)"
0x00000008 
.SS "#define EXTI_RTSR_TR3_Pos   (3U)"

.SS "#define EXTI_RTSR_TR4   \fBEXTI_RTSR_TR4_Msk\fP"
Rising trigger event configuration bit of line 4 
.SS "#define EXTI_RTSR_TR4_Msk   (0x1UL << \fBEXTI_RTSR_TR4_Pos\fP)"
0x00000010 
.SS "#define EXTI_RTSR_TR4_Pos   (4U)"

.SS "#define EXTI_RTSR_TR5   \fBEXTI_RTSR_TR5_Msk\fP"
Rising trigger event configuration bit of line 5 
.SS "#define EXTI_RTSR_TR5_Msk   (0x1UL << \fBEXTI_RTSR_TR5_Pos\fP)"
0x00000020 
.SS "#define EXTI_RTSR_TR5_Pos   (5U)"

.SS "#define EXTI_RTSR_TR6   \fBEXTI_RTSR_TR6_Msk\fP"
Rising trigger event configuration bit of line 6 
.SS "#define EXTI_RTSR_TR6_Msk   (0x1UL << \fBEXTI_RTSR_TR6_Pos\fP)"
0x00000040 
.SS "#define EXTI_RTSR_TR6_Pos   (6U)"

.SS "#define EXTI_RTSR_TR7   \fBEXTI_RTSR_TR7_Msk\fP"
Rising trigger event configuration bit of line 7 
.SS "#define EXTI_RTSR_TR7_Msk   (0x1UL << \fBEXTI_RTSR_TR7_Pos\fP)"
0x00000080 
.SS "#define EXTI_RTSR_TR7_Pos   (7U)"

.SS "#define EXTI_RTSR_TR8   \fBEXTI_RTSR_TR8_Msk\fP"
Rising trigger event configuration bit of line 8 
.SS "#define EXTI_RTSR_TR8_Msk   (0x1UL << \fBEXTI_RTSR_TR8_Pos\fP)"
0x00000100 
.SS "#define EXTI_RTSR_TR8_Pos   (8U)"

.SS "#define EXTI_RTSR_TR9   \fBEXTI_RTSR_TR9_Msk\fP"
Rising trigger event configuration bit of line 9 
.SS "#define EXTI_RTSR_TR9_Msk   (0x1UL << \fBEXTI_RTSR_TR9_Pos\fP)"
0x00000200 
.SS "#define EXTI_RTSR_TR9_Pos   (9U)"

.SS "#define EXTI_SWIER_SWI0   \fBEXTI_SWIER_SWIER0\fP"

.SS "#define EXTI_SWIER_SWI1   \fBEXTI_SWIER_SWIER1\fP"

.SS "#define EXTI_SWIER_SWI10   \fBEXTI_SWIER_SWIER10\fP"

.SS "#define EXTI_SWIER_SWI11   \fBEXTI_SWIER_SWIER11\fP"

.SS "#define EXTI_SWIER_SWI12   \fBEXTI_SWIER_SWIER12\fP"

.SS "#define EXTI_SWIER_SWI13   \fBEXTI_SWIER_SWIER13\fP"

.SS "#define EXTI_SWIER_SWI14   \fBEXTI_SWIER_SWIER14\fP"

.SS "#define EXTI_SWIER_SWI15   \fBEXTI_SWIER_SWIER15\fP"

.SS "#define EXTI_SWIER_SWI16   \fBEXTI_SWIER_SWIER16\fP"

.SS "#define EXTI_SWIER_SWI17   \fBEXTI_SWIER_SWIER17\fP"

.SS "#define EXTI_SWIER_SWI18   \fBEXTI_SWIER_SWIER18\fP"

.SS "#define EXTI_SWIER_SWI2   \fBEXTI_SWIER_SWIER2\fP"

.SS "#define EXTI_SWIER_SWI3   \fBEXTI_SWIER_SWIER3\fP"

.SS "#define EXTI_SWIER_SWI4   \fBEXTI_SWIER_SWIER4\fP"

.SS "#define EXTI_SWIER_SWI5   \fBEXTI_SWIER_SWIER5\fP"

.SS "#define EXTI_SWIER_SWI6   \fBEXTI_SWIER_SWIER6\fP"

.SS "#define EXTI_SWIER_SWI7   \fBEXTI_SWIER_SWIER7\fP"

.SS "#define EXTI_SWIER_SWI8   \fBEXTI_SWIER_SWIER8\fP"

.SS "#define EXTI_SWIER_SWI9   \fBEXTI_SWIER_SWIER9\fP"

.SS "#define EXTI_SWIER_SWIER0   \fBEXTI_SWIER_SWIER0_Msk\fP"
Software Interrupt on line 0 
.SS "#define EXTI_SWIER_SWIER0_Msk   (0x1UL << \fBEXTI_SWIER_SWIER0_Pos\fP)"
0x00000001 
.SS "#define EXTI_SWIER_SWIER0_Pos   (0U)"

.SS "#define EXTI_SWIER_SWIER1   \fBEXTI_SWIER_SWIER1_Msk\fP"
Software Interrupt on line 1 
.SS "#define EXTI_SWIER_SWIER10   \fBEXTI_SWIER_SWIER10_Msk\fP"
Software Interrupt on line 10 
.SS "#define EXTI_SWIER_SWIER10_Msk   (0x1UL << \fBEXTI_SWIER_SWIER10_Pos\fP)"
0x00000400 
.SS "#define EXTI_SWIER_SWIER10_Pos   (10U)"

.SS "#define EXTI_SWIER_SWIER11   \fBEXTI_SWIER_SWIER11_Msk\fP"
Software Interrupt on line 11 
.SS "#define EXTI_SWIER_SWIER11_Msk   (0x1UL << \fBEXTI_SWIER_SWIER11_Pos\fP)"
0x00000800 
.SS "#define EXTI_SWIER_SWIER11_Pos   (11U)"

.SS "#define EXTI_SWIER_SWIER12   \fBEXTI_SWIER_SWIER12_Msk\fP"
Software Interrupt on line 12 
.SS "#define EXTI_SWIER_SWIER12_Msk   (0x1UL << \fBEXTI_SWIER_SWIER12_Pos\fP)"
0x00001000 
.SS "#define EXTI_SWIER_SWIER12_Pos   (12U)"

.SS "#define EXTI_SWIER_SWIER13   \fBEXTI_SWIER_SWIER13_Msk\fP"
Software Interrupt on line 13 
.SS "#define EXTI_SWIER_SWIER13_Msk   (0x1UL << \fBEXTI_SWIER_SWIER13_Pos\fP)"
0x00002000 
.SS "#define EXTI_SWIER_SWIER13_Pos   (13U)"

.SS "#define EXTI_SWIER_SWIER14   \fBEXTI_SWIER_SWIER14_Msk\fP"
Software Interrupt on line 14 
.SS "#define EXTI_SWIER_SWIER14_Msk   (0x1UL << \fBEXTI_SWIER_SWIER14_Pos\fP)"
0x00004000 
.SS "#define EXTI_SWIER_SWIER14_Pos   (14U)"

.SS "#define EXTI_SWIER_SWIER15   \fBEXTI_SWIER_SWIER15_Msk\fP"
Software Interrupt on line 15 
.SS "#define EXTI_SWIER_SWIER15_Msk   (0x1UL << \fBEXTI_SWIER_SWIER15_Pos\fP)"
0x00008000 
.SS "#define EXTI_SWIER_SWIER15_Pos   (15U)"

.SS "#define EXTI_SWIER_SWIER16   \fBEXTI_SWIER_SWIER16_Msk\fP"
Software Interrupt on line 16 
.SS "#define EXTI_SWIER_SWIER16_Msk   (0x1UL << \fBEXTI_SWIER_SWIER16_Pos\fP)"
0x00010000 
.SS "#define EXTI_SWIER_SWIER16_Pos   (16U)"

.SS "#define EXTI_SWIER_SWIER17   \fBEXTI_SWIER_SWIER17_Msk\fP"
Software Interrupt on line 17 
.SS "#define EXTI_SWIER_SWIER17_Msk   (0x1UL << \fBEXTI_SWIER_SWIER17_Pos\fP)"
0x00020000 
.SS "#define EXTI_SWIER_SWIER17_Pos   (17U)"

.SS "#define EXTI_SWIER_SWIER18   \fBEXTI_SWIER_SWIER18_Msk\fP"
Software Interrupt on line 18 
.SS "#define EXTI_SWIER_SWIER18_Msk   (0x1UL << \fBEXTI_SWIER_SWIER18_Pos\fP)"
0x00040000 
.SS "#define EXTI_SWIER_SWIER18_Pos   (18U)"

.SS "#define EXTI_SWIER_SWIER1_Msk   (0x1UL << \fBEXTI_SWIER_SWIER1_Pos\fP)"
0x00000002 
.SS "#define EXTI_SWIER_SWIER1_Pos   (1U)"

.SS "#define EXTI_SWIER_SWIER2   \fBEXTI_SWIER_SWIER2_Msk\fP"
Software Interrupt on line 2 
.SS "#define EXTI_SWIER_SWIER2_Msk   (0x1UL << \fBEXTI_SWIER_SWIER2_Pos\fP)"
0x00000004 
.SS "#define EXTI_SWIER_SWIER2_Pos   (2U)"

.SS "#define EXTI_SWIER_SWIER3   \fBEXTI_SWIER_SWIER3_Msk\fP"
Software Interrupt on line 3 
.SS "#define EXTI_SWIER_SWIER3_Msk   (0x1UL << \fBEXTI_SWIER_SWIER3_Pos\fP)"
0x00000008 
.SS "#define EXTI_SWIER_SWIER3_Pos   (3U)"

.SS "#define EXTI_SWIER_SWIER4   \fBEXTI_SWIER_SWIER4_Msk\fP"
Software Interrupt on line 4 
.SS "#define EXTI_SWIER_SWIER4_Msk   (0x1UL << \fBEXTI_SWIER_SWIER4_Pos\fP)"
0x00000010 
.SS "#define EXTI_SWIER_SWIER4_Pos   (4U)"

.SS "#define EXTI_SWIER_SWIER5   \fBEXTI_SWIER_SWIER5_Msk\fP"
Software Interrupt on line 5 
.SS "#define EXTI_SWIER_SWIER5_Msk   (0x1UL << \fBEXTI_SWIER_SWIER5_Pos\fP)"
0x00000020 
.SS "#define EXTI_SWIER_SWIER5_Pos   (5U)"

.SS "#define EXTI_SWIER_SWIER6   \fBEXTI_SWIER_SWIER6_Msk\fP"
Software Interrupt on line 6 
.SS "#define EXTI_SWIER_SWIER6_Msk   (0x1UL << \fBEXTI_SWIER_SWIER6_Pos\fP)"
0x00000040 
.SS "#define EXTI_SWIER_SWIER6_Pos   (6U)"

.SS "#define EXTI_SWIER_SWIER7   \fBEXTI_SWIER_SWIER7_Msk\fP"
Software Interrupt on line 7 
.SS "#define EXTI_SWIER_SWIER7_Msk   (0x1UL << \fBEXTI_SWIER_SWIER7_Pos\fP)"
0x00000080 
.SS "#define EXTI_SWIER_SWIER7_Pos   (7U)"

.SS "#define EXTI_SWIER_SWIER8   \fBEXTI_SWIER_SWIER8_Msk\fP"
Software Interrupt on line 8 
.SS "#define EXTI_SWIER_SWIER8_Msk   (0x1UL << \fBEXTI_SWIER_SWIER8_Pos\fP)"
0x00000100 
.SS "#define EXTI_SWIER_SWIER8_Pos   (8U)"

.SS "#define EXTI_SWIER_SWIER9   \fBEXTI_SWIER_SWIER9_Msk\fP"
Software Interrupt on line 9 
.SS "#define EXTI_SWIER_SWIER9_Msk   (0x1UL << \fBEXTI_SWIER_SWIER9_Pos\fP)"
0x00000200 
.SS "#define EXTI_SWIER_SWIER9_Pos   (9U)"

.SS "#define FLASH_ACR_HLFCYA   \fBFLASH_ACR_HLFCYA_Msk\fP"
Flash Half Cycle Access Enable 
.SS "#define FLASH_ACR_HLFCYA_Msk   (0x1UL << \fBFLASH_ACR_HLFCYA_Pos\fP)"
0x00000008 
.SS "#define FLASH_ACR_HLFCYA_Pos   (3U)"

.SS "#define FLASH_ACR_LATENCY   \fBFLASH_ACR_LATENCY_Msk\fP"
LATENCY[2:0] bits (Latency) 
.SS "#define FLASH_ACR_LATENCY_0   (0x1UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
0x00000001 
.SS "#define FLASH_ACR_LATENCY_1   (0x2UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
0x00000002 
.SS "#define FLASH_ACR_LATENCY_2   (0x4UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
0x00000004 
.SS "#define FLASH_ACR_LATENCY_Msk   (0x7UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
0x00000007 
.SS "#define FLASH_ACR_LATENCY_Pos   (0U)"

.SS "#define FLASH_ACR_PRFTBE   \fBFLASH_ACR_PRFTBE_Msk\fP"
Prefetch Buffer Enable 
.SS "#define FLASH_ACR_PRFTBE_Msk   (0x1UL << \fBFLASH_ACR_PRFTBE_Pos\fP)"
0x00000010 
.SS "#define FLASH_ACR_PRFTBE_Pos   (4U)"

.SS "#define FLASH_ACR_PRFTBS   \fBFLASH_ACR_PRFTBS_Msk\fP"
Prefetch Buffer Status 
.SS "#define FLASH_ACR_PRFTBS_Msk   (0x1UL << \fBFLASH_ACR_PRFTBS_Pos\fP)"
0x00000020 
.SS "#define FLASH_ACR_PRFTBS_Pos   (5U)"

.SS "#define FLASH_AR_FAR   \fBFLASH_AR_FAR_Msk\fP"
Flash Address 
.SS "#define FLASH_AR_FAR_Msk   (0xFFFFFFFFUL << \fBFLASH_AR_FAR_Pos\fP)"
0xFFFFFFFF 
.SS "#define FLASH_AR_FAR_Pos   (0U)"

.SS "#define FLASH_CR_EOPIE   \fBFLASH_CR_EOPIE_Msk\fP"
End of operation interrupt enable 
.SS "#define FLASH_CR_EOPIE_Msk   (0x1UL << \fBFLASH_CR_EOPIE_Pos\fP)"
0x00001000 
.SS "#define FLASH_CR_EOPIE_Pos   (12U)"

.SS "#define FLASH_CR_ERRIE   \fBFLASH_CR_ERRIE_Msk\fP"
Error Interrupt Enable 
.SS "#define FLASH_CR_ERRIE_Msk   (0x1UL << \fBFLASH_CR_ERRIE_Pos\fP)"
0x00000400 
.SS "#define FLASH_CR_ERRIE_Pos   (10U)"

.SS "#define FLASH_CR_LOCK   \fBFLASH_CR_LOCK_Msk\fP"
Lock 
.SS "#define FLASH_CR_LOCK_Msk   (0x1UL << \fBFLASH_CR_LOCK_Pos\fP)"
0x00000080 
.SS "#define FLASH_CR_LOCK_Pos   (7U)"

.SS "#define FLASH_CR_MER   \fBFLASH_CR_MER_Msk\fP"
Mass Erase 
.SS "#define FLASH_CR_MER_Msk   (0x1UL << \fBFLASH_CR_MER_Pos\fP)"
0x00000004 
.SS "#define FLASH_CR_MER_Pos   (2U)"

.SS "#define FLASH_CR_OPTER   \fBFLASH_CR_OPTER_Msk\fP"
Option Byte Erase 
.SS "#define FLASH_CR_OPTER_Msk   (0x1UL << \fBFLASH_CR_OPTER_Pos\fP)"
0x00000020 
.SS "#define FLASH_CR_OPTER_Pos   (5U)"

.SS "#define FLASH_CR_OPTPG   \fBFLASH_CR_OPTPG_Msk\fP"
Option Byte Programming 
.SS "#define FLASH_CR_OPTPG_Msk   (0x1UL << \fBFLASH_CR_OPTPG_Pos\fP)"
0x00000010 
.SS "#define FLASH_CR_OPTPG_Pos   (4U)"

.SS "#define FLASH_CR_OPTWRE   \fBFLASH_CR_OPTWRE_Msk\fP"
Option Bytes Write Enable 
.SS "#define FLASH_CR_OPTWRE_Msk   (0x1UL << \fBFLASH_CR_OPTWRE_Pos\fP)"
0x00000200 
.SS "#define FLASH_CR_OPTWRE_Pos   (9U)"

.SS "#define FLASH_CR_PER   \fBFLASH_CR_PER_Msk\fP"
Page Erase 
.SS "#define FLASH_CR_PER_Msk   (0x1UL << \fBFLASH_CR_PER_Pos\fP)"
0x00000002 
.SS "#define FLASH_CR_PER_Pos   (1U)"

.SS "#define FLASH_CR_PG   \fBFLASH_CR_PG_Msk\fP"
Programming 
.SS "#define FLASH_CR_PG_Msk   (0x1UL << \fBFLASH_CR_PG_Pos\fP)"
0x00000001 
.SS "#define FLASH_CR_PG_Pos   (0U)"

.SS "#define FLASH_CR_STRT   \fBFLASH_CR_STRT_Msk\fP"
Start 
.SS "#define FLASH_CR_STRT_Msk   (0x1UL << \fBFLASH_CR_STRT_Pos\fP)"
0x00000040 
.SS "#define FLASH_CR_STRT_Pos   (6U)"

.SS "#define FLASH_DATA0_DATA0   \fBFLASH_DATA0_DATA0_Msk\fP"
User data storage option byte 
.SS "#define FLASH_DATA0_DATA0_Msk   (0xFFUL << \fBFLASH_DATA0_DATA0_Pos\fP)"
0x000000FF 
.SS "#define FLASH_DATA0_DATA0_Pos   (0U)"

.SS "#define FLASH_DATA0_nDATA0   \fBFLASH_DATA0_nDATA0_Msk\fP"
User data storage complemented option byte 
.SS "#define FLASH_DATA0_nDATA0_Msk   (0xFFUL << \fBFLASH_DATA0_nDATA0_Pos\fP)"
0x0000FF00 
.SS "#define FLASH_DATA0_nDATA0_Pos   (8U)"

.SS "#define FLASH_DATA1_DATA1   \fBFLASH_DATA1_DATA1_Msk\fP"
User data storage option byte 
.SS "#define FLASH_DATA1_DATA1_Msk   (0xFFUL << \fBFLASH_DATA1_DATA1_Pos\fP)"
0x00FF0000 
.SS "#define FLASH_DATA1_DATA1_Pos   (16U)"

.SS "#define FLASH_DATA1_nDATA1   \fBFLASH_DATA1_nDATA1_Msk\fP"
User data storage complemented option byte 
.SS "#define FLASH_DATA1_nDATA1_Msk   (0xFFUL << \fBFLASH_DATA1_nDATA1_Pos\fP)"
0xFF000000 
.SS "#define FLASH_DATA1_nDATA1_Pos   (24U)"

.SS "#define FLASH_KEY1   \fBFLASH_KEY1_Msk\fP"
FPEC Key1 
.SS "#define FLASH_KEY1_Msk   (0x45670123UL << \fBFLASH_KEY1_Pos\fP)"
0x45670123 
.SS "#define FLASH_KEY1_Pos   (0U)"

.SS "#define FLASH_KEY2   \fBFLASH_KEY2_Msk\fP"
FPEC Key2 
.SS "#define FLASH_KEY2_Msk   (0xCDEF89ABUL << \fBFLASH_KEY2_Pos\fP)"
0xCDEF89AB 
.SS "#define FLASH_KEY2_Pos   (0U)"

.SS "#define FLASH_KEYR_FKEYR   \fBFLASH_KEYR_FKEYR_Msk\fP"
FPEC Key 
.SS "#define FLASH_KEYR_FKEYR_Msk   (0xFFFFFFFFUL << \fBFLASH_KEYR_FKEYR_Pos\fP)"
0xFFFFFFFF 
.SS "#define FLASH_KEYR_FKEYR_Pos   (0U)"

.SS "#define FLASH_OBR_DATA0   \fBFLASH_OBR_DATA0_Msk\fP"
Data0 
.SS "#define FLASH_OBR_DATA0_Msk   (0xFFUL << \fBFLASH_OBR_DATA0_Pos\fP)"
0x0003FC00 
.SS "#define FLASH_OBR_DATA0_Pos   (10U)"

.SS "#define FLASH_OBR_DATA1   \fBFLASH_OBR_DATA1_Msk\fP"
Data1 
.SS "#define FLASH_OBR_DATA1_Msk   (0xFFUL << \fBFLASH_OBR_DATA1_Pos\fP)"
0x03FC0000 
.SS "#define FLASH_OBR_DATA1_Pos   (18U)"

.SS "#define FLASH_OBR_IWDG_SW   \fBFLASH_OBR_IWDG_SW_Msk\fP"
IWDG SW 
.SS "#define FLASH_OBR_IWDG_SW_Msk   (0x1UL << \fBFLASH_OBR_IWDG_SW_Pos\fP)"
0x00000004 
.SS "#define FLASH_OBR_IWDG_SW_Pos   (2U)"

.SS "#define FLASH_OBR_nRST_STDBY   \fBFLASH_OBR_nRST_STDBY_Msk\fP"
nRST_STDBY 
.SS "#define FLASH_OBR_nRST_STDBY_Msk   (0x1UL << \fBFLASH_OBR_nRST_STDBY_Pos\fP)"
0x00000010 
.SS "#define FLASH_OBR_nRST_STDBY_Pos   (4U)"

.SS "#define FLASH_OBR_nRST_STOP   \fBFLASH_OBR_nRST_STOP_Msk\fP"
nRST_STOP 
.SS "#define FLASH_OBR_nRST_STOP_Msk   (0x1UL << \fBFLASH_OBR_nRST_STOP_Pos\fP)"
0x00000008 
.SS "#define FLASH_OBR_nRST_STOP_Pos   (3U)"

.SS "#define FLASH_OBR_OPTERR   \fBFLASH_OBR_OPTERR_Msk\fP"
Option Byte Error 
.SS "#define FLASH_OBR_OPTERR_Msk   (0x1UL << \fBFLASH_OBR_OPTERR_Pos\fP)"
0x00000001 
.SS "#define FLASH_OBR_OPTERR_Pos   (0U)"

.SS "#define FLASH_OBR_RDPRT   \fBFLASH_OBR_RDPRT_Msk\fP"
Read protection 
.SS "#define FLASH_OBR_RDPRT_Msk   (0x1UL << \fBFLASH_OBR_RDPRT_Pos\fP)"
0x00000002 
.SS "#define FLASH_OBR_RDPRT_Pos   (1U)"

.SS "#define FLASH_OBR_USER   \fBFLASH_OBR_USER_Msk\fP"
User Option Bytes 
.SS "#define FLASH_OBR_USER_Msk   (0x7UL << \fBFLASH_OBR_USER_Pos\fP)"
0x0000001C 
.SS "#define FLASH_OBR_USER_Pos   (2U)"

.SS "#define FLASH_OPTKEY1   \fBFLASH_KEY1\fP"
Option Byte Key1 
.SS "#define FLASH_OPTKEY2   \fBFLASH_KEY2\fP"
Option Byte Key2 
.SS "#define FLASH_OPTKEYR_OPTKEYR   \fBFLASH_OPTKEYR_OPTKEYR_Msk\fP"
Option Byte Key 
.SS "#define FLASH_OPTKEYR_OPTKEYR_Msk   (0xFFFFFFFFUL << \fBFLASH_OPTKEYR_OPTKEYR_Pos\fP)"
0xFFFFFFFF 
.SS "#define FLASH_OPTKEYR_OPTKEYR_Pos   (0U)"

.SS "#define FLASH_RDP_nRDP   \fBFLASH_RDP_nRDP_Msk\fP"
Read protection complemented option byte 
.SS "#define FLASH_RDP_nRDP_Msk   (0xFFUL << \fBFLASH_RDP_nRDP_Pos\fP)"
0x0000FF00 
.SS "#define FLASH_RDP_nRDP_Pos   (8U)"

.SS "#define FLASH_RDP_RDP   \fBFLASH_RDP_RDP_Msk\fP"
Read protection option byte 
.SS "#define FLASH_RDP_RDP_Msk   (0xFFUL << \fBFLASH_RDP_RDP_Pos\fP)"
0x000000FF 
.SS "#define FLASH_RDP_RDP_Pos   (0U)"

.SS "#define FLASH_SR_BSY   \fBFLASH_SR_BSY_Msk\fP"
Busy 
.SS "#define FLASH_SR_BSY_Msk   (0x1UL << \fBFLASH_SR_BSY_Pos\fP)"
0x00000001 
.SS "#define FLASH_SR_BSY_Pos   (0U)"

.SS "#define FLASH_SR_EOP   \fBFLASH_SR_EOP_Msk\fP"
End of operation 
.SS "#define FLASH_SR_EOP_Msk   (0x1UL << \fBFLASH_SR_EOP_Pos\fP)"
0x00000020 
.SS "#define FLASH_SR_EOP_Pos   (5U)"

.SS "#define FLASH_SR_PGERR   \fBFLASH_SR_PGERR_Msk\fP"
Programming Error 
.SS "#define FLASH_SR_PGERR_Msk   (0x1UL << \fBFLASH_SR_PGERR_Pos\fP)"
0x00000004 
.SS "#define FLASH_SR_PGERR_Pos   (2U)"

.SS "#define FLASH_SR_WRPRTERR   \fBFLASH_SR_WRPRTERR_Msk\fP"
Write Protection Error 
.SS "#define FLASH_SR_WRPRTERR_Msk   (0x1UL << \fBFLASH_SR_WRPRTERR_Pos\fP)"
0x00000010 
.SS "#define FLASH_SR_WRPRTERR_Pos   (4U)"

.SS "#define FLASH_USER_nUSER   \fBFLASH_USER_nUSER_Msk\fP"
User complemented option byte 
.SS "#define FLASH_USER_nUSER_Msk   (0xFFUL << \fBFLASH_USER_nUSER_Pos\fP)"
0xFF000000 
.SS "#define FLASH_USER_nUSER_Pos   (24U)"

.SS "#define FLASH_USER_USER   \fBFLASH_USER_USER_Msk\fP"
User option byte 
.SS "#define FLASH_USER_USER_Msk   (0xFFUL << \fBFLASH_USER_USER_Pos\fP)"
0x00FF0000 
.SS "#define FLASH_USER_USER_Pos   (16U)"

.SS "#define FLASH_WRP0_nWRP0   \fBFLASH_WRP0_nWRP0_Msk\fP"
Flash memory write protection complemented option bytes 
.SS "#define FLASH_WRP0_nWRP0_Msk   (0xFFUL << \fBFLASH_WRP0_nWRP0_Pos\fP)"
0x0000FF00 
.SS "#define FLASH_WRP0_nWRP0_Pos   (8U)"

.SS "#define FLASH_WRP0_WRP0   \fBFLASH_WRP0_WRP0_Msk\fP"
Flash memory write protection option bytes 
.SS "#define FLASH_WRP0_WRP0_Msk   (0xFFUL << \fBFLASH_WRP0_WRP0_Pos\fP)"
0x000000FF 
.SS "#define FLASH_WRP0_WRP0_Pos   (0U)"

.SS "#define FLASH_WRPR_WRP   \fBFLASH_WRPR_WRP_Msk\fP"
Write Protect 
.SS "#define FLASH_WRPR_WRP_Msk   (0xFFFFFFFFUL << \fBFLASH_WRPR_WRP_Pos\fP)"
0xFFFFFFFF 
.SS "#define FLASH_WRPR_WRP_Pos   (0U)"

.SS "#define GPIO_BRR_BR0   \fBGPIO_BRR_BR0_Msk\fP"
Port x Reset bit 0 
.SS "#define GPIO_BRR_BR0_Msk   (0x1UL << \fBGPIO_BRR_BR0_Pos\fP)"
0x00000001 
.SS "#define GPIO_BRR_BR0_Pos   (0U)"

.SS "#define GPIO_BRR_BR1   \fBGPIO_BRR_BR1_Msk\fP"
Port x Reset bit 1 
.SS "#define GPIO_BRR_BR10   \fBGPIO_BRR_BR10_Msk\fP"
Port x Reset bit 10 
.SS "#define GPIO_BRR_BR10_Msk   (0x1UL << \fBGPIO_BRR_BR10_Pos\fP)"
0x00000400 
.SS "#define GPIO_BRR_BR10_Pos   (10U)"

.SS "#define GPIO_BRR_BR11   \fBGPIO_BRR_BR11_Msk\fP"
Port x Reset bit 11 
.SS "#define GPIO_BRR_BR11_Msk   (0x1UL << \fBGPIO_BRR_BR11_Pos\fP)"
0x00000800 
.SS "#define GPIO_BRR_BR11_Pos   (11U)"

.SS "#define GPIO_BRR_BR12   \fBGPIO_BRR_BR12_Msk\fP"
Port x Reset bit 12 
.SS "#define GPIO_BRR_BR12_Msk   (0x1UL << \fBGPIO_BRR_BR12_Pos\fP)"
0x00001000 
.SS "#define GPIO_BRR_BR12_Pos   (12U)"

.SS "#define GPIO_BRR_BR13   \fBGPIO_BRR_BR13_Msk\fP"
Port x Reset bit 13 
.SS "#define GPIO_BRR_BR13_Msk   (0x1UL << \fBGPIO_BRR_BR13_Pos\fP)"
0x00002000 
.SS "#define GPIO_BRR_BR13_Pos   (13U)"

.SS "#define GPIO_BRR_BR14   \fBGPIO_BRR_BR14_Msk\fP"
Port x Reset bit 14 
.SS "#define GPIO_BRR_BR14_Msk   (0x1UL << \fBGPIO_BRR_BR14_Pos\fP)"
0x00004000 
.SS "#define GPIO_BRR_BR14_Pos   (14U)"

.SS "#define GPIO_BRR_BR15   \fBGPIO_BRR_BR15_Msk\fP"
Port x Reset bit 15 
.SS "#define GPIO_BRR_BR15_Msk   (0x1UL << \fBGPIO_BRR_BR15_Pos\fP)"
0x00008000 
.SS "#define GPIO_BRR_BR15_Pos   (15U)"

.SS "#define GPIO_BRR_BR1_Msk   (0x1UL << \fBGPIO_BRR_BR1_Pos\fP)"
0x00000002 
.SS "#define GPIO_BRR_BR1_Pos   (1U)"

.SS "#define GPIO_BRR_BR2   \fBGPIO_BRR_BR2_Msk\fP"
Port x Reset bit 2 
.SS "#define GPIO_BRR_BR2_Msk   (0x1UL << \fBGPIO_BRR_BR2_Pos\fP)"
0x00000004 
.SS "#define GPIO_BRR_BR2_Pos   (2U)"

.SS "#define GPIO_BRR_BR3   \fBGPIO_BRR_BR3_Msk\fP"
Port x Reset bit 3 
.SS "#define GPIO_BRR_BR3_Msk   (0x1UL << \fBGPIO_BRR_BR3_Pos\fP)"
0x00000008 
.SS "#define GPIO_BRR_BR3_Pos   (3U)"

.SS "#define GPIO_BRR_BR4   \fBGPIO_BRR_BR4_Msk\fP"
Port x Reset bit 4 
.SS "#define GPIO_BRR_BR4_Msk   (0x1UL << \fBGPIO_BRR_BR4_Pos\fP)"
0x00000010 
.SS "#define GPIO_BRR_BR4_Pos   (4U)"

.SS "#define GPIO_BRR_BR5   \fBGPIO_BRR_BR5_Msk\fP"
Port x Reset bit 5 
.SS "#define GPIO_BRR_BR5_Msk   (0x1UL << \fBGPIO_BRR_BR5_Pos\fP)"
0x00000020 
.SS "#define GPIO_BRR_BR5_Pos   (5U)"

.SS "#define GPIO_BRR_BR6   \fBGPIO_BRR_BR6_Msk\fP"
Port x Reset bit 6 
.SS "#define GPIO_BRR_BR6_Msk   (0x1UL << \fBGPIO_BRR_BR6_Pos\fP)"
0x00000040 
.SS "#define GPIO_BRR_BR6_Pos   (6U)"

.SS "#define GPIO_BRR_BR7   \fBGPIO_BRR_BR7_Msk\fP"
Port x Reset bit 7 
.SS "#define GPIO_BRR_BR7_Msk   (0x1UL << \fBGPIO_BRR_BR7_Pos\fP)"
0x00000080 
.SS "#define GPIO_BRR_BR7_Pos   (7U)"

.SS "#define GPIO_BRR_BR8   \fBGPIO_BRR_BR8_Msk\fP"
Port x Reset bit 8 
.SS "#define GPIO_BRR_BR8_Msk   (0x1UL << \fBGPIO_BRR_BR8_Pos\fP)"
0x00000100 
.SS "#define GPIO_BRR_BR8_Pos   (8U)"

.SS "#define GPIO_BRR_BR9   \fBGPIO_BRR_BR9_Msk\fP"
Port x Reset bit 9 
.SS "#define GPIO_BRR_BR9_Msk   (0x1UL << \fBGPIO_BRR_BR9_Pos\fP)"
0x00000200 
.SS "#define GPIO_BRR_BR9_Pos   (9U)"

.SS "#define GPIO_BSRR_BR0   \fBGPIO_BSRR_BR0_Msk\fP"
Port x Reset bit 0 
.SS "#define GPIO_BSRR_BR0_Msk   (0x1UL << \fBGPIO_BSRR_BR0_Pos\fP)"
0x00010000 
.SS "#define GPIO_BSRR_BR0_Pos   (16U)"

.SS "#define GPIO_BSRR_BR1   \fBGPIO_BSRR_BR1_Msk\fP"
Port x Reset bit 1 
.SS "#define GPIO_BSRR_BR10   \fBGPIO_BSRR_BR10_Msk\fP"
Port x Reset bit 10 
.SS "#define GPIO_BSRR_BR10_Msk   (0x1UL << \fBGPIO_BSRR_BR10_Pos\fP)"
0x04000000 
.SS "#define GPIO_BSRR_BR10_Pos   (26U)"

.SS "#define GPIO_BSRR_BR11   \fBGPIO_BSRR_BR11_Msk\fP"
Port x Reset bit 11 
.SS "#define GPIO_BSRR_BR11_Msk   (0x1UL << \fBGPIO_BSRR_BR11_Pos\fP)"
0x08000000 
.SS "#define GPIO_BSRR_BR11_Pos   (27U)"

.SS "#define GPIO_BSRR_BR12   \fBGPIO_BSRR_BR12_Msk\fP"
Port x Reset bit 12 
.SS "#define GPIO_BSRR_BR12_Msk   (0x1UL << \fBGPIO_BSRR_BR12_Pos\fP)"
0x10000000 
.SS "#define GPIO_BSRR_BR12_Pos   (28U)"

.SS "#define GPIO_BSRR_BR13   \fBGPIO_BSRR_BR13_Msk\fP"
Port x Reset bit 13 
.SS "#define GPIO_BSRR_BR13_Msk   (0x1UL << \fBGPIO_BSRR_BR13_Pos\fP)"
0x20000000 
.SS "#define GPIO_BSRR_BR13_Pos   (29U)"

.SS "#define GPIO_BSRR_BR14   \fBGPIO_BSRR_BR14_Msk\fP"
Port x Reset bit 14 
.SS "#define GPIO_BSRR_BR14_Msk   (0x1UL << \fBGPIO_BSRR_BR14_Pos\fP)"
0x40000000 
.SS "#define GPIO_BSRR_BR14_Pos   (30U)"

.SS "#define GPIO_BSRR_BR15   \fBGPIO_BSRR_BR15_Msk\fP"
Port x Reset bit 15 
.SS "#define GPIO_BSRR_BR15_Msk   (0x1UL << \fBGPIO_BSRR_BR15_Pos\fP)"
0x80000000 
.SS "#define GPIO_BSRR_BR15_Pos   (31U)"

.SS "#define GPIO_BSRR_BR1_Msk   (0x1UL << \fBGPIO_BSRR_BR1_Pos\fP)"
0x00020000 
.SS "#define GPIO_BSRR_BR1_Pos   (17U)"

.SS "#define GPIO_BSRR_BR2   \fBGPIO_BSRR_BR2_Msk\fP"
Port x Reset bit 2 
.SS "#define GPIO_BSRR_BR2_Msk   (0x1UL << \fBGPIO_BSRR_BR2_Pos\fP)"
0x00040000 
.SS "#define GPIO_BSRR_BR2_Pos   (18U)"

.SS "#define GPIO_BSRR_BR3   \fBGPIO_BSRR_BR3_Msk\fP"
Port x Reset bit 3 
.SS "#define GPIO_BSRR_BR3_Msk   (0x1UL << \fBGPIO_BSRR_BR3_Pos\fP)"
0x00080000 
.SS "#define GPIO_BSRR_BR3_Pos   (19U)"

.SS "#define GPIO_BSRR_BR4   \fBGPIO_BSRR_BR4_Msk\fP"
Port x Reset bit 4 
.SS "#define GPIO_BSRR_BR4_Msk   (0x1UL << \fBGPIO_BSRR_BR4_Pos\fP)"
0x00100000 
.SS "#define GPIO_BSRR_BR4_Pos   (20U)"

.SS "#define GPIO_BSRR_BR5   \fBGPIO_BSRR_BR5_Msk\fP"
Port x Reset bit 5 
.SS "#define GPIO_BSRR_BR5_Msk   (0x1UL << \fBGPIO_BSRR_BR5_Pos\fP)"
0x00200000 
.SS "#define GPIO_BSRR_BR5_Pos   (21U)"

.SS "#define GPIO_BSRR_BR6   \fBGPIO_BSRR_BR6_Msk\fP"
Port x Reset bit 6 
.SS "#define GPIO_BSRR_BR6_Msk   (0x1UL << \fBGPIO_BSRR_BR6_Pos\fP)"
0x00400000 
.SS "#define GPIO_BSRR_BR6_Pos   (22U)"

.SS "#define GPIO_BSRR_BR7   \fBGPIO_BSRR_BR7_Msk\fP"
Port x Reset bit 7 
.SS "#define GPIO_BSRR_BR7_Msk   (0x1UL << \fBGPIO_BSRR_BR7_Pos\fP)"
0x00800000 
.SS "#define GPIO_BSRR_BR7_Pos   (23U)"

.SS "#define GPIO_BSRR_BR8   \fBGPIO_BSRR_BR8_Msk\fP"
Port x Reset bit 8 
.SS "#define GPIO_BSRR_BR8_Msk   (0x1UL << \fBGPIO_BSRR_BR8_Pos\fP)"
0x01000000 
.SS "#define GPIO_BSRR_BR8_Pos   (24U)"

.SS "#define GPIO_BSRR_BR9   \fBGPIO_BSRR_BR9_Msk\fP"
Port x Reset bit 9 
.SS "#define GPIO_BSRR_BR9_Msk   (0x1UL << \fBGPIO_BSRR_BR9_Pos\fP)"
0x02000000 
.SS "#define GPIO_BSRR_BR9_Pos   (25U)"

.SS "#define GPIO_BSRR_BS0   \fBGPIO_BSRR_BS0_Msk\fP"
Port x Set bit 0 
.SS "#define GPIO_BSRR_BS0_Msk   (0x1UL << \fBGPIO_BSRR_BS0_Pos\fP)"
0x00000001 
.SS "#define GPIO_BSRR_BS0_Pos   (0U)"

.SS "#define GPIO_BSRR_BS1   \fBGPIO_BSRR_BS1_Msk\fP"
Port x Set bit 1 
.SS "#define GPIO_BSRR_BS10   \fBGPIO_BSRR_BS10_Msk\fP"
Port x Set bit 10 
.SS "#define GPIO_BSRR_BS10_Msk   (0x1UL << \fBGPIO_BSRR_BS10_Pos\fP)"
0x00000400 
.SS "#define GPIO_BSRR_BS10_Pos   (10U)"

.SS "#define GPIO_BSRR_BS11   \fBGPIO_BSRR_BS11_Msk\fP"
Port x Set bit 11 
.SS "#define GPIO_BSRR_BS11_Msk   (0x1UL << \fBGPIO_BSRR_BS11_Pos\fP)"
0x00000800 
.SS "#define GPIO_BSRR_BS11_Pos   (11U)"

.SS "#define GPIO_BSRR_BS12   \fBGPIO_BSRR_BS12_Msk\fP"
Port x Set bit 12 
.SS "#define GPIO_BSRR_BS12_Msk   (0x1UL << \fBGPIO_BSRR_BS12_Pos\fP)"
0x00001000 
.SS "#define GPIO_BSRR_BS12_Pos   (12U)"

.SS "#define GPIO_BSRR_BS13   \fBGPIO_BSRR_BS13_Msk\fP"
Port x Set bit 13 
.SS "#define GPIO_BSRR_BS13_Msk   (0x1UL << \fBGPIO_BSRR_BS13_Pos\fP)"
0x00002000 
.SS "#define GPIO_BSRR_BS13_Pos   (13U)"

.SS "#define GPIO_BSRR_BS14   \fBGPIO_BSRR_BS14_Msk\fP"
Port x Set bit 14 
.SS "#define GPIO_BSRR_BS14_Msk   (0x1UL << \fBGPIO_BSRR_BS14_Pos\fP)"
0x00004000 
.SS "#define GPIO_BSRR_BS14_Pos   (14U)"

.SS "#define GPIO_BSRR_BS15   \fBGPIO_BSRR_BS15_Msk\fP"
Port x Set bit 15 
.SS "#define GPIO_BSRR_BS15_Msk   (0x1UL << \fBGPIO_BSRR_BS15_Pos\fP)"
0x00008000 
.SS "#define GPIO_BSRR_BS15_Pos   (15U)"

.SS "#define GPIO_BSRR_BS1_Msk   (0x1UL << \fBGPIO_BSRR_BS1_Pos\fP)"
0x00000002 
.SS "#define GPIO_BSRR_BS1_Pos   (1U)"

.SS "#define GPIO_BSRR_BS2   \fBGPIO_BSRR_BS2_Msk\fP"
Port x Set bit 2 
.SS "#define GPIO_BSRR_BS2_Msk   (0x1UL << \fBGPIO_BSRR_BS2_Pos\fP)"
0x00000004 
.SS "#define GPIO_BSRR_BS2_Pos   (2U)"

.SS "#define GPIO_BSRR_BS3   \fBGPIO_BSRR_BS3_Msk\fP"
Port x Set bit 3 
.SS "#define GPIO_BSRR_BS3_Msk   (0x1UL << \fBGPIO_BSRR_BS3_Pos\fP)"
0x00000008 
.SS "#define GPIO_BSRR_BS3_Pos   (3U)"

.SS "#define GPIO_BSRR_BS4   \fBGPIO_BSRR_BS4_Msk\fP"
Port x Set bit 4 
.SS "#define GPIO_BSRR_BS4_Msk   (0x1UL << \fBGPIO_BSRR_BS4_Pos\fP)"
0x00000010 
.SS "#define GPIO_BSRR_BS4_Pos   (4U)"

.SS "#define GPIO_BSRR_BS5   \fBGPIO_BSRR_BS5_Msk\fP"
Port x Set bit 5 
.SS "#define GPIO_BSRR_BS5_Msk   (0x1UL << \fBGPIO_BSRR_BS5_Pos\fP)"
0x00000020 
.SS "#define GPIO_BSRR_BS5_Pos   (5U)"

.SS "#define GPIO_BSRR_BS6   \fBGPIO_BSRR_BS6_Msk\fP"
Port x Set bit 6 
.SS "#define GPIO_BSRR_BS6_Msk   (0x1UL << \fBGPIO_BSRR_BS6_Pos\fP)"
0x00000040 
.SS "#define GPIO_BSRR_BS6_Pos   (6U)"

.SS "#define GPIO_BSRR_BS7   \fBGPIO_BSRR_BS7_Msk\fP"
Port x Set bit 7 
.SS "#define GPIO_BSRR_BS7_Msk   (0x1UL << \fBGPIO_BSRR_BS7_Pos\fP)"
0x00000080 
.SS "#define GPIO_BSRR_BS7_Pos   (7U)"

.SS "#define GPIO_BSRR_BS8   \fBGPIO_BSRR_BS8_Msk\fP"
Port x Set bit 8 
.SS "#define GPIO_BSRR_BS8_Msk   (0x1UL << \fBGPIO_BSRR_BS8_Pos\fP)"
0x00000100 
.SS "#define GPIO_BSRR_BS8_Pos   (8U)"

.SS "#define GPIO_BSRR_BS9   \fBGPIO_BSRR_BS9_Msk\fP"
Port x Set bit 9 
.SS "#define GPIO_BSRR_BS9_Msk   (0x1UL << \fBGPIO_BSRR_BS9_Pos\fP)"
0x00000200 
.SS "#define GPIO_BSRR_BS9_Pos   (9U)"

.SS "#define GPIO_CRH_CNF   \fBGPIO_CRH_CNF_Msk\fP"
Port x configuration bits 
.SS "#define GPIO_CRH_CNF10   \fBGPIO_CRH_CNF10_Msk\fP"
CNF10[1:0] bits (Port x configuration bits, pin 10) 
.SS "#define GPIO_CRH_CNF10_0   (0x1UL << \fBGPIO_CRH_CNF10_Pos\fP)"
0x00000400 
.SS "#define GPIO_CRH_CNF10_1   (0x2UL << \fBGPIO_CRH_CNF10_Pos\fP)"
0x00000800 
.SS "#define GPIO_CRH_CNF10_Msk   (0x3UL << \fBGPIO_CRH_CNF10_Pos\fP)"
0x00000C00 
.SS "#define GPIO_CRH_CNF10_Pos   (10U)"

.SS "#define GPIO_CRH_CNF11   \fBGPIO_CRH_CNF11_Msk\fP"
CNF11[1:0] bits (Port x configuration bits, pin 11) 
.SS "#define GPIO_CRH_CNF11_0   (0x1UL << \fBGPIO_CRH_CNF11_Pos\fP)"
0x00004000 
.SS "#define GPIO_CRH_CNF11_1   (0x2UL << \fBGPIO_CRH_CNF11_Pos\fP)"
0x00008000 
.SS "#define GPIO_CRH_CNF11_Msk   (0x3UL << \fBGPIO_CRH_CNF11_Pos\fP)"
0x0000C000 
.SS "#define GPIO_CRH_CNF11_Pos   (14U)"

.SS "#define GPIO_CRH_CNF12   \fBGPIO_CRH_CNF12_Msk\fP"
CNF12[1:0] bits (Port x configuration bits, pin 12) 
.SS "#define GPIO_CRH_CNF12_0   (0x1UL << \fBGPIO_CRH_CNF12_Pos\fP)"
0x00040000 
.SS "#define GPIO_CRH_CNF12_1   (0x2UL << \fBGPIO_CRH_CNF12_Pos\fP)"
0x00080000 
.SS "#define GPIO_CRH_CNF12_Msk   (0x3UL << \fBGPIO_CRH_CNF12_Pos\fP)"
0x000C0000 
.SS "#define GPIO_CRH_CNF12_Pos   (18U)"

.SS "#define GPIO_CRH_CNF13   \fBGPIO_CRH_CNF13_Msk\fP"
CNF13[1:0] bits (Port x configuration bits, pin 13) 
.SS "#define GPIO_CRH_CNF13_0   (0x1UL << \fBGPIO_CRH_CNF13_Pos\fP)"
0x00400000 
.SS "#define GPIO_CRH_CNF13_1   (0x2UL << \fBGPIO_CRH_CNF13_Pos\fP)"
0x00800000 
.SS "#define GPIO_CRH_CNF13_Msk   (0x3UL << \fBGPIO_CRH_CNF13_Pos\fP)"
0x00C00000 
.SS "#define GPIO_CRH_CNF13_Pos   (22U)"

.SS "#define GPIO_CRH_CNF14   \fBGPIO_CRH_CNF14_Msk\fP"
CNF14[1:0] bits (Port x configuration bits, pin 14) 
.SS "#define GPIO_CRH_CNF14_0   (0x1UL << \fBGPIO_CRH_CNF14_Pos\fP)"
0x04000000 
.SS "#define GPIO_CRH_CNF14_1   (0x2UL << \fBGPIO_CRH_CNF14_Pos\fP)"
0x08000000 
.SS "#define GPIO_CRH_CNF14_Msk   (0x3UL << \fBGPIO_CRH_CNF14_Pos\fP)"
0x0C000000 
.SS "#define GPIO_CRH_CNF14_Pos   (26U)"

.SS "#define GPIO_CRH_CNF15   \fBGPIO_CRH_CNF15_Msk\fP"
CNF15[1:0] bits (Port x configuration bits, pin 15) 
.SS "#define GPIO_CRH_CNF15_0   (0x1UL << \fBGPIO_CRH_CNF15_Pos\fP)"
0x40000000 
.SS "#define GPIO_CRH_CNF15_1   (0x2UL << \fBGPIO_CRH_CNF15_Pos\fP)"
0x80000000 ****************** Bit definition for GPIO_IDR register 
.br
 
.SS "#define GPIO_CRH_CNF15_Msk   (0x3UL << \fBGPIO_CRH_CNF15_Pos\fP)"
0xC0000000 
.SS "#define GPIO_CRH_CNF15_Pos   (30U)"

.SS "#define GPIO_CRH_CNF8   \fBGPIO_CRH_CNF8_Msk\fP"
CNF8[1:0] bits (Port x configuration bits, pin 8) 
.SS "#define GPIO_CRH_CNF8_0   (0x1UL << \fBGPIO_CRH_CNF8_Pos\fP)"
0x00000004 
.SS "#define GPIO_CRH_CNF8_1   (0x2UL << \fBGPIO_CRH_CNF8_Pos\fP)"
0x00000008 
.SS "#define GPIO_CRH_CNF8_Msk   (0x3UL << \fBGPIO_CRH_CNF8_Pos\fP)"
0x0000000C 
.SS "#define GPIO_CRH_CNF8_Pos   (2U)"

.SS "#define GPIO_CRH_CNF9   \fBGPIO_CRH_CNF9_Msk\fP"
CNF9[1:0] bits (Port x configuration bits, pin 9) 
.SS "#define GPIO_CRH_CNF9_0   (0x1UL << \fBGPIO_CRH_CNF9_Pos\fP)"
0x00000040 
.SS "#define GPIO_CRH_CNF9_1   (0x2UL << \fBGPIO_CRH_CNF9_Pos\fP)"
0x00000080 
.SS "#define GPIO_CRH_CNF9_Msk   (0x3UL << \fBGPIO_CRH_CNF9_Pos\fP)"
0x000000C0 
.SS "#define GPIO_CRH_CNF9_Pos   (6U)"

.SS "#define GPIO_CRH_CNF_Msk   (0x33333333UL << \fBGPIO_CRH_CNF_Pos\fP)"
0xCCCCCCCC 
.SS "#define GPIO_CRH_CNF_Pos   (2U)"

.SS "#define GPIO_CRH_MODE   \fBGPIO_CRH_MODE_Msk\fP"
Port x mode bits 
.SS "#define GPIO_CRH_MODE10   \fBGPIO_CRH_MODE10_Msk\fP"
MODE10[1:0] bits (Port x mode bits, pin 10) 
.SS "#define GPIO_CRH_MODE10_0   (0x1UL << \fBGPIO_CRH_MODE10_Pos\fP)"
0x00000100 
.SS "#define GPIO_CRH_MODE10_1   (0x2UL << \fBGPIO_CRH_MODE10_Pos\fP)"
0x00000200 
.SS "#define GPIO_CRH_MODE10_Msk   (0x3UL << \fBGPIO_CRH_MODE10_Pos\fP)"
0x00000300 
.SS "#define GPIO_CRH_MODE10_Pos   (8U)"

.SS "#define GPIO_CRH_MODE11   \fBGPIO_CRH_MODE11_Msk\fP"
MODE11[1:0] bits (Port x mode bits, pin 11) 
.SS "#define GPIO_CRH_MODE11_0   (0x1UL << \fBGPIO_CRH_MODE11_Pos\fP)"
0x00001000 
.SS "#define GPIO_CRH_MODE11_1   (0x2UL << \fBGPIO_CRH_MODE11_Pos\fP)"
0x00002000 
.SS "#define GPIO_CRH_MODE11_Msk   (0x3UL << \fBGPIO_CRH_MODE11_Pos\fP)"
0x00003000 
.SS "#define GPIO_CRH_MODE11_Pos   (12U)"

.SS "#define GPIO_CRH_MODE12   \fBGPIO_CRH_MODE12_Msk\fP"
MODE12[1:0] bits (Port x mode bits, pin 12) 
.SS "#define GPIO_CRH_MODE12_0   (0x1UL << \fBGPIO_CRH_MODE12_Pos\fP)"
0x00010000 
.SS "#define GPIO_CRH_MODE12_1   (0x2UL << \fBGPIO_CRH_MODE12_Pos\fP)"
0x00020000 
.SS "#define GPIO_CRH_MODE12_Msk   (0x3UL << \fBGPIO_CRH_MODE12_Pos\fP)"
0x00030000 
.SS "#define GPIO_CRH_MODE12_Pos   (16U)"

.SS "#define GPIO_CRH_MODE13   \fBGPIO_CRH_MODE13_Msk\fP"
MODE13[1:0] bits (Port x mode bits, pin 13) 
.SS "#define GPIO_CRH_MODE13_0   (0x1UL << \fBGPIO_CRH_MODE13_Pos\fP)"
0x00100000 
.SS "#define GPIO_CRH_MODE13_1   (0x2UL << \fBGPIO_CRH_MODE13_Pos\fP)"
0x00200000 
.SS "#define GPIO_CRH_MODE13_Msk   (0x3UL << \fBGPIO_CRH_MODE13_Pos\fP)"
0x00300000 
.SS "#define GPIO_CRH_MODE13_Pos   (20U)"

.SS "#define GPIO_CRH_MODE14   \fBGPIO_CRH_MODE14_Msk\fP"
MODE14[1:0] bits (Port x mode bits, pin 14) 
.SS "#define GPIO_CRH_MODE14_0   (0x1UL << \fBGPIO_CRH_MODE14_Pos\fP)"
0x01000000 
.SS "#define GPIO_CRH_MODE14_1   (0x2UL << \fBGPIO_CRH_MODE14_Pos\fP)"
0x02000000 
.SS "#define GPIO_CRH_MODE14_Msk   (0x3UL << \fBGPIO_CRH_MODE14_Pos\fP)"
0x03000000 
.SS "#define GPIO_CRH_MODE14_Pos   (24U)"

.SS "#define GPIO_CRH_MODE15   \fBGPIO_CRH_MODE15_Msk\fP"
MODE15[1:0] bits (Port x mode bits, pin 15) 
.SS "#define GPIO_CRH_MODE15_0   (0x1UL << \fBGPIO_CRH_MODE15_Pos\fP)"
0x10000000 
.SS "#define GPIO_CRH_MODE15_1   (0x2UL << \fBGPIO_CRH_MODE15_Pos\fP)"
0x20000000 
.SS "#define GPIO_CRH_MODE15_Msk   (0x3UL << \fBGPIO_CRH_MODE15_Pos\fP)"
0x30000000 
.SS "#define GPIO_CRH_MODE15_Pos   (28U)"

.SS "#define GPIO_CRH_MODE8   \fBGPIO_CRH_MODE8_Msk\fP"
MODE8[1:0] bits (Port x mode bits, pin 8) 
.SS "#define GPIO_CRH_MODE8_0   (0x1UL << \fBGPIO_CRH_MODE8_Pos\fP)"
0x00000001 
.SS "#define GPIO_CRH_MODE8_1   (0x2UL << \fBGPIO_CRH_MODE8_Pos\fP)"
0x00000002 
.SS "#define GPIO_CRH_MODE8_Msk   (0x3UL << \fBGPIO_CRH_MODE8_Pos\fP)"
0x00000003 
.SS "#define GPIO_CRH_MODE8_Pos   (0U)"

.SS "#define GPIO_CRH_MODE9   \fBGPIO_CRH_MODE9_Msk\fP"
MODE9[1:0] bits (Port x mode bits, pin 9) 
.SS "#define GPIO_CRH_MODE9_0   (0x1UL << \fBGPIO_CRH_MODE9_Pos\fP)"
0x00000010 
.SS "#define GPIO_CRH_MODE9_1   (0x2UL << \fBGPIO_CRH_MODE9_Pos\fP)"
0x00000020 
.SS "#define GPIO_CRH_MODE9_Msk   (0x3UL << \fBGPIO_CRH_MODE9_Pos\fP)"
0x00000030 
.SS "#define GPIO_CRH_MODE9_Pos   (4U)"

.SS "#define GPIO_CRH_MODE_Msk   (0x33333333UL << \fBGPIO_CRH_MODE_Pos\fP)"
0x33333333 
.SS "#define GPIO_CRH_MODE_Pos   (0U)"

.SS "#define GPIO_CRL_CNF   \fBGPIO_CRL_CNF_Msk\fP"
Port x configuration bits 
.SS "#define GPIO_CRL_CNF0   \fBGPIO_CRL_CNF0_Msk\fP"
CNF0[1:0] bits (Port x configuration bits, pin 0) 
.SS "#define GPIO_CRL_CNF0_0   (0x1UL << \fBGPIO_CRL_CNF0_Pos\fP)"
0x00000004 
.SS "#define GPIO_CRL_CNF0_1   (0x2UL << \fBGPIO_CRL_CNF0_Pos\fP)"
0x00000008 
.SS "#define GPIO_CRL_CNF0_Msk   (0x3UL << \fBGPIO_CRL_CNF0_Pos\fP)"
0x0000000C 
.SS "#define GPIO_CRL_CNF0_Pos   (2U)"

.SS "#define GPIO_CRL_CNF1   \fBGPIO_CRL_CNF1_Msk\fP"
CNF1[1:0] bits (Port x configuration bits, pin 1) 
.SS "#define GPIO_CRL_CNF1_0   (0x1UL << \fBGPIO_CRL_CNF1_Pos\fP)"
0x00000040 
.SS "#define GPIO_CRL_CNF1_1   (0x2UL << \fBGPIO_CRL_CNF1_Pos\fP)"
0x00000080 
.SS "#define GPIO_CRL_CNF1_Msk   (0x3UL << \fBGPIO_CRL_CNF1_Pos\fP)"
0x000000C0 
.SS "#define GPIO_CRL_CNF1_Pos   (6U)"

.SS "#define GPIO_CRL_CNF2   \fBGPIO_CRL_CNF2_Msk\fP"
CNF2[1:0] bits (Port x configuration bits, pin 2) 
.SS "#define GPIO_CRL_CNF2_0   (0x1UL << \fBGPIO_CRL_CNF2_Pos\fP)"
0x00000400 
.SS "#define GPIO_CRL_CNF2_1   (0x2UL << \fBGPIO_CRL_CNF2_Pos\fP)"
0x00000800 
.SS "#define GPIO_CRL_CNF2_Msk   (0x3UL << \fBGPIO_CRL_CNF2_Pos\fP)"
0x00000C00 
.SS "#define GPIO_CRL_CNF2_Pos   (10U)"

.SS "#define GPIO_CRL_CNF3   \fBGPIO_CRL_CNF3_Msk\fP"
CNF3[1:0] bits (Port x configuration bits, pin 3) 
.SS "#define GPIO_CRL_CNF3_0   (0x1UL << \fBGPIO_CRL_CNF3_Pos\fP)"
0x00004000 
.SS "#define GPIO_CRL_CNF3_1   (0x2UL << \fBGPIO_CRL_CNF3_Pos\fP)"
0x00008000 
.SS "#define GPIO_CRL_CNF3_Msk   (0x3UL << \fBGPIO_CRL_CNF3_Pos\fP)"
0x0000C000 
.SS "#define GPIO_CRL_CNF3_Pos   (14U)"

.SS "#define GPIO_CRL_CNF4   \fBGPIO_CRL_CNF4_Msk\fP"
CNF4[1:0] bits (Port x configuration bits, pin 4) 
.SS "#define GPIO_CRL_CNF4_0   (0x1UL << \fBGPIO_CRL_CNF4_Pos\fP)"
0x00040000 
.SS "#define GPIO_CRL_CNF4_1   (0x2UL << \fBGPIO_CRL_CNF4_Pos\fP)"
0x00080000 
.SS "#define GPIO_CRL_CNF4_Msk   (0x3UL << \fBGPIO_CRL_CNF4_Pos\fP)"
0x000C0000 
.SS "#define GPIO_CRL_CNF4_Pos   (18U)"

.SS "#define GPIO_CRL_CNF5   \fBGPIO_CRL_CNF5_Msk\fP"
CNF5[1:0] bits (Port x configuration bits, pin 5) 
.SS "#define GPIO_CRL_CNF5_0   (0x1UL << \fBGPIO_CRL_CNF5_Pos\fP)"
0x00400000 
.SS "#define GPIO_CRL_CNF5_1   (0x2UL << \fBGPIO_CRL_CNF5_Pos\fP)"
0x00800000 
.SS "#define GPIO_CRL_CNF5_Msk   (0x3UL << \fBGPIO_CRL_CNF5_Pos\fP)"
0x00C00000 
.SS "#define GPIO_CRL_CNF5_Pos   (22U)"

.SS "#define GPIO_CRL_CNF6   \fBGPIO_CRL_CNF6_Msk\fP"
CNF6[1:0] bits (Port x configuration bits, pin 6) 
.SS "#define GPIO_CRL_CNF6_0   (0x1UL << \fBGPIO_CRL_CNF6_Pos\fP)"
0x04000000 
.SS "#define GPIO_CRL_CNF6_1   (0x2UL << \fBGPIO_CRL_CNF6_Pos\fP)"
0x08000000 
.SS "#define GPIO_CRL_CNF6_Msk   (0x3UL << \fBGPIO_CRL_CNF6_Pos\fP)"
0x0C000000 
.SS "#define GPIO_CRL_CNF6_Pos   (26U)"

.SS "#define GPIO_CRL_CNF7   \fBGPIO_CRL_CNF7_Msk\fP"
CNF7[1:0] bits (Port x configuration bits, pin 7) 
.SS "#define GPIO_CRL_CNF7_0   (0x1UL << \fBGPIO_CRL_CNF7_Pos\fP)"
0x40000000 
.SS "#define GPIO_CRL_CNF7_1   (0x2UL << \fBGPIO_CRL_CNF7_Pos\fP)"
0x80000000 
.SS "#define GPIO_CRL_CNF7_Msk   (0x3UL << \fBGPIO_CRL_CNF7_Pos\fP)"
0xC0000000 
.SS "#define GPIO_CRL_CNF7_Pos   (30U)"

.SS "#define GPIO_CRL_CNF_Msk   (0x33333333UL << \fBGPIO_CRL_CNF_Pos\fP)"
0xCCCCCCCC 
.SS "#define GPIO_CRL_CNF_Pos   (2U)"

.SS "#define GPIO_CRL_MODE   \fBGPIO_CRL_MODE_Msk\fP"
Port x mode bits 
.SS "#define GPIO_CRL_MODE0   \fBGPIO_CRL_MODE0_Msk\fP"
MODE0[1:0] bits (Port x mode bits, pin 0) 
.SS "#define GPIO_CRL_MODE0_0   (0x1UL << \fBGPIO_CRL_MODE0_Pos\fP)"
0x00000001 
.SS "#define GPIO_CRL_MODE0_1   (0x2UL << \fBGPIO_CRL_MODE0_Pos\fP)"
0x00000002 
.SS "#define GPIO_CRL_MODE0_Msk   (0x3UL << \fBGPIO_CRL_MODE0_Pos\fP)"
0x00000003 
.SS "#define GPIO_CRL_MODE0_Pos   (0U)"

.SS "#define GPIO_CRL_MODE1   \fBGPIO_CRL_MODE1_Msk\fP"
MODE1[1:0] bits (Port x mode bits, pin 1) 
.SS "#define GPIO_CRL_MODE1_0   (0x1UL << \fBGPIO_CRL_MODE1_Pos\fP)"
0x00000010 
.SS "#define GPIO_CRL_MODE1_1   (0x2UL << \fBGPIO_CRL_MODE1_Pos\fP)"
0x00000020 
.SS "#define GPIO_CRL_MODE1_Msk   (0x3UL << \fBGPIO_CRL_MODE1_Pos\fP)"
0x00000030 
.SS "#define GPIO_CRL_MODE1_Pos   (4U)"

.SS "#define GPIO_CRL_MODE2   \fBGPIO_CRL_MODE2_Msk\fP"
MODE2[1:0] bits (Port x mode bits, pin 2) 
.SS "#define GPIO_CRL_MODE2_0   (0x1UL << \fBGPIO_CRL_MODE2_Pos\fP)"
0x00000100 
.SS "#define GPIO_CRL_MODE2_1   (0x2UL << \fBGPIO_CRL_MODE2_Pos\fP)"
0x00000200 
.SS "#define GPIO_CRL_MODE2_Msk   (0x3UL << \fBGPIO_CRL_MODE2_Pos\fP)"
0x00000300 
.SS "#define GPIO_CRL_MODE2_Pos   (8U)"

.SS "#define GPIO_CRL_MODE3   \fBGPIO_CRL_MODE3_Msk\fP"
MODE3[1:0] bits (Port x mode bits, pin 3) 
.SS "#define GPIO_CRL_MODE3_0   (0x1UL << \fBGPIO_CRL_MODE3_Pos\fP)"
0x00001000 
.SS "#define GPIO_CRL_MODE3_1   (0x2UL << \fBGPIO_CRL_MODE3_Pos\fP)"
0x00002000 
.SS "#define GPIO_CRL_MODE3_Msk   (0x3UL << \fBGPIO_CRL_MODE3_Pos\fP)"
0x00003000 
.SS "#define GPIO_CRL_MODE3_Pos   (12U)"

.SS "#define GPIO_CRL_MODE4   \fBGPIO_CRL_MODE4_Msk\fP"
MODE4[1:0] bits (Port x mode bits, pin 4) 
.SS "#define GPIO_CRL_MODE4_0   (0x1UL << \fBGPIO_CRL_MODE4_Pos\fP)"
0x00010000 
.SS "#define GPIO_CRL_MODE4_1   (0x2UL << \fBGPIO_CRL_MODE4_Pos\fP)"
0x00020000 
.SS "#define GPIO_CRL_MODE4_Msk   (0x3UL << \fBGPIO_CRL_MODE4_Pos\fP)"
0x00030000 
.SS "#define GPIO_CRL_MODE4_Pos   (16U)"

.SS "#define GPIO_CRL_MODE5   \fBGPIO_CRL_MODE5_Msk\fP"
MODE5[1:0] bits (Port x mode bits, pin 5) 
.SS "#define GPIO_CRL_MODE5_0   (0x1UL << \fBGPIO_CRL_MODE5_Pos\fP)"
0x00100000 
.SS "#define GPIO_CRL_MODE5_1   (0x2UL << \fBGPIO_CRL_MODE5_Pos\fP)"
0x00200000 
.SS "#define GPIO_CRL_MODE5_Msk   (0x3UL << \fBGPIO_CRL_MODE5_Pos\fP)"
0x00300000 
.SS "#define GPIO_CRL_MODE5_Pos   (20U)"

.SS "#define GPIO_CRL_MODE6   \fBGPIO_CRL_MODE6_Msk\fP"
MODE6[1:0] bits (Port x mode bits, pin 6) 
.SS "#define GPIO_CRL_MODE6_0   (0x1UL << \fBGPIO_CRL_MODE6_Pos\fP)"
0x01000000 
.SS "#define GPIO_CRL_MODE6_1   (0x2UL << \fBGPIO_CRL_MODE6_Pos\fP)"
0x02000000 
.SS "#define GPIO_CRL_MODE6_Msk   (0x3UL << \fBGPIO_CRL_MODE6_Pos\fP)"
0x03000000 
.SS "#define GPIO_CRL_MODE6_Pos   (24U)"

.SS "#define GPIO_CRL_MODE7   \fBGPIO_CRL_MODE7_Msk\fP"
MODE7[1:0] bits (Port x mode bits, pin 7) 
.SS "#define GPIO_CRL_MODE7_0   (0x1UL << \fBGPIO_CRL_MODE7_Pos\fP)"
0x10000000 
.SS "#define GPIO_CRL_MODE7_1   (0x2UL << \fBGPIO_CRL_MODE7_Pos\fP)"
0x20000000 
.SS "#define GPIO_CRL_MODE7_Msk   (0x3UL << \fBGPIO_CRL_MODE7_Pos\fP)"
0x30000000 
.SS "#define GPIO_CRL_MODE7_Pos   (28U)"

.SS "#define GPIO_CRL_MODE_Msk   (0x33333333UL << \fBGPIO_CRL_MODE_Pos\fP)"
0x33333333 
.SS "#define GPIO_CRL_MODE_Pos   (0U)"

.SS "#define GPIO_IDR_IDR0   \fBGPIO_IDR_IDR0_Msk\fP"
Port input data, bit 0 
.SS "#define GPIO_IDR_IDR0_Msk   (0x1UL << \fBGPIO_IDR_IDR0_Pos\fP)"
0x00000001 
.SS "#define GPIO_IDR_IDR0_Pos   (0U)"

.SS "#define GPIO_IDR_IDR1   \fBGPIO_IDR_IDR1_Msk\fP"
Port input data, bit 1 
.SS "#define GPIO_IDR_IDR10   \fBGPIO_IDR_IDR10_Msk\fP"
Port input data, bit 10 
.SS "#define GPIO_IDR_IDR10_Msk   (0x1UL << \fBGPIO_IDR_IDR10_Pos\fP)"
0x00000400 
.SS "#define GPIO_IDR_IDR10_Pos   (10U)"

.SS "#define GPIO_IDR_IDR11   \fBGPIO_IDR_IDR11_Msk\fP"
Port input data, bit 11 
.SS "#define GPIO_IDR_IDR11_Msk   (0x1UL << \fBGPIO_IDR_IDR11_Pos\fP)"
0x00000800 
.SS "#define GPIO_IDR_IDR11_Pos   (11U)"

.SS "#define GPIO_IDR_IDR12   \fBGPIO_IDR_IDR12_Msk\fP"
Port input data, bit 12 
.SS "#define GPIO_IDR_IDR12_Msk   (0x1UL << \fBGPIO_IDR_IDR12_Pos\fP)"
0x00001000 
.SS "#define GPIO_IDR_IDR12_Pos   (12U)"

.SS "#define GPIO_IDR_IDR13   \fBGPIO_IDR_IDR13_Msk\fP"
Port input data, bit 13 
.SS "#define GPIO_IDR_IDR13_Msk   (0x1UL << \fBGPIO_IDR_IDR13_Pos\fP)"
0x00002000 
.SS "#define GPIO_IDR_IDR13_Pos   (13U)"

.SS "#define GPIO_IDR_IDR14   \fBGPIO_IDR_IDR14_Msk\fP"
Port input data, bit 14 
.SS "#define GPIO_IDR_IDR14_Msk   (0x1UL << \fBGPIO_IDR_IDR14_Pos\fP)"
0x00004000 
.SS "#define GPIO_IDR_IDR14_Pos   (14U)"

.SS "#define GPIO_IDR_IDR15   \fBGPIO_IDR_IDR15_Msk\fP"
Port input data, bit 15 
.SS "#define GPIO_IDR_IDR15_Msk   (0x1UL << \fBGPIO_IDR_IDR15_Pos\fP)"
0x00008000 
.SS "#define GPIO_IDR_IDR15_Pos   (15U)"

.SS "#define GPIO_IDR_IDR1_Msk   (0x1UL << \fBGPIO_IDR_IDR1_Pos\fP)"
0x00000002 
.SS "#define GPIO_IDR_IDR1_Pos   (1U)"

.SS "#define GPIO_IDR_IDR2   \fBGPIO_IDR_IDR2_Msk\fP"
Port input data, bit 2 
.SS "#define GPIO_IDR_IDR2_Msk   (0x1UL << \fBGPIO_IDR_IDR2_Pos\fP)"
0x00000004 
.SS "#define GPIO_IDR_IDR2_Pos   (2U)"

.SS "#define GPIO_IDR_IDR3   \fBGPIO_IDR_IDR3_Msk\fP"
Port input data, bit 3 
.SS "#define GPIO_IDR_IDR3_Msk   (0x1UL << \fBGPIO_IDR_IDR3_Pos\fP)"
0x00000008 
.SS "#define GPIO_IDR_IDR3_Pos   (3U)"

.SS "#define GPIO_IDR_IDR4   \fBGPIO_IDR_IDR4_Msk\fP"
Port input data, bit 4 
.SS "#define GPIO_IDR_IDR4_Msk   (0x1UL << \fBGPIO_IDR_IDR4_Pos\fP)"
0x00000010 
.SS "#define GPIO_IDR_IDR4_Pos   (4U)"

.SS "#define GPIO_IDR_IDR5   \fBGPIO_IDR_IDR5_Msk\fP"
Port input data, bit 5 
.SS "#define GPIO_IDR_IDR5_Msk   (0x1UL << \fBGPIO_IDR_IDR5_Pos\fP)"
0x00000020 
.SS "#define GPIO_IDR_IDR5_Pos   (5U)"

.SS "#define GPIO_IDR_IDR6   \fBGPIO_IDR_IDR6_Msk\fP"
Port input data, bit 6 
.SS "#define GPIO_IDR_IDR6_Msk   (0x1UL << \fBGPIO_IDR_IDR6_Pos\fP)"
0x00000040 
.SS "#define GPIO_IDR_IDR6_Pos   (6U)"

.SS "#define GPIO_IDR_IDR7   \fBGPIO_IDR_IDR7_Msk\fP"
Port input data, bit 7 
.SS "#define GPIO_IDR_IDR7_Msk   (0x1UL << \fBGPIO_IDR_IDR7_Pos\fP)"
0x00000080 
.SS "#define GPIO_IDR_IDR7_Pos   (7U)"

.SS "#define GPIO_IDR_IDR8   \fBGPIO_IDR_IDR8_Msk\fP"
Port input data, bit 8 
.SS "#define GPIO_IDR_IDR8_Msk   (0x1UL << \fBGPIO_IDR_IDR8_Pos\fP)"
0x00000100 
.SS "#define GPIO_IDR_IDR8_Pos   (8U)"

.SS "#define GPIO_IDR_IDR9   \fBGPIO_IDR_IDR9_Msk\fP"
Port input data, bit 9 
.SS "#define GPIO_IDR_IDR9_Msk   (0x1UL << \fBGPIO_IDR_IDR9_Pos\fP)"
0x00000200 
.SS "#define GPIO_IDR_IDR9_Pos   (9U)"

.SS "#define GPIO_LCKR_LCK0   \fBGPIO_LCKR_LCK0_Msk\fP"
Port x Lock bit 0 
.SS "#define GPIO_LCKR_LCK0_Msk   (0x1UL << \fBGPIO_LCKR_LCK0_Pos\fP)"
0x00000001 
.SS "#define GPIO_LCKR_LCK0_Pos   (0U)"

.SS "#define GPIO_LCKR_LCK1   \fBGPIO_LCKR_LCK1_Msk\fP"
Port x Lock bit 1 
.SS "#define GPIO_LCKR_LCK10   \fBGPIO_LCKR_LCK10_Msk\fP"
Port x Lock bit 10 
.SS "#define GPIO_LCKR_LCK10_Msk   (0x1UL << \fBGPIO_LCKR_LCK10_Pos\fP)"
0x00000400 
.SS "#define GPIO_LCKR_LCK10_Pos   (10U)"

.SS "#define GPIO_LCKR_LCK11   \fBGPIO_LCKR_LCK11_Msk\fP"
Port x Lock bit 11 
.SS "#define GPIO_LCKR_LCK11_Msk   (0x1UL << \fBGPIO_LCKR_LCK11_Pos\fP)"
0x00000800 
.SS "#define GPIO_LCKR_LCK11_Pos   (11U)"

.SS "#define GPIO_LCKR_LCK12   \fBGPIO_LCKR_LCK12_Msk\fP"
Port x Lock bit 12 
.SS "#define GPIO_LCKR_LCK12_Msk   (0x1UL << \fBGPIO_LCKR_LCK12_Pos\fP)"
0x00001000 
.SS "#define GPIO_LCKR_LCK12_Pos   (12U)"

.SS "#define GPIO_LCKR_LCK13   \fBGPIO_LCKR_LCK13_Msk\fP"
Port x Lock bit 13 
.SS "#define GPIO_LCKR_LCK13_Msk   (0x1UL << \fBGPIO_LCKR_LCK13_Pos\fP)"
0x00002000 
.SS "#define GPIO_LCKR_LCK13_Pos   (13U)"

.SS "#define GPIO_LCKR_LCK14   \fBGPIO_LCKR_LCK14_Msk\fP"
Port x Lock bit 14 
.SS "#define GPIO_LCKR_LCK14_Msk   (0x1UL << \fBGPIO_LCKR_LCK14_Pos\fP)"
0x00004000 
.SS "#define GPIO_LCKR_LCK14_Pos   (14U)"

.SS "#define GPIO_LCKR_LCK15   \fBGPIO_LCKR_LCK15_Msk\fP"
Port x Lock bit 15 
.SS "#define GPIO_LCKR_LCK15_Msk   (0x1UL << \fBGPIO_LCKR_LCK15_Pos\fP)"
0x00008000 
.SS "#define GPIO_LCKR_LCK15_Pos   (15U)"

.SS "#define GPIO_LCKR_LCK1_Msk   (0x1UL << \fBGPIO_LCKR_LCK1_Pos\fP)"
0x00000002 
.SS "#define GPIO_LCKR_LCK1_Pos   (1U)"

.SS "#define GPIO_LCKR_LCK2   \fBGPIO_LCKR_LCK2_Msk\fP"
Port x Lock bit 2 
.SS "#define GPIO_LCKR_LCK2_Msk   (0x1UL << \fBGPIO_LCKR_LCK2_Pos\fP)"
0x00000004 
.SS "#define GPIO_LCKR_LCK2_Pos   (2U)"

.SS "#define GPIO_LCKR_LCK3   \fBGPIO_LCKR_LCK3_Msk\fP"
Port x Lock bit 3 
.SS "#define GPIO_LCKR_LCK3_Msk   (0x1UL << \fBGPIO_LCKR_LCK3_Pos\fP)"
0x00000008 
.SS "#define GPIO_LCKR_LCK3_Pos   (3U)"

.SS "#define GPIO_LCKR_LCK4   \fBGPIO_LCKR_LCK4_Msk\fP"
Port x Lock bit 4 
.SS "#define GPIO_LCKR_LCK4_Msk   (0x1UL << \fBGPIO_LCKR_LCK4_Pos\fP)"
0x00000010 
.SS "#define GPIO_LCKR_LCK4_Pos   (4U)"

.SS "#define GPIO_LCKR_LCK5   \fBGPIO_LCKR_LCK5_Msk\fP"
Port x Lock bit 5 
.SS "#define GPIO_LCKR_LCK5_Msk   (0x1UL << \fBGPIO_LCKR_LCK5_Pos\fP)"
0x00000020 
.SS "#define GPIO_LCKR_LCK5_Pos   (5U)"

.SS "#define GPIO_LCKR_LCK6   \fBGPIO_LCKR_LCK6_Msk\fP"
Port x Lock bit 6 
.SS "#define GPIO_LCKR_LCK6_Msk   (0x1UL << \fBGPIO_LCKR_LCK6_Pos\fP)"
0x00000040 
.SS "#define GPIO_LCKR_LCK6_Pos   (6U)"

.SS "#define GPIO_LCKR_LCK7   \fBGPIO_LCKR_LCK7_Msk\fP"
Port x Lock bit 7 
.SS "#define GPIO_LCKR_LCK7_Msk   (0x1UL << \fBGPIO_LCKR_LCK7_Pos\fP)"
0x00000080 
.SS "#define GPIO_LCKR_LCK7_Pos   (7U)"

.SS "#define GPIO_LCKR_LCK8   \fBGPIO_LCKR_LCK8_Msk\fP"
Port x Lock bit 8 
.SS "#define GPIO_LCKR_LCK8_Msk   (0x1UL << \fBGPIO_LCKR_LCK8_Pos\fP)"
0x00000100 
.SS "#define GPIO_LCKR_LCK8_Pos   (8U)"

.SS "#define GPIO_LCKR_LCK9   \fBGPIO_LCKR_LCK9_Msk\fP"
Port x Lock bit 9 
.SS "#define GPIO_LCKR_LCK9_Msk   (0x1UL << \fBGPIO_LCKR_LCK9_Pos\fP)"
0x00000200 
.SS "#define GPIO_LCKR_LCK9_Pos   (9U)"

.SS "#define GPIO_LCKR_LCKK   \fBGPIO_LCKR_LCKK_Msk\fP"
Lock key 
.SS "#define GPIO_LCKR_LCKK_Msk   (0x1UL << \fBGPIO_LCKR_LCKK_Pos\fP)"
0x00010000 
.SS "#define GPIO_LCKR_LCKK_Pos   (16U)"

.SS "#define GPIO_ODR_ODR0   \fBGPIO_ODR_ODR0_Msk\fP"
Port output data, bit 0 
.SS "#define GPIO_ODR_ODR0_Msk   (0x1UL << \fBGPIO_ODR_ODR0_Pos\fP)"
0x00000001 
.SS "#define GPIO_ODR_ODR0_Pos   (0U)"

.SS "#define GPIO_ODR_ODR1   \fBGPIO_ODR_ODR1_Msk\fP"
Port output data, bit 1 
.SS "#define GPIO_ODR_ODR10   \fBGPIO_ODR_ODR10_Msk\fP"
Port output data, bit 10 
.SS "#define GPIO_ODR_ODR10_Msk   (0x1UL << \fBGPIO_ODR_ODR10_Pos\fP)"
0x00000400 
.SS "#define GPIO_ODR_ODR10_Pos   (10U)"

.SS "#define GPIO_ODR_ODR11   \fBGPIO_ODR_ODR11_Msk\fP"
Port output data, bit 11 
.SS "#define GPIO_ODR_ODR11_Msk   (0x1UL << \fBGPIO_ODR_ODR11_Pos\fP)"
0x00000800 
.SS "#define GPIO_ODR_ODR11_Pos   (11U)"

.SS "#define GPIO_ODR_ODR12   \fBGPIO_ODR_ODR12_Msk\fP"
Port output data, bit 12 
.SS "#define GPIO_ODR_ODR12_Msk   (0x1UL << \fBGPIO_ODR_ODR12_Pos\fP)"
0x00001000 
.SS "#define GPIO_ODR_ODR12_Pos   (12U)"

.SS "#define GPIO_ODR_ODR13   \fBGPIO_ODR_ODR13_Msk\fP"
Port output data, bit 13 
.SS "#define GPIO_ODR_ODR13_Msk   (0x1UL << \fBGPIO_ODR_ODR13_Pos\fP)"
0x00002000 
.SS "#define GPIO_ODR_ODR13_Pos   (13U)"

.SS "#define GPIO_ODR_ODR14   \fBGPIO_ODR_ODR14_Msk\fP"
Port output data, bit 14 
.SS "#define GPIO_ODR_ODR14_Msk   (0x1UL << \fBGPIO_ODR_ODR14_Pos\fP)"
0x00004000 
.SS "#define GPIO_ODR_ODR14_Pos   (14U)"

.SS "#define GPIO_ODR_ODR15   \fBGPIO_ODR_ODR15_Msk\fP"
Port output data, bit 15 
.SS "#define GPIO_ODR_ODR15_Msk   (0x1UL << \fBGPIO_ODR_ODR15_Pos\fP)"
0x00008000 
.SS "#define GPIO_ODR_ODR15_Pos   (15U)"

.SS "#define GPIO_ODR_ODR1_Msk   (0x1UL << \fBGPIO_ODR_ODR1_Pos\fP)"
0x00000002 
.SS "#define GPIO_ODR_ODR1_Pos   (1U)"

.SS "#define GPIO_ODR_ODR2   \fBGPIO_ODR_ODR2_Msk\fP"
Port output data, bit 2 
.SS "#define GPIO_ODR_ODR2_Msk   (0x1UL << \fBGPIO_ODR_ODR2_Pos\fP)"
0x00000004 
.SS "#define GPIO_ODR_ODR2_Pos   (2U)"

.SS "#define GPIO_ODR_ODR3   \fBGPIO_ODR_ODR3_Msk\fP"
Port output data, bit 3 
.SS "#define GPIO_ODR_ODR3_Msk   (0x1UL << \fBGPIO_ODR_ODR3_Pos\fP)"
0x00000008 
.SS "#define GPIO_ODR_ODR3_Pos   (3U)"

.SS "#define GPIO_ODR_ODR4   \fBGPIO_ODR_ODR4_Msk\fP"
Port output data, bit 4 
.SS "#define GPIO_ODR_ODR4_Msk   (0x1UL << \fBGPIO_ODR_ODR4_Pos\fP)"
0x00000010 
.SS "#define GPIO_ODR_ODR4_Pos   (4U)"

.SS "#define GPIO_ODR_ODR5   \fBGPIO_ODR_ODR5_Msk\fP"
Port output data, bit 5 
.SS "#define GPIO_ODR_ODR5_Msk   (0x1UL << \fBGPIO_ODR_ODR5_Pos\fP)"
0x00000020 
.SS "#define GPIO_ODR_ODR5_Pos   (5U)"

.SS "#define GPIO_ODR_ODR6   \fBGPIO_ODR_ODR6_Msk\fP"
Port output data, bit 6 
.SS "#define GPIO_ODR_ODR6_Msk   (0x1UL << \fBGPIO_ODR_ODR6_Pos\fP)"
0x00000040 
.SS "#define GPIO_ODR_ODR6_Pos   (6U)"

.SS "#define GPIO_ODR_ODR7   \fBGPIO_ODR_ODR7_Msk\fP"
Port output data, bit 7 
.SS "#define GPIO_ODR_ODR7_Msk   (0x1UL << \fBGPIO_ODR_ODR7_Pos\fP)"
0x00000080 
.SS "#define GPIO_ODR_ODR7_Pos   (7U)"

.SS "#define GPIO_ODR_ODR8   \fBGPIO_ODR_ODR8_Msk\fP"
Port output data, bit 8 
.SS "#define GPIO_ODR_ODR8_Msk   (0x1UL << \fBGPIO_ODR_ODR8_Pos\fP)"
0x00000100 
.SS "#define GPIO_ODR_ODR8_Pos   (8U)"

.SS "#define GPIO_ODR_ODR9   \fBGPIO_ODR_ODR9_Msk\fP"
Port output data, bit 9 
.SS "#define GPIO_ODR_ODR9_Msk   (0x1UL << \fBGPIO_ODR_ODR9_Pos\fP)"
0x00000200 
.SS "#define GPIO_ODR_ODR9_Pos   (9U)"

.SS "#define I2C_CCR_CCR   \fBI2C_CCR_CCR_Msk\fP"
Clock Control Register in Fast/Standard mode (Master mode) 
.SS "#define I2C_CCR_CCR_Msk   (0xFFFUL << \fBI2C_CCR_CCR_Pos\fP)"
0x00000FFF 
.SS "#define I2C_CCR_CCR_Pos   (0U)"

.SS "#define I2C_CCR_DUTY   \fBI2C_CCR_DUTY_Msk\fP"
Fast Mode Duty Cycle 
.SS "#define I2C_CCR_DUTY_Msk   (0x1UL << \fBI2C_CCR_DUTY_Pos\fP)"
0x00004000 
.SS "#define I2C_CCR_DUTY_Pos   (14U)"

.SS "#define I2C_CCR_FS   \fBI2C_CCR_FS_Msk\fP"
I2C Master Mode Selection 
.SS "#define I2C_CCR_FS_Msk   (0x1UL << \fBI2C_CCR_FS_Pos\fP)"
0x00008000 
.SS "#define I2C_CCR_FS_Pos   (15U)"

.SS "#define I2C_CR1_ACK   \fBI2C_CR1_ACK_Msk\fP"
Acknowledge Enable 
.SS "#define I2C_CR1_ACK_Msk   (0x1UL << \fBI2C_CR1_ACK_Pos\fP)"
0x00000400 
.SS "#define I2C_CR1_ACK_Pos   (10U)"

.SS "#define I2C_CR1_ALERT   \fBI2C_CR1_ALERT_Msk\fP"
SMBus Alert 
.SS "#define I2C_CR1_ALERT_Msk   (0x1UL << \fBI2C_CR1_ALERT_Pos\fP)"
0x00002000 
.SS "#define I2C_CR1_ALERT_Pos   (13U)"

.SS "#define I2C_CR1_ENARP   \fBI2C_CR1_ENARP_Msk\fP"
ARP Enable 
.SS "#define I2C_CR1_ENARP_Msk   (0x1UL << \fBI2C_CR1_ENARP_Pos\fP)"
0x00000010 
.SS "#define I2C_CR1_ENARP_Pos   (4U)"

.SS "#define I2C_CR1_ENGC   \fBI2C_CR1_ENGC_Msk\fP"
General Call Enable 
.SS "#define I2C_CR1_ENGC_Msk   (0x1UL << \fBI2C_CR1_ENGC_Pos\fP)"
0x00000040 
.SS "#define I2C_CR1_ENGC_Pos   (6U)"

.SS "#define I2C_CR1_ENPEC   \fBI2C_CR1_ENPEC_Msk\fP"
PEC Enable 
.SS "#define I2C_CR1_ENPEC_Msk   (0x1UL << \fBI2C_CR1_ENPEC_Pos\fP)"
0x00000020 
.SS "#define I2C_CR1_ENPEC_Pos   (5U)"

.SS "#define I2C_CR1_NOSTRETCH   \fBI2C_CR1_NOSTRETCH_Msk\fP"
Clock Stretching Disable (Slave mode) 
.SS "#define I2C_CR1_NOSTRETCH_Msk   (0x1UL << \fBI2C_CR1_NOSTRETCH_Pos\fP)"
0x00000080 
.SS "#define I2C_CR1_NOSTRETCH_Pos   (7U)"

.SS "#define I2C_CR1_PE   \fBI2C_CR1_PE_Msk\fP"
Peripheral Enable 
.SS "#define I2C_CR1_PE_Msk   (0x1UL << \fBI2C_CR1_PE_Pos\fP)"
0x00000001 
.SS "#define I2C_CR1_PE_Pos   (0U)"

.SS "#define I2C_CR1_PEC   \fBI2C_CR1_PEC_Msk\fP"
Packet Error Checking 
.SS "#define I2C_CR1_PEC_Msk   (0x1UL << \fBI2C_CR1_PEC_Pos\fP)"
0x00001000 
.SS "#define I2C_CR1_PEC_Pos   (12U)"

.SS "#define I2C_CR1_POS   \fBI2C_CR1_POS_Msk\fP"
Acknowledge/PEC Position (for data reception) 
.SS "#define I2C_CR1_POS_Msk   (0x1UL << \fBI2C_CR1_POS_Pos\fP)"
0x00000800 
.SS "#define I2C_CR1_POS_Pos   (11U)"

.SS "#define I2C_CR1_SMBTYPE   \fBI2C_CR1_SMBTYPE_Msk\fP"
SMBus Type 
.SS "#define I2C_CR1_SMBTYPE_Msk   (0x1UL << \fBI2C_CR1_SMBTYPE_Pos\fP)"
0x00000008 
.SS "#define I2C_CR1_SMBTYPE_Pos   (3U)"

.SS "#define I2C_CR1_SMBUS   \fBI2C_CR1_SMBUS_Msk\fP"
SMBus Mode 
.SS "#define I2C_CR1_SMBUS_Msk   (0x1UL << \fBI2C_CR1_SMBUS_Pos\fP)"
0x00000002 
.SS "#define I2C_CR1_SMBUS_Pos   (1U)"

.SS "#define I2C_CR1_START   \fBI2C_CR1_START_Msk\fP"
Start Generation 
.SS "#define I2C_CR1_START_Msk   (0x1UL << \fBI2C_CR1_START_Pos\fP)"
0x00000100 
.SS "#define I2C_CR1_START_Pos   (8U)"

.SS "#define I2C_CR1_STOP   \fBI2C_CR1_STOP_Msk\fP"
Stop Generation 
.SS "#define I2C_CR1_STOP_Msk   (0x1UL << \fBI2C_CR1_STOP_Pos\fP)"
0x00000200 
.SS "#define I2C_CR1_STOP_Pos   (9U)"

.SS "#define I2C_CR1_SWRST   \fBI2C_CR1_SWRST_Msk\fP"
Software Reset 
.SS "#define I2C_CR1_SWRST_Msk   (0x1UL << \fBI2C_CR1_SWRST_Pos\fP)"
0x00008000 
.SS "#define I2C_CR1_SWRST_Pos   (15U)"

.SS "#define I2C_CR2_DMAEN   \fBI2C_CR2_DMAEN_Msk\fP"
DMA Requests Enable 
.SS "#define I2C_CR2_DMAEN_Msk   (0x1UL << \fBI2C_CR2_DMAEN_Pos\fP)"
0x00000800 
.SS "#define I2C_CR2_DMAEN_Pos   (11U)"

.SS "#define I2C_CR2_FREQ   \fBI2C_CR2_FREQ_Msk\fP"
FREQ[5:0] bits (Peripheral Clock Frequency) 
.SS "#define I2C_CR2_FREQ_0   (0x01UL << \fBI2C_CR2_FREQ_Pos\fP)"
0x00000001 
.SS "#define I2C_CR2_FREQ_1   (0x02UL << \fBI2C_CR2_FREQ_Pos\fP)"
0x00000002 
.SS "#define I2C_CR2_FREQ_2   (0x04UL << \fBI2C_CR2_FREQ_Pos\fP)"
0x00000004 
.SS "#define I2C_CR2_FREQ_3   (0x08UL << \fBI2C_CR2_FREQ_Pos\fP)"
0x00000008 
.SS "#define I2C_CR2_FREQ_4   (0x10UL << \fBI2C_CR2_FREQ_Pos\fP)"
0x00000010 
.SS "#define I2C_CR2_FREQ_5   (0x20UL << \fBI2C_CR2_FREQ_Pos\fP)"
0x00000020 
.SS "#define I2C_CR2_FREQ_Msk   (0x3FUL << \fBI2C_CR2_FREQ_Pos\fP)"
0x0000003F 
.SS "#define I2C_CR2_FREQ_Pos   (0U)"

.SS "#define I2C_CR2_ITBUFEN   \fBI2C_CR2_ITBUFEN_Msk\fP"
Buffer Interrupt Enable 
.SS "#define I2C_CR2_ITBUFEN_Msk   (0x1UL << \fBI2C_CR2_ITBUFEN_Pos\fP)"
0x00000400 
.SS "#define I2C_CR2_ITBUFEN_Pos   (10U)"

.SS "#define I2C_CR2_ITERREN   \fBI2C_CR2_ITERREN_Msk\fP"
Error Interrupt Enable 
.SS "#define I2C_CR2_ITERREN_Msk   (0x1UL << \fBI2C_CR2_ITERREN_Pos\fP)"
0x00000100 
.SS "#define I2C_CR2_ITERREN_Pos   (8U)"

.SS "#define I2C_CR2_ITEVTEN   \fBI2C_CR2_ITEVTEN_Msk\fP"
Event Interrupt Enable 
.SS "#define I2C_CR2_ITEVTEN_Msk   (0x1UL << \fBI2C_CR2_ITEVTEN_Pos\fP)"
0x00000200 
.SS "#define I2C_CR2_ITEVTEN_Pos   (9U)"

.SS "#define I2C_CR2_LAST   \fBI2C_CR2_LAST_Msk\fP"
DMA Last Transfer 
.SS "#define I2C_CR2_LAST_Msk   (0x1UL << \fBI2C_CR2_LAST_Pos\fP)"
0x00001000 
.SS "#define I2C_CR2_LAST_Pos   (12U)"

.SS "#define I2C_DR_DR   \fBI2C_DR_DR_Msk\fP"
8-bit Data Register 
.br
 
.SS "#define I2C_DR_DR_Msk   (0xFFUL << \fBI2C_DR_DR_Pos\fP)"
0x000000FF 
.SS "#define I2C_DR_DR_Pos   (0U)"

.SS "#define I2C_OAR1_ADD0   \fBI2C_OAR1_ADD0_Msk\fP"
Bit 0 
.SS "#define I2C_OAR1_ADD0_Msk   (0x1UL << \fBI2C_OAR1_ADD0_Pos\fP)"
0x00000001 
.SS "#define I2C_OAR1_ADD0_Pos   (0U)"

.SS "#define I2C_OAR1_ADD1   \fBI2C_OAR1_ADD1_Msk\fP"
Bit 1 
.SS "#define I2C_OAR1_ADD1_7   0x000000FEU"
Interface Address 
.SS "#define I2C_OAR1_ADD1_Msk   (0x1UL << \fBI2C_OAR1_ADD1_Pos\fP)"
0x00000002 
.SS "#define I2C_OAR1_ADD1_Pos   (1U)"

.SS "#define I2C_OAR1_ADD2   \fBI2C_OAR1_ADD2_Msk\fP"
Bit 2 
.SS "#define I2C_OAR1_ADD2_Msk   (0x1UL << \fBI2C_OAR1_ADD2_Pos\fP)"
0x00000004 
.SS "#define I2C_OAR1_ADD2_Pos   (2U)"

.SS "#define I2C_OAR1_ADD3   \fBI2C_OAR1_ADD3_Msk\fP"
Bit 3 
.SS "#define I2C_OAR1_ADD3_Msk   (0x1UL << \fBI2C_OAR1_ADD3_Pos\fP)"
0x00000008 
.SS "#define I2C_OAR1_ADD3_Pos   (3U)"

.SS "#define I2C_OAR1_ADD4   \fBI2C_OAR1_ADD4_Msk\fP"
Bit 4 
.SS "#define I2C_OAR1_ADD4_Msk   (0x1UL << \fBI2C_OAR1_ADD4_Pos\fP)"
0x00000010 
.SS "#define I2C_OAR1_ADD4_Pos   (4U)"

.SS "#define I2C_OAR1_ADD5   \fBI2C_OAR1_ADD5_Msk\fP"
Bit 5 
.SS "#define I2C_OAR1_ADD5_Msk   (0x1UL << \fBI2C_OAR1_ADD5_Pos\fP)"
0x00000020 
.SS "#define I2C_OAR1_ADD5_Pos   (5U)"

.SS "#define I2C_OAR1_ADD6   \fBI2C_OAR1_ADD6_Msk\fP"
Bit 6 
.SS "#define I2C_OAR1_ADD6_Msk   (0x1UL << \fBI2C_OAR1_ADD6_Pos\fP)"
0x00000040 
.SS "#define I2C_OAR1_ADD6_Pos   (6U)"

.SS "#define I2C_OAR1_ADD7   \fBI2C_OAR1_ADD7_Msk\fP"
Bit 7 
.SS "#define I2C_OAR1_ADD7_Msk   (0x1UL << \fBI2C_OAR1_ADD7_Pos\fP)"
0x00000080 
.SS "#define I2C_OAR1_ADD7_Pos   (7U)"

.SS "#define I2C_OAR1_ADD8   \fBI2C_OAR1_ADD8_Msk\fP"
Bit 8 
.SS "#define I2C_OAR1_ADD8_9   0x00000300U"
Interface Address 
.SS "#define I2C_OAR1_ADD8_Msk   (0x1UL << \fBI2C_OAR1_ADD8_Pos\fP)"
0x00000100 
.SS "#define I2C_OAR1_ADD8_Pos   (8U)"

.SS "#define I2C_OAR1_ADD9   \fBI2C_OAR1_ADD9_Msk\fP"
Bit 9 
.SS "#define I2C_OAR1_ADD9_Msk   (0x1UL << \fBI2C_OAR1_ADD9_Pos\fP)"
0x00000200 
.SS "#define I2C_OAR1_ADD9_Pos   (9U)"

.SS "#define I2C_OAR1_ADDMODE   \fBI2C_OAR1_ADDMODE_Msk\fP"
Addressing Mode (Slave mode) 
.SS "#define I2C_OAR1_ADDMODE_Msk   (0x1UL << \fBI2C_OAR1_ADDMODE_Pos\fP)"
0x00008000 
.SS "#define I2C_OAR1_ADDMODE_Pos   (15U)"

.SS "#define I2C_OAR2_ADD2   \fBI2C_OAR2_ADD2_Msk\fP"
Interface address 
.SS "#define I2C_OAR2_ADD2_Msk   (0x7FUL << \fBI2C_OAR2_ADD2_Pos\fP)"
0x000000FE 
.SS "#define I2C_OAR2_ADD2_Pos   (1U)"

.SS "#define I2C_OAR2_ENDUAL   \fBI2C_OAR2_ENDUAL_Msk\fP"
Dual addressing mode enable 
.SS "#define I2C_OAR2_ENDUAL_Msk   (0x1UL << \fBI2C_OAR2_ENDUAL_Pos\fP)"
0x00000001 
.SS "#define I2C_OAR2_ENDUAL_Pos   (0U)"

.SS "#define I2C_SR1_ADD10   \fBI2C_SR1_ADD10_Msk\fP"
10-bit header sent (Master mode) 
.SS "#define I2C_SR1_ADD10_Msk   (0x1UL << \fBI2C_SR1_ADD10_Pos\fP)"
0x00000008 
.SS "#define I2C_SR1_ADD10_Pos   (3U)"

.SS "#define I2C_SR1_ADDR   \fBI2C_SR1_ADDR_Msk\fP"
Address sent (master mode)/matched (slave mode) 
.SS "#define I2C_SR1_ADDR_Msk   (0x1UL << \fBI2C_SR1_ADDR_Pos\fP)"
0x00000002 
.SS "#define I2C_SR1_ADDR_Pos   (1U)"

.SS "#define I2C_SR1_AF   \fBI2C_SR1_AF_Msk\fP"
Acknowledge Failure 
.SS "#define I2C_SR1_AF_Msk   (0x1UL << \fBI2C_SR1_AF_Pos\fP)"
0x00000400 
.SS "#define I2C_SR1_AF_Pos   (10U)"

.SS "#define I2C_SR1_ARLO   \fBI2C_SR1_ARLO_Msk\fP"
Arbitration Lost (master mode) 
.SS "#define I2C_SR1_ARLO_Msk   (0x1UL << \fBI2C_SR1_ARLO_Pos\fP)"
0x00000200 
.SS "#define I2C_SR1_ARLO_Pos   (9U)"

.SS "#define I2C_SR1_BERR   \fBI2C_SR1_BERR_Msk\fP"
Bus Error 
.SS "#define I2C_SR1_BERR_Msk   (0x1UL << \fBI2C_SR1_BERR_Pos\fP)"
0x00000100 
.SS "#define I2C_SR1_BERR_Pos   (8U)"

.SS "#define I2C_SR1_BTF   \fBI2C_SR1_BTF_Msk\fP"
Byte Transfer Finished 
.SS "#define I2C_SR1_BTF_Msk   (0x1UL << \fBI2C_SR1_BTF_Pos\fP)"
0x00000004 
.SS "#define I2C_SR1_BTF_Pos   (2U)"

.SS "#define I2C_SR1_OVR   \fBI2C_SR1_OVR_Msk\fP"
Overrun/Underrun 
.SS "#define I2C_SR1_OVR_Msk   (0x1UL << \fBI2C_SR1_OVR_Pos\fP)"
0x00000800 
.SS "#define I2C_SR1_OVR_Pos   (11U)"

.SS "#define I2C_SR1_PECERR   \fBI2C_SR1_PECERR_Msk\fP"
PEC Error in reception 
.SS "#define I2C_SR1_PECERR_Msk   (0x1UL << \fBI2C_SR1_PECERR_Pos\fP)"
0x00001000 
.SS "#define I2C_SR1_PECERR_Pos   (12U)"

.SS "#define I2C_SR1_RXNE   \fBI2C_SR1_RXNE_Msk\fP"
Data Register not Empty (receivers) 
.SS "#define I2C_SR1_RXNE_Msk   (0x1UL << \fBI2C_SR1_RXNE_Pos\fP)"
0x00000040 
.SS "#define I2C_SR1_RXNE_Pos   (6U)"

.SS "#define I2C_SR1_SB   \fBI2C_SR1_SB_Msk\fP"
Start Bit (Master mode) 
.SS "#define I2C_SR1_SB_Msk   (0x1UL << \fBI2C_SR1_SB_Pos\fP)"
0x00000001 
.SS "#define I2C_SR1_SB_Pos   (0U)"

.SS "#define I2C_SR1_SMBALERT   \fBI2C_SR1_SMBALERT_Msk\fP"
SMBus Alert 
.SS "#define I2C_SR1_SMBALERT_Msk   (0x1UL << \fBI2C_SR1_SMBALERT_Pos\fP)"
0x00008000 
.SS "#define I2C_SR1_SMBALERT_Pos   (15U)"

.SS "#define I2C_SR1_STOPF   \fBI2C_SR1_STOPF_Msk\fP"
Stop detection (Slave mode) 
.SS "#define I2C_SR1_STOPF_Msk   (0x1UL << \fBI2C_SR1_STOPF_Pos\fP)"
0x00000010 
.SS "#define I2C_SR1_STOPF_Pos   (4U)"

.SS "#define I2C_SR1_TIMEOUT   \fBI2C_SR1_TIMEOUT_Msk\fP"
Timeout or Tlow Error 
.SS "#define I2C_SR1_TIMEOUT_Msk   (0x1UL << \fBI2C_SR1_TIMEOUT_Pos\fP)"
0x00004000 
.SS "#define I2C_SR1_TIMEOUT_Pos   (14U)"

.SS "#define I2C_SR1_TXE   \fBI2C_SR1_TXE_Msk\fP"
Data Register Empty (transmitters) 
.SS "#define I2C_SR1_TXE_Msk   (0x1UL << \fBI2C_SR1_TXE_Pos\fP)"
0x00000080 
.SS "#define I2C_SR1_TXE_Pos   (7U)"

.SS "#define I2C_SR2_BUSY   \fBI2C_SR2_BUSY_Msk\fP"
Bus Busy 
.SS "#define I2C_SR2_BUSY_Msk   (0x1UL << \fBI2C_SR2_BUSY_Pos\fP)"
0x00000002 
.SS "#define I2C_SR2_BUSY_Pos   (1U)"

.SS "#define I2C_SR2_DUALF   \fBI2C_SR2_DUALF_Msk\fP"
Dual Flag (Slave mode) 
.SS "#define I2C_SR2_DUALF_Msk   (0x1UL << \fBI2C_SR2_DUALF_Pos\fP)"
0x00000080 
.SS "#define I2C_SR2_DUALF_Pos   (7U)"

.SS "#define I2C_SR2_GENCALL   \fBI2C_SR2_GENCALL_Msk\fP"
General Call Address (Slave mode) 
.SS "#define I2C_SR2_GENCALL_Msk   (0x1UL << \fBI2C_SR2_GENCALL_Pos\fP)"
0x00000010 
.SS "#define I2C_SR2_GENCALL_Pos   (4U)"

.SS "#define I2C_SR2_MSL   \fBI2C_SR2_MSL_Msk\fP"
Master/Slave 
.SS "#define I2C_SR2_MSL_Msk   (0x1UL << \fBI2C_SR2_MSL_Pos\fP)"
0x00000001 
.SS "#define I2C_SR2_MSL_Pos   (0U)"

.SS "#define I2C_SR2_PEC   \fBI2C_SR2_PEC_Msk\fP"
Packet Error Checking Register 
.SS "#define I2C_SR2_PEC_Msk   (0xFFUL << \fBI2C_SR2_PEC_Pos\fP)"
0x0000FF00 
.SS "#define I2C_SR2_PEC_Pos   (8U)"

.SS "#define I2C_SR2_SMBDEFAULT   \fBI2C_SR2_SMBDEFAULT_Msk\fP"
SMBus Device Default Address (Slave mode) 
.SS "#define I2C_SR2_SMBDEFAULT_Msk   (0x1UL << \fBI2C_SR2_SMBDEFAULT_Pos\fP)"
0x00000020 
.SS "#define I2C_SR2_SMBDEFAULT_Pos   (5U)"

.SS "#define I2C_SR2_SMBHOST   \fBI2C_SR2_SMBHOST_Msk\fP"
SMBus Host Header (Slave mode) 
.SS "#define I2C_SR2_SMBHOST_Msk   (0x1UL << \fBI2C_SR2_SMBHOST_Pos\fP)"
0x00000040 
.SS "#define I2C_SR2_SMBHOST_Pos   (6U)"

.SS "#define I2C_SR2_TRA   \fBI2C_SR2_TRA_Msk\fP"
Transmitter/Receiver 
.SS "#define I2C_SR2_TRA_Msk   (0x1UL << \fBI2C_SR2_TRA_Pos\fP)"
0x00000004 
.SS "#define I2C_SR2_TRA_Pos   (2U)"

.SS "#define I2C_TRISE_TRISE   \fBI2C_TRISE_TRISE_Msk\fP"
Maximum Rise Time in Fast/Standard mode (Master mode) 
.SS "#define I2C_TRISE_TRISE_Msk   (0x3FUL << \fBI2C_TRISE_TRISE_Pos\fP)"
0x0000003F 
.SS "#define I2C_TRISE_TRISE_Pos   (0U)"

.SS "#define IWDG_KR_KEY   \fBIWDG_KR_KEY_Msk\fP"
Key value (write only, read 0000h) 
.SS "#define IWDG_KR_KEY_Msk   (0xFFFFUL << \fBIWDG_KR_KEY_Pos\fP)"
0x0000FFFF 
.SS "#define IWDG_KR_KEY_Pos   (0U)"

.SS "#define IWDG_PR_PR   \fBIWDG_PR_PR_Msk\fP"
PR[2:0] (Prescaler divider) 
.SS "#define IWDG_PR_PR_0   (0x1UL << \fBIWDG_PR_PR_Pos\fP)"
0x00000001 
.SS "#define IWDG_PR_PR_1   (0x2UL << \fBIWDG_PR_PR_Pos\fP)"
0x00000002 
.SS "#define IWDG_PR_PR_2   (0x4UL << \fBIWDG_PR_PR_Pos\fP)"
0x00000004 
.SS "#define IWDG_PR_PR_Msk   (0x7UL << \fBIWDG_PR_PR_Pos\fP)"
0x00000007 
.SS "#define IWDG_PR_PR_Pos   (0U)"

.SS "#define IWDG_RLR_RL   \fBIWDG_RLR_RL_Msk\fP"
Watchdog counter reload value 
.SS "#define IWDG_RLR_RL_Msk   (0xFFFUL << \fBIWDG_RLR_RL_Pos\fP)"
0x00000FFF 
.SS "#define IWDG_RLR_RL_Pos   (0U)"

.SS "#define IWDG_SR_PVU   \fBIWDG_SR_PVU_Msk\fP"
Watchdog prescaler value update 
.SS "#define IWDG_SR_PVU_Msk   (0x1UL << \fBIWDG_SR_PVU_Pos\fP)"
0x00000001 
.SS "#define IWDG_SR_PVU_Pos   (0U)"

.SS "#define IWDG_SR_RVU   \fBIWDG_SR_RVU_Msk\fP"
Watchdog counter reload value update 
.SS "#define IWDG_SR_RVU_Msk   (0x1UL << \fBIWDG_SR_RVU_Pos\fP)"
0x00000002 
.SS "#define IWDG_SR_RVU_Pos   (1U)"

.SS "#define PWR_CR_CSBF   \fBPWR_CR_CSBF_Msk\fP"
Clear Standby Flag 
.SS "#define PWR_CR_CSBF_Msk   (0x1UL << \fBPWR_CR_CSBF_Pos\fP)"
0x00000008 
.SS "#define PWR_CR_CSBF_Pos   (3U)"

.SS "#define PWR_CR_CWUF   \fBPWR_CR_CWUF_Msk\fP"
Clear Wakeup Flag 
.SS "#define PWR_CR_CWUF_Msk   (0x1UL << \fBPWR_CR_CWUF_Pos\fP)"
0x00000004 
.SS "#define PWR_CR_CWUF_Pos   (2U)"

.SS "#define PWR_CR_DBP   \fBPWR_CR_DBP_Msk\fP"
Disable Backup Domain write protection 
.SS "#define PWR_CR_DBP_Msk   (0x1UL << \fBPWR_CR_DBP_Pos\fP)"
0x00000100 
.SS "#define PWR_CR_DBP_Pos   (8U)"

.SS "#define PWR_CR_LPDS   \fBPWR_CR_LPDS_Msk\fP"
Low-Power Deepsleep 
.SS "#define PWR_CR_LPDS_Msk   (0x1UL << \fBPWR_CR_LPDS_Pos\fP)"
0x00000001 
.SS "#define PWR_CR_LPDS_Pos   (0U)"

.SS "#define PWR_CR_PDDS   \fBPWR_CR_PDDS_Msk\fP"
Power Down Deepsleep 
.SS "#define PWR_CR_PDDS_Msk   (0x1UL << \fBPWR_CR_PDDS_Pos\fP)"
0x00000002 
.SS "#define PWR_CR_PDDS_Pos   (1U)"

.SS "#define PWR_CR_PLS   \fBPWR_CR_PLS_Msk\fP"
PLS[2:0] bits (PVD Level Selection) 
.SS "#define PWR_CR_PLS_0   (0x1UL << \fBPWR_CR_PLS_Pos\fP)"
0x00000020 
.SS "#define PWR_CR_PLS_1   (0x2UL << \fBPWR_CR_PLS_Pos\fP)"
0x00000040 
.SS "#define PWR_CR_PLS_2   (0x4UL << \fBPWR_CR_PLS_Pos\fP)"
0x00000080 PVD level configuration 
.SS "#define PWR_CR_PLS_2V2   \fBPWR_CR_PLS_LEV0\fP"

.SS "#define PWR_CR_PLS_2V3   \fBPWR_CR_PLS_LEV1\fP"

.SS "#define PWR_CR_PLS_2V4   \fBPWR_CR_PLS_LEV2\fP"

.SS "#define PWR_CR_PLS_2V5   \fBPWR_CR_PLS_LEV3\fP"

.SS "#define PWR_CR_PLS_2V6   \fBPWR_CR_PLS_LEV4\fP"

.SS "#define PWR_CR_PLS_2V7   \fBPWR_CR_PLS_LEV5\fP"

.SS "#define PWR_CR_PLS_2V8   \fBPWR_CR_PLS_LEV6\fP"

.SS "#define PWR_CR_PLS_2V9   \fBPWR_CR_PLS_LEV7\fP"

.SS "#define PWR_CR_PLS_LEV0   0x00000000U"
PVD level 2\&.2V 
.SS "#define PWR_CR_PLS_LEV1   0x00000020U"
PVD level 2\&.3V 
.SS "#define PWR_CR_PLS_LEV2   0x00000040U"
PVD level 2\&.4V 
.SS "#define PWR_CR_PLS_LEV3   0x00000060U"
PVD level 2\&.5V 
.SS "#define PWR_CR_PLS_LEV4   0x00000080U"
PVD level 2\&.6V 
.SS "#define PWR_CR_PLS_LEV5   0x000000A0U"
PVD level 2\&.7V 
.SS "#define PWR_CR_PLS_LEV6   0x000000C0U"
PVD level 2\&.8V 
.SS "#define PWR_CR_PLS_LEV7   0x000000E0U"
PVD level 2\&.9V 
.SS "#define PWR_CR_PLS_Msk   (0x7UL << \fBPWR_CR_PLS_Pos\fP)"
0x000000E0 
.SS "#define PWR_CR_PLS_Pos   (5U)"

.SS "#define PWR_CR_PVDE   \fBPWR_CR_PVDE_Msk\fP"
Power Voltage Detector Enable 
.SS "#define PWR_CR_PVDE_Msk   (0x1UL << \fBPWR_CR_PVDE_Pos\fP)"
0x00000010 
.SS "#define PWR_CR_PVDE_Pos   (4U)"

.SS "#define PWR_CSR_EWUP   \fBPWR_CSR_EWUP_Msk\fP"
Enable WKUP pin 
.SS "#define PWR_CSR_EWUP_Msk   (0x1UL << \fBPWR_CSR_EWUP_Pos\fP)"
0x00000100 
.SS "#define PWR_CSR_EWUP_Pos   (8U)"

.SS "#define PWR_CSR_PVDO   \fBPWR_CSR_PVDO_Msk\fP"
PVD Output 
.SS "#define PWR_CSR_PVDO_Msk   (0x1UL << \fBPWR_CSR_PVDO_Pos\fP)"
0x00000004 
.SS "#define PWR_CSR_PVDO_Pos   (2U)"

.SS "#define PWR_CSR_SBF   \fBPWR_CSR_SBF_Msk\fP"
Standby Flag 
.SS "#define PWR_CSR_SBF_Msk   (0x1UL << \fBPWR_CSR_SBF_Pos\fP)"
0x00000002 
.SS "#define PWR_CSR_SBF_Pos   (1U)"

.SS "#define PWR_CSR_WUF   \fBPWR_CSR_WUF_Msk\fP"
Wakeup Flag 
.SS "#define PWR_CSR_WUF_Msk   (0x1UL << \fBPWR_CSR_WUF_Pos\fP)"
0x00000001 
.SS "#define PWR_CSR_WUF_Pos   (0U)"

.SS "#define RCC_AHBENR_CRCEN   \fBRCC_AHBENR_CRCEN_Msk\fP"
CRC clock enable 
.SS "#define RCC_AHBENR_CRCEN_Msk   (0x1UL << \fBRCC_AHBENR_CRCEN_Pos\fP)"
0x00000040 
.SS "#define RCC_AHBENR_CRCEN_Pos   (6U)"

.SS "#define RCC_AHBENR_DMA1EN   \fBRCC_AHBENR_DMA1EN_Msk\fP"
DMA1 clock enable 
.SS "#define RCC_AHBENR_DMA1EN_Msk   (0x1UL << \fBRCC_AHBENR_DMA1EN_Pos\fP)"
0x00000001 
.SS "#define RCC_AHBENR_DMA1EN_Pos   (0U)"

.SS "#define RCC_AHBENR_FLITFEN   \fBRCC_AHBENR_FLITFEN_Msk\fP"
FLITF clock enable 
.SS "#define RCC_AHBENR_FLITFEN_Msk   (0x1UL << \fBRCC_AHBENR_FLITFEN_Pos\fP)"
0x00000010 
.SS "#define RCC_AHBENR_FLITFEN_Pos   (4U)"

.SS "#define RCC_AHBENR_SRAMEN   \fBRCC_AHBENR_SRAMEN_Msk\fP"
SRAM interface clock enable 
.SS "#define RCC_AHBENR_SRAMEN_Msk   (0x1UL << \fBRCC_AHBENR_SRAMEN_Pos\fP)"
0x00000004 
.SS "#define RCC_AHBENR_SRAMEN_Pos   (2U)"

.SS "#define RCC_APB1ENR_BKPEN   \fBRCC_APB1ENR_BKPEN_Msk\fP"
Backup interface clock enable 
.SS "#define RCC_APB1ENR_BKPEN_Msk   (0x1UL << \fBRCC_APB1ENR_BKPEN_Pos\fP)"
0x08000000 
.SS "#define RCC_APB1ENR_BKPEN_Pos   (27U)"

.SS "#define RCC_APB1ENR_CAN1EN   \fBRCC_APB1ENR_CAN1EN_Msk\fP"
CAN1 clock enable 
.SS "#define RCC_APB1ENR_CAN1EN_Msk   (0x1UL << \fBRCC_APB1ENR_CAN1EN_Pos\fP)"
0x02000000 
.SS "#define RCC_APB1ENR_CAN1EN_Pos   (25U)"

.SS "#define RCC_APB1ENR_I2C1EN   \fBRCC_APB1ENR_I2C1EN_Msk\fP"
I2C 1 clock enable 
.SS "#define RCC_APB1ENR_I2C1EN_Msk   (0x1UL << \fBRCC_APB1ENR_I2C1EN_Pos\fP)"
0x00200000 
.SS "#define RCC_APB1ENR_I2C1EN_Pos   (21U)"

.SS "#define RCC_APB1ENR_PWREN   \fBRCC_APB1ENR_PWREN_Msk\fP"
Power interface clock enable 
.SS "#define RCC_APB1ENR_PWREN_Msk   (0x1UL << \fBRCC_APB1ENR_PWREN_Pos\fP)"
0x10000000 
.SS "#define RCC_APB1ENR_PWREN_Pos   (28U)"

.SS "#define RCC_APB1ENR_TIM2EN   \fBRCC_APB1ENR_TIM2EN_Msk\fP"
Timer 2 clock enabled 
.SS "#define RCC_APB1ENR_TIM2EN_Msk   (0x1UL << \fBRCC_APB1ENR_TIM2EN_Pos\fP)"
0x00000001 
.SS "#define RCC_APB1ENR_TIM2EN_Pos   (0U)"

.SS "#define RCC_APB1ENR_TIM3EN   \fBRCC_APB1ENR_TIM3EN_Msk\fP"
Timer 3 clock enable 
.SS "#define RCC_APB1ENR_TIM3EN_Msk   (0x1UL << \fBRCC_APB1ENR_TIM3EN_Pos\fP)"
0x00000002 
.SS "#define RCC_APB1ENR_TIM3EN_Pos   (1U)"

.SS "#define RCC_APB1ENR_USART2EN   \fBRCC_APB1ENR_USART2EN_Msk\fP"
USART 2 clock enable 
.SS "#define RCC_APB1ENR_USART2EN_Msk   (0x1UL << \fBRCC_APB1ENR_USART2EN_Pos\fP)"
0x00020000 
.SS "#define RCC_APB1ENR_USART2EN_Pos   (17U)"

.SS "#define RCC_APB1ENR_USBEN   \fBRCC_APB1ENR_USBEN_Msk\fP"
USB Device clock enable 
.SS "#define RCC_APB1ENR_USBEN_Msk   (0x1UL << \fBRCC_APB1ENR_USBEN_Pos\fP)"
0x00800000 
.SS "#define RCC_APB1ENR_USBEN_Pos   (23U)"

.SS "#define RCC_APB1ENR_WWDGEN   \fBRCC_APB1ENR_WWDGEN_Msk\fP"
Window Watchdog clock enable 
.SS "#define RCC_APB1ENR_WWDGEN_Msk   (0x1UL << \fBRCC_APB1ENR_WWDGEN_Pos\fP)"
0x00000800 
.SS "#define RCC_APB1ENR_WWDGEN_Pos   (11U)"

.SS "#define RCC_APB1RSTR_BKPRST   \fBRCC_APB1RSTR_BKPRST_Msk\fP"
Backup interface reset 
.SS "#define RCC_APB1RSTR_BKPRST_Msk   (0x1UL << \fBRCC_APB1RSTR_BKPRST_Pos\fP)"
0x08000000 
.SS "#define RCC_APB1RSTR_BKPRST_Pos   (27U)"

.SS "#define RCC_APB1RSTR_CAN1RST   \fBRCC_APB1RSTR_CAN1RST_Msk\fP"
CAN1 reset 
.SS "#define RCC_APB1RSTR_CAN1RST_Msk   (0x1UL << \fBRCC_APB1RSTR_CAN1RST_Pos\fP)"
0x02000000 
.SS "#define RCC_APB1RSTR_CAN1RST_Pos   (25U)"

.SS "#define RCC_APB1RSTR_I2C1RST   \fBRCC_APB1RSTR_I2C1RST_Msk\fP"
I2C 1 reset 
.SS "#define RCC_APB1RSTR_I2C1RST_Msk   (0x1UL << \fBRCC_APB1RSTR_I2C1RST_Pos\fP)"
0x00200000 
.SS "#define RCC_APB1RSTR_I2C1RST_Pos   (21U)"

.SS "#define RCC_APB1RSTR_PWRRST   \fBRCC_APB1RSTR_PWRRST_Msk\fP"
Power interface reset 
.SS "#define RCC_APB1RSTR_PWRRST_Msk   (0x1UL << \fBRCC_APB1RSTR_PWRRST_Pos\fP)"
0x10000000 
.SS "#define RCC_APB1RSTR_PWRRST_Pos   (28U)"

.SS "#define RCC_APB1RSTR_TIM2RST   \fBRCC_APB1RSTR_TIM2RST_Msk\fP"
Timer 2 reset 
.SS "#define RCC_APB1RSTR_TIM2RST_Msk   (0x1UL << \fBRCC_APB1RSTR_TIM2RST_Pos\fP)"
0x00000001 
.SS "#define RCC_APB1RSTR_TIM2RST_Pos   (0U)"

.SS "#define RCC_APB1RSTR_TIM3RST   \fBRCC_APB1RSTR_TIM3RST_Msk\fP"
Timer 3 reset 
.SS "#define RCC_APB1RSTR_TIM3RST_Msk   (0x1UL << \fBRCC_APB1RSTR_TIM3RST_Pos\fP)"
0x00000002 
.SS "#define RCC_APB1RSTR_TIM3RST_Pos   (1U)"

.SS "#define RCC_APB1RSTR_USART2RST   \fBRCC_APB1RSTR_USART2RST_Msk\fP"
USART 2 reset 
.SS "#define RCC_APB1RSTR_USART2RST_Msk   (0x1UL << \fBRCC_APB1RSTR_USART2RST_Pos\fP)"
0x00020000 
.SS "#define RCC_APB1RSTR_USART2RST_Pos   (17U)"

.SS "#define RCC_APB1RSTR_USBRST   \fBRCC_APB1RSTR_USBRST_Msk\fP"
USB Device reset 
.SS "#define RCC_APB1RSTR_USBRST_Msk   (0x1UL << \fBRCC_APB1RSTR_USBRST_Pos\fP)"
0x00800000 
.SS "#define RCC_APB1RSTR_USBRST_Pos   (23U)"

.SS "#define RCC_APB1RSTR_WWDGRST   \fBRCC_APB1RSTR_WWDGRST_Msk\fP"
Window Watchdog reset 
.SS "#define RCC_APB1RSTR_WWDGRST_Msk   (0x1UL << \fBRCC_APB1RSTR_WWDGRST_Pos\fP)"
0x00000800 
.SS "#define RCC_APB1RSTR_WWDGRST_Pos   (11U)"

.SS "#define RCC_APB2ENR_ADC1EN   \fBRCC_APB2ENR_ADC1EN_Msk\fP"
ADC 1 interface clock enable 
.SS "#define RCC_APB2ENR_ADC1EN_Msk   (0x1UL << \fBRCC_APB2ENR_ADC1EN_Pos\fP)"
0x00000200 
.SS "#define RCC_APB2ENR_ADC1EN_Pos   (9U)"

.SS "#define RCC_APB2ENR_ADC2EN   \fBRCC_APB2ENR_ADC2EN_Msk\fP"
ADC 2 interface clock enable 
.SS "#define RCC_APB2ENR_ADC2EN_Msk   (0x1UL << \fBRCC_APB2ENR_ADC2EN_Pos\fP)"
0x00000400 
.SS "#define RCC_APB2ENR_ADC2EN_Pos   (10U)"

.SS "#define RCC_APB2ENR_AFIOEN   \fBRCC_APB2ENR_AFIOEN_Msk\fP"
Alternate Function I/O clock enable 
.SS "#define RCC_APB2ENR_AFIOEN_Msk   (0x1UL << \fBRCC_APB2ENR_AFIOEN_Pos\fP)"
0x00000001 
.SS "#define RCC_APB2ENR_AFIOEN_Pos   (0U)"

.SS "#define RCC_APB2ENR_IOPAEN   \fBRCC_APB2ENR_IOPAEN_Msk\fP"
I/O port A clock enable 
.SS "#define RCC_APB2ENR_IOPAEN_Msk   (0x1UL << \fBRCC_APB2ENR_IOPAEN_Pos\fP)"
0x00000004 
.SS "#define RCC_APB2ENR_IOPAEN_Pos   (2U)"

.SS "#define RCC_APB2ENR_IOPBEN   \fBRCC_APB2ENR_IOPBEN_Msk\fP"
I/O port B clock enable 
.SS "#define RCC_APB2ENR_IOPBEN_Msk   (0x1UL << \fBRCC_APB2ENR_IOPBEN_Pos\fP)"
0x00000008 
.SS "#define RCC_APB2ENR_IOPBEN_Pos   (3U)"

.SS "#define RCC_APB2ENR_IOPCEN   \fBRCC_APB2ENR_IOPCEN_Msk\fP"
I/O port C clock enable 
.SS "#define RCC_APB2ENR_IOPCEN_Msk   (0x1UL << \fBRCC_APB2ENR_IOPCEN_Pos\fP)"
0x00000010 
.SS "#define RCC_APB2ENR_IOPCEN_Pos   (4U)"

.SS "#define RCC_APB2ENR_IOPDEN   \fBRCC_APB2ENR_IOPDEN_Msk\fP"
I/O port D clock enable 
.SS "#define RCC_APB2ENR_IOPDEN_Msk   (0x1UL << \fBRCC_APB2ENR_IOPDEN_Pos\fP)"
0x00000020 
.SS "#define RCC_APB2ENR_IOPDEN_Pos   (5U)"

.SS "#define RCC_APB2ENR_SPI1EN   \fBRCC_APB2ENR_SPI1EN_Msk\fP"
SPI 1 clock enable 
.SS "#define RCC_APB2ENR_SPI1EN_Msk   (0x1UL << \fBRCC_APB2ENR_SPI1EN_Pos\fP)"
0x00001000 
.SS "#define RCC_APB2ENR_SPI1EN_Pos   (12U)"

.SS "#define RCC_APB2ENR_TIM1EN   \fBRCC_APB2ENR_TIM1EN_Msk\fP"
TIM1 Timer clock enable 
.SS "#define RCC_APB2ENR_TIM1EN_Msk   (0x1UL << \fBRCC_APB2ENR_TIM1EN_Pos\fP)"
0x00000800 
.SS "#define RCC_APB2ENR_TIM1EN_Pos   (11U)"

.SS "#define RCC_APB2ENR_USART1EN   \fBRCC_APB2ENR_USART1EN_Msk\fP"
USART1 clock enable 
.SS "#define RCC_APB2ENR_USART1EN_Msk   (0x1UL << \fBRCC_APB2ENR_USART1EN_Pos\fP)"
0x00004000 
.SS "#define RCC_APB2ENR_USART1EN_Pos   (14U)"

.SS "#define RCC_APB2RSTR_ADC1RST   \fBRCC_APB2RSTR_ADC1RST_Msk\fP"
ADC 1 interface reset 
.SS "#define RCC_APB2RSTR_ADC1RST_Msk   (0x1UL << \fBRCC_APB2RSTR_ADC1RST_Pos\fP)"
0x00000200 
.SS "#define RCC_APB2RSTR_ADC1RST_Pos   (9U)"

.SS "#define RCC_APB2RSTR_ADC2RST   \fBRCC_APB2RSTR_ADC2RST_Msk\fP"
ADC 2 interface reset 
.SS "#define RCC_APB2RSTR_ADC2RST_Msk   (0x1UL << \fBRCC_APB2RSTR_ADC2RST_Pos\fP)"
0x00000400 
.SS "#define RCC_APB2RSTR_ADC2RST_Pos   (10U)"

.SS "#define RCC_APB2RSTR_AFIORST   \fBRCC_APB2RSTR_AFIORST_Msk\fP"
Alternate Function I/O reset 
.SS "#define RCC_APB2RSTR_AFIORST_Msk   (0x1UL << \fBRCC_APB2RSTR_AFIORST_Pos\fP)"
0x00000001 
.SS "#define RCC_APB2RSTR_AFIORST_Pos   (0U)"

.SS "#define RCC_APB2RSTR_IOPARST   \fBRCC_APB2RSTR_IOPARST_Msk\fP"
I/O port A reset 
.SS "#define RCC_APB2RSTR_IOPARST_Msk   (0x1UL << \fBRCC_APB2RSTR_IOPARST_Pos\fP)"
0x00000004 
.SS "#define RCC_APB2RSTR_IOPARST_Pos   (2U)"

.SS "#define RCC_APB2RSTR_IOPBRST   \fBRCC_APB2RSTR_IOPBRST_Msk\fP"
I/O port B reset 
.SS "#define RCC_APB2RSTR_IOPBRST_Msk   (0x1UL << \fBRCC_APB2RSTR_IOPBRST_Pos\fP)"
0x00000008 
.SS "#define RCC_APB2RSTR_IOPBRST_Pos   (3U)"

.SS "#define RCC_APB2RSTR_IOPCRST   \fBRCC_APB2RSTR_IOPCRST_Msk\fP"
I/O port C reset 
.SS "#define RCC_APB2RSTR_IOPCRST_Msk   (0x1UL << \fBRCC_APB2RSTR_IOPCRST_Pos\fP)"
0x00000010 
.SS "#define RCC_APB2RSTR_IOPCRST_Pos   (4U)"

.SS "#define RCC_APB2RSTR_IOPDRST   \fBRCC_APB2RSTR_IOPDRST_Msk\fP"
I/O port D reset 
.SS "#define RCC_APB2RSTR_IOPDRST_Msk   (0x1UL << \fBRCC_APB2RSTR_IOPDRST_Pos\fP)"
0x00000020 
.SS "#define RCC_APB2RSTR_IOPDRST_Pos   (5U)"

.SS "#define RCC_APB2RSTR_SPI1RST   \fBRCC_APB2RSTR_SPI1RST_Msk\fP"
SPI 1 reset 
.SS "#define RCC_APB2RSTR_SPI1RST_Msk   (0x1UL << \fBRCC_APB2RSTR_SPI1RST_Pos\fP)"
0x00001000 
.SS "#define RCC_APB2RSTR_SPI1RST_Pos   (12U)"

.SS "#define RCC_APB2RSTR_TIM1RST   \fBRCC_APB2RSTR_TIM1RST_Msk\fP"
TIM1 Timer reset 
.SS "#define RCC_APB2RSTR_TIM1RST_Msk   (0x1UL << \fBRCC_APB2RSTR_TIM1RST_Pos\fP)"
0x00000800 
.SS "#define RCC_APB2RSTR_TIM1RST_Pos   (11U)"

.SS "#define RCC_APB2RSTR_USART1RST   \fBRCC_APB2RSTR_USART1RST_Msk\fP"
USART1 reset 
.SS "#define RCC_APB2RSTR_USART1RST_Msk   (0x1UL << \fBRCC_APB2RSTR_USART1RST_Pos\fP)"
0x00004000 
.SS "#define RCC_APB2RSTR_USART1RST_Pos   (14U)"

.SS "#define RCC_BDCR_BDRST   \fBRCC_BDCR_BDRST_Msk\fP"
Backup domain software reset 
.br
 
.SS "#define RCC_BDCR_BDRST_Msk   (0x1UL << \fBRCC_BDCR_BDRST_Pos\fP)"
0x00010000 
.SS "#define RCC_BDCR_BDRST_Pos   (16U)"

.SS "#define RCC_BDCR_LSEBYP   \fBRCC_BDCR_LSEBYP_Msk\fP"
External Low Speed oscillator Bypass 
.SS "#define RCC_BDCR_LSEBYP_Msk   (0x1UL << \fBRCC_BDCR_LSEBYP_Pos\fP)"
0x00000004 
.SS "#define RCC_BDCR_LSEBYP_Pos   (2U)"

.SS "#define RCC_BDCR_LSEON   \fBRCC_BDCR_LSEON_Msk\fP"
External Low Speed oscillator enable 
.SS "#define RCC_BDCR_LSEON_Msk   (0x1UL << \fBRCC_BDCR_LSEON_Pos\fP)"
0x00000001 
.SS "#define RCC_BDCR_LSEON_Pos   (0U)"

.SS "#define RCC_BDCR_LSERDY   \fBRCC_BDCR_LSERDY_Msk\fP"
External Low Speed oscillator Ready 
.SS "#define RCC_BDCR_LSERDY_Msk   (0x1UL << \fBRCC_BDCR_LSERDY_Pos\fP)"
0x00000002 
.SS "#define RCC_BDCR_LSERDY_Pos   (1U)"

.SS "#define RCC_BDCR_RTCEN   \fBRCC_BDCR_RTCEN_Msk\fP"
RTC clock enable 
.SS "#define RCC_BDCR_RTCEN_Msk   (0x1UL << \fBRCC_BDCR_RTCEN_Pos\fP)"
0x00008000 
.SS "#define RCC_BDCR_RTCEN_Pos   (15U)"

.SS "#define RCC_BDCR_RTCSEL   \fBRCC_BDCR_RTCSEL_Msk\fP"
RTCSEL[1:0] bits (RTC clock source selection) 
.SS "#define RCC_BDCR_RTCSEL_0   (0x1UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
0x00000100 
.SS "#define RCC_BDCR_RTCSEL_1   (0x2UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
0x00000200 RTC congiguration 
.SS "#define RCC_BDCR_RTCSEL_HSE   0x00000300U"
HSE oscillator clock divided by 128 used as RTC clock 
.SS "#define RCC_BDCR_RTCSEL_LSE   0x00000100U"
LSE oscillator clock used as RTC clock 
.SS "#define RCC_BDCR_RTCSEL_LSI   0x00000200U"
LSI oscillator clock used as RTC clock 
.SS "#define RCC_BDCR_RTCSEL_Msk   (0x3UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
0x00000300 
.SS "#define RCC_BDCR_RTCSEL_NOCLOCK   0x00000000U"
No clock 
.SS "#define RCC_BDCR_RTCSEL_Pos   (8U)"

.SS "#define RCC_CFGR_ADCPRE   \fBRCC_CFGR_ADCPRE_Msk\fP"
ADCPRE[1:0] bits (ADC prescaler) 
.SS "#define RCC_CFGR_ADCPRE_0   (0x1UL << \fBRCC_CFGR_ADCPRE_Pos\fP)"
0x00004000 
.SS "#define RCC_CFGR_ADCPRE_1   (0x2UL << \fBRCC_CFGR_ADCPRE_Pos\fP)"
0x00008000 
.SS "#define RCC_CFGR_ADCPRE_DIV2   0x00000000U"
PCLK2 divided by 2 
.SS "#define RCC_CFGR_ADCPRE_DIV4   0x00004000U"
PCLK2 divided by 4 
.SS "#define RCC_CFGR_ADCPRE_DIV6   0x00008000U"
PCLK2 divided by 6 
.SS "#define RCC_CFGR_ADCPRE_DIV8   0x0000C000U"
PCLK2 divided by 8 
.SS "#define RCC_CFGR_ADCPRE_Msk   (0x3UL << \fBRCC_CFGR_ADCPRE_Pos\fP)"
0x0000C000 
.SS "#define RCC_CFGR_ADCPRE_Pos   (14U)"

.SS "#define RCC_CFGR_HPRE   \fBRCC_CFGR_HPRE_Msk\fP"
HPRE[3:0] bits (AHB prescaler) 
.SS "#define RCC_CFGR_HPRE_0   (0x1UL << \fBRCC_CFGR_HPRE_Pos\fP)"
0x00000010 
.SS "#define RCC_CFGR_HPRE_1   (0x2UL << \fBRCC_CFGR_HPRE_Pos\fP)"
0x00000020 
.SS "#define RCC_CFGR_HPRE_2   (0x4UL << \fBRCC_CFGR_HPRE_Pos\fP)"
0x00000040 
.SS "#define RCC_CFGR_HPRE_3   (0x8UL << \fBRCC_CFGR_HPRE_Pos\fP)"
0x00000080 
.SS "#define RCC_CFGR_HPRE_DIV1   0x00000000U"
SYSCLK not divided 
.SS "#define RCC_CFGR_HPRE_DIV128   0x000000D0U"
SYSCLK divided by 128 
.SS "#define RCC_CFGR_HPRE_DIV16   0x000000B0U"
SYSCLK divided by 16 
.SS "#define RCC_CFGR_HPRE_DIV2   0x00000080U"
SYSCLK divided by 2 
.SS "#define RCC_CFGR_HPRE_DIV256   0x000000E0U"
SYSCLK divided by 256 
.SS "#define RCC_CFGR_HPRE_DIV4   0x00000090U"
SYSCLK divided by 4 
.SS "#define RCC_CFGR_HPRE_DIV512   0x000000F0U"
SYSCLK divided by 512 PPRE1 configuration 
.SS "#define RCC_CFGR_HPRE_DIV64   0x000000C0U"
SYSCLK divided by 64 
.SS "#define RCC_CFGR_HPRE_DIV8   0x000000A0U"
SYSCLK divided by 8 
.SS "#define RCC_CFGR_HPRE_Msk   (0xFUL << \fBRCC_CFGR_HPRE_Pos\fP)"
0x000000F0 
.SS "#define RCC_CFGR_HPRE_Pos   (4U)"

.SS "#define RCC_CFGR_MCO   \fBRCC_CFGR_MCO_Msk\fP"
MCO[2:0] bits (Microcontroller Clock Output) 
.SS "#define RCC_CFGR_MCO_0   (0x1UL << \fBRCC_CFGR_MCO_Pos\fP)"
0x01000000 
.SS "#define RCC_CFGR_MCO_1   (0x2UL << \fBRCC_CFGR_MCO_Pos\fP)"
0x02000000 
.SS "#define RCC_CFGR_MCO_2   (0x4UL << \fBRCC_CFGR_MCO_Pos\fP)"
0x04000000 
.SS "#define RCC_CFGR_MCO_HSE   0x06000000U"
HSE clock selected as MCO source 
.br
 
.SS "#define RCC_CFGR_MCO_HSI   0x05000000U"
HSI clock selected as MCO source 
.SS "#define RCC_CFGR_MCO_Msk   (0x7UL << \fBRCC_CFGR_MCO_Pos\fP)"
0x07000000 
.SS "#define RCC_CFGR_MCO_NOCLOCK   0x00000000U"
No clock 
.SS "#define RCC_CFGR_MCO_PLLCLK_DIV2   0x07000000U"
PLL clock divided by 2 selected as MCO source 
.SS "#define RCC_CFGR_MCO_Pos   (24U)"

.SS "#define RCC_CFGR_MCO_SYSCLK   0x04000000U"
System clock selected as MCO source 
.SS "#define RCC_CFGR_MCOSEL   \fBRCC_CFGR_MCO\fP"

.SS "#define RCC_CFGR_MCOSEL_0   \fBRCC_CFGR_MCO_0\fP"

.SS "#define RCC_CFGR_MCOSEL_1   \fBRCC_CFGR_MCO_1\fP"

.SS "#define RCC_CFGR_MCOSEL_2   \fBRCC_CFGR_MCO_2\fP"

.SS "#define RCC_CFGR_MCOSEL_HSE   \fBRCC_CFGR_MCO_HSE\fP"

.SS "#define RCC_CFGR_MCOSEL_HSI   \fBRCC_CFGR_MCO_HSI\fP"

.SS "#define RCC_CFGR_MCOSEL_NOCLOCK   \fBRCC_CFGR_MCO_NOCLOCK\fP"

.SS "#define RCC_CFGR_MCOSEL_PLL_DIV2   \fBRCC_CFGR_MCO_PLLCLK_DIV2\fP"
****************** Bit definition for RCC_CIR register 
.br
 
.SS "#define RCC_CFGR_MCOSEL_SYSCLK   \fBRCC_CFGR_MCO_SYSCLK\fP"

.SS "#define RCC_CFGR_PLLMULL   \fBRCC_CFGR_PLLMULL_Msk\fP"
PLLMUL[3:0] bits (PLL multiplication factor) 
.SS "#define RCC_CFGR_PLLMULL10   \fBRCC_CFGR_PLLMULL10_Msk\fP"
PLL input clock10 
.SS "#define RCC_CFGR_PLLMULL10_Msk   (0x1UL << \fBRCC_CFGR_PLLMULL10_Pos\fP)"
0x00200000 
.SS "#define RCC_CFGR_PLLMULL10_Pos   (21U)"

.SS "#define RCC_CFGR_PLLMULL11   \fBRCC_CFGR_PLLMULL11_Msk\fP"
PLL input clock*11 
.SS "#define RCC_CFGR_PLLMULL11_Msk   (0x9UL << \fBRCC_CFGR_PLLMULL11_Pos\fP)"
0x00240000 
.SS "#define RCC_CFGR_PLLMULL11_Pos   (18U)"

.SS "#define RCC_CFGR_PLLMULL12   \fBRCC_CFGR_PLLMULL12_Msk\fP"
PLL input clock*12 
.SS "#define RCC_CFGR_PLLMULL12_Msk   (0x5UL << \fBRCC_CFGR_PLLMULL12_Pos\fP)"
0x00280000 
.SS "#define RCC_CFGR_PLLMULL12_Pos   (19U)"

.SS "#define RCC_CFGR_PLLMULL13   \fBRCC_CFGR_PLLMULL13_Msk\fP"
PLL input clock*13 
.SS "#define RCC_CFGR_PLLMULL13_Msk   (0xBUL << \fBRCC_CFGR_PLLMULL13_Pos\fP)"
0x002C0000 
.SS "#define RCC_CFGR_PLLMULL13_Pos   (18U)"

.SS "#define RCC_CFGR_PLLMULL14   \fBRCC_CFGR_PLLMULL14_Msk\fP"
PLL input clock*14 
.SS "#define RCC_CFGR_PLLMULL14_Msk   (0x3UL << \fBRCC_CFGR_PLLMULL14_Pos\fP)"
0x00300000 
.SS "#define RCC_CFGR_PLLMULL14_Pos   (20U)"

.SS "#define RCC_CFGR_PLLMULL15   \fBRCC_CFGR_PLLMULL15_Msk\fP"
PLL input clock*15 
.SS "#define RCC_CFGR_PLLMULL15_Msk   (0xDUL << \fBRCC_CFGR_PLLMULL15_Pos\fP)"
0x00340000 
.SS "#define RCC_CFGR_PLLMULL15_Pos   (18U)"

.SS "#define RCC_CFGR_PLLMULL16   \fBRCC_CFGR_PLLMULL16_Msk\fP"
PLL input clock*16 
.SS "#define RCC_CFGR_PLLMULL16_Msk   (0x7UL << \fBRCC_CFGR_PLLMULL16_Pos\fP)"
0x00380000 
.SS "#define RCC_CFGR_PLLMULL16_Pos   (19U)"

.SS "#define RCC_CFGR_PLLMULL2   0x00000000U"
PLL input clock*2 
.SS "#define RCC_CFGR_PLLMULL3   \fBRCC_CFGR_PLLMULL3_Msk\fP"
PLL input clock*3 
.SS "#define RCC_CFGR_PLLMULL3_Msk   (0x1UL << \fBRCC_CFGR_PLLMULL3_Pos\fP)"
0x00040000 
.SS "#define RCC_CFGR_PLLMULL3_Pos   (18U)"

.SS "#define RCC_CFGR_PLLMULL4   \fBRCC_CFGR_PLLMULL4_Msk\fP"
PLL input clock*4 
.SS "#define RCC_CFGR_PLLMULL4_Msk   (0x1UL << \fBRCC_CFGR_PLLMULL4_Pos\fP)"
0x00080000 
.SS "#define RCC_CFGR_PLLMULL4_Pos   (19U)"

.SS "#define RCC_CFGR_PLLMULL5   \fBRCC_CFGR_PLLMULL5_Msk\fP"
PLL input clock*5 
.SS "#define RCC_CFGR_PLLMULL5_Msk   (0x3UL << \fBRCC_CFGR_PLLMULL5_Pos\fP)"
0x000C0000 
.SS "#define RCC_CFGR_PLLMULL5_Pos   (18U)"

.SS "#define RCC_CFGR_PLLMULL6   \fBRCC_CFGR_PLLMULL6_Msk\fP"
PLL input clock*6 
.SS "#define RCC_CFGR_PLLMULL6_Msk   (0x1UL << \fBRCC_CFGR_PLLMULL6_Pos\fP)"
0x00100000 
.SS "#define RCC_CFGR_PLLMULL6_Pos   (20U)"

.SS "#define RCC_CFGR_PLLMULL7   \fBRCC_CFGR_PLLMULL7_Msk\fP"
PLL input clock*7 
.SS "#define RCC_CFGR_PLLMULL7_Msk   (0x5UL << \fBRCC_CFGR_PLLMULL7_Pos\fP)"
0x00140000 
.SS "#define RCC_CFGR_PLLMULL7_Pos   (18U)"

.SS "#define RCC_CFGR_PLLMULL8   \fBRCC_CFGR_PLLMULL8_Msk\fP"
PLL input clock*8 
.SS "#define RCC_CFGR_PLLMULL8_Msk   (0x3UL << \fBRCC_CFGR_PLLMULL8_Pos\fP)"
0x00180000 
.SS "#define RCC_CFGR_PLLMULL8_Pos   (19U)"

.SS "#define RCC_CFGR_PLLMULL9   \fBRCC_CFGR_PLLMULL9_Msk\fP"
PLL input clock*9 
.SS "#define RCC_CFGR_PLLMULL9_Msk   (0x7UL << \fBRCC_CFGR_PLLMULL9_Pos\fP)"
0x001C0000 
.SS "#define RCC_CFGR_PLLMULL9_Pos   (18U)"

.SS "#define RCC_CFGR_PLLMULL_0   (0x1UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
0x00040000 
.SS "#define RCC_CFGR_PLLMULL_1   (0x2UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
0x00080000 
.SS "#define RCC_CFGR_PLLMULL_2   (0x4UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
0x00100000 
.SS "#define RCC_CFGR_PLLMULL_3   (0x8UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
0x00200000 
.SS "#define RCC_CFGR_PLLMULL_Msk   (0xFUL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
0x003C0000 
.SS "#define RCC_CFGR_PLLMULL_Pos   (18U)"

.SS "#define RCC_CFGR_PLLSRC   \fBRCC_CFGR_PLLSRC_Msk\fP"
PLL entry clock source 
.SS "#define RCC_CFGR_PLLSRC_Msk   (0x1UL << \fBRCC_CFGR_PLLSRC_Pos\fP)"
0x00010000 
.SS "#define RCC_CFGR_PLLSRC_Pos   (16U)"

.SS "#define RCC_CFGR_PLLXTPRE   \fBRCC_CFGR_PLLXTPRE_Msk\fP"
HSE divider for PLL entry PLLMUL configuration 
.SS "#define RCC_CFGR_PLLXTPRE_HSE   0x00000000U"
HSE clock not divided for PLL entry 
.SS "#define RCC_CFGR_PLLXTPRE_HSE_DIV2   0x00020000U"
HSE clock divided by 2 for PLL entry 
.SS "#define RCC_CFGR_PLLXTPRE_Msk   (0x1UL << \fBRCC_CFGR_PLLXTPRE_Pos\fP)"
0x00020000 
.SS "#define RCC_CFGR_PLLXTPRE_Pos   (17U)"

.SS "#define RCC_CFGR_PPRE1   \fBRCC_CFGR_PPRE1_Msk\fP"
PRE1[2:0] bits (APB1 prescaler) 
.SS "#define RCC_CFGR_PPRE1_0   (0x1UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
0x00000100 
.SS "#define RCC_CFGR_PPRE1_1   (0x2UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
0x00000200 
.SS "#define RCC_CFGR_PPRE1_2   (0x4UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
0x00000400 
.SS "#define RCC_CFGR_PPRE1_DIV1   0x00000000U"
HCLK not divided 
.SS "#define RCC_CFGR_PPRE1_DIV16   0x00000700U"
HCLK divided by 16 PPRE2 configuration 
.SS "#define RCC_CFGR_PPRE1_DIV2   0x00000400U"
HCLK divided by 2 
.SS "#define RCC_CFGR_PPRE1_DIV4   0x00000500U"
HCLK divided by 4 
.SS "#define RCC_CFGR_PPRE1_DIV8   0x00000600U"
HCLK divided by 8 
.SS "#define RCC_CFGR_PPRE1_Msk   (0x7UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
0x00000700 
.SS "#define RCC_CFGR_PPRE1_Pos   (8U)"

.SS "#define RCC_CFGR_PPRE2   \fBRCC_CFGR_PPRE2_Msk\fP"
PRE2[2:0] bits (APB2 prescaler) 
.SS "#define RCC_CFGR_PPRE2_0   (0x1UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
0x00000800 
.SS "#define RCC_CFGR_PPRE2_1   (0x2UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
0x00001000 
.SS "#define RCC_CFGR_PPRE2_2   (0x4UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
0x00002000 
.SS "#define RCC_CFGR_PPRE2_DIV1   0x00000000U"
HCLK not divided 
.SS "#define RCC_CFGR_PPRE2_DIV16   0x00003800U"
HCLK divided by 16 ADCPPRE configuration 
.SS "#define RCC_CFGR_PPRE2_DIV2   0x00002000U"
HCLK divided by 2 
.SS "#define RCC_CFGR_PPRE2_DIV4   0x00002800U"
HCLK divided by 4 
.SS "#define RCC_CFGR_PPRE2_DIV8   0x00003000U"
HCLK divided by 8 
.SS "#define RCC_CFGR_PPRE2_Msk   (0x7UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
0x00003800 
.SS "#define RCC_CFGR_PPRE2_Pos   (11U)"

.SS "#define RCC_CFGR_SW   \fBRCC_CFGR_SW_Msk\fP"
SW[1:0] bits (System clock Switch) 
.SS "#define RCC_CFGR_SW_0   (0x1UL << \fBRCC_CFGR_SW_Pos\fP)"
0x00000001 
.SS "#define RCC_CFGR_SW_1   (0x2UL << \fBRCC_CFGR_SW_Pos\fP)"
0x00000002 
.SS "#define RCC_CFGR_SW_HSE   0x00000001U"
HSE selected as system clock 
.SS "#define RCC_CFGR_SW_HSI   0x00000000U"
HSI selected as system clock 
.SS "#define RCC_CFGR_SW_Msk   (0x3UL << \fBRCC_CFGR_SW_Pos\fP)"
0x00000003 
.SS "#define RCC_CFGR_SW_PLL   0x00000002U"
PLL selected as system clock SWS configuration 
.SS "#define RCC_CFGR_SW_Pos   (0U)"
< SW configuration 
.SS "#define RCC_CFGR_SWS   \fBRCC_CFGR_SWS_Msk\fP"
SWS[1:0] bits (System Clock Switch Status) 
.SS "#define RCC_CFGR_SWS_0   (0x1UL << \fBRCC_CFGR_SWS_Pos\fP)"
0x00000004 
.SS "#define RCC_CFGR_SWS_1   (0x2UL << \fBRCC_CFGR_SWS_Pos\fP)"
0x00000008 
.SS "#define RCC_CFGR_SWS_HSE   0x00000004U"
HSE oscillator used as system clock 
.SS "#define RCC_CFGR_SWS_HSI   0x00000000U"
HSI oscillator used as system clock 
.SS "#define RCC_CFGR_SWS_Msk   (0x3UL << \fBRCC_CFGR_SWS_Pos\fP)"
0x0000000C 
.SS "#define RCC_CFGR_SWS_PLL   0x00000008U"
PLL used as system clock HPRE configuration 
.SS "#define RCC_CFGR_SWS_Pos   (2U)"

.SS "#define RCC_CFGR_USBPRE   \fBRCC_CFGR_USBPRE_Msk\fP"
USB Device prescaler MCO configuration 
.SS "#define RCC_CFGR_USBPRE_Msk   (0x1UL << \fBRCC_CFGR_USBPRE_Pos\fP)"
0x00400000 
.SS "#define RCC_CFGR_USBPRE_Pos   (22U)"

.SS "#define RCC_CIR_CSSC   \fBRCC_CIR_CSSC_Msk\fP"
Clock Security System Interrupt Clear 
.SS "#define RCC_CIR_CSSC_Msk   (0x1UL << \fBRCC_CIR_CSSC_Pos\fP)"
0x00800000 
.SS "#define RCC_CIR_CSSC_Pos   (23U)"

.SS "#define RCC_CIR_CSSF   \fBRCC_CIR_CSSF_Msk\fP"
Clock Security System Interrupt flag 
.SS "#define RCC_CIR_CSSF_Msk   (0x1UL << \fBRCC_CIR_CSSF_Pos\fP)"
0x00000080 
.SS "#define RCC_CIR_CSSF_Pos   (7U)"

.SS "#define RCC_CIR_HSERDYC   \fBRCC_CIR_HSERDYC_Msk\fP"
HSE Ready Interrupt Clear 
.SS "#define RCC_CIR_HSERDYC_Msk   (0x1UL << \fBRCC_CIR_HSERDYC_Pos\fP)"
0x00080000 
.SS "#define RCC_CIR_HSERDYC_Pos   (19U)"

.SS "#define RCC_CIR_HSERDYF   \fBRCC_CIR_HSERDYF_Msk\fP"
HSE Ready Interrupt flag 
.SS "#define RCC_CIR_HSERDYF_Msk   (0x1UL << \fBRCC_CIR_HSERDYF_Pos\fP)"
0x00000008 
.SS "#define RCC_CIR_HSERDYF_Pos   (3U)"

.SS "#define RCC_CIR_HSERDYIE   \fBRCC_CIR_HSERDYIE_Msk\fP"
HSE Ready Interrupt Enable 
.SS "#define RCC_CIR_HSERDYIE_Msk   (0x1UL << \fBRCC_CIR_HSERDYIE_Pos\fP)"
0x00000800 
.SS "#define RCC_CIR_HSERDYIE_Pos   (11U)"

.SS "#define RCC_CIR_HSIRDYC   \fBRCC_CIR_HSIRDYC_Msk\fP"
HSI Ready Interrupt Clear 
.SS "#define RCC_CIR_HSIRDYC_Msk   (0x1UL << \fBRCC_CIR_HSIRDYC_Pos\fP)"
0x00040000 
.SS "#define RCC_CIR_HSIRDYC_Pos   (18U)"

.SS "#define RCC_CIR_HSIRDYF   \fBRCC_CIR_HSIRDYF_Msk\fP"
HSI Ready Interrupt flag 
.SS "#define RCC_CIR_HSIRDYF_Msk   (0x1UL << \fBRCC_CIR_HSIRDYF_Pos\fP)"
0x00000004 
.SS "#define RCC_CIR_HSIRDYF_Pos   (2U)"

.SS "#define RCC_CIR_HSIRDYIE   \fBRCC_CIR_HSIRDYIE_Msk\fP"
HSI Ready Interrupt Enable 
.SS "#define RCC_CIR_HSIRDYIE_Msk   (0x1UL << \fBRCC_CIR_HSIRDYIE_Pos\fP)"
0x00000400 
.SS "#define RCC_CIR_HSIRDYIE_Pos   (10U)"

.SS "#define RCC_CIR_LSERDYC   \fBRCC_CIR_LSERDYC_Msk\fP"
LSE Ready Interrupt Clear 
.SS "#define RCC_CIR_LSERDYC_Msk   (0x1UL << \fBRCC_CIR_LSERDYC_Pos\fP)"
0x00020000 
.SS "#define RCC_CIR_LSERDYC_Pos   (17U)"

.SS "#define RCC_CIR_LSERDYF   \fBRCC_CIR_LSERDYF_Msk\fP"
LSE Ready Interrupt flag 
.SS "#define RCC_CIR_LSERDYF_Msk   (0x1UL << \fBRCC_CIR_LSERDYF_Pos\fP)"
0x00000002 
.SS "#define RCC_CIR_LSERDYF_Pos   (1U)"

.SS "#define RCC_CIR_LSERDYIE   \fBRCC_CIR_LSERDYIE_Msk\fP"
LSE Ready Interrupt Enable 
.SS "#define RCC_CIR_LSERDYIE_Msk   (0x1UL << \fBRCC_CIR_LSERDYIE_Pos\fP)"
0x00000200 
.SS "#define RCC_CIR_LSERDYIE_Pos   (9U)"

.SS "#define RCC_CIR_LSIRDYC   \fBRCC_CIR_LSIRDYC_Msk\fP"
LSI Ready Interrupt Clear 
.SS "#define RCC_CIR_LSIRDYC_Msk   (0x1UL << \fBRCC_CIR_LSIRDYC_Pos\fP)"
0x00010000 
.SS "#define RCC_CIR_LSIRDYC_Pos   (16U)"

.SS "#define RCC_CIR_LSIRDYF   \fBRCC_CIR_LSIRDYF_Msk\fP"
LSI Ready Interrupt flag 
.SS "#define RCC_CIR_LSIRDYF_Msk   (0x1UL << \fBRCC_CIR_LSIRDYF_Pos\fP)"
0x00000001 
.SS "#define RCC_CIR_LSIRDYF_Pos   (0U)"

.SS "#define RCC_CIR_LSIRDYIE   \fBRCC_CIR_LSIRDYIE_Msk\fP"
LSI Ready Interrupt Enable 
.SS "#define RCC_CIR_LSIRDYIE_Msk   (0x1UL << \fBRCC_CIR_LSIRDYIE_Pos\fP)"
0x00000100 
.SS "#define RCC_CIR_LSIRDYIE_Pos   (8U)"

.SS "#define RCC_CIR_PLLRDYC   \fBRCC_CIR_PLLRDYC_Msk\fP"
PLL Ready Interrupt Clear 
.SS "#define RCC_CIR_PLLRDYC_Msk   (0x1UL << \fBRCC_CIR_PLLRDYC_Pos\fP)"
0x00100000 
.SS "#define RCC_CIR_PLLRDYC_Pos   (20U)"

.SS "#define RCC_CIR_PLLRDYF   \fBRCC_CIR_PLLRDYF_Msk\fP"
PLL Ready Interrupt flag 
.SS "#define RCC_CIR_PLLRDYF_Msk   (0x1UL << \fBRCC_CIR_PLLRDYF_Pos\fP)"
0x00000010 
.SS "#define RCC_CIR_PLLRDYF_Pos   (4U)"

.SS "#define RCC_CIR_PLLRDYIE   \fBRCC_CIR_PLLRDYIE_Msk\fP"
PLL Ready Interrupt Enable 
.SS "#define RCC_CIR_PLLRDYIE_Msk   (0x1UL << \fBRCC_CIR_PLLRDYIE_Pos\fP)"
0x00001000 
.SS "#define RCC_CIR_PLLRDYIE_Pos   (12U)"

.SS "#define RCC_CR_CSSON   \fBRCC_CR_CSSON_Msk\fP"
Clock Security System enable 
.SS "#define RCC_CR_CSSON_Msk   (0x1UL << \fBRCC_CR_CSSON_Pos\fP)"
0x00080000 
.SS "#define RCC_CR_CSSON_Pos   (19U)"

.SS "#define RCC_CR_HSEBYP   \fBRCC_CR_HSEBYP_Msk\fP"
External High Speed clock Bypass 
.SS "#define RCC_CR_HSEBYP_Msk   (0x1UL << \fBRCC_CR_HSEBYP_Pos\fP)"
0x00040000 
.SS "#define RCC_CR_HSEBYP_Pos   (18U)"

.SS "#define RCC_CR_HSEON   \fBRCC_CR_HSEON_Msk\fP"
External High Speed clock enable 
.SS "#define RCC_CR_HSEON_Msk   (0x1UL << \fBRCC_CR_HSEON_Pos\fP)"
0x00010000 
.SS "#define RCC_CR_HSEON_Pos   (16U)"

.SS "#define RCC_CR_HSERDY   \fBRCC_CR_HSERDY_Msk\fP"
External High Speed clock ready flag 
.SS "#define RCC_CR_HSERDY_Msk   (0x1UL << \fBRCC_CR_HSERDY_Pos\fP)"
0x00020000 
.SS "#define RCC_CR_HSERDY_Pos   (17U)"

.SS "#define RCC_CR_HSICAL   \fBRCC_CR_HSICAL_Msk\fP"
Internal High Speed clock Calibration 
.SS "#define RCC_CR_HSICAL_Msk   (0xFFUL << \fBRCC_CR_HSICAL_Pos\fP)"
0x0000FF00 
.SS "#define RCC_CR_HSICAL_Pos   (8U)"

.SS "#define RCC_CR_HSION   \fBRCC_CR_HSION_Msk\fP"
Internal High Speed clock enable 
.SS "#define RCC_CR_HSION_Msk   (0x1UL << \fBRCC_CR_HSION_Pos\fP)"
0x00000001 
.SS "#define RCC_CR_HSION_Pos   (0U)"

.SS "#define RCC_CR_HSIRDY   \fBRCC_CR_HSIRDY_Msk\fP"
Internal High Speed clock ready flag 
.SS "#define RCC_CR_HSIRDY_Msk   (0x1UL << \fBRCC_CR_HSIRDY_Pos\fP)"
0x00000002 
.SS "#define RCC_CR_HSIRDY_Pos   (1U)"

.SS "#define RCC_CR_HSITRIM   \fBRCC_CR_HSITRIM_Msk\fP"
Internal High Speed clock trimming 
.SS "#define RCC_CR_HSITRIM_Msk   (0x1FUL << \fBRCC_CR_HSITRIM_Pos\fP)"
0x000000F8 
.SS "#define RCC_CR_HSITRIM_Pos   (3U)"

.SS "#define RCC_CR_PLLON   \fBRCC_CR_PLLON_Msk\fP"
PLL enable 
.SS "#define RCC_CR_PLLON_Msk   (0x1UL << \fBRCC_CR_PLLON_Pos\fP)"
0x01000000 
.SS "#define RCC_CR_PLLON_Pos   (24U)"

.SS "#define RCC_CR_PLLRDY   \fBRCC_CR_PLLRDY_Msk\fP"
PLL clock ready flag 
.SS "#define RCC_CR_PLLRDY_Msk   (0x1UL << \fBRCC_CR_PLLRDY_Pos\fP)"
0x02000000 
.SS "#define RCC_CR_PLLRDY_Pos   (25U)"

.SS "#define RCC_CSR_IWDGRSTF   \fBRCC_CSR_IWDGRSTF_Msk\fP"
Independent Watchdog reset flag 
.SS "#define RCC_CSR_IWDGRSTF_Msk   (0x1UL << \fBRCC_CSR_IWDGRSTF_Pos\fP)"
0x20000000 
.SS "#define RCC_CSR_IWDGRSTF_Pos   (29U)"

.SS "#define RCC_CSR_LPWRRSTF   \fBRCC_CSR_LPWRRSTF_Msk\fP"
Low-Power reset flag 
.SS "#define RCC_CSR_LPWRRSTF_Msk   (0x1UL << \fBRCC_CSR_LPWRRSTF_Pos\fP)"
0x80000000 
.SS "#define RCC_CSR_LPWRRSTF_Pos   (31U)"

.SS "#define RCC_CSR_LSION   \fBRCC_CSR_LSION_Msk\fP"
Internal Low Speed oscillator enable 
.SS "#define RCC_CSR_LSION_Msk   (0x1UL << \fBRCC_CSR_LSION_Pos\fP)"
0x00000001 
.SS "#define RCC_CSR_LSION_Pos   (0U)"

.SS "#define RCC_CSR_LSIRDY   \fBRCC_CSR_LSIRDY_Msk\fP"
Internal Low Speed oscillator Ready 
.SS "#define RCC_CSR_LSIRDY_Msk   (0x1UL << \fBRCC_CSR_LSIRDY_Pos\fP)"
0x00000002 
.SS "#define RCC_CSR_LSIRDY_Pos   (1U)"

.SS "#define RCC_CSR_PINRSTF   \fBRCC_CSR_PINRSTF_Msk\fP"
PIN reset flag 
.SS "#define RCC_CSR_PINRSTF_Msk   (0x1UL << \fBRCC_CSR_PINRSTF_Pos\fP)"
0x04000000 
.SS "#define RCC_CSR_PINRSTF_Pos   (26U)"

.SS "#define RCC_CSR_PORRSTF   \fBRCC_CSR_PORRSTF_Msk\fP"
POR/PDR reset flag 
.SS "#define RCC_CSR_PORRSTF_Msk   (0x1UL << \fBRCC_CSR_PORRSTF_Pos\fP)"
0x08000000 
.SS "#define RCC_CSR_PORRSTF_Pos   (27U)"

.SS "#define RCC_CSR_RMVF   \fBRCC_CSR_RMVF_Msk\fP"
Remove reset flag 
.SS "#define RCC_CSR_RMVF_Msk   (0x1UL << \fBRCC_CSR_RMVF_Pos\fP)"
0x01000000 
.SS "#define RCC_CSR_RMVF_Pos   (24U)"

.SS "#define RCC_CSR_SFTRSTF   \fBRCC_CSR_SFTRSTF_Msk\fP"
Software Reset flag 
.SS "#define RCC_CSR_SFTRSTF_Msk   (0x1UL << \fBRCC_CSR_SFTRSTF_Pos\fP)"
0x10000000 
.SS "#define RCC_CSR_SFTRSTF_Pos   (28U)"

.SS "#define RCC_CSR_WWDGRSTF   \fBRCC_CSR_WWDGRSTF_Msk\fP"
Window watchdog reset flag 
.SS "#define RCC_CSR_WWDGRSTF_Msk   (0x1UL << \fBRCC_CSR_WWDGRSTF_Pos\fP)"
0x40000000 
.SS "#define RCC_CSR_WWDGRSTF_Pos   (30U)"

.SS "#define RDP_KEY   \fBRDP_KEY_Msk\fP"
RDP Key 
.SS "#define RDP_KEY_Msk   (0xA5UL << \fBRDP_KEY_Pos\fP)"
0x000000A5 
.SS "#define RDP_KEY_Pos   (0U)"

.SS "#define RTC_ALRH_RTC_ALR   \fBRTC_ALRH_RTC_ALR_Msk\fP"
RTC Alarm High 
.SS "#define RTC_ALRH_RTC_ALR_Msk   (0xFFFFUL << \fBRTC_ALRH_RTC_ALR_Pos\fP)"
0x0000FFFF 
.SS "#define RTC_ALRH_RTC_ALR_Pos   (0U)"

.SS "#define RTC_ALRL_RTC_ALR   \fBRTC_ALRL_RTC_ALR_Msk\fP"
RTC Alarm Low 
.SS "#define RTC_ALRL_RTC_ALR_Msk   (0xFFFFUL << \fBRTC_ALRL_RTC_ALR_Pos\fP)"
0x0000FFFF 
.SS "#define RTC_ALRL_RTC_ALR_Pos   (0U)"

.SS "#define RTC_BKP_NUMBER   10"

.SS "#define RTC_CNTH_RTC_CNT   \fBRTC_CNTH_RTC_CNT_Msk\fP"
RTC Counter High 
.SS "#define RTC_CNTH_RTC_CNT_Msk   (0xFFFFUL << \fBRTC_CNTH_RTC_CNT_Pos\fP)"
0x0000FFFF 
.SS "#define RTC_CNTH_RTC_CNT_Pos   (0U)"

.SS "#define RTC_CNTL_RTC_CNT   \fBRTC_CNTL_RTC_CNT_Msk\fP"
RTC Counter Low 
.SS "#define RTC_CNTL_RTC_CNT_Msk   (0xFFFFUL << \fBRTC_CNTL_RTC_CNT_Pos\fP)"
0x0000FFFF 
.SS "#define RTC_CNTL_RTC_CNT_Pos   (0U)"

.SS "#define RTC_CRH_ALRIE   \fBRTC_CRH_ALRIE_Msk\fP"
Alarm Interrupt Enable 
.SS "#define RTC_CRH_ALRIE_Msk   (0x1UL << \fBRTC_CRH_ALRIE_Pos\fP)"
0x00000002 
.SS "#define RTC_CRH_ALRIE_Pos   (1U)"

.SS "#define RTC_CRH_OWIE   \fBRTC_CRH_OWIE_Msk\fP"
OverfloW Interrupt Enable 
.SS "#define RTC_CRH_OWIE_Msk   (0x1UL << \fBRTC_CRH_OWIE_Pos\fP)"
0x00000004 
.SS "#define RTC_CRH_OWIE_Pos   (2U)"

.SS "#define RTC_CRH_SECIE   \fBRTC_CRH_SECIE_Msk\fP"
Second Interrupt Enable 
.SS "#define RTC_CRH_SECIE_Msk   (0x1UL << \fBRTC_CRH_SECIE_Pos\fP)"
0x00000001 
.SS "#define RTC_CRH_SECIE_Pos   (0U)"

.SS "#define RTC_CRL_ALRF   \fBRTC_CRL_ALRF_Msk\fP"
Alarm Flag 
.SS "#define RTC_CRL_ALRF_Msk   (0x1UL << \fBRTC_CRL_ALRF_Pos\fP)"
0x00000002 
.SS "#define RTC_CRL_ALRF_Pos   (1U)"

.SS "#define RTC_CRL_CNF   \fBRTC_CRL_CNF_Msk\fP"
Configuration Flag 
.SS "#define RTC_CRL_CNF_Msk   (0x1UL << \fBRTC_CRL_CNF_Pos\fP)"
0x00000010 
.SS "#define RTC_CRL_CNF_Pos   (4U)"

.SS "#define RTC_CRL_OWF   \fBRTC_CRL_OWF_Msk\fP"
OverfloW Flag 
.SS "#define RTC_CRL_OWF_Msk   (0x1UL << \fBRTC_CRL_OWF_Pos\fP)"
0x00000004 
.SS "#define RTC_CRL_OWF_Pos   (2U)"

.SS "#define RTC_CRL_RSF   \fBRTC_CRL_RSF_Msk\fP"
Registers Synchronized Flag 
.SS "#define RTC_CRL_RSF_Msk   (0x1UL << \fBRTC_CRL_RSF_Pos\fP)"
0x00000008 
.SS "#define RTC_CRL_RSF_Pos   (3U)"

.SS "#define RTC_CRL_RTOFF   \fBRTC_CRL_RTOFF_Msk\fP"
RTC operation OFF 
.SS "#define RTC_CRL_RTOFF_Msk   (0x1UL << \fBRTC_CRL_RTOFF_Pos\fP)"
0x00000020 
.SS "#define RTC_CRL_RTOFF_Pos   (5U)"

.SS "#define RTC_CRL_SECF   \fBRTC_CRL_SECF_Msk\fP"
Second Flag 
.SS "#define RTC_CRL_SECF_Msk   (0x1UL << \fBRTC_CRL_SECF_Pos\fP)"
0x00000001 
.SS "#define RTC_CRL_SECF_Pos   (0U)"

.SS "#define RTC_DIVH_RTC_DIV   \fBRTC_DIVH_RTC_DIV_Msk\fP"
RTC Clock Divider High 
.SS "#define RTC_DIVH_RTC_DIV_Msk   (0xFUL << \fBRTC_DIVH_RTC_DIV_Pos\fP)"
0x0000000F 
.SS "#define RTC_DIVH_RTC_DIV_Pos   (0U)"

.SS "#define RTC_DIVL_RTC_DIV   \fBRTC_DIVL_RTC_DIV_Msk\fP"
RTC Clock Divider Low 
.SS "#define RTC_DIVL_RTC_DIV_Msk   (0xFFFFUL << \fBRTC_DIVL_RTC_DIV_Pos\fP)"
0x0000FFFF 
.SS "#define RTC_DIVL_RTC_DIV_Pos   (0U)"

.SS "#define RTC_PRLH_PRL   \fBRTC_PRLH_PRL_Msk\fP"
RTC Prescaler Reload Value High 
.SS "#define RTC_PRLH_PRL_Msk   (0xFUL << \fBRTC_PRLH_PRL_Pos\fP)"
0x0000000F 
.SS "#define RTC_PRLH_PRL_Pos   (0U)"

.SS "#define RTC_PRLL_PRL   \fBRTC_PRLL_PRL_Msk\fP"
RTC Prescaler Reload Value Low 
.SS "#define RTC_PRLL_PRL_Msk   (0xFFFFUL << \fBRTC_PRLL_PRL_Pos\fP)"
0x0000FFFF 
.SS "#define RTC_PRLL_PRL_Pos   (0U)"

.SS "#define SPI_CR1_BIDIMODE   \fBSPI_CR1_BIDIMODE_Msk\fP"
Bidirectional data mode enable 
.SS "#define SPI_CR1_BIDIMODE_Msk   (0x1UL << \fBSPI_CR1_BIDIMODE_Pos\fP)"
0x00008000 
.SS "#define SPI_CR1_BIDIMODE_Pos   (15U)"

.SS "#define SPI_CR1_BIDIOE   \fBSPI_CR1_BIDIOE_Msk\fP"
Output enable in bidirectional mode 
.SS "#define SPI_CR1_BIDIOE_Msk   (0x1UL << \fBSPI_CR1_BIDIOE_Pos\fP)"
0x00004000 
.SS "#define SPI_CR1_BIDIOE_Pos   (14U)"

.SS "#define SPI_CR1_BR   \fBSPI_CR1_BR_Msk\fP"
BR[2:0] bits (Baud Rate Control) 
.SS "#define SPI_CR1_BR_0   (0x1UL << \fBSPI_CR1_BR_Pos\fP)"
0x00000008 
.SS "#define SPI_CR1_BR_1   (0x2UL << \fBSPI_CR1_BR_Pos\fP)"
0x00000010 
.SS "#define SPI_CR1_BR_2   (0x4UL << \fBSPI_CR1_BR_Pos\fP)"
0x00000020 
.SS "#define SPI_CR1_BR_Msk   (0x7UL << \fBSPI_CR1_BR_Pos\fP)"
0x00000038 
.SS "#define SPI_CR1_BR_Pos   (3U)"

.SS "#define SPI_CR1_CPHA   \fBSPI_CR1_CPHA_Msk\fP"
Clock Phase 
.SS "#define SPI_CR1_CPHA_Msk   (0x1UL << \fBSPI_CR1_CPHA_Pos\fP)"
0x00000001 
.SS "#define SPI_CR1_CPHA_Pos   (0U)"

.SS "#define SPI_CR1_CPOL   \fBSPI_CR1_CPOL_Msk\fP"
Clock Polarity 
.SS "#define SPI_CR1_CPOL_Msk   (0x1UL << \fBSPI_CR1_CPOL_Pos\fP)"
0x00000002 
.SS "#define SPI_CR1_CPOL_Pos   (1U)"

.SS "#define SPI_CR1_CRCEN   \fBSPI_CR1_CRCEN_Msk\fP"
Hardware CRC calculation enable 
.SS "#define SPI_CR1_CRCEN_Msk   (0x1UL << \fBSPI_CR1_CRCEN_Pos\fP)"
0x00002000 
.SS "#define SPI_CR1_CRCEN_Pos   (13U)"

.SS "#define SPI_CR1_CRCNEXT   \fBSPI_CR1_CRCNEXT_Msk\fP"
Transmit CRC next 
.SS "#define SPI_CR1_CRCNEXT_Msk   (0x1UL << \fBSPI_CR1_CRCNEXT_Pos\fP)"
0x00001000 
.SS "#define SPI_CR1_CRCNEXT_Pos   (12U)"

.SS "#define SPI_CR1_DFF   \fBSPI_CR1_DFF_Msk\fP"
Data Frame Format 
.SS "#define SPI_CR1_DFF_Msk   (0x1UL << \fBSPI_CR1_DFF_Pos\fP)"
0x00000800 
.SS "#define SPI_CR1_DFF_Pos   (11U)"

.SS "#define SPI_CR1_LSBFIRST   \fBSPI_CR1_LSBFIRST_Msk\fP"
Frame Format 
.SS "#define SPI_CR1_LSBFIRST_Msk   (0x1UL << \fBSPI_CR1_LSBFIRST_Pos\fP)"
0x00000080 
.SS "#define SPI_CR1_LSBFIRST_Pos   (7U)"

.SS "#define SPI_CR1_MSTR   \fBSPI_CR1_MSTR_Msk\fP"
Master Selection 
.SS "#define SPI_CR1_MSTR_Msk   (0x1UL << \fBSPI_CR1_MSTR_Pos\fP)"
0x00000004 
.SS "#define SPI_CR1_MSTR_Pos   (2U)"

.SS "#define SPI_CR1_RXONLY   \fBSPI_CR1_RXONLY_Msk\fP"
Receive only 
.SS "#define SPI_CR1_RXONLY_Msk   (0x1UL << \fBSPI_CR1_RXONLY_Pos\fP)"
0x00000400 
.SS "#define SPI_CR1_RXONLY_Pos   (10U)"

.SS "#define SPI_CR1_SPE   \fBSPI_CR1_SPE_Msk\fP"
SPI Enable 
.SS "#define SPI_CR1_SPE_Msk   (0x1UL << \fBSPI_CR1_SPE_Pos\fP)"
0x00000040 
.SS "#define SPI_CR1_SPE_Pos   (6U)"

.SS "#define SPI_CR1_SSI   \fBSPI_CR1_SSI_Msk\fP"
Internal slave select 
.SS "#define SPI_CR1_SSI_Msk   (0x1UL << \fBSPI_CR1_SSI_Pos\fP)"
0x00000100 
.SS "#define SPI_CR1_SSI_Pos   (8U)"

.SS "#define SPI_CR1_SSM   \fBSPI_CR1_SSM_Msk\fP"
Software slave management 
.SS "#define SPI_CR1_SSM_Msk   (0x1UL << \fBSPI_CR1_SSM_Pos\fP)"
0x00000200 
.SS "#define SPI_CR1_SSM_Pos   (9U)"

.SS "#define SPI_CR2_ERRIE   \fBSPI_CR2_ERRIE_Msk\fP"
Error Interrupt Enable 
.SS "#define SPI_CR2_ERRIE_Msk   (0x1UL << \fBSPI_CR2_ERRIE_Pos\fP)"
0x00000020 
.SS "#define SPI_CR2_ERRIE_Pos   (5U)"

.SS "#define SPI_CR2_RXDMAEN   \fBSPI_CR2_RXDMAEN_Msk\fP"
Rx Buffer DMA Enable 
.SS "#define SPI_CR2_RXDMAEN_Msk   (0x1UL << \fBSPI_CR2_RXDMAEN_Pos\fP)"
0x00000001 
.SS "#define SPI_CR2_RXDMAEN_Pos   (0U)"

.SS "#define SPI_CR2_RXNEIE   \fBSPI_CR2_RXNEIE_Msk\fP"
RX buffer Not Empty Interrupt Enable 
.SS "#define SPI_CR2_RXNEIE_Msk   (0x1UL << \fBSPI_CR2_RXNEIE_Pos\fP)"
0x00000040 
.SS "#define SPI_CR2_RXNEIE_Pos   (6U)"

.SS "#define SPI_CR2_SSOE   \fBSPI_CR2_SSOE_Msk\fP"
SS Output Enable 
.SS "#define SPI_CR2_SSOE_Msk   (0x1UL << \fBSPI_CR2_SSOE_Pos\fP)"
0x00000004 
.SS "#define SPI_CR2_SSOE_Pos   (2U)"

.SS "#define SPI_CR2_TXDMAEN   \fBSPI_CR2_TXDMAEN_Msk\fP"
Tx Buffer DMA Enable 
.SS "#define SPI_CR2_TXDMAEN_Msk   (0x1UL << \fBSPI_CR2_TXDMAEN_Pos\fP)"
0x00000002 
.SS "#define SPI_CR2_TXDMAEN_Pos   (1U)"

.SS "#define SPI_CR2_TXEIE   \fBSPI_CR2_TXEIE_Msk\fP"
Tx buffer Empty Interrupt Enable 
.SS "#define SPI_CR2_TXEIE_Msk   (0x1UL << \fBSPI_CR2_TXEIE_Pos\fP)"
0x00000080 
.SS "#define SPI_CR2_TXEIE_Pos   (7U)"

.SS "#define SPI_CRCPR_CRCPOLY   \fBSPI_CRCPR_CRCPOLY_Msk\fP"
CRC polynomial register 
.SS "#define SPI_CRCPR_CRCPOLY_Msk   (0xFFFFUL << \fBSPI_CRCPR_CRCPOLY_Pos\fP)"
0x0000FFFF 
.SS "#define SPI_CRCPR_CRCPOLY_Pos   (0U)"

.SS "#define SPI_DR_DR   \fBSPI_DR_DR_Msk\fP"
Data Register 
.SS "#define SPI_DR_DR_Msk   (0xFFFFUL << \fBSPI_DR_DR_Pos\fP)"
0x0000FFFF 
.SS "#define SPI_DR_DR_Pos   (0U)"

.SS "#define SPI_I2SCFGR_I2SMOD   \fBSPI_I2SCFGR_I2SMOD_Msk\fP"
I2S mode selection 
.SS "#define SPI_I2SCFGR_I2SMOD_Msk   (0x1UL << \fBSPI_I2SCFGR_I2SMOD_Pos\fP)"
0x00000800 
.SS "#define SPI_I2SCFGR_I2SMOD_Pos   (11U)"

.SS "#define SPI_RXCRCR_RXCRC   \fBSPI_RXCRCR_RXCRC_Msk\fP"
Rx CRC Register 
.SS "#define SPI_RXCRCR_RXCRC_Msk   (0xFFFFUL << \fBSPI_RXCRCR_RXCRC_Pos\fP)"
0x0000FFFF 
.SS "#define SPI_RXCRCR_RXCRC_Pos   (0U)"

.SS "#define SPI_SR_BSY   \fBSPI_SR_BSY_Msk\fP"
Busy flag 
.SS "#define SPI_SR_BSY_Msk   (0x1UL << \fBSPI_SR_BSY_Pos\fP)"
0x00000080 
.SS "#define SPI_SR_BSY_Pos   (7U)"

.SS "#define SPI_SR_CHSIDE   \fBSPI_SR_CHSIDE_Msk\fP"
Channel side 
.SS "#define SPI_SR_CHSIDE_Msk   (0x1UL << \fBSPI_SR_CHSIDE_Pos\fP)"
0x00000004 
.SS "#define SPI_SR_CHSIDE_Pos   (2U)"

.SS "#define SPI_SR_CRCERR   \fBSPI_SR_CRCERR_Msk\fP"
CRC Error flag 
.SS "#define SPI_SR_CRCERR_Msk   (0x1UL << \fBSPI_SR_CRCERR_Pos\fP)"
0x00000010 
.SS "#define SPI_SR_CRCERR_Pos   (4U)"

.SS "#define SPI_SR_MODF   \fBSPI_SR_MODF_Msk\fP"
Mode fault 
.SS "#define SPI_SR_MODF_Msk   (0x1UL << \fBSPI_SR_MODF_Pos\fP)"
0x00000020 
.SS "#define SPI_SR_MODF_Pos   (5U)"

.SS "#define SPI_SR_OVR   \fBSPI_SR_OVR_Msk\fP"
Overrun flag 
.SS "#define SPI_SR_OVR_Msk   (0x1UL << \fBSPI_SR_OVR_Pos\fP)"
0x00000040 
.SS "#define SPI_SR_OVR_Pos   (6U)"

.SS "#define SPI_SR_RXNE   \fBSPI_SR_RXNE_Msk\fP"
Receive buffer Not Empty 
.SS "#define SPI_SR_RXNE_Msk   (0x1UL << \fBSPI_SR_RXNE_Pos\fP)"
0x00000001 
.SS "#define SPI_SR_RXNE_Pos   (0U)"

.SS "#define SPI_SR_TXE   \fBSPI_SR_TXE_Msk\fP"
Transmit buffer Empty 
.SS "#define SPI_SR_TXE_Msk   (0x1UL << \fBSPI_SR_TXE_Pos\fP)"
0x00000002 
.SS "#define SPI_SR_TXE_Pos   (1U)"

.SS "#define SPI_SR_UDR   \fBSPI_SR_UDR_Msk\fP"
Underrun flag 
.SS "#define SPI_SR_UDR_Msk   (0x1UL << \fBSPI_SR_UDR_Pos\fP)"
0x00000008 
.SS "#define SPI_SR_UDR_Pos   (3U)"

.SS "#define SPI_TXCRCR_TXCRC   \fBSPI_TXCRCR_TXCRC_Msk\fP"
Tx CRC Register 
.SS "#define SPI_TXCRCR_TXCRC_Msk   (0xFFFFUL << \fBSPI_TXCRCR_TXCRC_Pos\fP)"
0x0000FFFF 
.SS "#define SPI_TXCRCR_TXCRC_Pos   (0U)"

.SS "#define TIM_ARR_ARR   \fBTIM_ARR_ARR_Msk\fP"
actual auto-reload Value 
.SS "#define TIM_ARR_ARR_Msk   (0xFFFFFFFFUL << \fBTIM_ARR_ARR_Pos\fP)"
0xFFFFFFFF 
.SS "#define TIM_ARR_ARR_Pos   (0U)"

.SS "#define TIM_BDTR_AOE   \fBTIM_BDTR_AOE_Msk\fP"
Automatic Output enable 
.SS "#define TIM_BDTR_AOE_Msk   (0x1UL << \fBTIM_BDTR_AOE_Pos\fP)"
0x00004000 
.SS "#define TIM_BDTR_AOE_Pos   (14U)"

.SS "#define TIM_BDTR_BKE   \fBTIM_BDTR_BKE_Msk\fP"
Break enable 
.SS "#define TIM_BDTR_BKE_Msk   (0x1UL << \fBTIM_BDTR_BKE_Pos\fP)"
0x00001000 
.SS "#define TIM_BDTR_BKE_Pos   (12U)"

.SS "#define TIM_BDTR_BKP   \fBTIM_BDTR_BKP_Msk\fP"
Break Polarity 
.SS "#define TIM_BDTR_BKP_Msk   (0x1UL << \fBTIM_BDTR_BKP_Pos\fP)"
0x00002000 
.SS "#define TIM_BDTR_BKP_Pos   (13U)"

.SS "#define TIM_BDTR_DTG   \fBTIM_BDTR_DTG_Msk\fP"
DTG[0:7] bits (Dead-Time Generator set-up) 
.SS "#define TIM_BDTR_DTG_0   (0x01UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000001 
.SS "#define TIM_BDTR_DTG_1   (0x02UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000002 
.SS "#define TIM_BDTR_DTG_2   (0x04UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000004 
.SS "#define TIM_BDTR_DTG_3   (0x08UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000008 
.SS "#define TIM_BDTR_DTG_4   (0x10UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000010 
.SS "#define TIM_BDTR_DTG_5   (0x20UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000020 
.SS "#define TIM_BDTR_DTG_6   (0x40UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000040 
.SS "#define TIM_BDTR_DTG_7   (0x80UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000080 
.SS "#define TIM_BDTR_DTG_Msk   (0xFFUL << \fBTIM_BDTR_DTG_Pos\fP)"
0x000000FF 
.SS "#define TIM_BDTR_DTG_Pos   (0U)"

.SS "#define TIM_BDTR_LOCK   \fBTIM_BDTR_LOCK_Msk\fP"
LOCK[1:0] bits (Lock Configuration) 
.SS "#define TIM_BDTR_LOCK_0   (0x1UL << \fBTIM_BDTR_LOCK_Pos\fP)"
0x00000100 
.SS "#define TIM_BDTR_LOCK_1   (0x2UL << \fBTIM_BDTR_LOCK_Pos\fP)"
0x00000200 
.SS "#define TIM_BDTR_LOCK_Msk   (0x3UL << \fBTIM_BDTR_LOCK_Pos\fP)"
0x00000300 
.SS "#define TIM_BDTR_LOCK_Pos   (8U)"

.SS "#define TIM_BDTR_MOE   \fBTIM_BDTR_MOE_Msk\fP"
Main Output enable 
.SS "#define TIM_BDTR_MOE_Msk   (0x1UL << \fBTIM_BDTR_MOE_Pos\fP)"
0x00008000 
.SS "#define TIM_BDTR_MOE_Pos   (15U)"

.SS "#define TIM_BDTR_OSSI   \fBTIM_BDTR_OSSI_Msk\fP"
Off-State Selection for Idle mode 
.SS "#define TIM_BDTR_OSSI_Msk   (0x1UL << \fBTIM_BDTR_OSSI_Pos\fP)"
0x00000400 
.SS "#define TIM_BDTR_OSSI_Pos   (10U)"

.SS "#define TIM_BDTR_OSSR   \fBTIM_BDTR_OSSR_Msk\fP"
Off-State Selection for Run mode 
.SS "#define TIM_BDTR_OSSR_Msk   (0x1UL << \fBTIM_BDTR_OSSR_Pos\fP)"
0x00000800 
.SS "#define TIM_BDTR_OSSR_Pos   (11U)"

.SS "#define TIM_CCER_CC1E   \fBTIM_CCER_CC1E_Msk\fP"
Capture/Compare 1 output enable 
.SS "#define TIM_CCER_CC1E_Msk   (0x1UL << \fBTIM_CCER_CC1E_Pos\fP)"
0x00000001 
.SS "#define TIM_CCER_CC1E_Pos   (0U)"

.SS "#define TIM_CCER_CC1NE   \fBTIM_CCER_CC1NE_Msk\fP"
Capture/Compare 1 Complementary output enable 
.SS "#define TIM_CCER_CC1NE_Msk   (0x1UL << \fBTIM_CCER_CC1NE_Pos\fP)"
0x00000004 
.SS "#define TIM_CCER_CC1NE_Pos   (2U)"

.SS "#define TIM_CCER_CC1NP   \fBTIM_CCER_CC1NP_Msk\fP"
Capture/Compare 1 Complementary output Polarity 
.SS "#define TIM_CCER_CC1NP_Msk   (0x1UL << \fBTIM_CCER_CC1NP_Pos\fP)"
0x00000008 
.SS "#define TIM_CCER_CC1NP_Pos   (3U)"

.SS "#define TIM_CCER_CC1P   \fBTIM_CCER_CC1P_Msk\fP"
Capture/Compare 1 output Polarity 
.SS "#define TIM_CCER_CC1P_Msk   (0x1UL << \fBTIM_CCER_CC1P_Pos\fP)"
0x00000002 
.SS "#define TIM_CCER_CC1P_Pos   (1U)"

.SS "#define TIM_CCER_CC2E   \fBTIM_CCER_CC2E_Msk\fP"
Capture/Compare 2 output enable 
.SS "#define TIM_CCER_CC2E_Msk   (0x1UL << \fBTIM_CCER_CC2E_Pos\fP)"
0x00000010 
.SS "#define TIM_CCER_CC2E_Pos   (4U)"

.SS "#define TIM_CCER_CC2NE   \fBTIM_CCER_CC2NE_Msk\fP"
Capture/Compare 2 Complementary output enable 
.SS "#define TIM_CCER_CC2NE_Msk   (0x1UL << \fBTIM_CCER_CC2NE_Pos\fP)"
0x00000040 
.SS "#define TIM_CCER_CC2NE_Pos   (6U)"

.SS "#define TIM_CCER_CC2NP   \fBTIM_CCER_CC2NP_Msk\fP"
Capture/Compare 2 Complementary output Polarity 
.SS "#define TIM_CCER_CC2NP_Msk   (0x1UL << \fBTIM_CCER_CC2NP_Pos\fP)"
0x00000080 
.SS "#define TIM_CCER_CC2NP_Pos   (7U)"

.SS "#define TIM_CCER_CC2P   \fBTIM_CCER_CC2P_Msk\fP"
Capture/Compare 2 output Polarity 
.SS "#define TIM_CCER_CC2P_Msk   (0x1UL << \fBTIM_CCER_CC2P_Pos\fP)"
0x00000020 
.SS "#define TIM_CCER_CC2P_Pos   (5U)"

.SS "#define TIM_CCER_CC3E   \fBTIM_CCER_CC3E_Msk\fP"
Capture/Compare 3 output enable 
.SS "#define TIM_CCER_CC3E_Msk   (0x1UL << \fBTIM_CCER_CC3E_Pos\fP)"
0x00000100 
.SS "#define TIM_CCER_CC3E_Pos   (8U)"

.SS "#define TIM_CCER_CC3NE   \fBTIM_CCER_CC3NE_Msk\fP"
Capture/Compare 3 Complementary output enable 
.SS "#define TIM_CCER_CC3NE_Msk   (0x1UL << \fBTIM_CCER_CC3NE_Pos\fP)"
0x00000400 
.SS "#define TIM_CCER_CC3NE_Pos   (10U)"

.SS "#define TIM_CCER_CC3NP   \fBTIM_CCER_CC3NP_Msk\fP"
Capture/Compare 3 Complementary output Polarity 
.SS "#define TIM_CCER_CC3NP_Msk   (0x1UL << \fBTIM_CCER_CC3NP_Pos\fP)"
0x00000800 
.SS "#define TIM_CCER_CC3NP_Pos   (11U)"

.SS "#define TIM_CCER_CC3P   \fBTIM_CCER_CC3P_Msk\fP"
Capture/Compare 3 output Polarity 
.SS "#define TIM_CCER_CC3P_Msk   (0x1UL << \fBTIM_CCER_CC3P_Pos\fP)"
0x00000200 
.SS "#define TIM_CCER_CC3P_Pos   (9U)"

.SS "#define TIM_CCER_CC4E   \fBTIM_CCER_CC4E_Msk\fP"
Capture/Compare 4 output enable 
.SS "#define TIM_CCER_CC4E_Msk   (0x1UL << \fBTIM_CCER_CC4E_Pos\fP)"
0x00001000 
.SS "#define TIM_CCER_CC4E_Pos   (12U)"

.SS "#define TIM_CCER_CC4P   \fBTIM_CCER_CC4P_Msk\fP"
Capture/Compare 4 output Polarity 
.SS "#define TIM_CCER_CC4P_Msk   (0x1UL << \fBTIM_CCER_CC4P_Pos\fP)"
0x00002000 
.SS "#define TIM_CCER_CC4P_Pos   (13U)"

.SS "#define TIM_CCMR1_CC1S   \fBTIM_CCMR1_CC1S_Msk\fP"
CC1S[1:0] bits (Capture/Compare 1 Selection) 
.SS "#define TIM_CCMR1_CC1S_0   (0x1UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
0x00000001 
.SS "#define TIM_CCMR1_CC1S_1   (0x2UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
0x00000002 
.SS "#define TIM_CCMR1_CC1S_Msk   (0x3UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
0x00000003 
.SS "#define TIM_CCMR1_CC1S_Pos   (0U)"

.SS "#define TIM_CCMR1_CC2S   \fBTIM_CCMR1_CC2S_Msk\fP"
CC2S[1:0] bits (Capture/Compare 2 Selection) 
.SS "#define TIM_CCMR1_CC2S_0   (0x1UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
0x00000100 
.SS "#define TIM_CCMR1_CC2S_1   (0x2UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
0x00000200 
.SS "#define TIM_CCMR1_CC2S_Msk   (0x3UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
0x00000300 
.SS "#define TIM_CCMR1_CC2S_Pos   (8U)"

.SS "#define TIM_CCMR1_IC1F   \fBTIM_CCMR1_IC1F_Msk\fP"
IC1F[3:0] bits (Input Capture 1 Filter) 
.SS "#define TIM_CCMR1_IC1F_0   (0x1UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
0x00000010 
.SS "#define TIM_CCMR1_IC1F_1   (0x2UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
0x00000020 
.SS "#define TIM_CCMR1_IC1F_2   (0x4UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
0x00000040 
.SS "#define TIM_CCMR1_IC1F_3   (0x8UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
0x00000080 
.SS "#define TIM_CCMR1_IC1F_Msk   (0xFUL << \fBTIM_CCMR1_IC1F_Pos\fP)"
0x000000F0 
.SS "#define TIM_CCMR1_IC1F_Pos   (4U)"

.SS "#define TIM_CCMR1_IC1PSC   \fBTIM_CCMR1_IC1PSC_Msk\fP"
IC1PSC[1:0] bits (Input Capture 1 Prescaler) 
.SS "#define TIM_CCMR1_IC1PSC_0   (0x1UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
0x00000004 
.SS "#define TIM_CCMR1_IC1PSC_1   (0x2UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
0x00000008 
.SS "#define TIM_CCMR1_IC1PSC_Msk   (0x3UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
0x0000000C 
.SS "#define TIM_CCMR1_IC1PSC_Pos   (2U)"

.SS "#define TIM_CCMR1_IC2F   \fBTIM_CCMR1_IC2F_Msk\fP"
IC2F[3:0] bits (Input Capture 2 Filter) 
.SS "#define TIM_CCMR1_IC2F_0   (0x1UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
0x00001000 
.SS "#define TIM_CCMR1_IC2F_1   (0x2UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
0x00002000 
.SS "#define TIM_CCMR1_IC2F_2   (0x4UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
0x00004000 
.SS "#define TIM_CCMR1_IC2F_3   (0x8UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
0x00008000 
.SS "#define TIM_CCMR1_IC2F_Msk   (0xFUL << \fBTIM_CCMR1_IC2F_Pos\fP)"
0x0000F000 
.SS "#define TIM_CCMR1_IC2F_Pos   (12U)"

.SS "#define TIM_CCMR1_IC2PSC   \fBTIM_CCMR1_IC2PSC_Msk\fP"
IC2PSC[1:0] bits (Input Capture 2 Prescaler) 
.SS "#define TIM_CCMR1_IC2PSC_0   (0x1UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
0x00000400 
.SS "#define TIM_CCMR1_IC2PSC_1   (0x2UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
0x00000800 
.SS "#define TIM_CCMR1_IC2PSC_Msk   (0x3UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
0x00000C00 
.SS "#define TIM_CCMR1_IC2PSC_Pos   (10U)"

.SS "#define TIM_CCMR1_OC1CE   \fBTIM_CCMR1_OC1CE_Msk\fP"
Output Compare 1Clear Enable 
.SS "#define TIM_CCMR1_OC1CE_Msk   (0x1UL << \fBTIM_CCMR1_OC1CE_Pos\fP)"
0x00000080 
.SS "#define TIM_CCMR1_OC1CE_Pos   (7U)"

.SS "#define TIM_CCMR1_OC1FE   \fBTIM_CCMR1_OC1FE_Msk\fP"
Output Compare 1 Fast enable 
.SS "#define TIM_CCMR1_OC1FE_Msk   (0x1UL << \fBTIM_CCMR1_OC1FE_Pos\fP)"
0x00000004 
.SS "#define TIM_CCMR1_OC1FE_Pos   (2U)"

.SS "#define TIM_CCMR1_OC1M   \fBTIM_CCMR1_OC1M_Msk\fP"
OC1M[2:0] bits (Output Compare 1 Mode) 
.SS "#define TIM_CCMR1_OC1M_0   (0x1UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
0x00000010 
.SS "#define TIM_CCMR1_OC1M_1   (0x2UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
0x00000020 
.SS "#define TIM_CCMR1_OC1M_2   (0x4UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
0x00000040 
.SS "#define TIM_CCMR1_OC1M_Msk   (0x7UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
0x00000070 
.SS "#define TIM_CCMR1_OC1M_Pos   (4U)"

.SS "#define TIM_CCMR1_OC1PE   \fBTIM_CCMR1_OC1PE_Msk\fP"
Output Compare 1 Preload enable 
.SS "#define TIM_CCMR1_OC1PE_Msk   (0x1UL << \fBTIM_CCMR1_OC1PE_Pos\fP)"
0x00000008 
.SS "#define TIM_CCMR1_OC1PE_Pos   (3U)"

.SS "#define TIM_CCMR1_OC2CE   \fBTIM_CCMR1_OC2CE_Msk\fP"
Output Compare 2 Clear Enable 
.SS "#define TIM_CCMR1_OC2CE_Msk   (0x1UL << \fBTIM_CCMR1_OC2CE_Pos\fP)"
0x00008000 
.SS "#define TIM_CCMR1_OC2CE_Pos   (15U)"

.SS "#define TIM_CCMR1_OC2FE   \fBTIM_CCMR1_OC2FE_Msk\fP"
Output Compare 2 Fast enable 
.SS "#define TIM_CCMR1_OC2FE_Msk   (0x1UL << \fBTIM_CCMR1_OC2FE_Pos\fP)"
0x00000400 
.SS "#define TIM_CCMR1_OC2FE_Pos   (10U)"

.SS "#define TIM_CCMR1_OC2M   \fBTIM_CCMR1_OC2M_Msk\fP"
OC2M[2:0] bits (Output Compare 2 Mode) 
.SS "#define TIM_CCMR1_OC2M_0   (0x1UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
0x00001000 
.SS "#define TIM_CCMR1_OC2M_1   (0x2UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
0x00002000 
.SS "#define TIM_CCMR1_OC2M_2   (0x4UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
0x00004000 
.SS "#define TIM_CCMR1_OC2M_Msk   (0x7UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
0x00007000 
.SS "#define TIM_CCMR1_OC2M_Pos   (12U)"

.SS "#define TIM_CCMR1_OC2PE   \fBTIM_CCMR1_OC2PE_Msk\fP"
Output Compare 2 Preload enable 
.SS "#define TIM_CCMR1_OC2PE_Msk   (0x1UL << \fBTIM_CCMR1_OC2PE_Pos\fP)"
0x00000800 
.SS "#define TIM_CCMR1_OC2PE_Pos   (11U)"

.SS "#define TIM_CCMR2_CC3S   \fBTIM_CCMR2_CC3S_Msk\fP"
CC3S[1:0] bits (Capture/Compare 3 Selection) 
.SS "#define TIM_CCMR2_CC3S_0   (0x1UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
0x00000001 
.SS "#define TIM_CCMR2_CC3S_1   (0x2UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
0x00000002 
.SS "#define TIM_CCMR2_CC3S_Msk   (0x3UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
0x00000003 
.SS "#define TIM_CCMR2_CC3S_Pos   (0U)"

.SS "#define TIM_CCMR2_CC4S   \fBTIM_CCMR2_CC4S_Msk\fP"
CC4S[1:0] bits (Capture/Compare 4 Selection) 
.SS "#define TIM_CCMR2_CC4S_0   (0x1UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
0x00000100 
.SS "#define TIM_CCMR2_CC4S_1   (0x2UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
0x00000200 
.SS "#define TIM_CCMR2_CC4S_Msk   (0x3UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
0x00000300 
.SS "#define TIM_CCMR2_CC4S_Pos   (8U)"

.SS "#define TIM_CCMR2_IC3F   \fBTIM_CCMR2_IC3F_Msk\fP"
IC3F[3:0] bits (Input Capture 3 Filter) 
.SS "#define TIM_CCMR2_IC3F_0   (0x1UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
0x00000010 
.SS "#define TIM_CCMR2_IC3F_1   (0x2UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
0x00000020 
.SS "#define TIM_CCMR2_IC3F_2   (0x4UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
0x00000040 
.SS "#define TIM_CCMR2_IC3F_3   (0x8UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
0x00000080 
.SS "#define TIM_CCMR2_IC3F_Msk   (0xFUL << \fBTIM_CCMR2_IC3F_Pos\fP)"
0x000000F0 
.SS "#define TIM_CCMR2_IC3F_Pos   (4U)"

.SS "#define TIM_CCMR2_IC3PSC   \fBTIM_CCMR2_IC3PSC_Msk\fP"
IC3PSC[1:0] bits (Input Capture 3 Prescaler) 
.SS "#define TIM_CCMR2_IC3PSC_0   (0x1UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
0x00000004 
.SS "#define TIM_CCMR2_IC3PSC_1   (0x2UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
0x00000008 
.SS "#define TIM_CCMR2_IC3PSC_Msk   (0x3UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
0x0000000C 
.SS "#define TIM_CCMR2_IC3PSC_Pos   (2U)"

.SS "#define TIM_CCMR2_IC4F   \fBTIM_CCMR2_IC4F_Msk\fP"
IC4F[3:0] bits (Input Capture 4 Filter) 
.SS "#define TIM_CCMR2_IC4F_0   (0x1UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
0x00001000 
.SS "#define TIM_CCMR2_IC4F_1   (0x2UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
0x00002000 
.SS "#define TIM_CCMR2_IC4F_2   (0x4UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
0x00004000 
.SS "#define TIM_CCMR2_IC4F_3   (0x8UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
0x00008000 
.SS "#define TIM_CCMR2_IC4F_Msk   (0xFUL << \fBTIM_CCMR2_IC4F_Pos\fP)"
0x0000F000 
.SS "#define TIM_CCMR2_IC4F_Pos   (12U)"

.SS "#define TIM_CCMR2_IC4PSC   \fBTIM_CCMR2_IC4PSC_Msk\fP"
IC4PSC[1:0] bits (Input Capture 4 Prescaler) 
.SS "#define TIM_CCMR2_IC4PSC_0   (0x1UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
0x00000400 
.SS "#define TIM_CCMR2_IC4PSC_1   (0x2UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
0x00000800 
.SS "#define TIM_CCMR2_IC4PSC_Msk   (0x3UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
0x00000C00 
.SS "#define TIM_CCMR2_IC4PSC_Pos   (10U)"

.SS "#define TIM_CCMR2_OC3CE   \fBTIM_CCMR2_OC3CE_Msk\fP"
Output Compare 3 Clear Enable 
.SS "#define TIM_CCMR2_OC3CE_Msk   (0x1UL << \fBTIM_CCMR2_OC3CE_Pos\fP)"
0x00000080 
.SS "#define TIM_CCMR2_OC3CE_Pos   (7U)"

.SS "#define TIM_CCMR2_OC3FE   \fBTIM_CCMR2_OC3FE_Msk\fP"
Output Compare 3 Fast enable 
.SS "#define TIM_CCMR2_OC3FE_Msk   (0x1UL << \fBTIM_CCMR2_OC3FE_Pos\fP)"
0x00000004 
.SS "#define TIM_CCMR2_OC3FE_Pos   (2U)"

.SS "#define TIM_CCMR2_OC3M   \fBTIM_CCMR2_OC3M_Msk\fP"
OC3M[2:0] bits (Output Compare 3 Mode) 
.SS "#define TIM_CCMR2_OC3M_0   (0x1UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
0x00000010 
.SS "#define TIM_CCMR2_OC3M_1   (0x2UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
0x00000020 
.SS "#define TIM_CCMR2_OC3M_2   (0x4UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
0x00000040 
.SS "#define TIM_CCMR2_OC3M_Msk   (0x7UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
0x00000070 
.SS "#define TIM_CCMR2_OC3M_Pos   (4U)"

.SS "#define TIM_CCMR2_OC3PE   \fBTIM_CCMR2_OC3PE_Msk\fP"
Output Compare 3 Preload enable 
.SS "#define TIM_CCMR2_OC3PE_Msk   (0x1UL << \fBTIM_CCMR2_OC3PE_Pos\fP)"
0x00000008 
.SS "#define TIM_CCMR2_OC3PE_Pos   (3U)"

.SS "#define TIM_CCMR2_OC4CE   \fBTIM_CCMR2_OC4CE_Msk\fP"
Output Compare 4 Clear Enable 
.SS "#define TIM_CCMR2_OC4CE_Msk   (0x1UL << \fBTIM_CCMR2_OC4CE_Pos\fP)"
0x00008000 
.SS "#define TIM_CCMR2_OC4CE_Pos   (15U)"

.SS "#define TIM_CCMR2_OC4FE   \fBTIM_CCMR2_OC4FE_Msk\fP"
Output Compare 4 Fast enable 
.SS "#define TIM_CCMR2_OC4FE_Msk   (0x1UL << \fBTIM_CCMR2_OC4FE_Pos\fP)"
0x00000400 
.SS "#define TIM_CCMR2_OC4FE_Pos   (10U)"

.SS "#define TIM_CCMR2_OC4M   \fBTIM_CCMR2_OC4M_Msk\fP"
OC4M[2:0] bits (Output Compare 4 Mode) 
.SS "#define TIM_CCMR2_OC4M_0   (0x1UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
0x00001000 
.SS "#define TIM_CCMR2_OC4M_1   (0x2UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
0x00002000 
.SS "#define TIM_CCMR2_OC4M_2   (0x4UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
0x00004000 
.SS "#define TIM_CCMR2_OC4M_Msk   (0x7UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
0x00007000 
.SS "#define TIM_CCMR2_OC4M_Pos   (12U)"

.SS "#define TIM_CCMR2_OC4PE   \fBTIM_CCMR2_OC4PE_Msk\fP"
Output Compare 4 Preload enable 
.SS "#define TIM_CCMR2_OC4PE_Msk   (0x1UL << \fBTIM_CCMR2_OC4PE_Pos\fP)"
0x00000800 
.SS "#define TIM_CCMR2_OC4PE_Pos   (11U)"

.SS "#define TIM_CCR1_CCR1   \fBTIM_CCR1_CCR1_Msk\fP"
Capture/Compare 1 Value 
.SS "#define TIM_CCR1_CCR1_Msk   (0xFFFFUL << \fBTIM_CCR1_CCR1_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_CCR1_CCR1_Pos   (0U)"

.SS "#define TIM_CCR2_CCR2   \fBTIM_CCR2_CCR2_Msk\fP"
Capture/Compare 2 Value 
.SS "#define TIM_CCR2_CCR2_Msk   (0xFFFFUL << \fBTIM_CCR2_CCR2_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_CCR2_CCR2_Pos   (0U)"

.SS "#define TIM_CCR3_CCR3   \fBTIM_CCR3_CCR3_Msk\fP"
Capture/Compare 3 Value 
.SS "#define TIM_CCR3_CCR3_Msk   (0xFFFFUL << \fBTIM_CCR3_CCR3_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_CCR3_CCR3_Pos   (0U)"

.SS "#define TIM_CCR4_CCR4   \fBTIM_CCR4_CCR4_Msk\fP"
Capture/Compare 4 Value 
.SS "#define TIM_CCR4_CCR4_Msk   (0xFFFFUL << \fBTIM_CCR4_CCR4_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_CCR4_CCR4_Pos   (0U)"

.SS "#define TIM_CNT_CNT   \fBTIM_CNT_CNT_Msk\fP"
Counter Value 
.SS "#define TIM_CNT_CNT_Msk   (0xFFFFFFFFUL << \fBTIM_CNT_CNT_Pos\fP)"
0xFFFFFFFF 
.SS "#define TIM_CNT_CNT_Pos   (0U)"

.SS "#define TIM_CR1_ARPE   \fBTIM_CR1_ARPE_Msk\fP"
Auto-reload preload enable 
.SS "#define TIM_CR1_ARPE_Msk   (0x1UL << \fBTIM_CR1_ARPE_Pos\fP)"
0x00000080 
.SS "#define TIM_CR1_ARPE_Pos   (7U)"

.SS "#define TIM_CR1_CEN   \fBTIM_CR1_CEN_Msk\fP"
Counter enable 
.SS "#define TIM_CR1_CEN_Msk   (0x1UL << \fBTIM_CR1_CEN_Pos\fP)"
0x00000001 
.SS "#define TIM_CR1_CEN_Pos   (0U)"

.SS "#define TIM_CR1_CKD   \fBTIM_CR1_CKD_Msk\fP"
CKD[1:0] bits (clock division) 
.SS "#define TIM_CR1_CKD_0   (0x1UL << \fBTIM_CR1_CKD_Pos\fP)"
0x00000100 
.SS "#define TIM_CR1_CKD_1   (0x2UL << \fBTIM_CR1_CKD_Pos\fP)"
0x00000200 
.SS "#define TIM_CR1_CKD_Msk   (0x3UL << \fBTIM_CR1_CKD_Pos\fP)"
0x00000300 
.SS "#define TIM_CR1_CKD_Pos   (8U)"

.SS "#define TIM_CR1_CMS   \fBTIM_CR1_CMS_Msk\fP"
CMS[1:0] bits (Center-aligned mode selection) 
.SS "#define TIM_CR1_CMS_0   (0x1UL << \fBTIM_CR1_CMS_Pos\fP)"
0x00000020 
.SS "#define TIM_CR1_CMS_1   (0x2UL << \fBTIM_CR1_CMS_Pos\fP)"
0x00000040 
.SS "#define TIM_CR1_CMS_Msk   (0x3UL << \fBTIM_CR1_CMS_Pos\fP)"
0x00000060 
.SS "#define TIM_CR1_CMS_Pos   (5U)"

.SS "#define TIM_CR1_DIR   \fBTIM_CR1_DIR_Msk\fP"
Direction 
.SS "#define TIM_CR1_DIR_Msk   (0x1UL << \fBTIM_CR1_DIR_Pos\fP)"
0x00000010 
.SS "#define TIM_CR1_DIR_Pos   (4U)"

.SS "#define TIM_CR1_OPM   \fBTIM_CR1_OPM_Msk\fP"
One pulse mode 
.SS "#define TIM_CR1_OPM_Msk   (0x1UL << \fBTIM_CR1_OPM_Pos\fP)"
0x00000008 
.SS "#define TIM_CR1_OPM_Pos   (3U)"

.SS "#define TIM_CR1_UDIS   \fBTIM_CR1_UDIS_Msk\fP"
Update disable 
.SS "#define TIM_CR1_UDIS_Msk   (0x1UL << \fBTIM_CR1_UDIS_Pos\fP)"
0x00000002 
.SS "#define TIM_CR1_UDIS_Pos   (1U)"

.SS "#define TIM_CR1_URS   \fBTIM_CR1_URS_Msk\fP"
Update request source 
.SS "#define TIM_CR1_URS_Msk   (0x1UL << \fBTIM_CR1_URS_Pos\fP)"
0x00000004 
.SS "#define TIM_CR1_URS_Pos   (2U)"

.SS "#define TIM_CR2_CCDS   \fBTIM_CR2_CCDS_Msk\fP"
Capture/Compare DMA Selection 
.SS "#define TIM_CR2_CCDS_Msk   (0x1UL << \fBTIM_CR2_CCDS_Pos\fP)"
0x00000008 
.SS "#define TIM_CR2_CCDS_Pos   (3U)"

.SS "#define TIM_CR2_CCPC   \fBTIM_CR2_CCPC_Msk\fP"
Capture/Compare Preloaded Control 
.SS "#define TIM_CR2_CCPC_Msk   (0x1UL << \fBTIM_CR2_CCPC_Pos\fP)"
0x00000001 
.SS "#define TIM_CR2_CCPC_Pos   (0U)"

.SS "#define TIM_CR2_CCUS   \fBTIM_CR2_CCUS_Msk\fP"
Capture/Compare Control Update Selection 
.SS "#define TIM_CR2_CCUS_Msk   (0x1UL << \fBTIM_CR2_CCUS_Pos\fP)"
0x00000004 
.SS "#define TIM_CR2_CCUS_Pos   (2U)"

.SS "#define TIM_CR2_MMS   \fBTIM_CR2_MMS_Msk\fP"
MMS[2:0] bits (Master Mode Selection) 
.SS "#define TIM_CR2_MMS_0   (0x1UL << \fBTIM_CR2_MMS_Pos\fP)"
0x00000010 
.SS "#define TIM_CR2_MMS_1   (0x2UL << \fBTIM_CR2_MMS_Pos\fP)"
0x00000020 
.SS "#define TIM_CR2_MMS_2   (0x4UL << \fBTIM_CR2_MMS_Pos\fP)"
0x00000040 
.SS "#define TIM_CR2_MMS_Msk   (0x7UL << \fBTIM_CR2_MMS_Pos\fP)"
0x00000070 
.SS "#define TIM_CR2_MMS_Pos   (4U)"

.SS "#define TIM_CR2_OIS1   \fBTIM_CR2_OIS1_Msk\fP"
Output Idle state 1 (OC1 output) 
.SS "#define TIM_CR2_OIS1_Msk   (0x1UL << \fBTIM_CR2_OIS1_Pos\fP)"
0x00000100 
.SS "#define TIM_CR2_OIS1_Pos   (8U)"

.SS "#define TIM_CR2_OIS1N   \fBTIM_CR2_OIS1N_Msk\fP"
Output Idle state 1 (OC1N output) 
.SS "#define TIM_CR2_OIS1N_Msk   (0x1UL << \fBTIM_CR2_OIS1N_Pos\fP)"
0x00000200 
.SS "#define TIM_CR2_OIS1N_Pos   (9U)"

.SS "#define TIM_CR2_OIS2   \fBTIM_CR2_OIS2_Msk\fP"
Output Idle state 2 (OC2 output) 
.SS "#define TIM_CR2_OIS2_Msk   (0x1UL << \fBTIM_CR2_OIS2_Pos\fP)"
0x00000400 
.SS "#define TIM_CR2_OIS2_Pos   (10U)"

.SS "#define TIM_CR2_OIS2N   \fBTIM_CR2_OIS2N_Msk\fP"
Output Idle state 2 (OC2N output) 
.SS "#define TIM_CR2_OIS2N_Msk   (0x1UL << \fBTIM_CR2_OIS2N_Pos\fP)"
0x00000800 
.SS "#define TIM_CR2_OIS2N_Pos   (11U)"

.SS "#define TIM_CR2_OIS3   \fBTIM_CR2_OIS3_Msk\fP"
Output Idle state 3 (OC3 output) 
.SS "#define TIM_CR2_OIS3_Msk   (0x1UL << \fBTIM_CR2_OIS3_Pos\fP)"
0x00001000 
.SS "#define TIM_CR2_OIS3_Pos   (12U)"

.SS "#define TIM_CR2_OIS3N   \fBTIM_CR2_OIS3N_Msk\fP"
Output Idle state 3 (OC3N output) 
.SS "#define TIM_CR2_OIS3N_Msk   (0x1UL << \fBTIM_CR2_OIS3N_Pos\fP)"
0x00002000 
.SS "#define TIM_CR2_OIS3N_Pos   (13U)"

.SS "#define TIM_CR2_OIS4   \fBTIM_CR2_OIS4_Msk\fP"
Output Idle state 4 (OC4 output) 
.SS "#define TIM_CR2_OIS4_Msk   (0x1UL << \fBTIM_CR2_OIS4_Pos\fP)"
0x00004000 
.SS "#define TIM_CR2_OIS4_Pos   (14U)"

.SS "#define TIM_CR2_TI1S   \fBTIM_CR2_TI1S_Msk\fP"
TI1 Selection 
.SS "#define TIM_CR2_TI1S_Msk   (0x1UL << \fBTIM_CR2_TI1S_Pos\fP)"
0x00000080 
.SS "#define TIM_CR2_TI1S_Pos   (7U)"

.SS "#define TIM_DCR_DBA   \fBTIM_DCR_DBA_Msk\fP"
DBA[4:0] bits (DMA Base Address) 
.SS "#define TIM_DCR_DBA_0   (0x01UL << \fBTIM_DCR_DBA_Pos\fP)"
0x00000001 
.SS "#define TIM_DCR_DBA_1   (0x02UL << \fBTIM_DCR_DBA_Pos\fP)"
0x00000002 
.SS "#define TIM_DCR_DBA_2   (0x04UL << \fBTIM_DCR_DBA_Pos\fP)"
0x00000004 
.SS "#define TIM_DCR_DBA_3   (0x08UL << \fBTIM_DCR_DBA_Pos\fP)"
0x00000008 
.SS "#define TIM_DCR_DBA_4   (0x10UL << \fBTIM_DCR_DBA_Pos\fP)"
0x00000010 
.SS "#define TIM_DCR_DBA_Msk   (0x1FUL << \fBTIM_DCR_DBA_Pos\fP)"
0x0000001F 
.SS "#define TIM_DCR_DBA_Pos   (0U)"

.SS "#define TIM_DCR_DBL   \fBTIM_DCR_DBL_Msk\fP"
DBL[4:0] bits (DMA Burst Length) 
.SS "#define TIM_DCR_DBL_0   (0x01UL << \fBTIM_DCR_DBL_Pos\fP)"
0x00000100 
.SS "#define TIM_DCR_DBL_1   (0x02UL << \fBTIM_DCR_DBL_Pos\fP)"
0x00000200 
.SS "#define TIM_DCR_DBL_2   (0x04UL << \fBTIM_DCR_DBL_Pos\fP)"
0x00000400 
.SS "#define TIM_DCR_DBL_3   (0x08UL << \fBTIM_DCR_DBL_Pos\fP)"
0x00000800 
.SS "#define TIM_DCR_DBL_4   (0x10UL << \fBTIM_DCR_DBL_Pos\fP)"
0x00001000 
.SS "#define TIM_DCR_DBL_Msk   (0x1FUL << \fBTIM_DCR_DBL_Pos\fP)"
0x00001F00 
.SS "#define TIM_DCR_DBL_Pos   (8U)"

.SS "#define TIM_DIER_BIE   \fBTIM_DIER_BIE_Msk\fP"
Break interrupt enable 
.SS "#define TIM_DIER_BIE_Msk   (0x1UL << \fBTIM_DIER_BIE_Pos\fP)"
0x00000080 
.SS "#define TIM_DIER_BIE_Pos   (7U)"

.SS "#define TIM_DIER_CC1DE   \fBTIM_DIER_CC1DE_Msk\fP"
Capture/Compare 1 DMA request enable 
.SS "#define TIM_DIER_CC1DE_Msk   (0x1UL << \fBTIM_DIER_CC1DE_Pos\fP)"
0x00000200 
.SS "#define TIM_DIER_CC1DE_Pos   (9U)"

.SS "#define TIM_DIER_CC1IE   \fBTIM_DIER_CC1IE_Msk\fP"
Capture/Compare 1 interrupt enable 
.SS "#define TIM_DIER_CC1IE_Msk   (0x1UL << \fBTIM_DIER_CC1IE_Pos\fP)"
0x00000002 
.SS "#define TIM_DIER_CC1IE_Pos   (1U)"

.SS "#define TIM_DIER_CC2DE   \fBTIM_DIER_CC2DE_Msk\fP"
Capture/Compare 2 DMA request enable 
.SS "#define TIM_DIER_CC2DE_Msk   (0x1UL << \fBTIM_DIER_CC2DE_Pos\fP)"
0x00000400 
.SS "#define TIM_DIER_CC2DE_Pos   (10U)"

.SS "#define TIM_DIER_CC2IE   \fBTIM_DIER_CC2IE_Msk\fP"
Capture/Compare 2 interrupt enable 
.SS "#define TIM_DIER_CC2IE_Msk   (0x1UL << \fBTIM_DIER_CC2IE_Pos\fP)"
0x00000004 
.SS "#define TIM_DIER_CC2IE_Pos   (2U)"

.SS "#define TIM_DIER_CC3DE   \fBTIM_DIER_CC3DE_Msk\fP"
Capture/Compare 3 DMA request enable 
.SS "#define TIM_DIER_CC3DE_Msk   (0x1UL << \fBTIM_DIER_CC3DE_Pos\fP)"
0x00000800 
.SS "#define TIM_DIER_CC3DE_Pos   (11U)"

.SS "#define TIM_DIER_CC3IE   \fBTIM_DIER_CC3IE_Msk\fP"
Capture/Compare 3 interrupt enable 
.SS "#define TIM_DIER_CC3IE_Msk   (0x1UL << \fBTIM_DIER_CC3IE_Pos\fP)"
0x00000008 
.SS "#define TIM_DIER_CC3IE_Pos   (3U)"

.SS "#define TIM_DIER_CC4DE   \fBTIM_DIER_CC4DE_Msk\fP"
Capture/Compare 4 DMA request enable 
.SS "#define TIM_DIER_CC4DE_Msk   (0x1UL << \fBTIM_DIER_CC4DE_Pos\fP)"
0x00001000 
.SS "#define TIM_DIER_CC4DE_Pos   (12U)"

.SS "#define TIM_DIER_CC4IE   \fBTIM_DIER_CC4IE_Msk\fP"
Capture/Compare 4 interrupt enable 
.SS "#define TIM_DIER_CC4IE_Msk   (0x1UL << \fBTIM_DIER_CC4IE_Pos\fP)"
0x00000010 
.SS "#define TIM_DIER_CC4IE_Pos   (4U)"

.SS "#define TIM_DIER_COMDE   \fBTIM_DIER_COMDE_Msk\fP"
COM DMA request enable 
.SS "#define TIM_DIER_COMDE_Msk   (0x1UL << \fBTIM_DIER_COMDE_Pos\fP)"
0x00002000 
.SS "#define TIM_DIER_COMDE_Pos   (13U)"

.SS "#define TIM_DIER_COMIE   \fBTIM_DIER_COMIE_Msk\fP"
COM interrupt enable 
.SS "#define TIM_DIER_COMIE_Msk   (0x1UL << \fBTIM_DIER_COMIE_Pos\fP)"
0x00000020 
.SS "#define TIM_DIER_COMIE_Pos   (5U)"

.SS "#define TIM_DIER_TDE   \fBTIM_DIER_TDE_Msk\fP"
Trigger DMA request enable 
.SS "#define TIM_DIER_TDE_Msk   (0x1UL << \fBTIM_DIER_TDE_Pos\fP)"
0x00004000 
.SS "#define TIM_DIER_TDE_Pos   (14U)"

.SS "#define TIM_DIER_TIE   \fBTIM_DIER_TIE_Msk\fP"
Trigger interrupt enable 
.SS "#define TIM_DIER_TIE_Msk   (0x1UL << \fBTIM_DIER_TIE_Pos\fP)"
0x00000040 
.SS "#define TIM_DIER_TIE_Pos   (6U)"

.SS "#define TIM_DIER_UDE   \fBTIM_DIER_UDE_Msk\fP"
Update DMA request enable 
.SS "#define TIM_DIER_UDE_Msk   (0x1UL << \fBTIM_DIER_UDE_Pos\fP)"
0x00000100 
.SS "#define TIM_DIER_UDE_Pos   (8U)"

.SS "#define TIM_DIER_UIE   \fBTIM_DIER_UIE_Msk\fP"
Update interrupt enable 
.SS "#define TIM_DIER_UIE_Msk   (0x1UL << \fBTIM_DIER_UIE_Pos\fP)"
0x00000001 
.SS "#define TIM_DIER_UIE_Pos   (0U)"

.SS "#define TIM_DMAR_DMAB   \fBTIM_DMAR_DMAB_Msk\fP"
DMA register for burst accesses 
.SS "#define TIM_DMAR_DMAB_Msk   (0xFFFFUL << \fBTIM_DMAR_DMAB_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_DMAR_DMAB_Pos   (0U)"

.SS "#define TIM_EGR_BG   \fBTIM_EGR_BG_Msk\fP"
Break Generation 
.SS "#define TIM_EGR_BG_Msk   (0x1UL << \fBTIM_EGR_BG_Pos\fP)"
0x00000080 
.SS "#define TIM_EGR_BG_Pos   (7U)"

.SS "#define TIM_EGR_CC1G   \fBTIM_EGR_CC1G_Msk\fP"
Capture/Compare 1 Generation 
.SS "#define TIM_EGR_CC1G_Msk   (0x1UL << \fBTIM_EGR_CC1G_Pos\fP)"
0x00000002 
.SS "#define TIM_EGR_CC1G_Pos   (1U)"

.SS "#define TIM_EGR_CC2G   \fBTIM_EGR_CC2G_Msk\fP"
Capture/Compare 2 Generation 
.SS "#define TIM_EGR_CC2G_Msk   (0x1UL << \fBTIM_EGR_CC2G_Pos\fP)"
0x00000004 
.SS "#define TIM_EGR_CC2G_Pos   (2U)"

.SS "#define TIM_EGR_CC3G   \fBTIM_EGR_CC3G_Msk\fP"
Capture/Compare 3 Generation 
.SS "#define TIM_EGR_CC3G_Msk   (0x1UL << \fBTIM_EGR_CC3G_Pos\fP)"
0x00000008 
.SS "#define TIM_EGR_CC3G_Pos   (3U)"

.SS "#define TIM_EGR_CC4G   \fBTIM_EGR_CC4G_Msk\fP"
Capture/Compare 4 Generation 
.SS "#define TIM_EGR_CC4G_Msk   (0x1UL << \fBTIM_EGR_CC4G_Pos\fP)"
0x00000010 
.SS "#define TIM_EGR_CC4G_Pos   (4U)"

.SS "#define TIM_EGR_COMG   \fBTIM_EGR_COMG_Msk\fP"
Capture/Compare Control Update Generation 
.SS "#define TIM_EGR_COMG_Msk   (0x1UL << \fBTIM_EGR_COMG_Pos\fP)"
0x00000020 
.SS "#define TIM_EGR_COMG_Pos   (5U)"

.SS "#define TIM_EGR_TG   \fBTIM_EGR_TG_Msk\fP"
Trigger Generation 
.SS "#define TIM_EGR_TG_Msk   (0x1UL << \fBTIM_EGR_TG_Pos\fP)"
0x00000040 
.SS "#define TIM_EGR_TG_Pos   (6U)"

.SS "#define TIM_EGR_UG   \fBTIM_EGR_UG_Msk\fP"
Update Generation 
.SS "#define TIM_EGR_UG_Msk   (0x1UL << \fBTIM_EGR_UG_Pos\fP)"
0x00000001 
.SS "#define TIM_EGR_UG_Pos   (0U)"

.SS "#define TIM_PSC_PSC   \fBTIM_PSC_PSC_Msk\fP"
Prescaler Value 
.SS "#define TIM_PSC_PSC_Msk   (0xFFFFUL << \fBTIM_PSC_PSC_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_PSC_PSC_Pos   (0U)"

.SS "#define TIM_RCR_REP   \fBTIM_RCR_REP_Msk\fP"
Repetition Counter Value 
.SS "#define TIM_RCR_REP_Msk   (0xFFUL << \fBTIM_RCR_REP_Pos\fP)"
0x000000FF 
.SS "#define TIM_RCR_REP_Pos   (0U)"

.SS "#define TIM_SMCR_ECE   \fBTIM_SMCR_ECE_Msk\fP"
External clock enable 
.SS "#define TIM_SMCR_ECE_Msk   (0x1UL << \fBTIM_SMCR_ECE_Pos\fP)"
0x00004000 
.SS "#define TIM_SMCR_ECE_Pos   (14U)"

.SS "#define TIM_SMCR_ETF   \fBTIM_SMCR_ETF_Msk\fP"
ETF[3:0] bits (External trigger filter) 
.SS "#define TIM_SMCR_ETF_0   (0x1UL << \fBTIM_SMCR_ETF_Pos\fP)"
0x00000100 
.SS "#define TIM_SMCR_ETF_1   (0x2UL << \fBTIM_SMCR_ETF_Pos\fP)"
0x00000200 
.SS "#define TIM_SMCR_ETF_2   (0x4UL << \fBTIM_SMCR_ETF_Pos\fP)"
0x00000400 
.SS "#define TIM_SMCR_ETF_3   (0x8UL << \fBTIM_SMCR_ETF_Pos\fP)"
0x00000800 
.SS "#define TIM_SMCR_ETF_Msk   (0xFUL << \fBTIM_SMCR_ETF_Pos\fP)"
0x00000F00 
.SS "#define TIM_SMCR_ETF_Pos   (8U)"

.SS "#define TIM_SMCR_ETP   \fBTIM_SMCR_ETP_Msk\fP"
External trigger polarity 
.SS "#define TIM_SMCR_ETP_Msk   (0x1UL << \fBTIM_SMCR_ETP_Pos\fP)"
0x00008000 
.SS "#define TIM_SMCR_ETP_Pos   (15U)"

.SS "#define TIM_SMCR_ETPS   \fBTIM_SMCR_ETPS_Msk\fP"
ETPS[1:0] bits (External trigger prescaler) 
.SS "#define TIM_SMCR_ETPS_0   (0x1UL << \fBTIM_SMCR_ETPS_Pos\fP)"
0x00001000 
.SS "#define TIM_SMCR_ETPS_1   (0x2UL << \fBTIM_SMCR_ETPS_Pos\fP)"
0x00002000 
.SS "#define TIM_SMCR_ETPS_Msk   (0x3UL << \fBTIM_SMCR_ETPS_Pos\fP)"
0x00003000 
.SS "#define TIM_SMCR_ETPS_Pos   (12U)"

.SS "#define TIM_SMCR_MSM   \fBTIM_SMCR_MSM_Msk\fP"
Master/slave mode 
.SS "#define TIM_SMCR_MSM_Msk   (0x1UL << \fBTIM_SMCR_MSM_Pos\fP)"
0x00000080 
.SS "#define TIM_SMCR_MSM_Pos   (7U)"

.SS "#define TIM_SMCR_SMS   \fBTIM_SMCR_SMS_Msk\fP"
SMS[2:0] bits (Slave mode selection) 
.SS "#define TIM_SMCR_SMS_0   (0x1UL << \fBTIM_SMCR_SMS_Pos\fP)"
0x00000001 
.SS "#define TIM_SMCR_SMS_1   (0x2UL << \fBTIM_SMCR_SMS_Pos\fP)"
0x00000002 
.SS "#define TIM_SMCR_SMS_2   (0x4UL << \fBTIM_SMCR_SMS_Pos\fP)"
0x00000004 
.SS "#define TIM_SMCR_SMS_Msk   (0x7UL << \fBTIM_SMCR_SMS_Pos\fP)"
0x00000007 
.SS "#define TIM_SMCR_SMS_Pos   (0U)"

.SS "#define TIM_SMCR_TS   \fBTIM_SMCR_TS_Msk\fP"
TS[2:0] bits (Trigger selection) 
.SS "#define TIM_SMCR_TS_0   (0x1UL << \fBTIM_SMCR_TS_Pos\fP)"
0x00000010 
.SS "#define TIM_SMCR_TS_1   (0x2UL << \fBTIM_SMCR_TS_Pos\fP)"
0x00000020 
.SS "#define TIM_SMCR_TS_2   (0x4UL << \fBTIM_SMCR_TS_Pos\fP)"
0x00000040 
.SS "#define TIM_SMCR_TS_Msk   (0x7UL << \fBTIM_SMCR_TS_Pos\fP)"
0x00000070 
.SS "#define TIM_SMCR_TS_Pos   (4U)"

.SS "#define TIM_SR_BIF   \fBTIM_SR_BIF_Msk\fP"
Break interrupt Flag 
.SS "#define TIM_SR_BIF_Msk   (0x1UL << \fBTIM_SR_BIF_Pos\fP)"
0x00000080 
.SS "#define TIM_SR_BIF_Pos   (7U)"

.SS "#define TIM_SR_CC1IF   \fBTIM_SR_CC1IF_Msk\fP"
Capture/Compare 1 interrupt Flag 
.SS "#define TIM_SR_CC1IF_Msk   (0x1UL << \fBTIM_SR_CC1IF_Pos\fP)"
0x00000002 
.SS "#define TIM_SR_CC1IF_Pos   (1U)"

.SS "#define TIM_SR_CC1OF   \fBTIM_SR_CC1OF_Msk\fP"
Capture/Compare 1 Overcapture Flag 
.SS "#define TIM_SR_CC1OF_Msk   (0x1UL << \fBTIM_SR_CC1OF_Pos\fP)"
0x00000200 
.SS "#define TIM_SR_CC1OF_Pos   (9U)"

.SS "#define TIM_SR_CC2IF   \fBTIM_SR_CC2IF_Msk\fP"
Capture/Compare 2 interrupt Flag 
.SS "#define TIM_SR_CC2IF_Msk   (0x1UL << \fBTIM_SR_CC2IF_Pos\fP)"
0x00000004 
.SS "#define TIM_SR_CC2IF_Pos   (2U)"

.SS "#define TIM_SR_CC2OF   \fBTIM_SR_CC2OF_Msk\fP"
Capture/Compare 2 Overcapture Flag 
.SS "#define TIM_SR_CC2OF_Msk   (0x1UL << \fBTIM_SR_CC2OF_Pos\fP)"
0x00000400 
.SS "#define TIM_SR_CC2OF_Pos   (10U)"

.SS "#define TIM_SR_CC3IF   \fBTIM_SR_CC3IF_Msk\fP"
Capture/Compare 3 interrupt Flag 
.SS "#define TIM_SR_CC3IF_Msk   (0x1UL << \fBTIM_SR_CC3IF_Pos\fP)"
0x00000008 
.SS "#define TIM_SR_CC3IF_Pos   (3U)"

.SS "#define TIM_SR_CC3OF   \fBTIM_SR_CC3OF_Msk\fP"
Capture/Compare 3 Overcapture Flag 
.SS "#define TIM_SR_CC3OF_Msk   (0x1UL << \fBTIM_SR_CC3OF_Pos\fP)"
0x00000800 
.SS "#define TIM_SR_CC3OF_Pos   (11U)"

.SS "#define TIM_SR_CC4IF   \fBTIM_SR_CC4IF_Msk\fP"
Capture/Compare 4 interrupt Flag 
.SS "#define TIM_SR_CC4IF_Msk   (0x1UL << \fBTIM_SR_CC4IF_Pos\fP)"
0x00000010 
.SS "#define TIM_SR_CC4IF_Pos   (4U)"

.SS "#define TIM_SR_CC4OF   \fBTIM_SR_CC4OF_Msk\fP"
Capture/Compare 4 Overcapture Flag 
.SS "#define TIM_SR_CC4OF_Msk   (0x1UL << \fBTIM_SR_CC4OF_Pos\fP)"
0x00001000 
.SS "#define TIM_SR_CC4OF_Pos   (12U)"

.SS "#define TIM_SR_COMIF   \fBTIM_SR_COMIF_Msk\fP"
COM interrupt Flag 
.SS "#define TIM_SR_COMIF_Msk   (0x1UL << \fBTIM_SR_COMIF_Pos\fP)"
0x00000020 
.SS "#define TIM_SR_COMIF_Pos   (5U)"

.SS "#define TIM_SR_TIF   \fBTIM_SR_TIF_Msk\fP"
Trigger interrupt Flag 
.SS "#define TIM_SR_TIF_Msk   (0x1UL << \fBTIM_SR_TIF_Pos\fP)"
0x00000040 
.SS "#define TIM_SR_TIF_Pos   (6U)"

.SS "#define TIM_SR_UIF   \fBTIM_SR_UIF_Msk\fP"
Update interrupt Flag 
.SS "#define TIM_SR_UIF_Msk   (0x1UL << \fBTIM_SR_UIF_Pos\fP)"
0x00000001 
.SS "#define TIM_SR_UIF_Pos   (0U)"

.SS "#define USART_BRR_DIV_Fraction   \fBUSART_BRR_DIV_Fraction_Msk\fP"
Fraction of USARTDIV 
.SS "#define USART_BRR_DIV_Fraction_Msk   (0xFUL << \fBUSART_BRR_DIV_Fraction_Pos\fP)"
0x0000000F 
.SS "#define USART_BRR_DIV_Fraction_Pos   (0U)"

.SS "#define USART_BRR_DIV_Mantissa   \fBUSART_BRR_DIV_Mantissa_Msk\fP"
Mantissa of USARTDIV 
.SS "#define USART_BRR_DIV_Mantissa_Msk   (0xFFFUL << \fBUSART_BRR_DIV_Mantissa_Pos\fP)"
0x0000FFF0 
.SS "#define USART_BRR_DIV_Mantissa_Pos   (4U)"

.SS "#define USART_CR1_IDLEIE   \fBUSART_CR1_IDLEIE_Msk\fP"
IDLE Interrupt Enable 
.SS "#define USART_CR1_IDLEIE_Msk   (0x1UL << \fBUSART_CR1_IDLEIE_Pos\fP)"
0x00000010 
.SS "#define USART_CR1_IDLEIE_Pos   (4U)"

.SS "#define USART_CR1_M   \fBUSART_CR1_M_Msk\fP"
Word length 
.SS "#define USART_CR1_M_Msk   (0x1UL << \fBUSART_CR1_M_Pos\fP)"
0x00001000 
.SS "#define USART_CR1_M_Pos   (12U)"

.SS "#define USART_CR1_PCE   \fBUSART_CR1_PCE_Msk\fP"
Parity Control Enable 
.SS "#define USART_CR1_PCE_Msk   (0x1UL << \fBUSART_CR1_PCE_Pos\fP)"
0x00000400 
.SS "#define USART_CR1_PCE_Pos   (10U)"

.SS "#define USART_CR1_PEIE   \fBUSART_CR1_PEIE_Msk\fP"
PE Interrupt Enable 
.SS "#define USART_CR1_PEIE_Msk   (0x1UL << \fBUSART_CR1_PEIE_Pos\fP)"
0x00000100 
.SS "#define USART_CR1_PEIE_Pos   (8U)"

.SS "#define USART_CR1_PS   \fBUSART_CR1_PS_Msk\fP"
Parity Selection 
.SS "#define USART_CR1_PS_Msk   (0x1UL << \fBUSART_CR1_PS_Pos\fP)"
0x00000200 
.SS "#define USART_CR1_PS_Pos   (9U)"

.SS "#define USART_CR1_RE   \fBUSART_CR1_RE_Msk\fP"
Receiver Enable 
.SS "#define USART_CR1_RE_Msk   (0x1UL << \fBUSART_CR1_RE_Pos\fP)"
0x00000004 
.SS "#define USART_CR1_RE_Pos   (2U)"

.SS "#define USART_CR1_RWU   \fBUSART_CR1_RWU_Msk\fP"
Receiver wakeup 
.SS "#define USART_CR1_RWU_Msk   (0x1UL << \fBUSART_CR1_RWU_Pos\fP)"
0x00000002 
.SS "#define USART_CR1_RWU_Pos   (1U)"

.SS "#define USART_CR1_RXNEIE   \fBUSART_CR1_RXNEIE_Msk\fP"
RXNE Interrupt Enable 
.SS "#define USART_CR1_RXNEIE_Msk   (0x1UL << \fBUSART_CR1_RXNEIE_Pos\fP)"
0x00000020 
.SS "#define USART_CR1_RXNEIE_Pos   (5U)"

.SS "#define USART_CR1_SBK   \fBUSART_CR1_SBK_Msk\fP"
Send Break 
.SS "#define USART_CR1_SBK_Msk   (0x1UL << \fBUSART_CR1_SBK_Pos\fP)"
0x00000001 
.SS "#define USART_CR1_SBK_Pos   (0U)"

.SS "#define USART_CR1_TCIE   \fBUSART_CR1_TCIE_Msk\fP"
Transmission Complete Interrupt Enable 
.SS "#define USART_CR1_TCIE_Msk   (0x1UL << \fBUSART_CR1_TCIE_Pos\fP)"
0x00000040 
.SS "#define USART_CR1_TCIE_Pos   (6U)"

.SS "#define USART_CR1_TE   \fBUSART_CR1_TE_Msk\fP"
Transmitter Enable 
.SS "#define USART_CR1_TE_Msk   (0x1UL << \fBUSART_CR1_TE_Pos\fP)"
0x00000008 
.SS "#define USART_CR1_TE_Pos   (3U)"

.SS "#define USART_CR1_TXEIE   \fBUSART_CR1_TXEIE_Msk\fP"
PE Interrupt Enable 
.SS "#define USART_CR1_TXEIE_Msk   (0x1UL << \fBUSART_CR1_TXEIE_Pos\fP)"
0x00000080 
.SS "#define USART_CR1_TXEIE_Pos   (7U)"

.SS "#define USART_CR1_UE   \fBUSART_CR1_UE_Msk\fP"
USART Enable 
.SS "#define USART_CR1_UE_Msk   (0x1UL << \fBUSART_CR1_UE_Pos\fP)"
0x00002000 
.SS "#define USART_CR1_UE_Pos   (13U)"

.SS "#define USART_CR1_WAKE   \fBUSART_CR1_WAKE_Msk\fP"
Wakeup method 
.SS "#define USART_CR1_WAKE_Msk   (0x1UL << \fBUSART_CR1_WAKE_Pos\fP)"
0x00000800 
.SS "#define USART_CR1_WAKE_Pos   (11U)"

.SS "#define USART_CR2_ADD   \fBUSART_CR2_ADD_Msk\fP"
Address of the USART node 
.SS "#define USART_CR2_ADD_Msk   (0xFUL << \fBUSART_CR2_ADD_Pos\fP)"
0x0000000F 
.SS "#define USART_CR2_ADD_Pos   (0U)"

.SS "#define USART_CR2_CLKEN   \fBUSART_CR2_CLKEN_Msk\fP"
Clock Enable 
.SS "#define USART_CR2_CLKEN_Msk   (0x1UL << \fBUSART_CR2_CLKEN_Pos\fP)"
0x00000800 
.SS "#define USART_CR2_CLKEN_Pos   (11U)"

.SS "#define USART_CR2_CPHA   \fBUSART_CR2_CPHA_Msk\fP"
Clock Phase 
.SS "#define USART_CR2_CPHA_Msk   (0x1UL << \fBUSART_CR2_CPHA_Pos\fP)"
0x00000200 
.SS "#define USART_CR2_CPHA_Pos   (9U)"

.SS "#define USART_CR2_CPOL   \fBUSART_CR2_CPOL_Msk\fP"
Clock Polarity 
.SS "#define USART_CR2_CPOL_Msk   (0x1UL << \fBUSART_CR2_CPOL_Pos\fP)"
0x00000400 
.SS "#define USART_CR2_CPOL_Pos   (10U)"

.SS "#define USART_CR2_LBCL   \fBUSART_CR2_LBCL_Msk\fP"
Last Bit Clock pulse 
.SS "#define USART_CR2_LBCL_Msk   (0x1UL << \fBUSART_CR2_LBCL_Pos\fP)"
0x00000100 
.SS "#define USART_CR2_LBCL_Pos   (8U)"

.SS "#define USART_CR2_LBDIE   \fBUSART_CR2_LBDIE_Msk\fP"
LIN Break Detection Interrupt Enable 
.SS "#define USART_CR2_LBDIE_Msk   (0x1UL << \fBUSART_CR2_LBDIE_Pos\fP)"
0x00000040 
.SS "#define USART_CR2_LBDIE_Pos   (6U)"

.SS "#define USART_CR2_LBDL   \fBUSART_CR2_LBDL_Msk\fP"
LIN Break Detection Length 
.SS "#define USART_CR2_LBDL_Msk   (0x1UL << \fBUSART_CR2_LBDL_Pos\fP)"
0x00000020 
.SS "#define USART_CR2_LBDL_Pos   (5U)"

.SS "#define USART_CR2_LINEN   \fBUSART_CR2_LINEN_Msk\fP"
LIN mode enable 
.SS "#define USART_CR2_LINEN_Msk   (0x1UL << \fBUSART_CR2_LINEN_Pos\fP)"
0x00004000 
.SS "#define USART_CR2_LINEN_Pos   (14U)"

.SS "#define USART_CR2_STOP   \fBUSART_CR2_STOP_Msk\fP"
STOP[1:0] bits (STOP bits) 
.SS "#define USART_CR2_STOP_0   (0x1UL << \fBUSART_CR2_STOP_Pos\fP)"
0x00001000 
.SS "#define USART_CR2_STOP_1   (0x2UL << \fBUSART_CR2_STOP_Pos\fP)"
0x00002000 
.SS "#define USART_CR2_STOP_Msk   (0x3UL << \fBUSART_CR2_STOP_Pos\fP)"
0x00003000 
.SS "#define USART_CR2_STOP_Pos   (12U)"

.SS "#define USART_CR3_CTSE   \fBUSART_CR3_CTSE_Msk\fP"
CTS Enable 
.SS "#define USART_CR3_CTSE_Msk   (0x1UL << \fBUSART_CR3_CTSE_Pos\fP)"
0x00000200 
.SS "#define USART_CR3_CTSE_Pos   (9U)"

.SS "#define USART_CR3_CTSIE   \fBUSART_CR3_CTSIE_Msk\fP"
CTS Interrupt Enable 
.SS "#define USART_CR3_CTSIE_Msk   (0x1UL << \fBUSART_CR3_CTSIE_Pos\fP)"
0x00000400 
.SS "#define USART_CR3_CTSIE_Pos   (10U)"

.SS "#define USART_CR3_DMAR   \fBUSART_CR3_DMAR_Msk\fP"
DMA Enable Receiver 
.SS "#define USART_CR3_DMAR_Msk   (0x1UL << \fBUSART_CR3_DMAR_Pos\fP)"
0x00000040 
.SS "#define USART_CR3_DMAR_Pos   (6U)"

.SS "#define USART_CR3_DMAT   \fBUSART_CR3_DMAT_Msk\fP"
DMA Enable Transmitter 
.SS "#define USART_CR3_DMAT_Msk   (0x1UL << \fBUSART_CR3_DMAT_Pos\fP)"
0x00000080 
.SS "#define USART_CR3_DMAT_Pos   (7U)"

.SS "#define USART_CR3_EIE   \fBUSART_CR3_EIE_Msk\fP"
Error Interrupt Enable 
.SS "#define USART_CR3_EIE_Msk   (0x1UL << \fBUSART_CR3_EIE_Pos\fP)"
0x00000001 
.SS "#define USART_CR3_EIE_Pos   (0U)"

.SS "#define USART_CR3_HDSEL   \fBUSART_CR3_HDSEL_Msk\fP"
Half-Duplex Selection 
.SS "#define USART_CR3_HDSEL_Msk   (0x1UL << \fBUSART_CR3_HDSEL_Pos\fP)"
0x00000008 
.SS "#define USART_CR3_HDSEL_Pos   (3U)"

.SS "#define USART_CR3_IREN   \fBUSART_CR3_IREN_Msk\fP"
IrDA mode Enable 
.SS "#define USART_CR3_IREN_Msk   (0x1UL << \fBUSART_CR3_IREN_Pos\fP)"
0x00000002 
.SS "#define USART_CR3_IREN_Pos   (1U)"

.SS "#define USART_CR3_IRLP   \fBUSART_CR3_IRLP_Msk\fP"
IrDA Low-Power 
.SS "#define USART_CR3_IRLP_Msk   (0x1UL << \fBUSART_CR3_IRLP_Pos\fP)"
0x00000004 
.SS "#define USART_CR3_IRLP_Pos   (2U)"

.SS "#define USART_CR3_NACK   \fBUSART_CR3_NACK_Msk\fP"
Smartcard NACK enable 
.SS "#define USART_CR3_NACK_Msk   (0x1UL << \fBUSART_CR3_NACK_Pos\fP)"
0x00000010 
.SS "#define USART_CR3_NACK_Pos   (4U)"

.SS "#define USART_CR3_RTSE   \fBUSART_CR3_RTSE_Msk\fP"
RTS Enable 
.SS "#define USART_CR3_RTSE_Msk   (0x1UL << \fBUSART_CR3_RTSE_Pos\fP)"
0x00000100 
.SS "#define USART_CR3_RTSE_Pos   (8U)"

.SS "#define USART_CR3_SCEN   \fBUSART_CR3_SCEN_Msk\fP"
Smartcard mode enable 
.SS "#define USART_CR3_SCEN_Msk   (0x1UL << \fBUSART_CR3_SCEN_Pos\fP)"
0x00000020 
.SS "#define USART_CR3_SCEN_Pos   (5U)"

.SS "#define USART_DR_DR   \fBUSART_DR_DR_Msk\fP"
Data value 
.SS "#define USART_DR_DR_Msk   (0x1FFUL << \fBUSART_DR_DR_Pos\fP)"
0x000001FF 
.SS "#define USART_DR_DR_Pos   (0U)"

.SS "#define USART_GTPR_GT   \fBUSART_GTPR_GT_Msk\fP"
Guard time value 
.SS "#define USART_GTPR_GT_Msk   (0xFFUL << \fBUSART_GTPR_GT_Pos\fP)"
0x0000FF00 
.SS "#define USART_GTPR_GT_Pos   (8U)"

.SS "#define USART_GTPR_PSC   \fBUSART_GTPR_PSC_Msk\fP"
PSC[7:0] bits (Prescaler value) 
.SS "#define USART_GTPR_PSC_0   (0x01UL << \fBUSART_GTPR_PSC_Pos\fP)"
0x00000001 
.SS "#define USART_GTPR_PSC_1   (0x02UL << \fBUSART_GTPR_PSC_Pos\fP)"
0x00000002 
.SS "#define USART_GTPR_PSC_2   (0x04UL << \fBUSART_GTPR_PSC_Pos\fP)"
0x00000004 
.SS "#define USART_GTPR_PSC_3   (0x08UL << \fBUSART_GTPR_PSC_Pos\fP)"
0x00000008 
.SS "#define USART_GTPR_PSC_4   (0x10UL << \fBUSART_GTPR_PSC_Pos\fP)"
0x00000010 
.SS "#define USART_GTPR_PSC_5   (0x20UL << \fBUSART_GTPR_PSC_Pos\fP)"
0x00000020 
.SS "#define USART_GTPR_PSC_6   (0x40UL << \fBUSART_GTPR_PSC_Pos\fP)"
0x00000040 
.SS "#define USART_GTPR_PSC_7   (0x80UL << \fBUSART_GTPR_PSC_Pos\fP)"
0x00000080 
.SS "#define USART_GTPR_PSC_Msk   (0xFFUL << \fBUSART_GTPR_PSC_Pos\fP)"
0x000000FF 
.SS "#define USART_GTPR_PSC_Pos   (0U)"

.SS "#define USART_SR_CTS   \fBUSART_SR_CTS_Msk\fP"
CTS Flag 
.SS "#define USART_SR_CTS_Msk   (0x1UL << \fBUSART_SR_CTS_Pos\fP)"
0x00000200 
.SS "#define USART_SR_CTS_Pos   (9U)"

.SS "#define USART_SR_FE   \fBUSART_SR_FE_Msk\fP"
Framing Error 
.SS "#define USART_SR_FE_Msk   (0x1UL << \fBUSART_SR_FE_Pos\fP)"
0x00000002 
.SS "#define USART_SR_FE_Pos   (1U)"

.SS "#define USART_SR_IDLE   \fBUSART_SR_IDLE_Msk\fP"
IDLE line detected 
.SS "#define USART_SR_IDLE_Msk   (0x1UL << \fBUSART_SR_IDLE_Pos\fP)"
0x00000010 
.SS "#define USART_SR_IDLE_Pos   (4U)"

.SS "#define USART_SR_LBD   \fBUSART_SR_LBD_Msk\fP"
LIN Break Detection Flag 
.SS "#define USART_SR_LBD_Msk   (0x1UL << \fBUSART_SR_LBD_Pos\fP)"
0x00000100 
.SS "#define USART_SR_LBD_Pos   (8U)"

.SS "#define USART_SR_NE   \fBUSART_SR_NE_Msk\fP"
Noise Error Flag 
.SS "#define USART_SR_NE_Msk   (0x1UL << \fBUSART_SR_NE_Pos\fP)"
0x00000004 
.SS "#define USART_SR_NE_Pos   (2U)"

.SS "#define USART_SR_ORE   \fBUSART_SR_ORE_Msk\fP"
OverRun Error 
.SS "#define USART_SR_ORE_Msk   (0x1UL << \fBUSART_SR_ORE_Pos\fP)"
0x00000008 
.SS "#define USART_SR_ORE_Pos   (3U)"

.SS "#define USART_SR_PE   \fBUSART_SR_PE_Msk\fP"
Parity Error 
.SS "#define USART_SR_PE_Msk   (0x1UL << \fBUSART_SR_PE_Pos\fP)"
0x00000001 
.SS "#define USART_SR_PE_Pos   (0U)"

.SS "#define USART_SR_RXNE   \fBUSART_SR_RXNE_Msk\fP"
Read Data Register Not Empty 
.SS "#define USART_SR_RXNE_Msk   (0x1UL << \fBUSART_SR_RXNE_Pos\fP)"
0x00000020 
.SS "#define USART_SR_RXNE_Pos   (5U)"

.SS "#define USART_SR_TC   \fBUSART_SR_TC_Msk\fP"
Transmission Complete 
.SS "#define USART_SR_TC_Msk   (0x1UL << \fBUSART_SR_TC_Pos\fP)"
0x00000040 
.SS "#define USART_SR_TC_Pos   (6U)"

.SS "#define USART_SR_TXE   \fBUSART_SR_TXE_Msk\fP"
Transmit Data Register Empty 
.SS "#define USART_SR_TXE_Msk   (0x1UL << \fBUSART_SR_TXE_Pos\fP)"
0x00000080 
.SS "#define USART_SR_TXE_Pos   (7U)"

.SS "#define USB_ADDR0_RX_ADDR0_RX   \fBUSB_ADDR0_RX_ADDR0_RX_Msk\fP"
Reception Buffer Address 0 
.SS "#define USB_ADDR0_RX_ADDR0_RX_Msk   (0x7FFFUL << \fBUSB_ADDR0_RX_ADDR0_RX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR0_RX_ADDR0_RX_Pos   (1U)"

.SS "#define USB_ADDR0_TX_ADDR0_TX   \fBUSB_ADDR0_TX_ADDR0_TX_Msk\fP"
Transmission Buffer Address 0 
.SS "#define USB_ADDR0_TX_ADDR0_TX_Msk   (0x7FFFUL << \fBUSB_ADDR0_TX_ADDR0_TX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR0_TX_ADDR0_TX_Pos   (1U)"

.SS "#define USB_ADDR1_RX_ADDR1_RX   \fBUSB_ADDR1_RX_ADDR1_RX_Msk\fP"
Reception Buffer Address 1 
.SS "#define USB_ADDR1_RX_ADDR1_RX_Msk   (0x7FFFUL << \fBUSB_ADDR1_RX_ADDR1_RX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR1_RX_ADDR1_RX_Pos   (1U)"

.SS "#define USB_ADDR1_TX_ADDR1_TX   \fBUSB_ADDR1_TX_ADDR1_TX_Msk\fP"
Transmission Buffer Address 1 
.SS "#define USB_ADDR1_TX_ADDR1_TX_Msk   (0x7FFFUL << \fBUSB_ADDR1_TX_ADDR1_TX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR1_TX_ADDR1_TX_Pos   (1U)"

.SS "#define USB_ADDR2_RX_ADDR2_RX   \fBUSB_ADDR2_RX_ADDR2_RX_Msk\fP"
Reception Buffer Address 2 
.SS "#define USB_ADDR2_RX_ADDR2_RX_Msk   (0x7FFFUL << \fBUSB_ADDR2_RX_ADDR2_RX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR2_RX_ADDR2_RX_Pos   (1U)"

.SS "#define USB_ADDR2_TX_ADDR2_TX   \fBUSB_ADDR2_TX_ADDR2_TX_Msk\fP"
Transmission Buffer Address 2 
.SS "#define USB_ADDR2_TX_ADDR2_TX_Msk   (0x7FFFUL << \fBUSB_ADDR2_TX_ADDR2_TX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR2_TX_ADDR2_TX_Pos   (1U)"

.SS "#define USB_ADDR3_RX_ADDR3_RX   \fBUSB_ADDR3_RX_ADDR3_RX_Msk\fP"
Reception Buffer Address 3 
.SS "#define USB_ADDR3_RX_ADDR3_RX_Msk   (0x7FFFUL << \fBUSB_ADDR3_RX_ADDR3_RX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR3_RX_ADDR3_RX_Pos   (1U)"

.SS "#define USB_ADDR3_TX_ADDR3_TX   \fBUSB_ADDR3_TX_ADDR3_TX_Msk\fP"
Transmission Buffer Address 3 
.SS "#define USB_ADDR3_TX_ADDR3_TX_Msk   (0x7FFFUL << \fBUSB_ADDR3_TX_ADDR3_TX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR3_TX_ADDR3_TX_Pos   (1U)"

.SS "#define USB_ADDR4_RX_ADDR4_RX   \fBUSB_ADDR4_RX_ADDR4_RX_Msk\fP"
Reception Buffer Address 4 
.SS "#define USB_ADDR4_RX_ADDR4_RX_Msk   (0x7FFFUL << \fBUSB_ADDR4_RX_ADDR4_RX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR4_RX_ADDR4_RX_Pos   (1U)"

.SS "#define USB_ADDR4_TX_ADDR4_TX   \fBUSB_ADDR4_TX_ADDR4_TX_Msk\fP"
Transmission Buffer Address 4 
.SS "#define USB_ADDR4_TX_ADDR4_TX_Msk   (0x7FFFUL << \fBUSB_ADDR4_TX_ADDR4_TX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR4_TX_ADDR4_TX_Pos   (1U)"

.SS "#define USB_ADDR5_RX_ADDR5_RX   \fBUSB_ADDR5_RX_ADDR5_RX_Msk\fP"
Reception Buffer Address 5 
.SS "#define USB_ADDR5_RX_ADDR5_RX_Msk   (0x7FFFUL << \fBUSB_ADDR5_RX_ADDR5_RX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR5_RX_ADDR5_RX_Pos   (1U)"

.SS "#define USB_ADDR5_TX_ADDR5_TX   \fBUSB_ADDR5_TX_ADDR5_TX_Msk\fP"
Transmission Buffer Address 5 
.SS "#define USB_ADDR5_TX_ADDR5_TX_Msk   (0x7FFFUL << \fBUSB_ADDR5_TX_ADDR5_TX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR5_TX_ADDR5_TX_Pos   (1U)"

.SS "#define USB_ADDR6_RX_ADDR6_RX   \fBUSB_ADDR6_RX_ADDR6_RX_Msk\fP"
Reception Buffer Address 6 
.SS "#define USB_ADDR6_RX_ADDR6_RX_Msk   (0x7FFFUL << \fBUSB_ADDR6_RX_ADDR6_RX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR6_RX_ADDR6_RX_Pos   (1U)"

.SS "#define USB_ADDR6_TX_ADDR6_TX   \fBUSB_ADDR6_TX_ADDR6_TX_Msk\fP"
Transmission Buffer Address 6 
.SS "#define USB_ADDR6_TX_ADDR6_TX_Msk   (0x7FFFUL << \fBUSB_ADDR6_TX_ADDR6_TX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR6_TX_ADDR6_TX_Pos   (1U)"

.SS "#define USB_ADDR7_RX_ADDR7_RX   \fBUSB_ADDR7_RX_ADDR7_RX_Msk\fP"
Reception Buffer Address 7 
.SS "#define USB_ADDR7_RX_ADDR7_RX_Msk   (0x7FFFUL << \fBUSB_ADDR7_RX_ADDR7_RX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR7_RX_ADDR7_RX_Pos   (1U)"

.SS "#define USB_ADDR7_TX_ADDR7_TX   \fBUSB_ADDR7_TX_ADDR7_TX_Msk\fP"
Transmission Buffer Address 7 
.SS "#define USB_ADDR7_TX_ADDR7_TX_Msk   (0x7FFFUL << \fBUSB_ADDR7_TX_ADDR7_TX_Pos\fP)"
0x0000FFFE 
.SS "#define USB_ADDR7_TX_ADDR7_TX_Pos   (1U)"

.SS "#define USB_BTABLE_BTABLE   \fBUSB_BTABLE_BTABLE_Msk\fP"
Buffer Table Buffer descriptor table 
.SS "#define USB_BTABLE_BTABLE_Msk   (0x1FFFUL << \fBUSB_BTABLE_BTABLE_Pos\fP)"
0x0000FFF8 
.SS "#define USB_BTABLE_BTABLE_Pos   (3U)"

.SS "#define USB_CNTR_CTRM   \fBUSB_CNTR_CTRM_Msk\fP"
Correct Transfer Interrupt Mask 
.SS "#define USB_CNTR_CTRM_Msk   (0x1UL << \fBUSB_CNTR_CTRM_Pos\fP)"
0x00008000 
.SS "#define USB_CNTR_CTRM_Pos   (15U)"

.SS "#define USB_CNTR_ERRM   \fBUSB_CNTR_ERRM_Msk\fP"
Error Interrupt Mask 
.SS "#define USB_CNTR_ERRM_Msk   (0x1UL << \fBUSB_CNTR_ERRM_Pos\fP)"
0x00002000 
.SS "#define USB_CNTR_ERRM_Pos   (13U)"

.SS "#define USB_CNTR_ESOFM   \fBUSB_CNTR_ESOFM_Msk\fP"
Expected Start Of Frame Interrupt Mask 
.SS "#define USB_CNTR_ESOFM_Msk   (0x1UL << \fBUSB_CNTR_ESOFM_Pos\fP)"
0x00000100 
.SS "#define USB_CNTR_ESOFM_Pos   (8U)"

.SS "#define USB_CNTR_FRES   \fBUSB_CNTR_FRES_Msk\fP"
Force USB Reset 
.SS "#define USB_CNTR_FRES_Msk   (0x1UL << \fBUSB_CNTR_FRES_Pos\fP)"
0x00000001 
.SS "#define USB_CNTR_FRES_Pos   (0U)"

.SS "#define USB_CNTR_FSUSP   \fBUSB_CNTR_FSUSP_Msk\fP"
Force suspend 
.SS "#define USB_CNTR_FSUSP_Msk   (0x1UL << \fBUSB_CNTR_FSUSP_Pos\fP)"
0x00000008 
.SS "#define USB_CNTR_FSUSP_Pos   (3U)"

.SS "#define USB_CNTR_LP_MODE   \fBUSB_CNTR_LP_MODE_Msk\fP"
Low-power mode 
.SS "#define USB_CNTR_LP_MODE_Msk   (0x1UL << \fBUSB_CNTR_LP_MODE_Pos\fP)"
0x00000004 
.SS "#define USB_CNTR_LP_MODE_Pos   (2U)"

.SS "#define USB_CNTR_PDWN   \fBUSB_CNTR_PDWN_Msk\fP"
Power down 
.SS "#define USB_CNTR_PDWN_Msk   (0x1UL << \fBUSB_CNTR_PDWN_Pos\fP)"
0x00000002 
.SS "#define USB_CNTR_PDWN_Pos   (1U)"

.SS "#define USB_CNTR_PMAOVRM   \fBUSB_CNTR_PMAOVRM_Msk\fP"
Packet Memory Area Over / Underrun Interrupt Mask 
.SS "#define USB_CNTR_PMAOVRM_Msk   (0x1UL << \fBUSB_CNTR_PMAOVRM_Pos\fP)"
0x00004000 
.SS "#define USB_CNTR_PMAOVRM_Pos   (14U)"

.SS "#define USB_CNTR_RESETM   \fBUSB_CNTR_RESETM_Msk\fP"
RESET Interrupt Mask 
.SS "#define USB_CNTR_RESETM_Msk   (0x1UL << \fBUSB_CNTR_RESETM_Pos\fP)"
0x00000400 
.SS "#define USB_CNTR_RESETM_Pos   (10U)"

.SS "#define USB_CNTR_RESUME   \fBUSB_CNTR_RESUME_Msk\fP"
Resume request 
.SS "#define USB_CNTR_RESUME_Msk   (0x1UL << \fBUSB_CNTR_RESUME_Pos\fP)"
0x00000010 
.SS "#define USB_CNTR_RESUME_Pos   (4U)"

.SS "#define USB_CNTR_SOFM   \fBUSB_CNTR_SOFM_Msk\fP"
Start Of Frame Interrupt Mask 
.SS "#define USB_CNTR_SOFM_Msk   (0x1UL << \fBUSB_CNTR_SOFM_Pos\fP)"
0x00000200 
.SS "#define USB_CNTR_SOFM_Pos   (9U)"

.SS "#define USB_CNTR_SUSPM   \fBUSB_CNTR_SUSPM_Msk\fP"
Suspend mode Interrupt Mask 
.SS "#define USB_CNTR_SUSPM_Msk   (0x1UL << \fBUSB_CNTR_SUSPM_Pos\fP)"
0x00000800 
.SS "#define USB_CNTR_SUSPM_Pos   (11U)"

.SS "#define USB_CNTR_WKUPM   \fBUSB_CNTR_WKUPM_Msk\fP"
Wakeup Interrupt Mask 
.SS "#define USB_CNTR_WKUPM_Msk   (0x1UL << \fBUSB_CNTR_WKUPM_Pos\fP)"
0x00001000 
.SS "#define USB_CNTR_WKUPM_Pos   (12U)"

.SS "#define USB_COUNT0_RX_0_BLSIZE_0   0x00008000U"
BLock SIZE (low) 
.SS "#define USB_COUNT0_RX_0_COUNT0_RX_0   0x000003FFU"
Reception Byte Count (low) 
.SS "#define USB_COUNT0_RX_0_NUM_BLOCK_0   0x00007C00U"
NUM_BLOCK_0[4:0] bits (Number of blocks) (low) 
.SS "#define USB_COUNT0_RX_0_NUM_BLOCK_0_0   0x00000400U"
Bit 0 
.SS "#define USB_COUNT0_RX_0_NUM_BLOCK_0_1   0x00000800U"
Bit 1 
.SS "#define USB_COUNT0_RX_0_NUM_BLOCK_0_2   0x00001000U"
Bit 2 
.SS "#define USB_COUNT0_RX_0_NUM_BLOCK_0_3   0x00002000U"
Bit 3 
.SS "#define USB_COUNT0_RX_0_NUM_BLOCK_0_4   0x00004000U"
Bit 4 
.SS "#define USB_COUNT0_RX_1_BLSIZE_1   0x80000000U"
BLock SIZE (high) 
.SS "#define USB_COUNT0_RX_1_COUNT0_RX_1   0x03FF0000U"
Reception Byte Count (high) 
.SS "#define USB_COUNT0_RX_1_NUM_BLOCK_1   0x7C000000U"
NUM_BLOCK_1[4:0] bits (Number of blocks) (high) 
.SS "#define USB_COUNT0_RX_1_NUM_BLOCK_1_0   0x04000000U"
Bit 1 
.SS "#define USB_COUNT0_RX_1_NUM_BLOCK_1_1   0x08000000U"
Bit 1 
.SS "#define USB_COUNT0_RX_1_NUM_BLOCK_1_2   0x10000000U"
Bit 2 
.SS "#define USB_COUNT0_RX_1_NUM_BLOCK_1_3   0x20000000U"
Bit 3 
.SS "#define USB_COUNT0_RX_1_NUM_BLOCK_1_4   0x40000000U"
Bit 4 
.SS "#define USB_COUNT0_RX_BLSIZE   \fBUSB_COUNT0_RX_BLSIZE_Msk\fP"
BLock SIZE 
.SS "#define USB_COUNT0_RX_BLSIZE_Msk   (0x1UL << \fBUSB_COUNT0_RX_BLSIZE_Pos\fP)"
0x00008000 
.SS "#define USB_COUNT0_RX_BLSIZE_Pos   (15U)"

.SS "#define USB_COUNT0_RX_COUNT0_RX   \fBUSB_COUNT0_RX_COUNT0_RX_Msk\fP"
Reception Byte Count 
.SS "#define USB_COUNT0_RX_COUNT0_RX_Msk   (0x3FFUL << \fBUSB_COUNT0_RX_COUNT0_RX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT0_RX_COUNT0_RX_Pos   (0U)"

.SS "#define USB_COUNT0_RX_NUM_BLOCK   \fBUSB_COUNT0_RX_NUM_BLOCK_Msk\fP"
NUM_BLOCK[4:0] bits (Number of blocks) 
.SS "#define USB_COUNT0_RX_NUM_BLOCK_0   (0x01UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
0x00000400 
.SS "#define USB_COUNT0_RX_NUM_BLOCK_1   (0x02UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
0x00000800 
.SS "#define USB_COUNT0_RX_NUM_BLOCK_2   (0x04UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
0x00001000 
.SS "#define USB_COUNT0_RX_NUM_BLOCK_3   (0x08UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
0x00002000 
.SS "#define USB_COUNT0_RX_NUM_BLOCK_4   (0x10UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
0x00004000 
.SS "#define USB_COUNT0_RX_NUM_BLOCK_Msk   (0x1FUL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
0x00007C00 
.SS "#define USB_COUNT0_RX_NUM_BLOCK_Pos   (10U)"

.SS "#define USB_COUNT0_TX_0_COUNT0_TX_0   0x000003FFU"
Transmission Byte Count 0 (low) 
.SS "#define USB_COUNT0_TX_1_COUNT0_TX_1   0x03FF0000U"
Transmission Byte Count 0 (high) 
.SS "#define USB_COUNT0_TX_COUNT0_TX   \fBUSB_COUNT0_TX_COUNT0_TX_Msk\fP"
Transmission Byte Count 0 
.SS "#define USB_COUNT0_TX_COUNT0_TX_Msk   (0x3FFUL << \fBUSB_COUNT0_TX_COUNT0_TX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT0_TX_COUNT0_TX_Pos   (0U)"

.SS "#define USB_COUNT1_RX_0_BLSIZE_0   0x00008000U"
BLock SIZE (low) 
.SS "#define USB_COUNT1_RX_0_COUNT1_RX_0   0x000003FFU"
Reception Byte Count (low) 
.SS "#define USB_COUNT1_RX_0_NUM_BLOCK_0   0x00007C00U"
NUM_BLOCK_0[4:0] bits (Number of blocks) (low) 
.SS "#define USB_COUNT1_RX_0_NUM_BLOCK_0_0   0x00000400U"
Bit 0 
.SS "#define USB_COUNT1_RX_0_NUM_BLOCK_0_1   0x00000800U"
Bit 1 
.SS "#define USB_COUNT1_RX_0_NUM_BLOCK_0_2   0x00001000U"
Bit 2 
.SS "#define USB_COUNT1_RX_0_NUM_BLOCK_0_3   0x00002000U"
Bit 3 
.SS "#define USB_COUNT1_RX_0_NUM_BLOCK_0_4   0x00004000U"
Bit 4 
.SS "#define USB_COUNT1_RX_1_BLSIZE_1   0x80000000U"
BLock SIZE (high) 
.SS "#define USB_COUNT1_RX_1_COUNT1_RX_1   0x03FF0000U"
Reception Byte Count (high) 
.SS "#define USB_COUNT1_RX_1_NUM_BLOCK_1   0x7C000000U"
NUM_BLOCK_1[4:0] bits (Number of blocks) (high) 
.SS "#define USB_COUNT1_RX_1_NUM_BLOCK_1_0   0x04000000U"
Bit 0 
.SS "#define USB_COUNT1_RX_1_NUM_BLOCK_1_1   0x08000000U"
Bit 1 
.SS "#define USB_COUNT1_RX_1_NUM_BLOCK_1_2   0x10000000U"
Bit 2 
.SS "#define USB_COUNT1_RX_1_NUM_BLOCK_1_3   0x20000000U"
Bit 3 
.SS "#define USB_COUNT1_RX_1_NUM_BLOCK_1_4   0x40000000U"
Bit 4 
.SS "#define USB_COUNT1_RX_BLSIZE   \fBUSB_COUNT1_RX_BLSIZE_Msk\fP"
BLock SIZE 
.SS "#define USB_COUNT1_RX_BLSIZE_Msk   (0x1UL << \fBUSB_COUNT1_RX_BLSIZE_Pos\fP)"
0x00008000 
.SS "#define USB_COUNT1_RX_BLSIZE_Pos   (15U)"

.SS "#define USB_COUNT1_RX_COUNT1_RX   \fBUSB_COUNT1_RX_COUNT1_RX_Msk\fP"
Reception Byte Count 
.SS "#define USB_COUNT1_RX_COUNT1_RX_Msk   (0x3FFUL << \fBUSB_COUNT1_RX_COUNT1_RX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT1_RX_COUNT1_RX_Pos   (0U)"

.SS "#define USB_COUNT1_RX_NUM_BLOCK   \fBUSB_COUNT1_RX_NUM_BLOCK_Msk\fP"
NUM_BLOCK[4:0] bits (Number of blocks) 
.SS "#define USB_COUNT1_RX_NUM_BLOCK_0   (0x01UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
0x00000400 
.SS "#define USB_COUNT1_RX_NUM_BLOCK_1   (0x02UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
0x00000800 
.SS "#define USB_COUNT1_RX_NUM_BLOCK_2   (0x04UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
0x00001000 
.SS "#define USB_COUNT1_RX_NUM_BLOCK_3   (0x08UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
0x00002000 
.SS "#define USB_COUNT1_RX_NUM_BLOCK_4   (0x10UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
0x00004000 
.SS "#define USB_COUNT1_RX_NUM_BLOCK_Msk   (0x1FUL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
0x00007C00 
.SS "#define USB_COUNT1_RX_NUM_BLOCK_Pos   (10U)"

.SS "#define USB_COUNT1_TX_0_COUNT1_TX_0   0x000003FFU"
Transmission Byte Count 1 (low) 
.SS "#define USB_COUNT1_TX_1_COUNT1_TX_1   0x03FF0000U"
Transmission Byte Count 1 (high) 
.SS "#define USB_COUNT1_TX_COUNT1_TX   \fBUSB_COUNT1_TX_COUNT1_TX_Msk\fP"
Transmission Byte Count 1 
.SS "#define USB_COUNT1_TX_COUNT1_TX_Msk   (0x3FFUL << \fBUSB_COUNT1_TX_COUNT1_TX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT1_TX_COUNT1_TX_Pos   (0U)"

.SS "#define USB_COUNT2_RX_0_BLSIZE_0   0x00008000U"
BLock SIZE (low) 
.SS "#define USB_COUNT2_RX_0_COUNT2_RX_0   0x000003FFU"
Reception Byte Count (low) 
.SS "#define USB_COUNT2_RX_0_NUM_BLOCK_0   0x00007C00U"
NUM_BLOCK_0[4:0] bits (Number of blocks) (low) 
.SS "#define USB_COUNT2_RX_0_NUM_BLOCK_0_0   0x00000400U"
Bit 0 
.SS "#define USB_COUNT2_RX_0_NUM_BLOCK_0_1   0x00000800U"
Bit 1 
.SS "#define USB_COUNT2_RX_0_NUM_BLOCK_0_2   0x00001000U"
Bit 2 
.SS "#define USB_COUNT2_RX_0_NUM_BLOCK_0_3   0x00002000U"
Bit 3 
.SS "#define USB_COUNT2_RX_0_NUM_BLOCK_0_4   0x00004000U"
Bit 4 
.SS "#define USB_COUNT2_RX_1_BLSIZE_1   0x80000000U"
BLock SIZE (high) 
.SS "#define USB_COUNT2_RX_1_COUNT2_RX_1   0x03FF0000U"
Reception Byte Count (high) 
.SS "#define USB_COUNT2_RX_1_NUM_BLOCK_1   0x7C000000U"
NUM_BLOCK_1[4:0] bits (Number of blocks) (high) 
.SS "#define USB_COUNT2_RX_1_NUM_BLOCK_1_0   0x04000000U"
Bit 0 
.SS "#define USB_COUNT2_RX_1_NUM_BLOCK_1_1   0x08000000U"
Bit 1 
.SS "#define USB_COUNT2_RX_1_NUM_BLOCK_1_2   0x10000000U"
Bit 2 
.SS "#define USB_COUNT2_RX_1_NUM_BLOCK_1_3   0x20000000U"
Bit 3 
.SS "#define USB_COUNT2_RX_1_NUM_BLOCK_1_4   0x40000000U"
Bit 4 
.SS "#define USB_COUNT2_RX_BLSIZE   \fBUSB_COUNT2_RX_BLSIZE_Msk\fP"
BLock SIZE 
.SS "#define USB_COUNT2_RX_BLSIZE_Msk   (0x1UL << \fBUSB_COUNT2_RX_BLSIZE_Pos\fP)"
0x00008000 
.SS "#define USB_COUNT2_RX_BLSIZE_Pos   (15U)"

.SS "#define USB_COUNT2_RX_COUNT2_RX   \fBUSB_COUNT2_RX_COUNT2_RX_Msk\fP"
Reception Byte Count 
.SS "#define USB_COUNT2_RX_COUNT2_RX_Msk   (0x3FFUL << \fBUSB_COUNT2_RX_COUNT2_RX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT2_RX_COUNT2_RX_Pos   (0U)"

.SS "#define USB_COUNT2_RX_NUM_BLOCK   \fBUSB_COUNT2_RX_NUM_BLOCK_Msk\fP"
NUM_BLOCK[4:0] bits (Number of blocks) 
.SS "#define USB_COUNT2_RX_NUM_BLOCK_0   (0x01UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
0x00000400 
.SS "#define USB_COUNT2_RX_NUM_BLOCK_1   (0x02UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
0x00000800 
.SS "#define USB_COUNT2_RX_NUM_BLOCK_2   (0x04UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
0x00001000 
.SS "#define USB_COUNT2_RX_NUM_BLOCK_3   (0x08UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
0x00002000 
.SS "#define USB_COUNT2_RX_NUM_BLOCK_4   (0x10UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
0x00004000 
.SS "#define USB_COUNT2_RX_NUM_BLOCK_Msk   (0x1FUL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
0x00007C00 
.SS "#define USB_COUNT2_RX_NUM_BLOCK_Pos   (10U)"

.SS "#define USB_COUNT2_TX_0_COUNT2_TX_0   0x000003FFU"
Transmission Byte Count 2 (low) 
.SS "#define USB_COUNT2_TX_1_COUNT2_TX_1   0x03FF0000U"
Transmission Byte Count 2 (high) 
.SS "#define USB_COUNT2_TX_COUNT2_TX   \fBUSB_COUNT2_TX_COUNT2_TX_Msk\fP"
Transmission Byte Count 2 
.SS "#define USB_COUNT2_TX_COUNT2_TX_Msk   (0x3FFUL << \fBUSB_COUNT2_TX_COUNT2_TX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT2_TX_COUNT2_TX_Pos   (0U)"

.SS "#define USB_COUNT3_RX_0_BLSIZE_0   0x00008000U"
BLock SIZE (low) 
.SS "#define USB_COUNT3_RX_0_COUNT3_RX_0   0x000003FFU"
Reception Byte Count (low) 
.SS "#define USB_COUNT3_RX_0_NUM_BLOCK_0   0x00007C00U"
NUM_BLOCK_0[4:0] bits (Number of blocks) (low) 
.SS "#define USB_COUNT3_RX_0_NUM_BLOCK_0_0   0x00000400U"
Bit 0 
.SS "#define USB_COUNT3_RX_0_NUM_BLOCK_0_1   0x00000800U"
Bit 1 
.SS "#define USB_COUNT3_RX_0_NUM_BLOCK_0_2   0x00001000U"
Bit 2 
.SS "#define USB_COUNT3_RX_0_NUM_BLOCK_0_3   0x00002000U"
Bit 3 
.SS "#define USB_COUNT3_RX_0_NUM_BLOCK_0_4   0x00004000U"
Bit 4 
.SS "#define USB_COUNT3_RX_1_BLSIZE_1   0x80000000U"
BLock SIZE (high) 
.SS "#define USB_COUNT3_RX_1_COUNT3_RX_1   0x03FF0000U"
Reception Byte Count (high) 
.SS "#define USB_COUNT3_RX_1_NUM_BLOCK_1   0x7C000000U"
NUM_BLOCK_1[4:0] bits (Number of blocks) (high) 
.SS "#define USB_COUNT3_RX_1_NUM_BLOCK_1_0   0x04000000U"
Bit 0 
.SS "#define USB_COUNT3_RX_1_NUM_BLOCK_1_1   0x08000000U"
Bit 1 
.SS "#define USB_COUNT3_RX_1_NUM_BLOCK_1_2   0x10000000U"
Bit 2 
.SS "#define USB_COUNT3_RX_1_NUM_BLOCK_1_3   0x20000000U"
Bit 3 
.SS "#define USB_COUNT3_RX_1_NUM_BLOCK_1_4   0x40000000U"
Bit 4 
.SS "#define USB_COUNT3_RX_BLSIZE   \fBUSB_COUNT3_RX_BLSIZE_Msk\fP"
BLock SIZE 
.SS "#define USB_COUNT3_RX_BLSIZE_Msk   (0x1UL << \fBUSB_COUNT3_RX_BLSIZE_Pos\fP)"
0x00008000 
.SS "#define USB_COUNT3_RX_BLSIZE_Pos   (15U)"

.SS "#define USB_COUNT3_RX_COUNT3_RX   \fBUSB_COUNT3_RX_COUNT3_RX_Msk\fP"
Reception Byte Count 
.SS "#define USB_COUNT3_RX_COUNT3_RX_Msk   (0x3FFUL << \fBUSB_COUNT3_RX_COUNT3_RX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT3_RX_COUNT3_RX_Pos   (0U)"

.SS "#define USB_COUNT3_RX_NUM_BLOCK   \fBUSB_COUNT3_RX_NUM_BLOCK_Msk\fP"
NUM_BLOCK[4:0] bits (Number of blocks) 
.SS "#define USB_COUNT3_RX_NUM_BLOCK_0   (0x01UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
0x00000400 
.SS "#define USB_COUNT3_RX_NUM_BLOCK_1   (0x02UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
0x00000800 
.SS "#define USB_COUNT3_RX_NUM_BLOCK_2   (0x04UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
0x00001000 
.SS "#define USB_COUNT3_RX_NUM_BLOCK_3   (0x08UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
0x00002000 
.SS "#define USB_COUNT3_RX_NUM_BLOCK_4   (0x10UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
0x00004000 
.SS "#define USB_COUNT3_RX_NUM_BLOCK_Msk   (0x1FUL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
0x00007C00 
.SS "#define USB_COUNT3_RX_NUM_BLOCK_Pos   (10U)"

.SS "#define USB_COUNT3_TX_0_COUNT3_TX_0   0x000003FFU"
Transmission Byte Count 3 (low) 
.SS "#define USB_COUNT3_TX_1_COUNT3_TX_1   0x03FF0000U"
Transmission Byte Count 3 (high) 
.SS "#define USB_COUNT3_TX_COUNT3_TX   \fBUSB_COUNT3_TX_COUNT3_TX_Msk\fP"
Transmission Byte Count 3 
.SS "#define USB_COUNT3_TX_COUNT3_TX_Msk   (0x3FFUL << \fBUSB_COUNT3_TX_COUNT3_TX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT3_TX_COUNT3_TX_Pos   (0U)"

.SS "#define USB_COUNT4_RX_0_BLSIZE_0   0x00008000U"
BLock SIZE (low) 
.SS "#define USB_COUNT4_RX_0_COUNT4_RX_0   0x000003FFU"
Reception Byte Count (low) 
.SS "#define USB_COUNT4_RX_0_NUM_BLOCK_0   0x00007C00U"
NUM_BLOCK_0[4:0] bits (Number of blocks) (low) 
.SS "#define USB_COUNT4_RX_0_NUM_BLOCK_0_0   0x00000400U"
Bit 0 
.SS "#define USB_COUNT4_RX_0_NUM_BLOCK_0_1   0x00000800U"
Bit 1 
.SS "#define USB_COUNT4_RX_0_NUM_BLOCK_0_2   0x00001000U"
Bit 2 
.SS "#define USB_COUNT4_RX_0_NUM_BLOCK_0_3   0x00002000U"
Bit 3 
.SS "#define USB_COUNT4_RX_0_NUM_BLOCK_0_4   0x00004000U"
Bit 4 
.SS "#define USB_COUNT4_RX_1_BLSIZE_1   0x80000000U"
BLock SIZE (high) 
.SS "#define USB_COUNT4_RX_1_COUNT4_RX_1   0x03FF0000U"
Reception Byte Count (high) 
.SS "#define USB_COUNT4_RX_1_NUM_BLOCK_1   0x7C000000U"
NUM_BLOCK_1[4:0] bits (Number of blocks) (high) 
.SS "#define USB_COUNT4_RX_1_NUM_BLOCK_1_0   0x04000000U"
Bit 0 
.SS "#define USB_COUNT4_RX_1_NUM_BLOCK_1_1   0x08000000U"
Bit 1 
.SS "#define USB_COUNT4_RX_1_NUM_BLOCK_1_2   0x10000000U"
Bit 2 
.SS "#define USB_COUNT4_RX_1_NUM_BLOCK_1_3   0x20000000U"
Bit 3 
.SS "#define USB_COUNT4_RX_1_NUM_BLOCK_1_4   0x40000000U"
Bit 4 
.SS "#define USB_COUNT4_RX_BLSIZE   \fBUSB_COUNT4_RX_BLSIZE_Msk\fP"
BLock SIZE 
.SS "#define USB_COUNT4_RX_BLSIZE_Msk   (0x1UL << \fBUSB_COUNT4_RX_BLSIZE_Pos\fP)"
0x00008000 
.SS "#define USB_COUNT4_RX_BLSIZE_Pos   (15U)"

.SS "#define USB_COUNT4_RX_COUNT4_RX   \fBUSB_COUNT4_RX_COUNT4_RX_Msk\fP"
Reception Byte Count 
.SS "#define USB_COUNT4_RX_COUNT4_RX_Msk   (0x3FFUL << \fBUSB_COUNT4_RX_COUNT4_RX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT4_RX_COUNT4_RX_Pos   (0U)"

.SS "#define USB_COUNT4_RX_NUM_BLOCK   \fBUSB_COUNT4_RX_NUM_BLOCK_Msk\fP"
NUM_BLOCK[4:0] bits (Number of blocks) 
.SS "#define USB_COUNT4_RX_NUM_BLOCK_0   (0x01UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
0x00000400 
.SS "#define USB_COUNT4_RX_NUM_BLOCK_1   (0x02UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
0x00000800 
.SS "#define USB_COUNT4_RX_NUM_BLOCK_2   (0x04UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
0x00001000 
.SS "#define USB_COUNT4_RX_NUM_BLOCK_3   (0x08UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
0x00002000 
.SS "#define USB_COUNT4_RX_NUM_BLOCK_4   (0x10UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
0x00004000 
.SS "#define USB_COUNT4_RX_NUM_BLOCK_Msk   (0x1FUL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
0x00007C00 
.SS "#define USB_COUNT4_RX_NUM_BLOCK_Pos   (10U)"

.SS "#define USB_COUNT4_TX_0_COUNT4_TX_0   0x000003FFU"
Transmission Byte Count 4 (low) 
.SS "#define USB_COUNT4_TX_1_COUNT4_TX_1   0x03FF0000U"
Transmission Byte Count 4 (high) 
.SS "#define USB_COUNT4_TX_COUNT4_TX   \fBUSB_COUNT4_TX_COUNT4_TX_Msk\fP"
Transmission Byte Count 4 
.SS "#define USB_COUNT4_TX_COUNT4_TX_Msk   (0x3FFUL << \fBUSB_COUNT4_TX_COUNT4_TX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT4_TX_COUNT4_TX_Pos   (0U)"

.SS "#define USB_COUNT5_RX_0_BLSIZE_0   0x00008000U"
BLock SIZE (low) 
.SS "#define USB_COUNT5_RX_0_COUNT5_RX_0   0x000003FFU"
Reception Byte Count (low) 
.SS "#define USB_COUNT5_RX_0_NUM_BLOCK_0   0x00007C00U"
NUM_BLOCK_0[4:0] bits (Number of blocks) (low) 
.SS "#define USB_COUNT5_RX_0_NUM_BLOCK_0_0   0x00000400U"
Bit 0 
.SS "#define USB_COUNT5_RX_0_NUM_BLOCK_0_1   0x00000800U"
Bit 1 
.SS "#define USB_COUNT5_RX_0_NUM_BLOCK_0_2   0x00001000U"
Bit 2 
.SS "#define USB_COUNT5_RX_0_NUM_BLOCK_0_3   0x00002000U"
Bit 3 
.SS "#define USB_COUNT5_RX_0_NUM_BLOCK_0_4   0x00004000U"
Bit 4 
.SS "#define USB_COUNT5_RX_1_BLSIZE_1   0x80000000U"
BLock SIZE (high) 
.SS "#define USB_COUNT5_RX_1_COUNT5_RX_1   0x03FF0000U"
Reception Byte Count (high) 
.SS "#define USB_COUNT5_RX_1_NUM_BLOCK_1   0x7C000000U"
NUM_BLOCK_1[4:0] bits (Number of blocks) (high) 
.SS "#define USB_COUNT5_RX_1_NUM_BLOCK_1_0   0x04000000U"
Bit 0 
.SS "#define USB_COUNT5_RX_1_NUM_BLOCK_1_1   0x08000000U"
Bit 1 
.SS "#define USB_COUNT5_RX_1_NUM_BLOCK_1_2   0x10000000U"
Bit 2 
.SS "#define USB_COUNT5_RX_1_NUM_BLOCK_1_3   0x20000000U"
Bit 3 
.SS "#define USB_COUNT5_RX_1_NUM_BLOCK_1_4   0x40000000U"
Bit 4 
.SS "#define USB_COUNT5_RX_BLSIZE   \fBUSB_COUNT5_RX_BLSIZE_Msk\fP"
BLock SIZE 
.SS "#define USB_COUNT5_RX_BLSIZE_Msk   (0x1UL << \fBUSB_COUNT5_RX_BLSIZE_Pos\fP)"
0x00008000 
.SS "#define USB_COUNT5_RX_BLSIZE_Pos   (15U)"

.SS "#define USB_COUNT5_RX_COUNT5_RX   \fBUSB_COUNT5_RX_COUNT5_RX_Msk\fP"
Reception Byte Count 
.SS "#define USB_COUNT5_RX_COUNT5_RX_Msk   (0x3FFUL << \fBUSB_COUNT5_RX_COUNT5_RX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT5_RX_COUNT5_RX_Pos   (0U)"

.SS "#define USB_COUNT5_RX_NUM_BLOCK   \fBUSB_COUNT5_RX_NUM_BLOCK_Msk\fP"
NUM_BLOCK[4:0] bits (Number of blocks) 
.SS "#define USB_COUNT5_RX_NUM_BLOCK_0   (0x01UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
0x00000400 
.SS "#define USB_COUNT5_RX_NUM_BLOCK_1   (0x02UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
0x00000800 
.SS "#define USB_COUNT5_RX_NUM_BLOCK_2   (0x04UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
0x00001000 
.SS "#define USB_COUNT5_RX_NUM_BLOCK_3   (0x08UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
0x00002000 
.SS "#define USB_COUNT5_RX_NUM_BLOCK_4   (0x10UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
0x00004000 
.SS "#define USB_COUNT5_RX_NUM_BLOCK_Msk   (0x1FUL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
0x00007C00 
.SS "#define USB_COUNT5_RX_NUM_BLOCK_Pos   (10U)"

.SS "#define USB_COUNT5_TX_0_COUNT5_TX_0   0x000003FFU"
Transmission Byte Count 5 (low) 
.SS "#define USB_COUNT5_TX_1_COUNT5_TX_1   0x03FF0000U"
Transmission Byte Count 5 (high) 
.SS "#define USB_COUNT5_TX_COUNT5_TX   \fBUSB_COUNT5_TX_COUNT5_TX_Msk\fP"
Transmission Byte Count 5 
.SS "#define USB_COUNT5_TX_COUNT5_TX_Msk   (0x3FFUL << \fBUSB_COUNT5_TX_COUNT5_TX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT5_TX_COUNT5_TX_Pos   (0U)"

.SS "#define USB_COUNT6_RX_0_BLSIZE_0   0x00008000U"
BLock SIZE (low) 
.SS "#define USB_COUNT6_RX_0_COUNT6_RX_0   0x000003FFU"
Reception Byte Count (low) 
.SS "#define USB_COUNT6_RX_0_NUM_BLOCK_0   0x00007C00U"
NUM_BLOCK_0[4:0] bits (Number of blocks) (low) 
.SS "#define USB_COUNT6_RX_0_NUM_BLOCK_0_0   0x00000400U"
Bit 0 
.SS "#define USB_COUNT6_RX_0_NUM_BLOCK_0_1   0x00000800U"
Bit 1 
.SS "#define USB_COUNT6_RX_0_NUM_BLOCK_0_2   0x00001000U"
Bit 2 
.SS "#define USB_COUNT6_RX_0_NUM_BLOCK_0_3   0x00002000U"
Bit 3 
.SS "#define USB_COUNT6_RX_0_NUM_BLOCK_0_4   0x00004000U"
Bit 4 
.SS "#define USB_COUNT6_RX_1_BLSIZE_1   0x80000000U"
BLock SIZE (high) 
.SS "#define USB_COUNT6_RX_1_COUNT6_RX_1   0x03FF0000U"
Reception Byte Count (high) 
.SS "#define USB_COUNT6_RX_1_NUM_BLOCK_1   0x7C000000U"
NUM_BLOCK_1[4:0] bits (Number of blocks) (high) 
.SS "#define USB_COUNT6_RX_1_NUM_BLOCK_1_0   0x04000000U"
Bit 0 
.SS "#define USB_COUNT6_RX_1_NUM_BLOCK_1_1   0x08000000U"
Bit 1 
.SS "#define USB_COUNT6_RX_1_NUM_BLOCK_1_2   0x10000000U"
Bit 2 
.SS "#define USB_COUNT6_RX_1_NUM_BLOCK_1_3   0x20000000U"
Bit 3 
.SS "#define USB_COUNT6_RX_1_NUM_BLOCK_1_4   0x40000000U"
Bit 4 
.SS "#define USB_COUNT6_RX_BLSIZE   \fBUSB_COUNT6_RX_BLSIZE_Msk\fP"
BLock SIZE 
.SS "#define USB_COUNT6_RX_BLSIZE_Msk   (0x1UL << \fBUSB_COUNT6_RX_BLSIZE_Pos\fP)"
0x00008000 
.SS "#define USB_COUNT6_RX_BLSIZE_Pos   (15U)"

.SS "#define USB_COUNT6_RX_COUNT6_RX   \fBUSB_COUNT6_RX_COUNT6_RX_Msk\fP"
Reception Byte Count 
.SS "#define USB_COUNT6_RX_COUNT6_RX_Msk   (0x3FFUL << \fBUSB_COUNT6_RX_COUNT6_RX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT6_RX_COUNT6_RX_Pos   (0U)"

.SS "#define USB_COUNT6_RX_NUM_BLOCK   \fBUSB_COUNT6_RX_NUM_BLOCK_Msk\fP"
NUM_BLOCK[4:0] bits (Number of blocks) 
.SS "#define USB_COUNT6_RX_NUM_BLOCK_0   (0x01UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
0x00000400 
.SS "#define USB_COUNT6_RX_NUM_BLOCK_1   (0x02UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
0x00000800 
.SS "#define USB_COUNT6_RX_NUM_BLOCK_2   (0x04UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
0x00001000 
.SS "#define USB_COUNT6_RX_NUM_BLOCK_3   (0x08UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
0x00002000 
.SS "#define USB_COUNT6_RX_NUM_BLOCK_4   (0x10UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
0x00004000 
.SS "#define USB_COUNT6_RX_NUM_BLOCK_Msk   (0x1FUL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
0x00007C00 
.SS "#define USB_COUNT6_RX_NUM_BLOCK_Pos   (10U)"

.SS "#define USB_COUNT6_TX_0_COUNT6_TX_0   0x000003FFU"
Transmission Byte Count 6 (low) 
.SS "#define USB_COUNT6_TX_1_COUNT6_TX_1   0x03FF0000U"
Transmission Byte Count 6 (high) 
.SS "#define USB_COUNT6_TX_COUNT6_TX   \fBUSB_COUNT6_TX_COUNT6_TX_Msk\fP"
Transmission Byte Count 6 
.SS "#define USB_COUNT6_TX_COUNT6_TX_Msk   (0x3FFUL << \fBUSB_COUNT6_TX_COUNT6_TX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT6_TX_COUNT6_TX_Pos   (0U)"

.SS "#define USB_COUNT7_RX_0_BLSIZE_0   0x00008000U"
BLock SIZE (low) 
.SS "#define USB_COUNT7_RX_0_COUNT7_RX_0   0x000003FFU"
Reception Byte Count (low) 
.SS "#define USB_COUNT7_RX_0_NUM_BLOCK_0   0x00007C00U"
NUM_BLOCK_0[4:0] bits (Number of blocks) (low) 
.SS "#define USB_COUNT7_RX_0_NUM_BLOCK_0_0   0x00000400U"
Bit 0 
.SS "#define USB_COUNT7_RX_0_NUM_BLOCK_0_1   0x00000800U"
Bit 1 
.SS "#define USB_COUNT7_RX_0_NUM_BLOCK_0_2   0x00001000U"
Bit 2 
.SS "#define USB_COUNT7_RX_0_NUM_BLOCK_0_3   0x00002000U"
Bit 3 
.SS "#define USB_COUNT7_RX_0_NUM_BLOCK_0_4   0x00004000U"
Bit 4 
.SS "#define USB_COUNT7_RX_1_BLSIZE_1   0x80000000U"
BLock SIZE (high) 
.SS "#define USB_COUNT7_RX_1_COUNT7_RX_1   0x03FF0000U"
Reception Byte Count (high) 
.SS "#define USB_COUNT7_RX_1_NUM_BLOCK_1   0x7C000000U"
NUM_BLOCK_1[4:0] bits (Number of blocks) (high) 
.SS "#define USB_COUNT7_RX_1_NUM_BLOCK_1_0   0x04000000U"
Bit 0 
.SS "#define USB_COUNT7_RX_1_NUM_BLOCK_1_1   0x08000000U"
Bit 1 
.SS "#define USB_COUNT7_RX_1_NUM_BLOCK_1_2   0x10000000U"
Bit 2 
.SS "#define USB_COUNT7_RX_1_NUM_BLOCK_1_3   0x20000000U"
Bit 3 
.SS "#define USB_COUNT7_RX_1_NUM_BLOCK_1_4   0x40000000U"
Bit 4 
.SS "#define USB_COUNT7_RX_BLSIZE   \fBUSB_COUNT7_RX_BLSIZE_Msk\fP"
BLock SIZE 
.SS "#define USB_COUNT7_RX_BLSIZE_Msk   (0x1UL << \fBUSB_COUNT7_RX_BLSIZE_Pos\fP)"
0x00008000 
.SS "#define USB_COUNT7_RX_BLSIZE_Pos   (15U)"

.SS "#define USB_COUNT7_RX_COUNT7_RX   \fBUSB_COUNT7_RX_COUNT7_RX_Msk\fP"
Reception Byte Count 
.SS "#define USB_COUNT7_RX_COUNT7_RX_Msk   (0x3FFUL << \fBUSB_COUNT7_RX_COUNT7_RX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT7_RX_COUNT7_RX_Pos   (0U)"

.SS "#define USB_COUNT7_RX_NUM_BLOCK   \fBUSB_COUNT7_RX_NUM_BLOCK_Msk\fP"
NUM_BLOCK[4:0] bits (Number of blocks) 
.SS "#define USB_COUNT7_RX_NUM_BLOCK_0   (0x01UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
0x00000400 
.SS "#define USB_COUNT7_RX_NUM_BLOCK_1   (0x02UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
0x00000800 
.SS "#define USB_COUNT7_RX_NUM_BLOCK_2   (0x04UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
0x00001000 
.SS "#define USB_COUNT7_RX_NUM_BLOCK_3   (0x08UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
0x00002000 
.SS "#define USB_COUNT7_RX_NUM_BLOCK_4   (0x10UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
0x00004000 
.SS "#define USB_COUNT7_RX_NUM_BLOCK_Msk   (0x1FUL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
0x00007C00 
.SS "#define USB_COUNT7_RX_NUM_BLOCK_Pos   (10U)"

.SS "#define USB_COUNT7_TX_0_COUNT7_TX_0   0x000003FFU"
Transmission Byte Count 7 (low) 
.SS "#define USB_COUNT7_TX_1_COUNT7_TX_1   0x03FF0000U"
Transmission Byte Count 7 (high) 
.SS "#define USB_COUNT7_TX_COUNT7_TX   \fBUSB_COUNT7_TX_COUNT7_TX_Msk\fP"
Transmission Byte Count 7 
.SS "#define USB_COUNT7_TX_COUNT7_TX_Msk   (0x3FFUL << \fBUSB_COUNT7_TX_COUNT7_TX_Pos\fP)"
0x000003FF 
.SS "#define USB_COUNT7_TX_COUNT7_TX_Pos   (0U)"

.SS "#define USB_DADDR_ADD   \fBUSB_DADDR_ADD_Msk\fP"
ADD[6:0] bits (Device Address) 
.SS "#define USB_DADDR_ADD0   \fBUSB_DADDR_ADD0_Msk\fP"
Bit 0 
.SS "#define USB_DADDR_ADD0_Msk   (0x1UL << \fBUSB_DADDR_ADD0_Pos\fP)"
0x00000001 
.SS "#define USB_DADDR_ADD0_Pos   (0U)"

.SS "#define USB_DADDR_ADD1   \fBUSB_DADDR_ADD1_Msk\fP"
Bit 1 
.SS "#define USB_DADDR_ADD1_Msk   (0x1UL << \fBUSB_DADDR_ADD1_Pos\fP)"
0x00000002 
.SS "#define USB_DADDR_ADD1_Pos   (1U)"

.SS "#define USB_DADDR_ADD2   \fBUSB_DADDR_ADD2_Msk\fP"
Bit 2 
.SS "#define USB_DADDR_ADD2_Msk   (0x1UL << \fBUSB_DADDR_ADD2_Pos\fP)"
0x00000004 
.SS "#define USB_DADDR_ADD2_Pos   (2U)"

.SS "#define USB_DADDR_ADD3   \fBUSB_DADDR_ADD3_Msk\fP"
Bit 3 
.SS "#define USB_DADDR_ADD3_Msk   (0x1UL << \fBUSB_DADDR_ADD3_Pos\fP)"
0x00000008 
.SS "#define USB_DADDR_ADD3_Pos   (3U)"

.SS "#define USB_DADDR_ADD4   \fBUSB_DADDR_ADD4_Msk\fP"
Bit 4 
.SS "#define USB_DADDR_ADD4_Msk   (0x1UL << \fBUSB_DADDR_ADD4_Pos\fP)"
0x00000010 
.SS "#define USB_DADDR_ADD4_Pos   (4U)"

.SS "#define USB_DADDR_ADD5   \fBUSB_DADDR_ADD5_Msk\fP"
Bit 5 
.SS "#define USB_DADDR_ADD5_Msk   (0x1UL << \fBUSB_DADDR_ADD5_Pos\fP)"
0x00000020 
.SS "#define USB_DADDR_ADD5_Pos   (5U)"

.SS "#define USB_DADDR_ADD6   \fBUSB_DADDR_ADD6_Msk\fP"
Bit 6 
.SS "#define USB_DADDR_ADD6_Msk   (0x1UL << \fBUSB_DADDR_ADD6_Pos\fP)"
0x00000040 
.SS "#define USB_DADDR_ADD6_Pos   (6U)"

.SS "#define USB_DADDR_ADD_Msk   (0x7FUL << \fBUSB_DADDR_ADD_Pos\fP)"
0x0000007F 
.SS "#define USB_DADDR_ADD_Pos   (0U)"

.SS "#define USB_DADDR_EF   \fBUSB_DADDR_EF_Msk\fP"
Enable Function 
.SS "#define USB_DADDR_EF_Msk   (0x1UL << \fBUSB_DADDR_EF_Pos\fP)"
0x00000080 
.SS "#define USB_DADDR_EF_Pos   (7U)"

.SS "#define USB_EP0R   \fBUSB_BASE\fP"
< Endpoint-specific registers Endpoint 0 register address 
.SS "#define USB_EP0R_CTR_RX   \fBUSB_EP0R_CTR_RX_Msk\fP"
Correct Transfer for reception 
.SS "#define USB_EP0R_CTR_RX_Msk   (0x1UL << \fBUSB_EP0R_CTR_RX_Pos\fP)"
0x00008000 
.SS "#define USB_EP0R_CTR_RX_Pos   (15U)"

.SS "#define USB_EP0R_CTR_TX   \fBUSB_EP0R_CTR_TX_Msk\fP"
Correct Transfer for transmission 
.SS "#define USB_EP0R_CTR_TX_Msk   (0x1UL << \fBUSB_EP0R_CTR_TX_Pos\fP)"
0x00000080 
.SS "#define USB_EP0R_CTR_TX_Pos   (7U)"

.SS "#define USB_EP0R_DTOG_RX   \fBUSB_EP0R_DTOG_RX_Msk\fP"
Data Toggle, for reception transfers 
.SS "#define USB_EP0R_DTOG_RX_Msk   (0x1UL << \fBUSB_EP0R_DTOG_RX_Pos\fP)"
0x00004000 
.SS "#define USB_EP0R_DTOG_RX_Pos   (14U)"

.SS "#define USB_EP0R_DTOG_TX   \fBUSB_EP0R_DTOG_TX_Msk\fP"
Data Toggle, for transmission transfers 
.SS "#define USB_EP0R_DTOG_TX_Msk   (0x1UL << \fBUSB_EP0R_DTOG_TX_Pos\fP)"
0x00000040 
.SS "#define USB_EP0R_DTOG_TX_Pos   (6U)"

.SS "#define USB_EP0R_EA   \fBUSB_EP0R_EA_Msk\fP"
Endpoint Address 
.SS "#define USB_EP0R_EA_Msk   (0xFUL << \fBUSB_EP0R_EA_Pos\fP)"
0x0000000F 
.SS "#define USB_EP0R_EA_Pos   (0U)"

.SS "#define USB_EP0R_EP_KIND   \fBUSB_EP0R_EP_KIND_Msk\fP"
Endpoint Kind 
.SS "#define USB_EP0R_EP_KIND_Msk   (0x1UL << \fBUSB_EP0R_EP_KIND_Pos\fP)"
0x00000100 
.SS "#define USB_EP0R_EP_KIND_Pos   (8U)"

.SS "#define USB_EP0R_EP_TYPE   \fBUSB_EP0R_EP_TYPE_Msk\fP"
EP_TYPE[1:0] bits (Endpoint type) 
.SS "#define USB_EP0R_EP_TYPE_0   (0x1UL << \fBUSB_EP0R_EP_TYPE_Pos\fP)"
0x00000200 
.SS "#define USB_EP0R_EP_TYPE_1   (0x2UL << \fBUSB_EP0R_EP_TYPE_Pos\fP)"
0x00000400 
.SS "#define USB_EP0R_EP_TYPE_Msk   (0x3UL << \fBUSB_EP0R_EP_TYPE_Pos\fP)"
0x00000600 
.SS "#define USB_EP0R_EP_TYPE_Pos   (9U)"

.SS "#define USB_EP0R_SETUP   \fBUSB_EP0R_SETUP_Msk\fP"
Setup transaction completed 
.SS "#define USB_EP0R_SETUP_Msk   (0x1UL << \fBUSB_EP0R_SETUP_Pos\fP)"
0x00000800 
.SS "#define USB_EP0R_SETUP_Pos   (11U)"

.SS "#define USB_EP0R_STAT_RX   \fBUSB_EP0R_STAT_RX_Msk\fP"
STAT_RX[1:0] bits (Status bits, for reception transfers) 
.SS "#define USB_EP0R_STAT_RX_0   (0x1UL << \fBUSB_EP0R_STAT_RX_Pos\fP)"
0x00001000 
.SS "#define USB_EP0R_STAT_RX_1   (0x2UL << \fBUSB_EP0R_STAT_RX_Pos\fP)"
0x00002000 
.SS "#define USB_EP0R_STAT_RX_Msk   (0x3UL << \fBUSB_EP0R_STAT_RX_Pos\fP)"
0x00003000 
.SS "#define USB_EP0R_STAT_RX_Pos   (12U)"

.SS "#define USB_EP0R_STAT_TX   \fBUSB_EP0R_STAT_TX_Msk\fP"
STAT_TX[1:0] bits (Status bits, for transmission transfers) 
.SS "#define USB_EP0R_STAT_TX_0   (0x1UL << \fBUSB_EP0R_STAT_TX_Pos\fP)"
0x00000010 
.SS "#define USB_EP0R_STAT_TX_1   (0x2UL << \fBUSB_EP0R_STAT_TX_Pos\fP)"
0x00000020 
.SS "#define USB_EP0R_STAT_TX_Msk   (0x3UL << \fBUSB_EP0R_STAT_TX_Pos\fP)"
0x00000030 
.SS "#define USB_EP0R_STAT_TX_Pos   (4U)"

.SS "#define USB_EP1R   (\fBUSB_BASE\fP + 0x00000004)"
Endpoint 1 register address 
.SS "#define USB_EP1R_CTR_RX   \fBUSB_EP1R_CTR_RX_Msk\fP"
Correct Transfer for reception 
.SS "#define USB_EP1R_CTR_RX_Msk   (0x1UL << \fBUSB_EP1R_CTR_RX_Pos\fP)"
0x00008000 
.SS "#define USB_EP1R_CTR_RX_Pos   (15U)"

.SS "#define USB_EP1R_CTR_TX   \fBUSB_EP1R_CTR_TX_Msk\fP"
Correct Transfer for transmission 
.SS "#define USB_EP1R_CTR_TX_Msk   (0x1UL << \fBUSB_EP1R_CTR_TX_Pos\fP)"
0x00000080 
.SS "#define USB_EP1R_CTR_TX_Pos   (7U)"

.SS "#define USB_EP1R_DTOG_RX   \fBUSB_EP1R_DTOG_RX_Msk\fP"
Data Toggle, for reception transfers 
.SS "#define USB_EP1R_DTOG_RX_Msk   (0x1UL << \fBUSB_EP1R_DTOG_RX_Pos\fP)"
0x00004000 
.SS "#define USB_EP1R_DTOG_RX_Pos   (14U)"

.SS "#define USB_EP1R_DTOG_TX   \fBUSB_EP1R_DTOG_TX_Msk\fP"
Data Toggle, for transmission transfers 
.SS "#define USB_EP1R_DTOG_TX_Msk   (0x1UL << \fBUSB_EP1R_DTOG_TX_Pos\fP)"
0x00000040 
.SS "#define USB_EP1R_DTOG_TX_Pos   (6U)"

.SS "#define USB_EP1R_EA   \fBUSB_EP1R_EA_Msk\fP"
Endpoint Address 
.SS "#define USB_EP1R_EA_Msk   (0xFUL << \fBUSB_EP1R_EA_Pos\fP)"
0x0000000F 
.SS "#define USB_EP1R_EA_Pos   (0U)"

.SS "#define USB_EP1R_EP_KIND   \fBUSB_EP1R_EP_KIND_Msk\fP"
Endpoint Kind 
.SS "#define USB_EP1R_EP_KIND_Msk   (0x1UL << \fBUSB_EP1R_EP_KIND_Pos\fP)"
0x00000100 
.SS "#define USB_EP1R_EP_KIND_Pos   (8U)"

.SS "#define USB_EP1R_EP_TYPE   \fBUSB_EP1R_EP_TYPE_Msk\fP"
EP_TYPE[1:0] bits (Endpoint type) 
.SS "#define USB_EP1R_EP_TYPE_0   (0x1UL << \fBUSB_EP1R_EP_TYPE_Pos\fP)"
0x00000200 
.SS "#define USB_EP1R_EP_TYPE_1   (0x2UL << \fBUSB_EP1R_EP_TYPE_Pos\fP)"
0x00000400 
.SS "#define USB_EP1R_EP_TYPE_Msk   (0x3UL << \fBUSB_EP1R_EP_TYPE_Pos\fP)"
0x00000600 
.SS "#define USB_EP1R_EP_TYPE_Pos   (9U)"

.SS "#define USB_EP1R_SETUP   \fBUSB_EP1R_SETUP_Msk\fP"
Setup transaction completed 
.SS "#define USB_EP1R_SETUP_Msk   (0x1UL << \fBUSB_EP1R_SETUP_Pos\fP)"
0x00000800 
.SS "#define USB_EP1R_SETUP_Pos   (11U)"

.SS "#define USB_EP1R_STAT_RX   \fBUSB_EP1R_STAT_RX_Msk\fP"
STAT_RX[1:0] bits (Status bits, for reception transfers) 
.SS "#define USB_EP1R_STAT_RX_0   (0x1UL << \fBUSB_EP1R_STAT_RX_Pos\fP)"
0x00001000 
.SS "#define USB_EP1R_STAT_RX_1   (0x2UL << \fBUSB_EP1R_STAT_RX_Pos\fP)"
0x00002000 
.SS "#define USB_EP1R_STAT_RX_Msk   (0x3UL << \fBUSB_EP1R_STAT_RX_Pos\fP)"
0x00003000 
.SS "#define USB_EP1R_STAT_RX_Pos   (12U)"

.SS "#define USB_EP1R_STAT_TX   \fBUSB_EP1R_STAT_TX_Msk\fP"
STAT_TX[1:0] bits (Status bits, for transmission transfers) 
.SS "#define USB_EP1R_STAT_TX_0   (0x1UL << \fBUSB_EP1R_STAT_TX_Pos\fP)"
0x00000010 
.SS "#define USB_EP1R_STAT_TX_1   (0x2UL << \fBUSB_EP1R_STAT_TX_Pos\fP)"
0x00000020 
.SS "#define USB_EP1R_STAT_TX_Msk   (0x3UL << \fBUSB_EP1R_STAT_TX_Pos\fP)"
0x00000030 
.SS "#define USB_EP1R_STAT_TX_Pos   (4U)"

.SS "#define USB_EP2R   (\fBUSB_BASE\fP + 0x00000008)"
Endpoint 2 register address 
.SS "#define USB_EP2R_CTR_RX   \fBUSB_EP2R_CTR_RX_Msk\fP"
Correct Transfer for reception 
.SS "#define USB_EP2R_CTR_RX_Msk   (0x1UL << \fBUSB_EP2R_CTR_RX_Pos\fP)"
0x00008000 
.SS "#define USB_EP2R_CTR_RX_Pos   (15U)"

.SS "#define USB_EP2R_CTR_TX   \fBUSB_EP2R_CTR_TX_Msk\fP"
Correct Transfer for transmission 
.SS "#define USB_EP2R_CTR_TX_Msk   (0x1UL << \fBUSB_EP2R_CTR_TX_Pos\fP)"
0x00000080 
.SS "#define USB_EP2R_CTR_TX_Pos   (7U)"

.SS "#define USB_EP2R_DTOG_RX   \fBUSB_EP2R_DTOG_RX_Msk\fP"
Data Toggle, for reception transfers 
.SS "#define USB_EP2R_DTOG_RX_Msk   (0x1UL << \fBUSB_EP2R_DTOG_RX_Pos\fP)"
0x00004000 
.SS "#define USB_EP2R_DTOG_RX_Pos   (14U)"

.SS "#define USB_EP2R_DTOG_TX   \fBUSB_EP2R_DTOG_TX_Msk\fP"
Data Toggle, for transmission transfers 
.SS "#define USB_EP2R_DTOG_TX_Msk   (0x1UL << \fBUSB_EP2R_DTOG_TX_Pos\fP)"
0x00000040 
.SS "#define USB_EP2R_DTOG_TX_Pos   (6U)"

.SS "#define USB_EP2R_EA   \fBUSB_EP2R_EA_Msk\fP"
Endpoint Address 
.SS "#define USB_EP2R_EA_Msk   (0xFUL << \fBUSB_EP2R_EA_Pos\fP)"
0x0000000F 
.SS "#define USB_EP2R_EA_Pos   (0U)"

.SS "#define USB_EP2R_EP_KIND   \fBUSB_EP2R_EP_KIND_Msk\fP"
Endpoint Kind 
.SS "#define USB_EP2R_EP_KIND_Msk   (0x1UL << \fBUSB_EP2R_EP_KIND_Pos\fP)"
0x00000100 
.SS "#define USB_EP2R_EP_KIND_Pos   (8U)"

.SS "#define USB_EP2R_EP_TYPE   \fBUSB_EP2R_EP_TYPE_Msk\fP"
EP_TYPE[1:0] bits (Endpoint type) 
.SS "#define USB_EP2R_EP_TYPE_0   (0x1UL << \fBUSB_EP2R_EP_TYPE_Pos\fP)"
0x00000200 
.SS "#define USB_EP2R_EP_TYPE_1   (0x2UL << \fBUSB_EP2R_EP_TYPE_Pos\fP)"
0x00000400 
.SS "#define USB_EP2R_EP_TYPE_Msk   (0x3UL << \fBUSB_EP2R_EP_TYPE_Pos\fP)"
0x00000600 
.SS "#define USB_EP2R_EP_TYPE_Pos   (9U)"

.SS "#define USB_EP2R_SETUP   \fBUSB_EP2R_SETUP_Msk\fP"
Setup transaction completed 
.SS "#define USB_EP2R_SETUP_Msk   (0x1UL << \fBUSB_EP2R_SETUP_Pos\fP)"
0x00000800 
.SS "#define USB_EP2R_SETUP_Pos   (11U)"

.SS "#define USB_EP2R_STAT_RX   \fBUSB_EP2R_STAT_RX_Msk\fP"
STAT_RX[1:0] bits (Status bits, for reception transfers) 
.SS "#define USB_EP2R_STAT_RX_0   (0x1UL << \fBUSB_EP2R_STAT_RX_Pos\fP)"
0x00001000 
.SS "#define USB_EP2R_STAT_RX_1   (0x2UL << \fBUSB_EP2R_STAT_RX_Pos\fP)"
0x00002000 
.SS "#define USB_EP2R_STAT_RX_Msk   (0x3UL << \fBUSB_EP2R_STAT_RX_Pos\fP)"
0x00003000 
.SS "#define USB_EP2R_STAT_RX_Pos   (12U)"

.SS "#define USB_EP2R_STAT_TX   \fBUSB_EP2R_STAT_TX_Msk\fP"
STAT_TX[1:0] bits (Status bits, for transmission transfers) 
.SS "#define USB_EP2R_STAT_TX_0   (0x1UL << \fBUSB_EP2R_STAT_TX_Pos\fP)"
0x00000010 
.SS "#define USB_EP2R_STAT_TX_1   (0x2UL << \fBUSB_EP2R_STAT_TX_Pos\fP)"
0x00000020 
.SS "#define USB_EP2R_STAT_TX_Msk   (0x3UL << \fBUSB_EP2R_STAT_TX_Pos\fP)"
0x00000030 
.SS "#define USB_EP2R_STAT_TX_Pos   (4U)"

.SS "#define USB_EP3R   (\fBUSB_BASE\fP + 0x0000000C)"
Endpoint 3 register address 
.SS "#define USB_EP3R_CTR_RX   \fBUSB_EP3R_CTR_RX_Msk\fP"
Correct Transfer for reception 
.SS "#define USB_EP3R_CTR_RX_Msk   (0x1UL << \fBUSB_EP3R_CTR_RX_Pos\fP)"
0x00008000 
.SS "#define USB_EP3R_CTR_RX_Pos   (15U)"

.SS "#define USB_EP3R_CTR_TX   \fBUSB_EP3R_CTR_TX_Msk\fP"
Correct Transfer for transmission 
.SS "#define USB_EP3R_CTR_TX_Msk   (0x1UL << \fBUSB_EP3R_CTR_TX_Pos\fP)"
0x00000080 
.SS "#define USB_EP3R_CTR_TX_Pos   (7U)"

.SS "#define USB_EP3R_DTOG_RX   \fBUSB_EP3R_DTOG_RX_Msk\fP"
Data Toggle, for reception transfers 
.SS "#define USB_EP3R_DTOG_RX_Msk   (0x1UL << \fBUSB_EP3R_DTOG_RX_Pos\fP)"
0x00004000 
.SS "#define USB_EP3R_DTOG_RX_Pos   (14U)"

.SS "#define USB_EP3R_DTOG_TX   \fBUSB_EP3R_DTOG_TX_Msk\fP"
Data Toggle, for transmission transfers 
.SS "#define USB_EP3R_DTOG_TX_Msk   (0x1UL << \fBUSB_EP3R_DTOG_TX_Pos\fP)"
0x00000040 
.SS "#define USB_EP3R_DTOG_TX_Pos   (6U)"

.SS "#define USB_EP3R_EA   \fBUSB_EP3R_EA_Msk\fP"
Endpoint Address 
.SS "#define USB_EP3R_EA_Msk   (0xFUL << \fBUSB_EP3R_EA_Pos\fP)"
0x0000000F 
.SS "#define USB_EP3R_EA_Pos   (0U)"

.SS "#define USB_EP3R_EP_KIND   \fBUSB_EP3R_EP_KIND_Msk\fP"
Endpoint Kind 
.SS "#define USB_EP3R_EP_KIND_Msk   (0x1UL << \fBUSB_EP3R_EP_KIND_Pos\fP)"
0x00000100 
.SS "#define USB_EP3R_EP_KIND_Pos   (8U)"

.SS "#define USB_EP3R_EP_TYPE   \fBUSB_EP3R_EP_TYPE_Msk\fP"
EP_TYPE[1:0] bits (Endpoint type) 
.SS "#define USB_EP3R_EP_TYPE_0   (0x1UL << \fBUSB_EP3R_EP_TYPE_Pos\fP)"
0x00000200 
.SS "#define USB_EP3R_EP_TYPE_1   (0x2UL << \fBUSB_EP3R_EP_TYPE_Pos\fP)"
0x00000400 
.SS "#define USB_EP3R_EP_TYPE_Msk   (0x3UL << \fBUSB_EP3R_EP_TYPE_Pos\fP)"
0x00000600 
.SS "#define USB_EP3R_EP_TYPE_Pos   (9U)"

.SS "#define USB_EP3R_SETUP   \fBUSB_EP3R_SETUP_Msk\fP"
Setup transaction completed 
.SS "#define USB_EP3R_SETUP_Msk   (0x1UL << \fBUSB_EP3R_SETUP_Pos\fP)"
0x00000800 
.SS "#define USB_EP3R_SETUP_Pos   (11U)"

.SS "#define USB_EP3R_STAT_RX   \fBUSB_EP3R_STAT_RX_Msk\fP"
STAT_RX[1:0] bits (Status bits, for reception transfers) 
.SS "#define USB_EP3R_STAT_RX_0   (0x1UL << \fBUSB_EP3R_STAT_RX_Pos\fP)"
0x00001000 
.SS "#define USB_EP3R_STAT_RX_1   (0x2UL << \fBUSB_EP3R_STAT_RX_Pos\fP)"
0x00002000 
.SS "#define USB_EP3R_STAT_RX_Msk   (0x3UL << \fBUSB_EP3R_STAT_RX_Pos\fP)"
0x00003000 
.SS "#define USB_EP3R_STAT_RX_Pos   (12U)"

.SS "#define USB_EP3R_STAT_TX   \fBUSB_EP3R_STAT_TX_Msk\fP"
STAT_TX[1:0] bits (Status bits, for transmission transfers) 
.SS "#define USB_EP3R_STAT_TX_0   (0x1UL << \fBUSB_EP3R_STAT_TX_Pos\fP)"
0x00000010 
.SS "#define USB_EP3R_STAT_TX_1   (0x2UL << \fBUSB_EP3R_STAT_TX_Pos\fP)"
0x00000020 
.SS "#define USB_EP3R_STAT_TX_Msk   (0x3UL << \fBUSB_EP3R_STAT_TX_Pos\fP)"
0x00000030 
.SS "#define USB_EP3R_STAT_TX_Pos   (4U)"

.SS "#define USB_EP4R   (\fBUSB_BASE\fP + 0x00000010)"
Endpoint 4 register address 
.SS "#define USB_EP4R_CTR_RX   \fBUSB_EP4R_CTR_RX_Msk\fP"
Correct Transfer for reception 
.SS "#define USB_EP4R_CTR_RX_Msk   (0x1UL << \fBUSB_EP4R_CTR_RX_Pos\fP)"
0x00008000 
.SS "#define USB_EP4R_CTR_RX_Pos   (15U)"

.SS "#define USB_EP4R_CTR_TX   \fBUSB_EP4R_CTR_TX_Msk\fP"
Correct Transfer for transmission 
.SS "#define USB_EP4R_CTR_TX_Msk   (0x1UL << \fBUSB_EP4R_CTR_TX_Pos\fP)"
0x00000080 
.SS "#define USB_EP4R_CTR_TX_Pos   (7U)"

.SS "#define USB_EP4R_DTOG_RX   \fBUSB_EP4R_DTOG_RX_Msk\fP"
Data Toggle, for reception transfers 
.SS "#define USB_EP4R_DTOG_RX_Msk   (0x1UL << \fBUSB_EP4R_DTOG_RX_Pos\fP)"
0x00004000 
.SS "#define USB_EP4R_DTOG_RX_Pos   (14U)"

.SS "#define USB_EP4R_DTOG_TX   \fBUSB_EP4R_DTOG_TX_Msk\fP"
Data Toggle, for transmission transfers 
.SS "#define USB_EP4R_DTOG_TX_Msk   (0x1UL << \fBUSB_EP4R_DTOG_TX_Pos\fP)"
0x00000040 
.SS "#define USB_EP4R_DTOG_TX_Pos   (6U)"

.SS "#define USB_EP4R_EA   \fBUSB_EP4R_EA_Msk\fP"
Endpoint Address 
.SS "#define USB_EP4R_EA_Msk   (0xFUL << \fBUSB_EP4R_EA_Pos\fP)"
0x0000000F 
.SS "#define USB_EP4R_EA_Pos   (0U)"

.SS "#define USB_EP4R_EP_KIND   \fBUSB_EP4R_EP_KIND_Msk\fP"
Endpoint Kind 
.SS "#define USB_EP4R_EP_KIND_Msk   (0x1UL << \fBUSB_EP4R_EP_KIND_Pos\fP)"
0x00000100 
.SS "#define USB_EP4R_EP_KIND_Pos   (8U)"

.SS "#define USB_EP4R_EP_TYPE   \fBUSB_EP4R_EP_TYPE_Msk\fP"
EP_TYPE[1:0] bits (Endpoint type) 
.SS "#define USB_EP4R_EP_TYPE_0   (0x1UL << \fBUSB_EP4R_EP_TYPE_Pos\fP)"
0x00000200 
.SS "#define USB_EP4R_EP_TYPE_1   (0x2UL << \fBUSB_EP4R_EP_TYPE_Pos\fP)"
0x00000400 
.SS "#define USB_EP4R_EP_TYPE_Msk   (0x3UL << \fBUSB_EP4R_EP_TYPE_Pos\fP)"
0x00000600 
.SS "#define USB_EP4R_EP_TYPE_Pos   (9U)"

.SS "#define USB_EP4R_SETUP   \fBUSB_EP4R_SETUP_Msk\fP"
Setup transaction completed 
.SS "#define USB_EP4R_SETUP_Msk   (0x1UL << \fBUSB_EP4R_SETUP_Pos\fP)"
0x00000800 
.SS "#define USB_EP4R_SETUP_Pos   (11U)"

.SS "#define USB_EP4R_STAT_RX   \fBUSB_EP4R_STAT_RX_Msk\fP"
STAT_RX[1:0] bits (Status bits, for reception transfers) 
.SS "#define USB_EP4R_STAT_RX_0   (0x1UL << \fBUSB_EP4R_STAT_RX_Pos\fP)"
0x00001000 
.SS "#define USB_EP4R_STAT_RX_1   (0x2UL << \fBUSB_EP4R_STAT_RX_Pos\fP)"
0x00002000 
.SS "#define USB_EP4R_STAT_RX_Msk   (0x3UL << \fBUSB_EP4R_STAT_RX_Pos\fP)"
0x00003000 
.SS "#define USB_EP4R_STAT_RX_Pos   (12U)"

.SS "#define USB_EP4R_STAT_TX   \fBUSB_EP4R_STAT_TX_Msk\fP"
STAT_TX[1:0] bits (Status bits, for transmission transfers) 
.SS "#define USB_EP4R_STAT_TX_0   (0x1UL << \fBUSB_EP4R_STAT_TX_Pos\fP)"
0x00000010 
.SS "#define USB_EP4R_STAT_TX_1   (0x2UL << \fBUSB_EP4R_STAT_TX_Pos\fP)"
0x00000020 
.SS "#define USB_EP4R_STAT_TX_Msk   (0x3UL << \fBUSB_EP4R_STAT_TX_Pos\fP)"
0x00000030 
.SS "#define USB_EP4R_STAT_TX_Pos   (4U)"

.SS "#define USB_EP5R   (\fBUSB_BASE\fP + 0x00000014)"
Endpoint 5 register address 
.SS "#define USB_EP5R_CTR_RX   \fBUSB_EP5R_CTR_RX_Msk\fP"
Correct Transfer for reception 
.SS "#define USB_EP5R_CTR_RX_Msk   (0x1UL << \fBUSB_EP5R_CTR_RX_Pos\fP)"
0x00008000 
.SS "#define USB_EP5R_CTR_RX_Pos   (15U)"

.SS "#define USB_EP5R_CTR_TX   \fBUSB_EP5R_CTR_TX_Msk\fP"
Correct Transfer for transmission 
.SS "#define USB_EP5R_CTR_TX_Msk   (0x1UL << \fBUSB_EP5R_CTR_TX_Pos\fP)"
0x00000080 
.SS "#define USB_EP5R_CTR_TX_Pos   (7U)"

.SS "#define USB_EP5R_DTOG_RX   \fBUSB_EP5R_DTOG_RX_Msk\fP"
Data Toggle, for reception transfers 
.SS "#define USB_EP5R_DTOG_RX_Msk   (0x1UL << \fBUSB_EP5R_DTOG_RX_Pos\fP)"
0x00004000 
.SS "#define USB_EP5R_DTOG_RX_Pos   (14U)"

.SS "#define USB_EP5R_DTOG_TX   \fBUSB_EP5R_DTOG_TX_Msk\fP"
Data Toggle, for transmission transfers 
.SS "#define USB_EP5R_DTOG_TX_Msk   (0x1UL << \fBUSB_EP5R_DTOG_TX_Pos\fP)"
0x00000040 
.SS "#define USB_EP5R_DTOG_TX_Pos   (6U)"

.SS "#define USB_EP5R_EA   \fBUSB_EP5R_EA_Msk\fP"
Endpoint Address 
.SS "#define USB_EP5R_EA_Msk   (0xFUL << \fBUSB_EP5R_EA_Pos\fP)"
0x0000000F 
.SS "#define USB_EP5R_EA_Pos   (0U)"

.SS "#define USB_EP5R_EP_KIND   \fBUSB_EP5R_EP_KIND_Msk\fP"
Endpoint Kind 
.SS "#define USB_EP5R_EP_KIND_Msk   (0x1UL << \fBUSB_EP5R_EP_KIND_Pos\fP)"
0x00000100 
.SS "#define USB_EP5R_EP_KIND_Pos   (8U)"

.SS "#define USB_EP5R_EP_TYPE   \fBUSB_EP5R_EP_TYPE_Msk\fP"
EP_TYPE[1:0] bits (Endpoint type) 
.SS "#define USB_EP5R_EP_TYPE_0   (0x1UL << \fBUSB_EP5R_EP_TYPE_Pos\fP)"
0x00000200 
.SS "#define USB_EP5R_EP_TYPE_1   (0x2UL << \fBUSB_EP5R_EP_TYPE_Pos\fP)"
0x00000400 
.SS "#define USB_EP5R_EP_TYPE_Msk   (0x3UL << \fBUSB_EP5R_EP_TYPE_Pos\fP)"
0x00000600 
.SS "#define USB_EP5R_EP_TYPE_Pos   (9U)"

.SS "#define USB_EP5R_SETUP   \fBUSB_EP5R_SETUP_Msk\fP"
Setup transaction completed 
.SS "#define USB_EP5R_SETUP_Msk   (0x1UL << \fBUSB_EP5R_SETUP_Pos\fP)"
0x00000800 
.SS "#define USB_EP5R_SETUP_Pos   (11U)"

.SS "#define USB_EP5R_STAT_RX   \fBUSB_EP5R_STAT_RX_Msk\fP"
STAT_RX[1:0] bits (Status bits, for reception transfers) 
.SS "#define USB_EP5R_STAT_RX_0   (0x1UL << \fBUSB_EP5R_STAT_RX_Pos\fP)"
0x00001000 
.SS "#define USB_EP5R_STAT_RX_1   (0x2UL << \fBUSB_EP5R_STAT_RX_Pos\fP)"
0x00002000 
.SS "#define USB_EP5R_STAT_RX_Msk   (0x3UL << \fBUSB_EP5R_STAT_RX_Pos\fP)"
0x00003000 
.SS "#define USB_EP5R_STAT_RX_Pos   (12U)"

.SS "#define USB_EP5R_STAT_TX   \fBUSB_EP5R_STAT_TX_Msk\fP"
STAT_TX[1:0] bits (Status bits, for transmission transfers) 
.SS "#define USB_EP5R_STAT_TX_0   (0x1UL << \fBUSB_EP5R_STAT_TX_Pos\fP)"
0x00000010 
.SS "#define USB_EP5R_STAT_TX_1   (0x2UL << \fBUSB_EP5R_STAT_TX_Pos\fP)"
0x00000020 
.SS "#define USB_EP5R_STAT_TX_Msk   (0x3UL << \fBUSB_EP5R_STAT_TX_Pos\fP)"
0x00000030 
.SS "#define USB_EP5R_STAT_TX_Pos   (4U)"

.SS "#define USB_EP6R   (\fBUSB_BASE\fP + 0x00000018)"
Endpoint 6 register address 
.SS "#define USB_EP6R_CTR_RX   \fBUSB_EP6R_CTR_RX_Msk\fP"
Correct Transfer for reception 
.SS "#define USB_EP6R_CTR_RX_Msk   (0x1UL << \fBUSB_EP6R_CTR_RX_Pos\fP)"
0x00008000 
.SS "#define USB_EP6R_CTR_RX_Pos   (15U)"

.SS "#define USB_EP6R_CTR_TX   \fBUSB_EP6R_CTR_TX_Msk\fP"
Correct Transfer for transmission 
.SS "#define USB_EP6R_CTR_TX_Msk   (0x1UL << \fBUSB_EP6R_CTR_TX_Pos\fP)"
0x00000080 
.SS "#define USB_EP6R_CTR_TX_Pos   (7U)"

.SS "#define USB_EP6R_DTOG_RX   \fBUSB_EP6R_DTOG_RX_Msk\fP"
Data Toggle, for reception transfers 
.SS "#define USB_EP6R_DTOG_RX_Msk   (0x1UL << \fBUSB_EP6R_DTOG_RX_Pos\fP)"
0x00004000 
.SS "#define USB_EP6R_DTOG_RX_Pos   (14U)"

.SS "#define USB_EP6R_DTOG_TX   \fBUSB_EP6R_DTOG_TX_Msk\fP"
Data Toggle, for transmission transfers 
.SS "#define USB_EP6R_DTOG_TX_Msk   (0x1UL << \fBUSB_EP6R_DTOG_TX_Pos\fP)"
0x00000040 
.SS "#define USB_EP6R_DTOG_TX_Pos   (6U)"

.SS "#define USB_EP6R_EA   \fBUSB_EP6R_EA_Msk\fP"
Endpoint Address 
.SS "#define USB_EP6R_EA_Msk   (0xFUL << \fBUSB_EP6R_EA_Pos\fP)"
0x0000000F 
.SS "#define USB_EP6R_EA_Pos   (0U)"

.SS "#define USB_EP6R_EP_KIND   \fBUSB_EP6R_EP_KIND_Msk\fP"
Endpoint Kind 
.SS "#define USB_EP6R_EP_KIND_Msk   (0x1UL << \fBUSB_EP6R_EP_KIND_Pos\fP)"
0x00000100 
.SS "#define USB_EP6R_EP_KIND_Pos   (8U)"

.SS "#define USB_EP6R_EP_TYPE   \fBUSB_EP6R_EP_TYPE_Msk\fP"
EP_TYPE[1:0] bits (Endpoint type) 
.SS "#define USB_EP6R_EP_TYPE_0   (0x1UL << \fBUSB_EP6R_EP_TYPE_Pos\fP)"
0x00000200 
.SS "#define USB_EP6R_EP_TYPE_1   (0x2UL << \fBUSB_EP6R_EP_TYPE_Pos\fP)"
0x00000400 
.SS "#define USB_EP6R_EP_TYPE_Msk   (0x3UL << \fBUSB_EP6R_EP_TYPE_Pos\fP)"
0x00000600 
.SS "#define USB_EP6R_EP_TYPE_Pos   (9U)"

.SS "#define USB_EP6R_SETUP   \fBUSB_EP6R_SETUP_Msk\fP"
Setup transaction completed 
.SS "#define USB_EP6R_SETUP_Msk   (0x1UL << \fBUSB_EP6R_SETUP_Pos\fP)"
0x00000800 
.SS "#define USB_EP6R_SETUP_Pos   (11U)"

.SS "#define USB_EP6R_STAT_RX   \fBUSB_EP6R_STAT_RX_Msk\fP"
STAT_RX[1:0] bits (Status bits, for reception transfers) 
.SS "#define USB_EP6R_STAT_RX_0   (0x1UL << \fBUSB_EP6R_STAT_RX_Pos\fP)"
0x00001000 
.SS "#define USB_EP6R_STAT_RX_1   (0x2UL << \fBUSB_EP6R_STAT_RX_Pos\fP)"
0x00002000 
.SS "#define USB_EP6R_STAT_RX_Msk   (0x3UL << \fBUSB_EP6R_STAT_RX_Pos\fP)"
0x00003000 
.SS "#define USB_EP6R_STAT_RX_Pos   (12U)"

.SS "#define USB_EP6R_STAT_TX   \fBUSB_EP6R_STAT_TX_Msk\fP"
STAT_TX[1:0] bits (Status bits, for transmission transfers) 
.SS "#define USB_EP6R_STAT_TX_0   (0x1UL << \fBUSB_EP6R_STAT_TX_Pos\fP)"
0x00000010 
.SS "#define USB_EP6R_STAT_TX_1   (0x2UL << \fBUSB_EP6R_STAT_TX_Pos\fP)"
0x00000020 
.SS "#define USB_EP6R_STAT_TX_Msk   (0x3UL << \fBUSB_EP6R_STAT_TX_Pos\fP)"
0x00000030 
.SS "#define USB_EP6R_STAT_TX_Pos   (4U)"

.SS "#define USB_EP7R   (\fBUSB_BASE\fP + 0x0000001C)"
Endpoint 7 register address 
.SS "#define USB_EP7R_CTR_RX   \fBUSB_EP7R_CTR_RX_Msk\fP"
Correct Transfer for reception Common registers 
.SS "#define USB_EP7R_CTR_RX_Msk   (0x1UL << \fBUSB_EP7R_CTR_RX_Pos\fP)"
0x00008000 
.SS "#define USB_EP7R_CTR_RX_Pos   (15U)"

.SS "#define USB_EP7R_CTR_TX   \fBUSB_EP7R_CTR_TX_Msk\fP"
Correct Transfer for transmission 
.SS "#define USB_EP7R_CTR_TX_Msk   (0x1UL << \fBUSB_EP7R_CTR_TX_Pos\fP)"
0x00000080 
.SS "#define USB_EP7R_CTR_TX_Pos   (7U)"

.SS "#define USB_EP7R_DTOG_RX   \fBUSB_EP7R_DTOG_RX_Msk\fP"
Data Toggle, for reception transfers 
.SS "#define USB_EP7R_DTOG_RX_Msk   (0x1UL << \fBUSB_EP7R_DTOG_RX_Pos\fP)"
0x00004000 
.SS "#define USB_EP7R_DTOG_RX_Pos   (14U)"

.SS "#define USB_EP7R_DTOG_TX   \fBUSB_EP7R_DTOG_TX_Msk\fP"
Data Toggle, for transmission transfers 
.SS "#define USB_EP7R_DTOG_TX_Msk   (0x1UL << \fBUSB_EP7R_DTOG_TX_Pos\fP)"
0x00000040 
.SS "#define USB_EP7R_DTOG_TX_Pos   (6U)"

.SS "#define USB_EP7R_EA   \fBUSB_EP7R_EA_Msk\fP"
Endpoint Address 
.SS "#define USB_EP7R_EA_Msk   (0xFUL << \fBUSB_EP7R_EA_Pos\fP)"
0x0000000F 
.SS "#define USB_EP7R_EA_Pos   (0U)"

.SS "#define USB_EP7R_EP_KIND   \fBUSB_EP7R_EP_KIND_Msk\fP"
Endpoint Kind 
.SS "#define USB_EP7R_EP_KIND_Msk   (0x1UL << \fBUSB_EP7R_EP_KIND_Pos\fP)"
0x00000100 
.SS "#define USB_EP7R_EP_KIND_Pos   (8U)"

.SS "#define USB_EP7R_EP_TYPE   \fBUSB_EP7R_EP_TYPE_Msk\fP"
EP_TYPE[1:0] bits (Endpoint type) 
.SS "#define USB_EP7R_EP_TYPE_0   (0x1UL << \fBUSB_EP7R_EP_TYPE_Pos\fP)"
0x00000200 
.SS "#define USB_EP7R_EP_TYPE_1   (0x2UL << \fBUSB_EP7R_EP_TYPE_Pos\fP)"
0x00000400 
.SS "#define USB_EP7R_EP_TYPE_Msk   (0x3UL << \fBUSB_EP7R_EP_TYPE_Pos\fP)"
0x00000600 
.SS "#define USB_EP7R_EP_TYPE_Pos   (9U)"

.SS "#define USB_EP7R_SETUP   \fBUSB_EP7R_SETUP_Msk\fP"
Setup transaction completed 
.SS "#define USB_EP7R_SETUP_Msk   (0x1UL << \fBUSB_EP7R_SETUP_Pos\fP)"
0x00000800 
.SS "#define USB_EP7R_SETUP_Pos   (11U)"

.SS "#define USB_EP7R_STAT_RX   \fBUSB_EP7R_STAT_RX_Msk\fP"
STAT_RX[1:0] bits (Status bits, for reception transfers) 
.SS "#define USB_EP7R_STAT_RX_0   (0x1UL << \fBUSB_EP7R_STAT_RX_Pos\fP)"
0x00001000 
.SS "#define USB_EP7R_STAT_RX_1   (0x2UL << \fBUSB_EP7R_STAT_RX_Pos\fP)"
0x00002000 
.SS "#define USB_EP7R_STAT_RX_Msk   (0x3UL << \fBUSB_EP7R_STAT_RX_Pos\fP)"
0x00003000 
.SS "#define USB_EP7R_STAT_RX_Pos   (12U)"

.SS "#define USB_EP7R_STAT_TX   \fBUSB_EP7R_STAT_TX_Msk\fP"
STAT_TX[1:0] bits (Status bits, for transmission transfers) 
.SS "#define USB_EP7R_STAT_TX_0   (0x1UL << \fBUSB_EP7R_STAT_TX_Pos\fP)"
0x00000010 
.SS "#define USB_EP7R_STAT_TX_1   (0x2UL << \fBUSB_EP7R_STAT_TX_Pos\fP)"
0x00000020 
.SS "#define USB_EP7R_STAT_TX_Msk   (0x3UL << \fBUSB_EP7R_STAT_TX_Pos\fP)"
0x00000030 
.SS "#define USB_EP7R_STAT_TX_Pos   (4U)"

.SS "#define USB_EP_BULK   0x00000000U"
EndPoint BULK 
.SS "#define USB_EP_CONTROL   0x00000200U"
EndPoint CONTROL 
.SS "#define USB_EP_CTR_RX   \fBUSB_EP_CTR_RX_Msk\fP"
EndPoint Correct TRansfer RX 
.SS "#define USB_EP_CTR_RX_Msk   (0x1UL << \fBUSB_EP_CTR_RX_Pos\fP)"
0x00008000 
.SS "#define USB_EP_CTR_RX_Pos   (15U)"

.SS "#define USB_EP_CTR_TX   \fBUSB_EP_CTR_TX_Msk\fP"
EndPoint Correct TRansfer TX 
.SS "#define USB_EP_CTR_TX_Msk   (0x1UL << \fBUSB_EP_CTR_TX_Pos\fP)"
0x00000080 
.SS "#define USB_EP_CTR_TX_Pos   (7U)"

.SS "#define USB_EP_DTOG_RX   \fBUSB_EP_DTOG_RX_Msk\fP"
EndPoint Data TOGGLE RX 
.SS "#define USB_EP_DTOG_RX_Msk   (0x1UL << \fBUSB_EP_DTOG_RX_Pos\fP)"
0x00004000 
.SS "#define USB_EP_DTOG_RX_Pos   (14U)"

.SS "#define USB_EP_DTOG_TX   \fBUSB_EP_DTOG_TX_Msk\fP"
EndPoint Data TOGGLE TX 
.SS "#define USB_EP_DTOG_TX_Msk   (0x1UL << \fBUSB_EP_DTOG_TX_Pos\fP)"
0x00000040 
.SS "#define USB_EP_DTOG_TX_Pos   (6U)"

.SS "#define USB_EP_INTERRUPT   0x00000600U"
EndPoint INTERRUPT 
.SS "#define USB_EP_ISOCHRONOUS   0x00000400U"
EndPoint ISOCHRONOUS 
.SS "#define USB_EP_KIND   \fBUSB_EP_KIND_Msk\fP"
EndPoint KIND 
.SS "#define USB_EP_KIND_Msk   (0x1UL << \fBUSB_EP_KIND_Pos\fP)"
0x00000100 
.SS "#define USB_EP_KIND_Pos   (8U)"

.SS "#define USB_EP_RX_DIS   0x00000000U"
EndPoint RX DISabled 
.SS "#define USB_EP_RX_NAK   0x00002000U"
EndPoint RX NAKed 
.SS "#define USB_EP_RX_STALL   0x00001000U"
EndPoint RX STALLed 
.SS "#define USB_EP_RX_VALID   0x00003000U"
EndPoint RX VALID 
.SS "#define USB_EP_SETUP   \fBUSB_EP_SETUP_Msk\fP"
EndPoint SETUP 
.SS "#define USB_EP_SETUP_Msk   (0x1UL << \fBUSB_EP_SETUP_Pos\fP)"
0x00000800 
.SS "#define USB_EP_SETUP_Pos   (11U)"

.SS "#define USB_EP_T_FIELD   \fBUSB_EP_T_FIELD_Msk\fP"
EndPoint TYPE 
.SS "#define USB_EP_T_FIELD_Msk   (0x3UL << \fBUSB_EP_T_FIELD_Pos\fP)"
0x00000600 
.SS "#define USB_EP_T_FIELD_Pos   (9U)"

.SS "#define USB_EP_T_MASK   (~\fBUSB_EP_T_FIELD\fP & \fBUSB_EPREG_MASK\fP)"

.SS "#define USB_EP_TX_DIS   0x00000000U"
EndPoint TX DISabled 
.SS "#define USB_EP_TX_NAK   0x00000020U"
EndPoint TX NAKed 
.SS "#define USB_EP_TX_STALL   0x00000010U"
EndPoint TX STALLed 
.SS "#define USB_EP_TX_VALID   0x00000030U"
EndPoint TX VALID 
.SS "#define USB_EP_TYPE_MASK   \fBUSB_EP_TYPE_MASK_Msk\fP"
EndPoint TYPE Mask 
.SS "#define USB_EP_TYPE_MASK_Msk   (0x3UL << \fBUSB_EP_TYPE_MASK_Pos\fP)"
0x00000600 
.SS "#define USB_EP_TYPE_MASK_Pos   (9U)"

.SS "#define USB_EPADDR_FIELD   \fBUSB_EPADDR_FIELD_Msk\fP"
EndPoint ADDRess FIELD 
.SS "#define USB_EPADDR_FIELD_Msk   (0xFUL << \fBUSB_EPADDR_FIELD_Pos\fP)"
0x0000000F 
.SS "#define USB_EPADDR_FIELD_Pos   (0U)"

.SS "#define USB_EPKIND_MASK   (~\fBUSB_EP_KIND\fP & \fBUSB_EPREG_MASK\fP)"
EP_KIND EndPoint KIND STAT_TX[1:0] STATus for TX transfer 
.SS "#define USB_EPREG_MASK   (\fBUSB_EP_CTR_RX\fP|\fBUSB_EP_SETUP\fP|\fBUSB_EP_T_FIELD\fP|\fBUSB_EP_KIND\fP|\fBUSB_EP_CTR_TX\fP|\fBUSB_EPADDR_FIELD\fP)"
EP_TYPE[1:0] EndPoint TYPE 
.SS "#define USB_EPRX_DTOG1   0x00001000U"
EndPoint RX Data TOGgle bit1 
.SS "#define USB_EPRX_DTOG2   0x00002000U"
EndPoint RX Data TOGgle bit1 
.SS "#define USB_EPRX_DTOGMASK   (\fBUSB_EPRX_STAT\fP|\fBUSB_EPREG_MASK\fP)"

.SS "#define USB_EPRX_STAT   \fBUSB_EPRX_STAT_Msk\fP"
EndPoint RX STATus bit field 
.SS "#define USB_EPRX_STAT_Msk   (0x3UL << \fBUSB_EPRX_STAT_Pos\fP)"
0x00003000 
.SS "#define USB_EPRX_STAT_Pos   (12U)"

.SS "#define USB_EPTX_DTOG1   0x00000010U"
EndPoint TX Data TOGgle bit1 
.SS "#define USB_EPTX_DTOG2   0x00000020U"
EndPoint TX Data TOGgle bit2 
.SS "#define USB_EPTX_DTOGMASK   (\fBUSB_EPTX_STAT\fP|\fBUSB_EPREG_MASK\fP)"
STAT_RX[1:0] STATus for RX transfer 
.SS "#define USB_EPTX_STAT   \fBUSB_EPTX_STAT_Msk\fP"
EndPoint TX STATus bit field 
.SS "#define USB_EPTX_STAT_Msk   (0x3UL << \fBUSB_EPTX_STAT_Pos\fP)"
0x00000030 
.SS "#define USB_EPTX_STAT_Pos   (4U)"

.SS "#define USB_FNR_FN   \fBUSB_FNR_FN_Msk\fP"
Frame Number 
.SS "#define USB_FNR_FN_Msk   (0x7FFUL << \fBUSB_FNR_FN_Pos\fP)"
0x000007FF 
.SS "#define USB_FNR_FN_Pos   (0U)"

.SS "#define USB_FNR_LCK   \fBUSB_FNR_LCK_Msk\fP"
Locked 
.SS "#define USB_FNR_LCK_Msk   (0x1UL << \fBUSB_FNR_LCK_Pos\fP)"
0x00002000 
.SS "#define USB_FNR_LCK_Pos   (13U)"

.SS "#define USB_FNR_LSOF   \fBUSB_FNR_LSOF_Msk\fP"
Lost SOF 
.SS "#define USB_FNR_LSOF_Msk   (0x3UL << \fBUSB_FNR_LSOF_Pos\fP)"
0x00001800 
.SS "#define USB_FNR_LSOF_Pos   (11U)"

.SS "#define USB_FNR_RXDM   \fBUSB_FNR_RXDM_Msk\fP"
Receive Data - Line Status 
.SS "#define USB_FNR_RXDM_Msk   (0x1UL << \fBUSB_FNR_RXDM_Pos\fP)"
0x00004000 
.SS "#define USB_FNR_RXDM_Pos   (14U)"

.SS "#define USB_FNR_RXDP   \fBUSB_FNR_RXDP_Msk\fP"
Receive Data + Line Status 
.SS "#define USB_FNR_RXDP_Msk   (0x1UL << \fBUSB_FNR_RXDP_Pos\fP)"
0x00008000 
.SS "#define USB_FNR_RXDP_Pos   (15U)"

.SS "#define USB_ISTR_CTR   \fBUSB_ISTR_CTR_Msk\fP"
Correct Transfer 
.SS "#define USB_ISTR_CTR_Msk   (0x1UL << \fBUSB_ISTR_CTR_Pos\fP)"
0x00008000 
.SS "#define USB_ISTR_CTR_Pos   (15U)"

.SS "#define USB_ISTR_DIR   \fBUSB_ISTR_DIR_Msk\fP"
Direction of transaction 
.SS "#define USB_ISTR_DIR_Msk   (0x1UL << \fBUSB_ISTR_DIR_Pos\fP)"
0x00000010 
.SS "#define USB_ISTR_DIR_Pos   (4U)"

.SS "#define USB_ISTR_EP_ID   \fBUSB_ISTR_EP_ID_Msk\fP"
Endpoint Identifier 
.SS "#define USB_ISTR_EP_ID_Msk   (0xFUL << \fBUSB_ISTR_EP_ID_Pos\fP)"
0x0000000F 
.SS "#define USB_ISTR_EP_ID_Pos   (0U)"

.SS "#define USB_ISTR_ERR   \fBUSB_ISTR_ERR_Msk\fP"
Error 
.SS "#define USB_ISTR_ERR_Msk   (0x1UL << \fBUSB_ISTR_ERR_Pos\fP)"
0x00002000 
.SS "#define USB_ISTR_ERR_Pos   (13U)"

.SS "#define USB_ISTR_ESOF   \fBUSB_ISTR_ESOF_Msk\fP"
Expected Start Of Frame 
.SS "#define USB_ISTR_ESOF_Msk   (0x1UL << \fBUSB_ISTR_ESOF_Pos\fP)"
0x00000100 
.SS "#define USB_ISTR_ESOF_Pos   (8U)"

.SS "#define USB_ISTR_PMAOVR   \fBUSB_ISTR_PMAOVR_Msk\fP"
Packet Memory Area Over / Underrun 
.SS "#define USB_ISTR_PMAOVR_Msk   (0x1UL << \fBUSB_ISTR_PMAOVR_Pos\fP)"
0x00004000 
.SS "#define USB_ISTR_PMAOVR_Pos   (14U)"

.SS "#define USB_ISTR_RESET   \fBUSB_ISTR_RESET_Msk\fP"
USB RESET request 
.SS "#define USB_ISTR_RESET_Msk   (0x1UL << \fBUSB_ISTR_RESET_Pos\fP)"
0x00000400 
.SS "#define USB_ISTR_RESET_Pos   (10U)"

.SS "#define USB_ISTR_SOF   \fBUSB_ISTR_SOF_Msk\fP"
Start Of Frame 
.SS "#define USB_ISTR_SOF_Msk   (0x1UL << \fBUSB_ISTR_SOF_Pos\fP)"
0x00000200 
.SS "#define USB_ISTR_SOF_Pos   (9U)"

.SS "#define USB_ISTR_SUSP   \fBUSB_ISTR_SUSP_Msk\fP"
Suspend mode request 
.SS "#define USB_ISTR_SUSP_Msk   (0x1UL << \fBUSB_ISTR_SUSP_Pos\fP)"
0x00000800 
.SS "#define USB_ISTR_SUSP_Pos   (11U)"

.SS "#define USB_ISTR_WKUP   \fBUSB_ISTR_WKUP_Msk\fP"
Wake up 
.SS "#define USB_ISTR_WKUP_Msk   (0x1UL << \fBUSB_ISTR_WKUP_Pos\fP)"
0x00001000 
.SS "#define USB_ISTR_WKUP_Pos   (12U)"

.SS "#define WWDG_CFR_EWI   \fBWWDG_CFR_EWI_Msk\fP"
Early Wakeup Interrupt 
.SS "#define WWDG_CFR_EWI_Msk   (0x1UL << \fBWWDG_CFR_EWI_Pos\fP)"
0x00000200 
.SS "#define WWDG_CFR_EWI_Pos   (9U)"

.SS "#define WWDG_CFR_W   \fBWWDG_CFR_W_Msk\fP"
W[6:0] bits (7-bit window value) 
.SS "#define WWDG_CFR_W0   \fBWWDG_CFR_W_0\fP"

.SS "#define WWDG_CFR_W1   \fBWWDG_CFR_W_1\fP"

.SS "#define WWDG_CFR_W2   \fBWWDG_CFR_W_2\fP"

.SS "#define WWDG_CFR_W3   \fBWWDG_CFR_W_3\fP"

.SS "#define WWDG_CFR_W4   \fBWWDG_CFR_W_4\fP"

.SS "#define WWDG_CFR_W5   \fBWWDG_CFR_W_5\fP"

.SS "#define WWDG_CFR_W6   \fBWWDG_CFR_W_6\fP"

.SS "#define WWDG_CFR_W_0   (0x01UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000001 
.SS "#define WWDG_CFR_W_1   (0x02UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000002 
.SS "#define WWDG_CFR_W_2   (0x04UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000004 
.SS "#define WWDG_CFR_W_3   (0x08UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000008 
.SS "#define WWDG_CFR_W_4   (0x10UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000010 
.SS "#define WWDG_CFR_W_5   (0x20UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000020 
.SS "#define WWDG_CFR_W_6   (0x40UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000040 
.SS "#define WWDG_CFR_W_Msk   (0x7FUL << \fBWWDG_CFR_W_Pos\fP)"
0x0000007F 
.SS "#define WWDG_CFR_W_Pos   (0U)"

.SS "#define WWDG_CFR_WDGTB   \fBWWDG_CFR_WDGTB_Msk\fP"
WDGTB[1:0] bits (Timer Base) 
.SS "#define WWDG_CFR_WDGTB0   \fBWWDG_CFR_WDGTB_0\fP"

.SS "#define WWDG_CFR_WDGTB1   \fBWWDG_CFR_WDGTB_1\fP"

.SS "#define WWDG_CFR_WDGTB_0   (0x1UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
0x00000080 
.SS "#define WWDG_CFR_WDGTB_1   (0x2UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
0x00000100 
.SS "#define WWDG_CFR_WDGTB_Msk   (0x3UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
0x00000180 
.SS "#define WWDG_CFR_WDGTB_Pos   (7U)"

.SS "#define WWDG_CR_T   \fBWWDG_CR_T_Msk\fP"
T[6:0] bits (7-Bit counter (MSB to LSB)) 
.SS "#define WWDG_CR_T0   \fBWWDG_CR_T_0\fP"

.SS "#define WWDG_CR_T1   \fBWWDG_CR_T_1\fP"

.SS "#define WWDG_CR_T2   \fBWWDG_CR_T_2\fP"

.SS "#define WWDG_CR_T3   \fBWWDG_CR_T_3\fP"

.SS "#define WWDG_CR_T4   \fBWWDG_CR_T_4\fP"

.SS "#define WWDG_CR_T5   \fBWWDG_CR_T_5\fP"

.SS "#define WWDG_CR_T6   \fBWWDG_CR_T_6\fP"

.SS "#define WWDG_CR_T_0   (0x01UL << \fBWWDG_CR_T_Pos\fP)"
0x00000001 
.SS "#define WWDG_CR_T_1   (0x02UL << \fBWWDG_CR_T_Pos\fP)"
0x00000002 
.SS "#define WWDG_CR_T_2   (0x04UL << \fBWWDG_CR_T_Pos\fP)"
0x00000004 
.SS "#define WWDG_CR_T_3   (0x08UL << \fBWWDG_CR_T_Pos\fP)"
0x00000008 
.SS "#define WWDG_CR_T_4   (0x10UL << \fBWWDG_CR_T_Pos\fP)"
0x00000010 
.SS "#define WWDG_CR_T_5   (0x20UL << \fBWWDG_CR_T_Pos\fP)"
0x00000020 
.SS "#define WWDG_CR_T_6   (0x40UL << \fBWWDG_CR_T_Pos\fP)"
0x00000040 
.SS "#define WWDG_CR_T_Msk   (0x7FUL << \fBWWDG_CR_T_Pos\fP)"
0x0000007F 
.SS "#define WWDG_CR_T_Pos   (0U)"

.SS "#define WWDG_CR_WDGA   \fBWWDG_CR_WDGA_Msk\fP"
Activation bit 
.SS "#define WWDG_CR_WDGA_Msk   (0x1UL << \fBWWDG_CR_WDGA_Pos\fP)"
0x00000080 
.SS "#define WWDG_CR_WDGA_Pos   (7U)"

.SS "#define WWDG_SR_EWIF   \fBWWDG_SR_EWIF_Msk\fP"
Early Wakeup Interrupt Flag 
.SS "#define WWDG_SR_EWIF_Msk   (0x1UL << \fBWWDG_SR_EWIF_Pos\fP)"
0x00000001 
.SS "#define WWDG_SR_EWIF_Pos   (0U)"

.SH "Author"
.PP 
Generated automatically by Doxygen for lcd_display from the source code\&.
