# CacheSimulator

Simulates an L1 and L2 cache with LRU and fifo policies as it processes memory accesses to the CPU
