{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../playground.gen/sources_1/bd/transmitter",
      "name": "transmitter",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1"
    },
    "design_tree": {
      "fir_compiler_0": "",
      "axis_dwidth_converter_0": "",
      "axis_dwidth_converter_1": "",
      "axis_broadcaster_0": "",
      "cic_compiler_0": "",
      "cic_compiler_1": "",
      "axis_combiner_0": "",
      "cmpy_0": "",
      "dds_compiler_0": "",
      "xlslice_0": ""
    },
    "components": {
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "ip_revision": "22",
        "xci_name": "transmitter_fir_compiler_0_0",
        "xci_path": "ip\\transmitter_fir_compiler_0_0\\transmitter_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0"
      },
      "axis_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "ip_revision": "30",
        "xci_name": "transmitter_axis_dwidth_converter_0_0",
        "xci_path": "ip\\transmitter_axis_dwidth_converter_0_0\\transmitter_axis_dwidth_converter_0_0.xci",
        "inst_hier_path": "axis_dwidth_converter_0",
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          }
        }
      },
      "axis_dwidth_converter_1": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "ip_revision": "30",
        "xci_name": "transmitter_axis_dwidth_converter_0_1",
        "xci_path": "ip\\transmitter_axis_dwidth_converter_0_1\\transmitter_axis_dwidth_converter_0_1.xci",
        "inst_hier_path": "axis_dwidth_converter_1",
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          }
        }
      },
      "axis_broadcaster_0": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "ip_revision": "30",
        "xci_name": "transmitter_axis_broadcaster_0_0",
        "xci_path": "ip\\transmitter_axis_broadcaster_0_0\\transmitter_axis_broadcaster_0_0.xci",
        "inst_hier_path": "axis_broadcaster_0",
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXIS",
              "M01_AXIS"
            ]
          }
        }
      },
      "cic_compiler_0": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "ip_revision": "19",
        "xci_name": "transmitter_cic_compiler_0_0",
        "xci_path": "ip\\transmitter_cic_compiler_0_0\\transmitter_cic_compiler_0_0.xci",
        "inst_hier_path": "cic_compiler_0"
      },
      "cic_compiler_1": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "ip_revision": "19",
        "xci_name": "transmitter_cic_compiler_0_1",
        "xci_path": "ip\\transmitter_cic_compiler_0_1\\transmitter_cic_compiler_0_1.xci",
        "inst_hier_path": "cic_compiler_1"
      },
      "axis_combiner_0": {
        "vlnv": "xilinx.com:ip:axis_combiner:1.1",
        "ip_revision": "29",
        "xci_name": "transmitter_axis_combiner_0_0",
        "xci_path": "ip\\transmitter_axis_combiner_0_0\\transmitter_axis_combiner_0_0.xci",
        "inst_hier_path": "axis_combiner_0",
        "interface_ports": {
          "S00_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "S01_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          }
        }
      },
      "cmpy_0": {
        "vlnv": "xilinx.com:ip:cmpy:6.0",
        "ip_revision": "24",
        "xci_name": "transmitter_cmpy_0_0",
        "xci_path": "ip\\transmitter_cmpy_0_0\\transmitter_cmpy_0_0.xci",
        "inst_hier_path": "cmpy_0"
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "25",
        "xci_name": "transmitter_dds_compiler_0_0",
        "xci_path": "ip\\transmitter_dds_compiler_0_0\\transmitter_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "transmitter_xlslice_0_0",
        "xci_path": "ip\\transmitter_xlslice_0_0\\transmitter_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0"
      }
    },
    "interface_nets": {
      "axis_broadcaster_0_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M00_AXIS",
          "cic_compiler_0/S_AXIS_DATA"
        ]
      },
      "axis_broadcaster_0_M01_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M01_AXIS",
          "cic_compiler_1/S_AXIS_DATA"
        ]
      },
      "axis_combiner_0_M_AXIS": {
        "interface_ports": [
          "axis_combiner_0/M_AXIS",
          "cmpy_0/S_AXIS_A"
        ]
      },
      "axis_dwidth_converter_0_M_AXIS": {
        "interface_ports": [
          "axis_dwidth_converter_0/M_AXIS",
          "fir_compiler_0/S_AXIS_DATA"
        ]
      },
      "axis_dwidth_converter_1_M_AXIS": {
        "interface_ports": [
          "axis_dwidth_converter_1/M_AXIS",
          "axis_broadcaster_0/S_AXIS"
        ]
      },
      "cic_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_0/M_AXIS_DATA",
          "axis_combiner_0/S00_AXIS"
        ]
      },
      "cic_compiler_1_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_1/M_AXIS_DATA",
          "axis_combiner_0/S01_AXIS"
        ]
      },
      "dds_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "dds_compiler_0/M_AXIS_DATA",
          "cmpy_0/S_AXIS_B"
        ]
      },
      "fir_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_0/M_AXIS_DATA",
          "axis_dwidth_converter_1/S_AXIS"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "cic_compiler_0/aclk",
          "cic_compiler_1/aclk",
          "axis_broadcaster_0/aclk",
          "axis_dwidth_converter_1/aclk",
          "fir_compiler_0/aclk",
          "axis_dwidth_converter_0/aclk",
          "dds_compiler_0/aclk",
          "axis_combiner_0/aclk",
          "cmpy_0/aclk"
        ]
      }
    }
  }
}