#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Sep  1 23:29:33 2024
# Process ID: 15736
# Current directory: G:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.runs/led_ip_design_led_ip_0_0_synth_1
# Command line: vivado.exe -log led_ip_design_led_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_ip_design_led_ip_0_0.tcl
# Log file: G:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.runs/led_ip_design_led_ip_0_0_synth_1/led_ip_design_led_ip_0_0.vds
# Journal file: G:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.runs/led_ip_design_led_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source led_ip_design_led_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/ip_repo/led_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top led_ip_design_led_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5940 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 467.762 ; gain = 95.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'led_ip_design_led_ip_0_0' [g:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.srcs/sources_1/bd/led_ip_design/ip/led_ip_design_led_ip_0_0/synth/led_ip_design_led_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0' [g:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.srcs/sources_1/bd/led_ip_design/ipshared/94b6/hdl/led_ip_v1_0.v:4]
	Parameter BREATH_FREQ bound to: 100 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0_S00_AXI' [g:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.srcs/sources_1/bd/led_ip_design/ipshared/94b6/hdl/led_ip_v1_0_S00_AXI.v:4]
	Parameter BREATH_FREQ bound to: 100 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [g:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.srcs/sources_1/bd/led_ip_design/ipshared/94b6/hdl/led_ip_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [g:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.srcs/sources_1/bd/led_ip_design/ipshared/94b6/hdl/led_ip_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'led_ip_top' [g:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.srcs/sources_1/bd/led_ip_design/ipshared/94b6/src/led_ip.v:1]
	Parameter BREATH_FREQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'led_ip_top' (1#1) [g:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.srcs/sources_1/bd/led_ip_design/ipshared/94b6/src/led_ip.v:1]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0_S00_AXI' (2#1) [g:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.srcs/sources_1/bd/led_ip_design/ipshared/94b6/hdl/led_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0' (3#1) [g:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.srcs/sources_1/bd/led_ip_design/ipshared/94b6/hdl/led_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_design_led_ip_0_0' (4#1) [g:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.srcs/sources_1/bd/led_ip_design/ip/led_ip_design_led_ip_0_0/synth/led_ip_design_led_ip_0_0.v:57]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 523.840 ; gain = 151.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 523.840 ; gain = 151.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 523.840 ; gain = 151.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 843.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 843.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 845.359 ; gain = 2.102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 845.359 ; gain = 473.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 845.359 ; gain = 473.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 845.359 ; gain = 473.176
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "high_duty_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duty_flag" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 845.359 ; gain = 473.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_ip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module led_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/led_ip_v1_0_S00_AXI_inst/u_led_ip_top/high_duty_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design led_ip_design_led_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design led_ip_design_led_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design led_ip_design_led_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design led_ip_design_led_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design led_ip_design_led_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design led_ip_design_led_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 845.359 ; gain = 473.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 848.590 ; gain = 476.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 848.961 ; gain = 476.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 870.238 ; gain = 498.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 870.238 ; gain = 498.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 870.238 ; gain = 498.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 870.238 ; gain = 498.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 870.238 ; gain = 498.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 870.238 ; gain = 498.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 870.238 ; gain = 498.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     7|
|3     |LUT2   |    27|
|4     |LUT3   |     2|
|5     |LUT4   |    59|
|6     |LUT5   |    19|
|7     |LUT6   |    59|
|8     |FDCE   |    40|
|9     |FDPE   |     3|
|10    |FDRE   |   169|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   402|
|2     |  inst                       |led_ip_v1_0         |   402|
|3     |    led_ip_v1_0_S00_AXI_inst |led_ip_v1_0_S00_AXI |   402|
|4     |      u_led_ip_top           |led_ip_top          |   172|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 870.238 ; gain = 498.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 870.238 ; gain = 176.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 870.238 ; gain = 498.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 875.355 ; gain = 514.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.runs/led_ip_design_led_ip_0_0_synth_1/led_ip_design_led_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP led_ip_design_led_ip_0_0, cache-ID = fcad3cc26578618d
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/Git/fpgaLearning/YeHuo/vivado2018/led_zynq/led_ip_pl/led_ip_pl.runs/led_ip_design_led_ip_0_0_synth_1/led_ip_design_led_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_ip_design_led_ip_0_0_utilization_synth.rpt -pb led_ip_design_led_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  1 23:30:20 2024...
