<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/timing_controller/hdla_gen_hierarchy.html'.
INFO: (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs"
-- (VHDL-1481) Analyzing VHDL file C:/lscc/diamond/2.2_x64/cae_library/synthesis/vhdl/machxo2.vhd
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_1164 from C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb
-- (VHDL-1493) Restoring VHDL parse-tree std.standard from C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_arith from C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_arith.vdb
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_unsigned from C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_unsigned.vdb
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(7,13-7,23) WARNING: (VHDL-1240) 'components' is not compiled in library lattice
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(12,8-12,29) INFO: (VHDL-1012) analyzing entity timing_controller_top
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(23,14-23,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/datarom.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/datarom.vhd(11,8-11,15) INFO: (VHDL-1012) analyzing entity datarom
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/datarom.vhd(19,14-19,22) INFO: (VHDL-1010) analyzing architecture behavior
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/instrom.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/instrom.vhd(11,8-11,15) INFO: (VHDL-1012) analyzing entity instrom
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/instrom.vhd(19,14-19,22) INFO: (VHDL-1010) analyzing architecture behavior
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/ucontroller.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/ucontroller.vhd(47,8-47,23) INFO: (VHDL-1012) analyzing entity ucontrolroicclk
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/ucontroller.vhd(56,14-56,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/led_blinker.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/led_blinker.vhd(6,8-6,19) INFO: (VHDL-1012) analyzing entity led_blinker
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/led_blinker.vhd(14,14-14,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/reset_generator_v0p1.vhd
-- (VHDL-1493) Restoring VHDL parse-tree ieee.numeric_std from C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/reset_generator_v0p1.vhd(5,8-5,23) INFO: (VHDL-1012) analyzing entity reset_generator
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/reset_generator_v0p1.vhd(12,14-12,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/video_generator.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/video_generator.vhd(6,8-6,23) INFO: (VHDL-1012) analyzing entity video_generator
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/video_generator.vhd(16,14-16,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(4,8-4,18) INFO: (VHDL-1012) analyzing entity edgedetect
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(16,14-16,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/dual_edge_counter.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/dual_edge_counter.vhd(6,8-6,25) INFO: (VHDL-1012) analyzing entity dual_edge_counter
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/dual_edge_counter.vhd(13,14-13,24) INFO: (VHDL-1010) analyzing architecture structural
-- (VHDL-1481) Analyzing VHDL file C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(6,8-6,31) INFO: (VHDL-1012) analyzing entity wb_to_timing_controller
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(30,14-30,24) INFO: (VHDL-1010) analyzing architecture behavioral
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(12,8-12,29) INFO: (VHDL-1067) elaborating timing_controller_top(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/reset_generator_v0p1.vhd(5,8-5,23) INFO: (VHDL-1067) elaborating reset_generator_uniq_0(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(199,2-207,4) WARNING: (VHDL-1250) osch remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(209,2-220,6) WARNING: (VHDL-1250) clkdivc remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/video_generator.vhd(6,8-6,23) INFO: (VHDL-1067) elaborating video_generator_uniq_0(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(4,8-4,18) INFO: (VHDL-1067) elaborating edgeDetect_uniq_0(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd(4,8-4,18) INFO: (VHDL-1067) elaborating edgeDetect_uniq_1(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/dual_edge_counter.vhd(6,8-6,25) INFO: (VHDL-1067) elaborating dual_edge_counter_uniq_0(Structural)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/led_blinker.vhd(6,8-6,19) INFO: (VHDL-1067) elaborating led_blinker_uniq_0(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd(238,2-261,6) WARNING: (VHDL-1250) timing_controller remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(6,8-6,31) INFO: (VHDL-1067) elaborating wb_to_timing_controller_uniq_0(behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/ucontroller.vhd(47,8-47,23) INFO: (VHDL-1067) elaborating uControlRoicClk_uniq_0(Behavioral)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/datarom.vhd(11,8-11,15) INFO: (VHDL-1067) elaborating datarom_uniq_0(behavior)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/instrom.vhd(11,8-11,15) INFO: (VHDL-1067) elaborating instrom_uniq_0(behavior)
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(243,1-250,4) WARNING: (VHDL-1250) linedelay remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(251,1-258,4) WARNING: (VHDL-1250) linedelay remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(259,1-266,4) WARNING: (VHDL-1250) linedelay remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(267,1-274,4) WARNING: (VHDL-1250) linedelay remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(277,1-282,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(283,1-288,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(289,1-294,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(295,1-300,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(301,1-306,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(307,1-312,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(313,1-318,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd(319,1-324,5) WARNING: (VHDL-1250) mux_36_to_1 remains a black-box since it has no binding entity
Design load finished with (0) errors, and (16) warnings.

</PRE></BODY></HTML>