read_verilog ../top.v
proc
memory
dump -o file.il
write_rtlil rtlil.il
design -reset
read_rtlil -lib rtlil.il
dump -n -o file1.il
