<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1024" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1024{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1024{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1024{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1024{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1024{left:96px;bottom:1038px;letter-spacing:0.14px;}
#t6_1024{left:168px;bottom:1038px;letter-spacing:0.1px;word-spacing:-0.12px;}
#t7_1024{left:96px;bottom:1003px;letter-spacing:0.1px;word-spacing:-0.51px;}
#t8_1024{left:96px;bottom:982px;letter-spacing:0.12px;}
#t9_1024{left:96px;bottom:942px;letter-spacing:0.12px;}
#ta_1024{left:178px;bottom:942px;letter-spacing:0.13px;}
#tb_1024{left:96px;bottom:915px;letter-spacing:0.04px;word-spacing:-0.43px;}
#tc_1024{left:96px;bottom:893px;letter-spacing:0.1px;word-spacing:-0.32px;}
#td_1024{left:96px;bottom:376px;letter-spacing:0.06px;word-spacing:0.09px;}
#te_1024{left:488px;bottom:376px;letter-spacing:0.07px;word-spacing:-0.52px;}
#tf_1024{left:96px;bottom:355px;letter-spacing:0.09px;word-spacing:-1.09px;}
#tg_1024{left:96px;bottom:333px;letter-spacing:0.06px;word-spacing:-0.59px;}
#th_1024{left:96px;bottom:312px;letter-spacing:0.14px;word-spacing:-0.58px;}
#ti_1024{left:96px;bottom:291px;letter-spacing:0.07px;word-spacing:-0.5px;}
#tj_1024{left:96px;bottom:269px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tk_1024{left:96px;bottom:248px;letter-spacing:0.14px;word-spacing:-0.53px;}
#tl_1024{left:96px;bottom:213px;letter-spacing:0.07px;word-spacing:-0.38px;}
#tm_1024{left:540px;bottom:213px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tn_1024{left:96px;bottom:191px;letter-spacing:0.1px;word-spacing:-0.87px;}
#to_1024{left:96px;bottom:170px;letter-spacing:0.09px;word-spacing:-0.47px;}
#tp_1024{left:96px;bottom:135px;letter-spacing:0.04px;word-spacing:-0.47px;}
#tq_1024{left:96px;bottom:113px;letter-spacing:0.07px;word-spacing:-0.7px;}
#tr_1024{left:219px;bottom:853px;letter-spacing:-0.12px;word-spacing:1.08px;}
#ts_1024{left:291px;bottom:853px;}
#tt_1024{left:297px;bottom:853px;letter-spacing:0.14px;}
#tu_1024{left:341px;bottom:853px;letter-spacing:0.14px;word-spacing:0.01px;}
#tv_1024{left:109px;bottom:825px;letter-spacing:0.14px;}
#tw_1024{left:115px;bottom:806px;letter-spacing:0.1px;}
#tx_1024{left:179px;bottom:816px;letter-spacing:0.1px;}
#ty_1024{left:269px;bottom:816px;letter-spacing:0.13px;word-spacing:0.04px;}
#tz_1024{left:574px;bottom:816px;letter-spacing:0.12px;}
#t10_1024{left:117px;bottom:625px;letter-spacing:0.11px;}
#t11_1024{left:172px;bottom:780px;letter-spacing:0.13px;}
#t12_1024{left:283px;bottom:780px;letter-spacing:0.17px;}
#t13_1024{left:390px;bottom:778px;letter-spacing:0.07px;word-spacing:-0.09px;}
#t14_1024{left:547px;bottom:785px;letter-spacing:0.12px;word-spacing:-0.06px;}
#t15_1024{left:172px;bottom:751px;}
#t16_1024{left:284px;bottom:751px;letter-spacing:0.18px;}
#t17_1024{left:390px;bottom:749px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t18_1024{left:612px;bottom:757px;letter-spacing:0.03px;word-spacing:0.12px;}
#t19_1024{left:172px;bottom:725px;letter-spacing:0.12px;}
#t1a_1024{left:260px;bottom:725px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t1b_1024{left:390px;bottom:725px;}
#t1c_1024{left:172px;bottom:698px;letter-spacing:0.12px;}
#t1d_1024{left:258px;bottom:698px;letter-spacing:0.16px;}
#t1e_1024{left:390px;bottom:696px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1f_1024{left:559px;bottom:704px;}
#t1g_1024{left:172px;bottom:670px;letter-spacing:0.11px;}
#t1h_1024{left:265px;bottom:670px;letter-spacing:0.17px;}
#t1i_1024{left:390px;bottom:668px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1j_1024{left:773px;bottom:675px;}
#t1k_1024{left:172px;bottom:643px;letter-spacing:0.12px;}
#t1l_1024{left:260px;bottom:643px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t1m_1024{left:390px;bottom:643px;}
#t1n_1024{left:172px;bottom:619px;letter-spacing:0.11px;}
#t1o_1024{left:239px;bottom:619px;letter-spacing:0.17px;}
#t1p_1024{left:390px;bottom:619px;letter-spacing:0.08px;word-spacing:0.04px;}
#t1q_1024{left:172px;bottom:595px;letter-spacing:0.11px;}
#t1r_1024{left:260px;bottom:595px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t1s_1024{left:390px;bottom:595px;}
#t1t_1024{left:172px;bottom:570px;letter-spacing:0.11px;}
#t1u_1024{left:236px;bottom:570px;word-spacing:-0.17px;}
#t1v_1024{left:390px;bottom:570px;letter-spacing:0.03px;word-spacing:0.05px;}
#t1w_1024{left:171px;bottom:546px;letter-spacing:0.11px;}
#t1x_1024{left:265px;bottom:546px;letter-spacing:-0.09px;word-spacing:0.26px;}
#t1y_1024{left:390px;bottom:546px;letter-spacing:-0.02px;word-spacing:-0.14px;}
#t1z_1024{left:172px;bottom:519px;letter-spacing:0.12px;}
#t20_1024{left:245px;bottom:519px;letter-spacing:0.15px;}
#t21_1024{left:390px;bottom:517px;letter-spacing:0.04px;word-spacing:0.06px;}
#t22_1024{left:574px;bottom:525px;}
#t23_1024{left:172px;bottom:493px;letter-spacing:0.1px;}
#t24_1024{left:260px;bottom:493px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t25_1024{left:390px;bottom:493px;}
#t26_1024{left:103px;bottom:470px;letter-spacing:-0.12px;}
#t27_1024{left:103px;bottom:453px;letter-spacing:-0.09px;}
#t28_1024{left:128px;bottom:453px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t29_1024{left:103px;bottom:436px;letter-spacing:-0.09px;}
#t2a_1024{left:128px;bottom:436px;letter-spacing:-0.14px;}
#t2b_1024{left:103px;bottom:420px;letter-spacing:-0.09px;}
#t2c_1024{left:128px;bottom:420px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2d_1024{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1024{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1024{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1024{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1024{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1024{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1024{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s7_1024{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_1024{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.s9_1024{font-size:12px;font-family:TimesNewRoman_61y;color:#000;}
.sa_1024{font-size:14px;font-family:TimesNewRoman-BoldItalic_61l;color:#000;}
.sb_1024{font-size:14px;font-family:TimesNewRoman-Italic_626;color:#000;}
.sc_1024{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.v0_1024{transform:scaleX(0.949);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1024" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-BoldItalic_61l;
	src: url("fonts/TimesNewRoman-BoldItalic_61l.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1024Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1024" style="-webkit-user-select: none;"><object width="935" height="1210" data="1024/1024.svg" type="image/svg+xml" id="pdf1024" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1024" class="t s1_1024">569 </span><span id="t2_1024" class="t s2_1024">Secure Virtual Machine </span>
<span id="t3_1024" class="t s1_1024">AMD64 Technology </span><span id="t4_1024" class="t s1_1024">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1024" class="t s3_1024">15.29.4 </span><span id="t6_1024" class="t s3_1024">VMCB Changes for AVIC </span>
<span id="t7_1024" class="t s4_1024">The following paragraphs provide an overview of new VMCB fields defined as part of the AVIC </span>
<span id="t8_1024" class="t s4_1024">architecture. </span>
<span id="t9_1024" class="t v0_1024 s3_1024">15.29.4.1 </span><span id="ta_1024" class="t v0_1024 s3_1024">VMCB Virtual Interrupt Control Word </span>
<span id="tb_1024" class="t s4_1024">AVIC adds the AVIC Enable bit to the VMCB virtual interrupt control word at offset 60h. x2AVIC </span>
<span id="tc_1024" class="t s4_1024">mode, described in Section 15.29.10 on page 582, adds x2AVIC Mode Enable. </span>
<span id="td_1024" class="t s5_1024">AVIC Enable—Virtual Interrupt Control, Bit 31. </span><span id="te_1024" class="t s4_1024">The AVIC hardware support may be enabled on </span>
<span id="tf_1024" class="t s4_1024">a per virtual processor basis. This bit determines whether or not AVIC is enabled for a particular virtual </span>
<span id="tg_1024" class="t s4_1024">processor. Any guest configured to use AVIC must also enable nested paging. Enabling AVIC </span>
<span id="th_1024" class="t s4_1024">implicitly disables the V_IRQ, V_INTR_PRIO, V_IGN_TPR, and V_INTR_VECTOR fields in the </span>
<span id="ti_1024" class="t s4_1024">VMCB Control Word. Enabling AVIC also affects CR8 behavior independent of </span>
<span id="tj_1024" class="t s4_1024">V_INTR_MASKING enable (bit 24): writes to CR8 affect the V_TPR and update the backing page </span>
<span id="tk_1024" class="t s4_1024">and reads from CR8 return V_TPR. </span>
<span id="tl_1024" class="t s5_1024">x2AVIC Mode Enable—Virtual Interrupt Control, Bit 30</span><span id="tm_1024" class="t s4_1024">. The x2APIC MSR interface </span>
<span id="tn_1024" class="t s4_1024">virtualization enable. When this bit is set to 1 on a VMRUN, AVIC Enable also has to be set to 1. If not </span>
<span id="to_1024" class="t s4_1024">the VMRUN fails with a VMEXIT_INVALID error code. </span>
<span id="tp_1024" class="t s4_1024">When AVIC is enabled (bit 31 set to 1), x2AVIC Mode Enable (bit 30) determines AVIC mode. If the </span>
<span id="tq_1024" class="t s4_1024">x2AVIC bit is cleared to 0, xAVIC virtualization mode is enabled (used for MMIO local APIC register </span>
<span id="tr_1024" class="t s3_1024">Table 15</span><span id="ts_1024" class="t s6_1024">-</span><span id="tt_1024" class="t s3_1024">23. </span><span id="tu_1024" class="t s3_1024">Virtual Interrupt Control (VMCB offset 60h) </span>
<span id="tv_1024" class="t s7_1024">VMCB </span>
<span id="tw_1024" class="t s7_1024">offset </span>
<span id="tx_1024" class="t s7_1024">Bit(s) </span><span id="ty_1024" class="t s7_1024">Field Name </span><span id="tz_1024" class="t s7_1024">Description </span>
<span id="t10_1024" class="t s8_1024">060h </span>
<span id="t11_1024" class="t s8_1024">7:0 </span><span id="t12_1024" class="t s8_1024">V_TPR </span>
<span id="t13_1024" class="t s8_1024">Virtual TPR for the guest </span>
<span id="t14_1024" class="t s9_1024">1 2 </span>
<span id="t15_1024" class="t s8_1024">8 </span><span id="t16_1024" class="t s8_1024">V_IRQ </span>
<span id="t17_1024" class="t s8_1024">If nonzero; virtual INTR is pending </span>
<span id="t18_1024" class="t s9_1024">2 3 </span>
<span id="t19_1024" class="t s8_1024">15:9 </span><span id="t1a_1024" class="t s8_1024">Reserved, SBZ </span><span id="t1b_1024" class="t s8_1024">— </span>
<span id="t1c_1024" class="t s8_1024">19:16 </span><span id="t1d_1024" class="t s8_1024">V_INTR_PRIO </span>
<span id="t1e_1024" class="t s8_1024">Priority for virtual interrupt </span>
<span id="t1f_1024" class="t s9_1024">3 </span>
<span id="t1g_1024" class="t s8_1024">20 </span><span id="t1h_1024" class="t s8_1024">V_IGN_TPR </span>
<span id="t1i_1024" class="t s8_1024">If nonzero, the current virtual interrupt ignores the virtual TPR </span>
<span id="t1j_1024" class="t s9_1024">3 </span>
<span id="t1k_1024" class="t s8_1024">23:21 </span><span id="t1l_1024" class="t s8_1024">Reserved, SBZ </span><span id="t1m_1024" class="t s8_1024">— </span>
<span id="t1n_1024" class="t s8_1024">24 </span><span id="t1o_1024" class="t s8_1024">V_INTR_MASKING </span><span id="t1p_1024" class="t s8_1024">Virtualized masking of INTR interrupts </span>
<span id="t1q_1024" class="t s8_1024">25 </span><span id="t1r_1024" class="t s8_1024">Reserved, SBZ </span><span id="t1s_1024" class="t s8_1024">— </span>
<span id="t1t_1024" class="t s8_1024">30 </span><span id="t1u_1024" class="t s8_1024">x2 AVIC Mode Enable </span><span id="t1v_1024" class="t s8_1024">If set, selects x2AVIC mode. </span>
<span id="t1w_1024" class="t s8_1024">31 </span><span id="t1x_1024" class="t s8_1024">AVIC Enable </span><span id="t1y_1024" class="t s8_1024">If set, enables AVIC </span>
<span id="t1z_1024" class="t s8_1024">39:32 </span><span id="t20_1024" class="t s8_1024">V_INTR_VECTOR </span>
<span id="t21_1024" class="t s8_1024">Vector to use for this interrupt </span>
<span id="t22_1024" class="t s9_1024">3 </span>
<span id="t23_1024" class="t s8_1024">63:40 </span><span id="t24_1024" class="t s8_1024">Reserved, SBZ </span><span id="t25_1024" class="t s8_1024">— </span>
<span id="t26_1024" class="t sa_1024">Note(s): </span>
<span id="t27_1024" class="t sb_1024">1. </span><span id="t28_1024" class="t sb_1024">Bits 3:0 are used for the 4-bit virtual TPR value; bits 7:4 are Reserved, SBZ. </span>
<span id="t29_1024" class="t sb_1024">2. </span><span id="t2a_1024" class="t sb_1024">This value is written back to the VMCB at #VMEXIT. </span>
<span id="t2b_1024" class="t sb_1024">3. </span><span id="t2c_1024" class="t sb_1024">This field is ignored on VMRUN when AVIC is enabled. </span>
<span id="t2d_1024" class="t sc_1024">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
