Section,Stat,Value
SM 11,RegistersReads,0
Device,Cycles,50592
SM 16,SPU Instructions,0
Config.DPU,ReadLatency,15
Config.IMU,DispatchBufferSize,2
SM 1,RegistersWrites,0
SM 16,Cycles,50592
SM 4,SFU Instructions,6400
SM 10,Cycles,50592
SM 0,SFU Instructions,6312
SM 5,BRU Instructions,1216
SM 6,RegistersWrites,0
SM 9,BlockCount,13
SM 13,DPU Instructions,48
Config.IMU,ExecutionLatency,1
SM 16,BRU Instructions,1256
SM 2,LDS Instructions,624
SM 0,Cycles,50592
SM 13,SPU Instructions,0
SM 13,RegistersWrites,0
SM 16,RegistersReads,0
SM 9,RegistersReads,0
Config.DPU,ExecutionBufferSize,15
SM 19,RegistersWrites,0
SM 3,InstructionsPerCycle,0
SM 17,RegistersWrites,0
Config.FrontEnd,DispatchLatency,2
SM 2,IMU Instructions,1032
SM 3,RegistersWrites,0
Config.IMU,ReadBufferSize,1
SM 1,SFU Instructions,6312
Config.BRU,ReadLatency,5
SM 12,BlockCount,13
SM 15,RegistersWrites,0
SM 0,SPU Instructions,0
SM 18,BlockCount,12
SM 0,DPU Instructions,24
SM 15,SPU Instructions,0
SM 18,SFU Instructions,6064
SM 1,IMU Instructions,1032
SM 3,SFU Instructions,6312
SM 18,LDS Instructions,584
SM 7,BlockCount,13
SM 19,InstructionsPerCycle,0
Config.LSU,Width,1
Config.BRU,ReadBufferSize,5
SM 11,InstructionsPerCycle,0
SM 12,LDS Instructions,632
Config.SPU,DispatchBufferSize,2
SM 14,BlockCount,13
SM 12,RegistersReads,0
SM 12,IMU Instructions,1008
SM 17,Cycles,50592
Config.Device,NumSM,20
SM 11,SFU Instructions,6416
SM 19,RegistersReads,0
Config.BRU,DispatchBufferSize,2
SM 3,RegistersReads,0
Config.SM,NumRegisters,65536
SM 9,RegistersWrites,0
SM 14,SPU Instructions,0
SM 15,IMU Instructions,1008
SM 1,SPU Instructions,0
SM 7,InstructionsPerCycle,0
SM 5,DPU Instructions,48
SM 6,Cycles,50592
SM 9,SPU Instructions,0
SM 9,IMU Instructions,976
Config.SPU,ExecutionLatency,1
Config.IMU,WriteBufferSize,1
Config.SFU,DispatchBufferSize,2
SM 0,BRU Instructions,1312
SM 0,RegistersReads,0
SM 12,DPU Instructions,48
SM 15,BRU Instructions,1336
SM 18,BRU Instructions,1256
SM 4,InstructionsPerCycle,0
SM 12,SFU Instructions,6616
SM 14,RegistersReads,0
SM 18,RegistersReads,0
SM 9,SFU Instructions,6416
Config.Device,Frequency,1607
Config.DPU,ExecutionLatency,15
SM 7,DPU Instructions,48
SM 5,SPU Instructions,0
SM 19,DPU Instructions,24
Config.SFU,ReadLatency,1
Config.SPU,ExecutionBufferSize,1
SM 11,DPU Instructions,48
SM 17,LDS Instructions,584
Config.DPU,NumSPULanes,32
SM 17,SFU Instructions,6064
Config.SPU,ReadLatency,1
Config.BRU,ExecutionLatency,5
SM 8,DPU Instructions,48
SM 13,IMU Instructions,1008
SM 11,BlockCount,13
SM 8,RegistersWrites,0
SM 7,RegistersWrites,0
SM 5,RegistersReads,0
SM 10,BRU Instructions,1216
SM 10,LDS Instructions,616
SM 8,RegistersReads,0
SM 13,BlockCount,13
SM 2,RegistersReads,0
SM 5,InstructionsPerCycle,0
SM 16,DPU Instructions,24
Config.SFU,ExecutionBufferSize,1
Config.SM,MaxBlocksPerWarpPool,4
SM 13,BRU Instructions,1336
Config.SFU,ReadBufferSize,1
Config.SFU,ExecutionLatency,1
Config.BRU,ExecutionBufferSize,5
Config.BRU,NumSPULanes,32
Config.IMU,WriteLatency,1
SM 19,Cycles,50592
Config.LSU,ReadLatency,1
SM 9,Cycles,50592
SM 4,SPU Instructions,0
SM 19,SPU Instructions,0
SM 8,Cycles,50592
SM 8,BRU Instructions,1216
SM 8,InstructionsPerCycle,0
SM 10,RegistersReads,0
Device,instructionsPerCycle,0
SM 1,RegistersReads,0
Config.BRU,WriteBufferSize,5
SM 13,SFU Instructions,6616
SM 7,SFU Instructions,6400
SM 7,IMU Instructions,992
SM 6,DPU Instructions,48
SM 14,IMU Instructions,1008
SM 5,BlockCount,13
SM 15,Cycles,50592
SM 16,BlockCount,12
SM 11,SPU Instructions,0
SM 8,SPU Instructions,0
SM 8,LDS Instructions,616
SM 10,DPU Instructions,48
SM 4,BRU Instructions,1216
SM 16,IMU Instructions,984
SM 19,SFU Instructions,6064
Config.DPU,WriteLatency,12
SM 17,BlockCount,12
Config.FrontEnd,FetchBufferSize,10
SM 4,Cycles,50592
SM 8,SFU Instructions,6416
SM 11,RegistersWrites,0
Config.SPU,NumSPULanes,32
SM 1,Cycles,50592
SM 13,LDS Instructions,632
SM 5,Cycles,50592
SM 9,LDS Instructions,616
SM 0,InstructionsPerCycle,0
SM 12,SPU Instructions,0
Config.FrontEnd,MaxInstDispatchedPerType,2
SM 2,BRU Instructions,1312
SM 3,BlockCount,13
SM 5,RegistersWrites,0
SM 9,InstructionsPerCycle,0
SM 2,SPU Instructions,0
SM 11,BRU Instructions,1216
SM 14,RegistersWrites,0
SM 18,SPU Instructions,0
SM 19,IMU Instructions,984
Config.DPU,Width,1
SM 3,IMU Instructions,1032
SM 16,RegistersWrites,0
SM 5,SFU Instructions,6400
SM 14,LDS Instructions,632
Config.IMU,Width,1
SM 16,InstructionsPerCycle,0
SM 6,IMU Instructions,992
SM 4,IMU Instructions,992
SM 10,IMU Instructions,976
SM 11,LDS Instructions,616
SM 14,Cycles,50592
SM 2,Cycles,50592
SM 9,DPU Instructions,48
Config.SM,MaxWarpsPerWarpPool,32
Config.IMU,ReadLatency,1
SM 4,LDS Instructions,616
SM 10,RegistersWrites,0
Config.SFU,WriteBufferSize,1
SM 14,DPU Instructions,48
Config.DPU,WriteBufferSize,12
Config.SPU,WriteBufferSize,1
SM 3,BRU Instructions,1312
Config.LSU,WriteBufferSize,1
SM 4,DPU Instructions,48
SM 14,BRU Instructions,1336
Config.SPU,Width,1
Config.SFU,Width,1
SM 2,SFU Instructions,6312
SM 7,LDS Instructions,616
Config.SFU,NumSPULanes,32
SM 15,DPU Instructions,48
SM 2,InstructionsPerCycle,0
SM 1,InstructionsPerCycle,0
SM 12,InstructionsPerCycle,0
SM 13,RegistersReads,0
SM 8,IMU Instructions,976
SM 12,BRU Instructions,1336
SM 11,IMU Instructions,976
SM 10,BlockCount,13
SM 12,RegistersWrites,0
Config.DPU,ReadBufferSize,15
SM 10,SFU Instructions,6416
SM 3,DPU Instructions,24
Config.FrontEnd,FetchLatency,2
SM 3,SPU Instructions,0
SM 5,IMU Instructions,992
Device,Instructions,0
SM 8,BlockCount,13
SM 15,SFU Instructions,6616
SM 17,SPU Instructions,0
SM 18,IMU Instructions,984
Config.BRU,WriteLatency,5
Config.SPU,WriteLatency,1
SM 18,InstructionsPerCycle,0
SM 0,BlockCount,13
SM 18,Cycles,50592
Config.SM,NumWarpPools,4
SM 1,BlockCount,13
SM 9,BRU Instructions,1216
SM 0,IMU Instructions,1032
SM 1,DPU Instructions,24
SM 2,DPU Instructions,24
SM 6,RegistersReads,0
SM 19,BRU Instructions,1256
SM 6,BRU Instructions,1216
SM 19,BlockCount,12
SM 17,RegistersReads,0
SM 4,RegistersReads,0
SM 4,BlockCount,13
SM 10,SPU Instructions,0
SM 2,BlockCount,13
SM 7,SPU Instructions,0
SM 13,InstructionsPerCycle,0
SM 17,BRU Instructions,1256
Config.LSU,DispatchBufferSize,2
SM 6,SFU Instructions,6400
SM 15,InstructionsPerCycle,0
SM 1,BRU Instructions,1312
SM 15,RegistersReads,0
SM 19,LDS Instructions,584
SM 6,InstructionsPerCycle,0
SM 5,LDS Instructions,616
SM 18,DPU Instructions,24
Config.FrontEnd,DispatchWidth,5
SM 16,LDS Instructions,584
Config.LSU,WriteLatency,1
Config.LSU,ReadBufferSize,1
SM 2,RegistersWrites,0
SM 17,DPU Instructions,24
SM 7,Cycles,50592
SM 3,LDS Instructions,624
Config.BRU,Width,1
SM 4,RegistersWrites,0
SM 1,LDS Instructions,624
SM 6,BlockCount,13
SM 0,LDS Instructions,624
Device,GridCount,0
SM 6,SPU Instructions,0
SM 3,Cycles,50592
SM 6,LDS Instructions,616
SM 10,InstructionsPerCycle,0
SM 7,BRU Instructions,1216
SM 14,SFU Instructions,6616
SM 14,InstructionsPerCycle,0
SM 15,LDS Instructions,632
SM 16,SFU Instructions,6064
SM 17,IMU Instructions,984
SM 15,BlockCount,13
SM 17,InstructionsPerCycle,0
SM 12,Cycles,50592
SM 7,RegistersReads,0
Config.DPU,DispatchBufferSize,2
Config.IMU,ExecutionBufferSize,1
SM 13,Cycles,50592
Config.IMU,NumSPULanes,32
SM 11,Cycles,50592
Config.SPU,ReadBufferSize,1
SM 0,RegistersWrites,0
SM 18,RegistersWrites,0
Config.SFU,WriteLatency,1
