module LFSR (
    input wire clk,
    input wire rst,
    output reg [3:0] out
);

    // Calculate feedback: XOR of out[3] and out[2], then invert
    wire feedback = ~(out[3] ^ out[2]);

    always @(posedge clk) begin
        if (rst) begin
            out <= 4'b0000;
        end else begin
            // Shift left, insert feedback at LSB
            out <= {out[2:0], feedback};
        end
    end

endmodule