EN writeback NULL "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/writeback.vhd" sub00/vhpl16 1457634170
AR busystatusregister behavioral "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/BusyStatusRegister.vhd" sub00/vhpl05 1457479263
EN instruction_fetch NULL "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/instruction_fetch.vhd" sub00/vhpl08 1457634162
AR instruction_fetch behavioral "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/instruction_fetch.vhd" sub00/vhpl09 1457634163
AR masterregister behavioural "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/MasterRegister.vhd" sub00/vhpl21 1457552157
PH microprocessormisc NULL "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/MicroprocessorMisc.vhd" sub00/vhpl00 1457634156
EN rom_vhdl NULL "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/demo_rom.vhd" sub00/vhpl06 1457634160
PB microprocessormisc microprocessormisc "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/MicroprocessorMisc.vhd" sub00/vhpl01 1457634157
AR rom_vhdl bhv "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/demo_rom.vhd" sub00/vhpl07 1457634161
AR register_file behavioural "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/register.vhd" sub00/vhpl03 1457634159
EN memory NULL "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/memory.vhd" sub00/vhpl14 1457634168
EN busystatusregister NULL "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/BusyStatusRegister.vhd" sub00/vhpl04 1457479262
EN register_file NULL "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/register.vhd" sub00/vhpl02 1457634158
EN masterregister NULL "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/MasterRegister.vhd" sub00/vhpl20 1457552156
AR memory behavioral "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/memory.vhd" sub00/vhpl15 1457634169
EN cpu_top_level NULL "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/cpu_top_level.vhd" sub00/vhpl18 1457634172
EN control NULL "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/control.vhd" sub00/vhpl10 1457634164
AR alu behavioral "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/ALU.vhd" sub00/vhpl13 1457634167
AR control behavioral "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/control.vhd" sub00/vhpl11 1457634165
AR cpu_top_level behavioral "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/cpu_top_level.vhd" sub00/vhpl19 1457634173
AR writeback behavioral "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/writeback.vhd" sub00/vhpl17 1457634171
EN alu NULL "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/ALU.vhd" sub00/vhpl12 1457634166
