# Clock Domain Crossing

* [Clock Domain Crossing (CDC) Design & Verification Techniques Using SystemVerilog](https://github.com/gs1293/pdfs/blob/main/design/cdc_1.pdf) | [source](http://www.sunburst-design.com/papers/CummingsSNUG2008Boston_CDC.pdf)
* [Synthesis and Scripting Techniques for Designing Multi-Asynchronous Clock Designs](https://github.com/gs1293/pdfs/blob/main/design/cdc_2.pdf) | [source](http://www.sunburst-design.com/papers/CummingsSNUG2001SJ_AsyncClk.pdf)
* <https://filebox.ece.vt.edu/~athanas/4514/ledadoc/html/pol_cdc.html>
* <https://www.edn.com/synchronizer-techniques-for-multi-clock-domain-socs-fpgas/>
* <https://www.eetimes.com/understanding-clock-domain-crossing-issues/>
* <https://www.verilogpro.com/clock-domain-crossing-part-1/#>

---

![cdc_1](../images/cdc_3.png)

---

![cdc_2](../images/cdc_4.png)

---

![cdc_3](../images/cdc_1.png)

---

![cdc_4](../images/cdc_2.png)
