
EXAMPL_ADE7758.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003374  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08003480  08003480  00004480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034e4  080034e4  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  080034e4  080034e4  000044e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080034ec  080034ec  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034ec  080034ec  000044ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080034f0  080034f0  000044f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080034f4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  2000005c  08003550  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  08003550  000052a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000095e1  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b36  00000000  00000000  0000e666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d0  00000000  00000000  000101a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006be  00000000  00000000  00010a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001792b  00000000  00000000  0001112e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b4af  00000000  00000000  00028a59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008418b  00000000  00000000  00033f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000b8093  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002834  00000000  00000000  000b811c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000ba950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003468 	.word	0x08003468

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003468 	.word	0x08003468

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_UARTEx_RxEventCallback>:
uint8_t tx_data[MAX_BUFFER] = "STM32 !!\r\n";
uint8_t cop_rx_data[MAX_BUFFER];
bool flag_rx;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800015c:	b5b0      	push	{r4, r5, r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
 8000164:	460b      	mov	r3, r1
 8000166:	807b      	strh	r3, [r7, #2]
  if (huart->Instance == USART2)
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4a0b      	ldr	r2, [pc, #44]	@ (800019c <HAL_UARTEx_RxEventCallback+0x40>)
 800016e:	4293      	cmp	r3, r2
 8000170:	d10f      	bne.n	8000192 <HAL_UARTEx_RxEventCallback+0x36>
  {
    flag_rx = true;
 8000172:	4b0b      	ldr	r3, [pc, #44]	@ (80001a0 <HAL_UARTEx_RxEventCallback+0x44>)
 8000174:	2201      	movs	r2, #1
 8000176:	701a      	strb	r2, [r3, #0]
    memcpy(cop_rx_data, rx_data, MAX_BUFFER);
 8000178:	4a0a      	ldr	r2, [pc, #40]	@ (80001a4 <HAL_UARTEx_RxEventCallback+0x48>)
 800017a:	4b0b      	ldr	r3, [pc, #44]	@ (80001a8 <HAL_UARTEx_RxEventCallback+0x4c>)
 800017c:	4614      	mov	r4, r2
 800017e:	461d      	mov	r5, r3
 8000180:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000182:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000184:	682b      	ldr	r3, [r5, #0]
 8000186:	6023      	str	r3, [r4, #0]
    HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, MAX_BUFFER);
 8000188:	2214      	movs	r2, #20
 800018a:	4907      	ldr	r1, [pc, #28]	@ (80001a8 <HAL_UARTEx_RxEventCallback+0x4c>)
 800018c:	4807      	ldr	r0, [pc, #28]	@ (80001ac <HAL_UARTEx_RxEventCallback+0x50>)
 800018e:	f001 fe89 	bl	8001ea4 <HAL_UARTEx_ReceiveToIdle_IT>
  }
}
 8000192:	bf00      	nop
 8000194:	3708      	adds	r7, #8
 8000196:	46bd      	mov	sp, r7
 8000198:	bdb0      	pop	{r4, r5, r7, pc}
 800019a:	bf00      	nop
 800019c:	40004400 	.word	0x40004400
 80001a0:	2000014c 	.word	0x2000014c
 80001a4:	20000138 	.word	0x20000138
 80001a8:	20000124 	.word	0x20000124
 80001ac:	200000d0 	.word	0x200000d0

080001b0 <numberToString>:

int stringToNumber(const char *str) {
    return atoi(str); // Hàm atoi có sẵn trong thư viện stdlib.h
}

void numberToString(int num, char *str) {
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
 80001b8:	6039      	str	r1, [r7, #0]
    sprintf(str, "%d", num); // Hàm sprintf để chuyển số thành chuỗi
 80001ba:	687a      	ldr	r2, [r7, #4]
 80001bc:	4903      	ldr	r1, [pc, #12]	@ (80001cc <numberToString+0x1c>)
 80001be:	6838      	ldr	r0, [r7, #0]
 80001c0:	f002 fca2 	bl	8002b08 <siprintf>
}
 80001c4:	bf00      	nop
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	08003480 	.word	0x08003480

080001d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b084      	sub	sp, #16
 80001d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d6:	f000 fad5 	bl	8000784 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001da:	f000 f88d 	bl	80002f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001de:	f000 f927 	bl	8000430 <MX_GPIO_Init>
  MX_SPI1_Init();
 80001e2:	f000 f8c5 	bl	8000370 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80001e6:	f000 f8f9 	bl	80003dc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, MAX_BUFFER);
 80001ea:	2214      	movs	r2, #20
 80001ec:	493b      	ldr	r1, [pc, #236]	@ (80002dc <main+0x10c>)
 80001ee:	483c      	ldr	r0, [pc, #240]	@ (80002e0 <main+0x110>)
 80001f0:	f001 fe58 	bl	8001ea4 <HAL_UARTEx_ReceiveToIdle_IT>
  ADE7758_Init(&ade7758_1, &hspi1, GPIOB, GPIO_PIN_0);
 80001f4:	2301      	movs	r3, #1
 80001f6:	4a3b      	ldr	r2, [pc, #236]	@ (80002e4 <main+0x114>)
 80001f8:	493b      	ldr	r1, [pc, #236]	@ (80002e8 <main+0x118>)
 80001fa:	483c      	ldr	r0, [pc, #240]	@ (80002ec <main+0x11c>)
 80001fc:	f002 fc18 	bl	8002a30 <ADE7758_Init>

  ADE7758_Write(&ade7758_1, 0x05, SAGCYC, 1);
 8000200:	2301      	movs	r3, #1
 8000202:	221d      	movs	r2, #29
 8000204:	2105      	movs	r1, #5
 8000206:	4839      	ldr	r0, [pc, #228]	@ (80002ec <main+0x11c>)
 8000208:	f002 fc27 	bl	8002a5a <ADE7758_Write>
  ADE7758_Write(&ade7758_1, 0x30, SAGLVL, 1);
 800020c:	2301      	movs	r3, #1
 800020e:	221e      	movs	r2, #30
 8000210:	2130      	movs	r1, #48	@ 0x30
 8000212:	4836      	ldr	r0, [pc, #216]	@ (80002ec <main+0x11c>)
 8000214:	f002 fc21 	bl	8002a5a <ADE7758_Write>
  ADE7758_Write(&ade7758_1, 0x1C0, MASK, 3);
 8000218:	2303      	movs	r3, #3
 800021a:	2218      	movs	r2, #24
 800021c:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8000220:	4832      	ldr	r0, [pc, #200]	@ (80002ec <main+0x11c>)
 8000222:	f002 fc1a 	bl	8002a5a <ADE7758_Write>
  ADE7758_Write(&ade7758_1, 0x40, LCYCMODE, 1);
 8000226:	2301      	movs	r3, #1
 8000228:	2217      	movs	r2, #23
 800022a:	2140      	movs	r1, #64	@ 0x40
 800022c:	482f      	ldr	r0, [pc, #188]	@ (80002ec <main+0x11c>)
 800022e:	f002 fc14 	bl	8002a5a <ADE7758_Write>
  ADE7758_Write(&ade7758_1, 0x9C, COMPMODE, 1);
 8000232:	2301      	movs	r3, #1
 8000234:	2216      	movs	r2, #22
 8000236:	219c      	movs	r1, #156	@ 0x9c
 8000238:	482c      	ldr	r0, [pc, #176]	@ (80002ec <main+0x11c>)
 800023a:	f002 fc0e 	bl	8002a5a <ADE7758_Write>

  ADE7758_Write(&ade7758_1, 0xF8, AVRMSOS, 2);
 800023e:	2302      	movs	r3, #2
 8000240:	2233      	movs	r2, #51	@ 0x33
 8000242:	21f8      	movs	r1, #248	@ 0xf8
 8000244:	4829      	ldr	r0, [pc, #164]	@ (80002ec <main+0x11c>)
 8000246:	f002 fc08 	bl	8002a5a <ADE7758_Write>
  ADE7758_Write(&ade7758_1, 0x19, AIRMSOS, 2);
 800024a:	2302      	movs	r3, #2
 800024c:	2236      	movs	r2, #54	@ 0x36
 800024e:	2119      	movs	r1, #25
 8000250:	4826      	ldr	r0, [pc, #152]	@ (80002ec <main+0x11c>)
 8000252:	f002 fc02 	bl	8002a5a <ADE7758_Write>
  ADE7758_Write(&ade7758_1, 0x04, AWG, 2);
 8000256:	2302      	movs	r3, #2
 8000258:	222a      	movs	r2, #42	@ 0x2a
 800025a:	2104      	movs	r1, #4
 800025c:	4823      	ldr	r0, [pc, #140]	@ (80002ec <main+0x11c>)
 800025e:	f002 fbfc 	bl	8002a5a <ADE7758_Write>
  ADE7758_Write(&ade7758_1, 0x04, AVAG, 2);
 8000262:	2302      	movs	r3, #2
 8000264:	2230      	movs	r2, #48	@ 0x30
 8000266:	2104      	movs	r1, #4
 8000268:	4820      	ldr	r0, [pc, #128]	@ (80002ec <main+0x11c>)
 800026a:	f002 fbf6 	bl	8002a5a <ADE7758_Write>
  ADE7758_Write(&ade7758_1, 0xF6, APHCAL, 2);
 800026e:	2302      	movs	r3, #2
 8000270:	223f      	movs	r2, #63	@ 0x3f
 8000272:	21f6      	movs	r1, #246	@ 0xf6
 8000274:	481d      	ldr	r0, [pc, #116]	@ (80002ec <main+0x11c>)
 8000276:	f002 fbf0 	bl	8002a5a <ADE7758_Write>
  ADE7758_Write(&ade7758_1, 0xF8, AWAITOS, 2);
 800027a:	2302      	movs	r3, #2
 800027c:	2239      	movs	r2, #57	@ 0x39
 800027e:	21f8      	movs	r1, #248	@ 0xf8
 8000280:	481a      	ldr	r0, [pc, #104]	@ (80002ec <main+0x11c>)
 8000282:	f002 fbea 	bl	8002a5a <ADE7758_Write>
  ADE7758_Write(&ade7758_1, 0xF8, AVAROS, 2);
 8000286:	2302      	movs	r3, #2
 8000288:	223c      	movs	r2, #60	@ 0x3c
 800028a:	21f8      	movs	r1, #248	@ 0xf8
 800028c:	4817      	ldr	r0, [pc, #92]	@ (80002ec <main+0x11c>)
 800028e:	f002 fbe4 	bl	8002a5a <ADE7758_Write>
    // printf("Gia Tri Cong Suat Phan Khang: %d \n\r", (int32_t)ADE7758_Read(&ade7758_1, AVARHR, 2));
    // printf("Gia Tri Cong Suat Toan Phan ADC: %d \n\r", (int32_t)ADE7758_Read(&ade7758_1, AVAHR, 2));
    /*END 2*/

    //SEND DATA RESPONED
    if (flag_rx)
 8000292:	4b17      	ldr	r3, [pc, #92]	@ (80002f0 <main+0x120>)
 8000294:	781b      	ldrb	r3, [r3, #0]
 8000296:	2b00      	cmp	r3, #0
 8000298:	d0fb      	beq.n	8000292 <main+0xc2>
    {
      /* code */
      flag_rx = false;
 800029a:	4b15      	ldr	r3, [pc, #84]	@ (80002f0 <main+0x120>)
 800029c:	2200      	movs	r2, #0
 800029e:	701a      	strb	r2, [r3, #0]
      char tx_char[10];
      uint8_t num = strlen(cop_rx_data);
 80002a0:	4814      	ldr	r0, [pc, #80]	@ (80002f4 <main+0x124>)
 80002a2:	f7ff ff53 	bl	800014c <strlen>
 80002a6:	4603      	mov	r3, r0
 80002a8:	73fb      	strb	r3, [r7, #15]
      numberToString(num, tx_char);
 80002aa:	7bfb      	ldrb	r3, [r7, #15]
 80002ac:	1d3a      	adds	r2, r7, #4
 80002ae:	4611      	mov	r1, r2
 80002b0:	4618      	mov	r0, r3
 80002b2:	f7ff ff7d 	bl	80001b0 <numberToString>
       HAL_UART_Transmit(&huart2, tx_char, strlen(tx_char), 1000);
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	4618      	mov	r0, r3
 80002ba:	f7ff ff47 	bl	800014c <strlen>
 80002be:	4603      	mov	r3, r0
 80002c0:	b29a      	uxth	r2, r3
 80002c2:	1d39      	adds	r1, r7, #4
 80002c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80002c8:	4805      	ldr	r0, [pc, #20]	@ (80002e0 <main+0x110>)
 80002ca:	f001 fd60 	bl	8001d8e <HAL_UART_Transmit>
//      printf("abc");
      memset(rx_data, 0, MAX_BUFFER);
 80002ce:	2214      	movs	r2, #20
 80002d0:	2100      	movs	r1, #0
 80002d2:	4802      	ldr	r0, [pc, #8]	@ (80002dc <main+0x10c>)
 80002d4:	f002 fc38 	bl	8002b48 <memset>
    if (flag_rx)
 80002d8:	e7db      	b.n	8000292 <main+0xc2>
 80002da:	bf00      	nop
 80002dc:	20000124 	.word	0x20000124
 80002e0:	200000d0 	.word	0x200000d0
 80002e4:	40010c00 	.word	0x40010c00
 80002e8:	20000078 	.word	0x20000078
 80002ec:	20000118 	.word	0x20000118
 80002f0:	2000014c 	.word	0x2000014c
 80002f4:	20000138 	.word	0x20000138

080002f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b090      	sub	sp, #64	@ 0x40
 80002fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002fe:	f107 0318 	add.w	r3, r7, #24
 8000302:	2228      	movs	r2, #40	@ 0x28
 8000304:	2100      	movs	r1, #0
 8000306:	4618      	mov	r0, r3
 8000308:	f002 fc1e 	bl	8002b48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800030c:	1d3b      	adds	r3, r7, #4
 800030e:	2200      	movs	r2, #0
 8000310:	601a      	str	r2, [r3, #0]
 8000312:	605a      	str	r2, [r3, #4]
 8000314:	609a      	str	r2, [r3, #8]
 8000316:	60da      	str	r2, [r3, #12]
 8000318:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800031a:	2302      	movs	r3, #2
 800031c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800031e:	2301      	movs	r3, #1
 8000320:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000322:	2310      	movs	r3, #16
 8000324:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000326:	2300      	movs	r3, #0
 8000328:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032a:	f107 0318 	add.w	r3, r7, #24
 800032e:	4618      	mov	r0, r3
 8000330:	f000 fde6 	bl	8000f00 <HAL_RCC_OscConfig>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800033a:	f000 f8b7 	bl	80004ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800033e:	230f      	movs	r3, #15
 8000340:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000342:	2300      	movs	r3, #0
 8000344:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000346:	2300      	movs	r3, #0
 8000348:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800034a:	2300      	movs	r3, #0
 800034c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800034e:	2300      	movs	r3, #0
 8000350:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000352:	1d3b      	adds	r3, r7, #4
 8000354:	2100      	movs	r1, #0
 8000356:	4618      	mov	r0, r3
 8000358:	f001 f854 	bl	8001404 <HAL_RCC_ClockConfig>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000362:	f000 f8a3 	bl	80004ac <Error_Handler>
  }
}
 8000366:	bf00      	nop
 8000368:	3740      	adds	r7, #64	@ 0x40
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}
	...

08000370 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000374:	4b17      	ldr	r3, [pc, #92]	@ (80003d4 <MX_SPI1_Init+0x64>)
 8000376:	4a18      	ldr	r2, [pc, #96]	@ (80003d8 <MX_SPI1_Init+0x68>)
 8000378:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800037a:	4b16      	ldr	r3, [pc, #88]	@ (80003d4 <MX_SPI1_Init+0x64>)
 800037c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000380:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000382:	4b14      	ldr	r3, [pc, #80]	@ (80003d4 <MX_SPI1_Init+0x64>)
 8000384:	2200      	movs	r2, #0
 8000386:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000388:	4b12      	ldr	r3, [pc, #72]	@ (80003d4 <MX_SPI1_Init+0x64>)
 800038a:	2200      	movs	r2, #0
 800038c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800038e:	4b11      	ldr	r3, [pc, #68]	@ (80003d4 <MX_SPI1_Init+0x64>)
 8000390:	2200      	movs	r2, #0
 8000392:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000394:	4b0f      	ldr	r3, [pc, #60]	@ (80003d4 <MX_SPI1_Init+0x64>)
 8000396:	2201      	movs	r2, #1
 8000398:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800039a:	4b0e      	ldr	r3, [pc, #56]	@ (80003d4 <MX_SPI1_Init+0x64>)
 800039c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80003a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80003a2:	4b0c      	ldr	r3, [pc, #48]	@ (80003d4 <MX_SPI1_Init+0x64>)
 80003a4:	2228      	movs	r2, #40	@ 0x28
 80003a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003a8:	4b0a      	ldr	r3, [pc, #40]	@ (80003d4 <MX_SPI1_Init+0x64>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003ae:	4b09      	ldr	r3, [pc, #36]	@ (80003d4 <MX_SPI1_Init+0x64>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003b4:	4b07      	ldr	r3, [pc, #28]	@ (80003d4 <MX_SPI1_Init+0x64>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80003ba:	4b06      	ldr	r3, [pc, #24]	@ (80003d4 <MX_SPI1_Init+0x64>)
 80003bc:	220a      	movs	r2, #10
 80003be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003c0:	4804      	ldr	r0, [pc, #16]	@ (80003d4 <MX_SPI1_Init+0x64>)
 80003c2:	f001 f9ad 	bl	8001720 <HAL_SPI_Init>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d001      	beq.n	80003d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80003cc:	f000 f86e 	bl	80004ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80003d0:	bf00      	nop
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	20000078 	.word	0x20000078
 80003d8:	40013000 	.word	0x40013000

080003dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003e0:	4b11      	ldr	r3, [pc, #68]	@ (8000428 <MX_USART2_UART_Init+0x4c>)
 80003e2:	4a12      	ldr	r2, [pc, #72]	@ (800042c <MX_USART2_UART_Init+0x50>)
 80003e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003e6:	4b10      	ldr	r3, [pc, #64]	@ (8000428 <MX_USART2_UART_Init+0x4c>)
 80003e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000428 <MX_USART2_UART_Init+0x4c>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000428 <MX_USART2_UART_Init+0x4c>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_USART2_UART_Init+0x4c>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000400:	4b09      	ldr	r3, [pc, #36]	@ (8000428 <MX_USART2_UART_Init+0x4c>)
 8000402:	220c      	movs	r2, #12
 8000404:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000406:	4b08      	ldr	r3, [pc, #32]	@ (8000428 <MX_USART2_UART_Init+0x4c>)
 8000408:	2200      	movs	r2, #0
 800040a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800040c:	4b06      	ldr	r3, [pc, #24]	@ (8000428 <MX_USART2_UART_Init+0x4c>)
 800040e:	2200      	movs	r2, #0
 8000410:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000412:	4805      	ldr	r0, [pc, #20]	@ (8000428 <MX_USART2_UART_Init+0x4c>)
 8000414:	f001 fc6b 	bl	8001cee <HAL_UART_Init>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800041e:	f000 f845 	bl	80004ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000422:	bf00      	nop
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	200000d0 	.word	0x200000d0
 800042c:	40004400 	.word	0x40004400

08000430 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b086      	sub	sp, #24
 8000434:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000436:	f107 0308 	add.w	r3, r7, #8
 800043a:	2200      	movs	r2, #0
 800043c:	601a      	str	r2, [r3, #0]
 800043e:	605a      	str	r2, [r3, #4]
 8000440:	609a      	str	r2, [r3, #8]
 8000442:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000444:	4b17      	ldr	r3, [pc, #92]	@ (80004a4 <MX_GPIO_Init+0x74>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	4a16      	ldr	r2, [pc, #88]	@ (80004a4 <MX_GPIO_Init+0x74>)
 800044a:	f043 0304 	orr.w	r3, r3, #4
 800044e:	6193      	str	r3, [r2, #24]
 8000450:	4b14      	ldr	r3, [pc, #80]	@ (80004a4 <MX_GPIO_Init+0x74>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	f003 0304 	and.w	r3, r3, #4
 8000458:	607b      	str	r3, [r7, #4]
 800045a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800045c:	4b11      	ldr	r3, [pc, #68]	@ (80004a4 <MX_GPIO_Init+0x74>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	4a10      	ldr	r2, [pc, #64]	@ (80004a4 <MX_GPIO_Init+0x74>)
 8000462:	f043 0308 	orr.w	r3, r3, #8
 8000466:	6193      	str	r3, [r2, #24]
 8000468:	4b0e      	ldr	r3, [pc, #56]	@ (80004a4 <MX_GPIO_Init+0x74>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	f003 0308 	and.w	r3, r3, #8
 8000470:	603b      	str	r3, [r7, #0]
 8000472:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000474:	2200      	movs	r2, #0
 8000476:	2101      	movs	r1, #1
 8000478:	480b      	ldr	r0, [pc, #44]	@ (80004a8 <MX_GPIO_Init+0x78>)
 800047a:	f000 fd29 	bl	8000ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800047e:	2301      	movs	r3, #1
 8000480:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000482:	2311      	movs	r3, #17
 8000484:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000486:	2300      	movs	r3, #0
 8000488:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800048a:	2302      	movs	r3, #2
 800048c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800048e:	f107 0308 	add.w	r3, r7, #8
 8000492:	4619      	mov	r1, r3
 8000494:	4804      	ldr	r0, [pc, #16]	@ (80004a8 <MX_GPIO_Init+0x78>)
 8000496:	f000 fb97 	bl	8000bc8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800049a:	bf00      	nop
 800049c:	3718      	adds	r7, #24
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	40021000 	.word	0x40021000
 80004a8:	40010c00 	.word	0x40010c00

080004ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004b0:	b672      	cpsid	i
}
 80004b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004b4:	bf00      	nop
 80004b6:	e7fd      	b.n	80004b4 <Error_Handler+0x8>

080004b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b085      	sub	sp, #20
 80004bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004be:	4b15      	ldr	r3, [pc, #84]	@ (8000514 <HAL_MspInit+0x5c>)
 80004c0:	699b      	ldr	r3, [r3, #24]
 80004c2:	4a14      	ldr	r2, [pc, #80]	@ (8000514 <HAL_MspInit+0x5c>)
 80004c4:	f043 0301 	orr.w	r3, r3, #1
 80004c8:	6193      	str	r3, [r2, #24]
 80004ca:	4b12      	ldr	r3, [pc, #72]	@ (8000514 <HAL_MspInit+0x5c>)
 80004cc:	699b      	ldr	r3, [r3, #24]
 80004ce:	f003 0301 	and.w	r3, r3, #1
 80004d2:	60bb      	str	r3, [r7, #8]
 80004d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000514 <HAL_MspInit+0x5c>)
 80004d8:	69db      	ldr	r3, [r3, #28]
 80004da:	4a0e      	ldr	r2, [pc, #56]	@ (8000514 <HAL_MspInit+0x5c>)
 80004dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004e0:	61d3      	str	r3, [r2, #28]
 80004e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000514 <HAL_MspInit+0x5c>)
 80004e4:	69db      	ldr	r3, [r3, #28]
 80004e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000518 <HAL_MspInit+0x60>)
 80004f0:	685b      	ldr	r3, [r3, #4]
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	4a04      	ldr	r2, [pc, #16]	@ (8000518 <HAL_MspInit+0x60>)
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800050a:	bf00      	nop
 800050c:	3714      	adds	r7, #20
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr
 8000514:	40021000 	.word	0x40021000
 8000518:	40010000 	.word	0x40010000

0800051c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b088      	sub	sp, #32
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000524:	f107 0310 	add.w	r3, r7, #16
 8000528:	2200      	movs	r2, #0
 800052a:	601a      	str	r2, [r3, #0]
 800052c:	605a      	str	r2, [r3, #4]
 800052e:	609a      	str	r2, [r3, #8]
 8000530:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a1b      	ldr	r2, [pc, #108]	@ (80005a4 <HAL_SPI_MspInit+0x88>)
 8000538:	4293      	cmp	r3, r2
 800053a:	d12f      	bne.n	800059c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800053c:	4b1a      	ldr	r3, [pc, #104]	@ (80005a8 <HAL_SPI_MspInit+0x8c>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	4a19      	ldr	r2, [pc, #100]	@ (80005a8 <HAL_SPI_MspInit+0x8c>)
 8000542:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000546:	6193      	str	r3, [r2, #24]
 8000548:	4b17      	ldr	r3, [pc, #92]	@ (80005a8 <HAL_SPI_MspInit+0x8c>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000550:	60fb      	str	r3, [r7, #12]
 8000552:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000554:	4b14      	ldr	r3, [pc, #80]	@ (80005a8 <HAL_SPI_MspInit+0x8c>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	4a13      	ldr	r2, [pc, #76]	@ (80005a8 <HAL_SPI_MspInit+0x8c>)
 800055a:	f043 0304 	orr.w	r3, r3, #4
 800055e:	6193      	str	r3, [r2, #24]
 8000560:	4b11      	ldr	r3, [pc, #68]	@ (80005a8 <HAL_SPI_MspInit+0x8c>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	f003 0304 	and.w	r3, r3, #4
 8000568:	60bb      	str	r3, [r7, #8]
 800056a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800056c:	23a0      	movs	r3, #160	@ 0xa0
 800056e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000570:	2302      	movs	r3, #2
 8000572:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000574:	2303      	movs	r3, #3
 8000576:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000578:	f107 0310 	add.w	r3, r7, #16
 800057c:	4619      	mov	r1, r3
 800057e:	480b      	ldr	r0, [pc, #44]	@ (80005ac <HAL_SPI_MspInit+0x90>)
 8000580:	f000 fb22 	bl	8000bc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000584:	2340      	movs	r3, #64	@ 0x40
 8000586:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000588:	2300      	movs	r3, #0
 800058a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058c:	2300      	movs	r3, #0
 800058e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000590:	f107 0310 	add.w	r3, r7, #16
 8000594:	4619      	mov	r1, r3
 8000596:	4805      	ldr	r0, [pc, #20]	@ (80005ac <HAL_SPI_MspInit+0x90>)
 8000598:	f000 fb16 	bl	8000bc8 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800059c:	bf00      	nop
 800059e:	3720      	adds	r7, #32
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	40013000 	.word	0x40013000
 80005a8:	40021000 	.word	0x40021000
 80005ac:	40010800 	.word	0x40010800

080005b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b088      	sub	sp, #32
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b8:	f107 0310 	add.w	r3, r7, #16
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4a1f      	ldr	r2, [pc, #124]	@ (8000648 <HAL_UART_MspInit+0x98>)
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d137      	bne.n	8000640 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005d0:	4b1e      	ldr	r3, [pc, #120]	@ (800064c <HAL_UART_MspInit+0x9c>)
 80005d2:	69db      	ldr	r3, [r3, #28]
 80005d4:	4a1d      	ldr	r2, [pc, #116]	@ (800064c <HAL_UART_MspInit+0x9c>)
 80005d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005da:	61d3      	str	r3, [r2, #28]
 80005dc:	4b1b      	ldr	r3, [pc, #108]	@ (800064c <HAL_UART_MspInit+0x9c>)
 80005de:	69db      	ldr	r3, [r3, #28]
 80005e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005e4:	60fb      	str	r3, [r7, #12]
 80005e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e8:	4b18      	ldr	r3, [pc, #96]	@ (800064c <HAL_UART_MspInit+0x9c>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	4a17      	ldr	r2, [pc, #92]	@ (800064c <HAL_UART_MspInit+0x9c>)
 80005ee:	f043 0304 	orr.w	r3, r3, #4
 80005f2:	6193      	str	r3, [r2, #24]
 80005f4:	4b15      	ldr	r3, [pc, #84]	@ (800064c <HAL_UART_MspInit+0x9c>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	f003 0304 	and.w	r3, r3, #4
 80005fc:	60bb      	str	r3, [r7, #8]
 80005fe:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000600:	2304      	movs	r3, #4
 8000602:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000604:	2302      	movs	r3, #2
 8000606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000608:	2303      	movs	r3, #3
 800060a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060c:	f107 0310 	add.w	r3, r7, #16
 8000610:	4619      	mov	r1, r3
 8000612:	480f      	ldr	r0, [pc, #60]	@ (8000650 <HAL_UART_MspInit+0xa0>)
 8000614:	f000 fad8 	bl	8000bc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000618:	2308      	movs	r3, #8
 800061a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000620:	2300      	movs	r3, #0
 8000622:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000624:	f107 0310 	add.w	r3, r7, #16
 8000628:	4619      	mov	r1, r3
 800062a:	4809      	ldr	r0, [pc, #36]	@ (8000650 <HAL_UART_MspInit+0xa0>)
 800062c:	f000 facc 	bl	8000bc8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000630:	2200      	movs	r2, #0
 8000632:	2100      	movs	r1, #0
 8000634:	2026      	movs	r0, #38	@ 0x26
 8000636:	f000 f9de 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800063a:	2026      	movs	r0, #38	@ 0x26
 800063c:	f000 f9f7 	bl	8000a2e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000640:	bf00      	nop
 8000642:	3720      	adds	r7, #32
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40004400 	.word	0x40004400
 800064c:	40021000 	.word	0x40021000
 8000650:	40010800 	.word	0x40010800

08000654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000658:	bf00      	nop
 800065a:	e7fd      	b.n	8000658 <NMI_Handler+0x4>

0800065c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000660:	bf00      	nop
 8000662:	e7fd      	b.n	8000660 <HardFault_Handler+0x4>

08000664 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000668:	bf00      	nop
 800066a:	e7fd      	b.n	8000668 <MemManage_Handler+0x4>

0800066c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000670:	bf00      	nop
 8000672:	e7fd      	b.n	8000670 <BusFault_Handler+0x4>

08000674 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000678:	bf00      	nop
 800067a:	e7fd      	b.n	8000678 <UsageFault_Handler+0x4>

0800067c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000680:	bf00      	nop
 8000682:	46bd      	mov	sp, r7
 8000684:	bc80      	pop	{r7}
 8000686:	4770      	bx	lr

08000688 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800068c:	bf00      	nop
 800068e:	46bd      	mov	sp, r7
 8000690:	bc80      	pop	{r7}
 8000692:	4770      	bx	lr

08000694 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	bc80      	pop	{r7}
 800069e:	4770      	bx	lr

080006a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006a4:	f000 f8b4 	bl	8000810 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a8:	bf00      	nop
 80006aa:	bd80      	pop	{r7, pc}

080006ac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80006b0:	4802      	ldr	r0, [pc, #8]	@ (80006bc <USART2_IRQHandler+0x10>)
 80006b2:	f001 fc55 	bl	8001f60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	200000d0 	.word	0x200000d0

080006c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b086      	sub	sp, #24
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006c8:	4a14      	ldr	r2, [pc, #80]	@ (800071c <_sbrk+0x5c>)
 80006ca:	4b15      	ldr	r3, [pc, #84]	@ (8000720 <_sbrk+0x60>)
 80006cc:	1ad3      	subs	r3, r2, r3
 80006ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006d4:	4b13      	ldr	r3, [pc, #76]	@ (8000724 <_sbrk+0x64>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d102      	bne.n	80006e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006dc:	4b11      	ldr	r3, [pc, #68]	@ (8000724 <_sbrk+0x64>)
 80006de:	4a12      	ldr	r2, [pc, #72]	@ (8000728 <_sbrk+0x68>)
 80006e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006e2:	4b10      	ldr	r3, [pc, #64]	@ (8000724 <_sbrk+0x64>)
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4413      	add	r3, r2
 80006ea:	693a      	ldr	r2, [r7, #16]
 80006ec:	429a      	cmp	r2, r3
 80006ee:	d207      	bcs.n	8000700 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006f0:	f002 fa32 	bl	8002b58 <__errno>
 80006f4:	4603      	mov	r3, r0
 80006f6:	220c      	movs	r2, #12
 80006f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006fa:	f04f 33ff 	mov.w	r3, #4294967295
 80006fe:	e009      	b.n	8000714 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000700:	4b08      	ldr	r3, [pc, #32]	@ (8000724 <_sbrk+0x64>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000706:	4b07      	ldr	r3, [pc, #28]	@ (8000724 <_sbrk+0x64>)
 8000708:	681a      	ldr	r2, [r3, #0]
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	4413      	add	r3, r2
 800070e:	4a05      	ldr	r2, [pc, #20]	@ (8000724 <_sbrk+0x64>)
 8000710:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000712:	68fb      	ldr	r3, [r7, #12]
}
 8000714:	4618      	mov	r0, r3
 8000716:	3718      	adds	r7, #24
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	20005000 	.word	0x20005000
 8000720:	00000400 	.word	0x00000400
 8000724:	20000150 	.word	0x20000150
 8000728:	200002a0 	.word	0x200002a0

0800072c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000730:	bf00      	nop
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr

08000738 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000738:	f7ff fff8 	bl	800072c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800073c:	480b      	ldr	r0, [pc, #44]	@ (800076c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800073e:	490c      	ldr	r1, [pc, #48]	@ (8000770 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000740:	4a0c      	ldr	r2, [pc, #48]	@ (8000774 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000742:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000744:	e002      	b.n	800074c <LoopCopyDataInit>

08000746 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000746:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000748:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800074a:	3304      	adds	r3, #4

0800074c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800074c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800074e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000750:	d3f9      	bcc.n	8000746 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000752:	4a09      	ldr	r2, [pc, #36]	@ (8000778 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000754:	4c09      	ldr	r4, [pc, #36]	@ (800077c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000756:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000758:	e001      	b.n	800075e <LoopFillZerobss>

0800075a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800075a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800075c:	3204      	adds	r2, #4

0800075e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800075e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000760:	d3fb      	bcc.n	800075a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000762:	f002 f9ff 	bl	8002b64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000766:	f7ff fd33 	bl	80001d0 <main>
  bx lr
 800076a:	4770      	bx	lr
  ldr r0, =_sdata
 800076c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000770:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000774:	080034f4 	.word	0x080034f4
  ldr r2, =_sbss
 8000778:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800077c:	200002a0 	.word	0x200002a0

08000780 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000780:	e7fe      	b.n	8000780 <ADC1_2_IRQHandler>
	...

08000784 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000788:	4b08      	ldr	r3, [pc, #32]	@ (80007ac <HAL_Init+0x28>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a07      	ldr	r2, [pc, #28]	@ (80007ac <HAL_Init+0x28>)
 800078e:	f043 0310 	orr.w	r3, r3, #16
 8000792:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000794:	2003      	movs	r0, #3
 8000796:	f000 f923 	bl	80009e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800079a:	200f      	movs	r0, #15
 800079c:	f000 f808 	bl	80007b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007a0:	f7ff fe8a 	bl	80004b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007a4:	2300      	movs	r3, #0
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	40022000 	.word	0x40022000

080007b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007b8:	4b12      	ldr	r3, [pc, #72]	@ (8000804 <HAL_InitTick+0x54>)
 80007ba:	681a      	ldr	r2, [r3, #0]
 80007bc:	4b12      	ldr	r3, [pc, #72]	@ (8000808 <HAL_InitTick+0x58>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	4619      	mov	r1, r3
 80007c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ce:	4618      	mov	r0, r3
 80007d0:	f000 f93b 	bl	8000a4a <HAL_SYSTICK_Config>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007da:	2301      	movs	r3, #1
 80007dc:	e00e      	b.n	80007fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2b0f      	cmp	r3, #15
 80007e2:	d80a      	bhi.n	80007fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007e4:	2200      	movs	r2, #0
 80007e6:	6879      	ldr	r1, [r7, #4]
 80007e8:	f04f 30ff 	mov.w	r0, #4294967295
 80007ec:	f000 f903 	bl	80009f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007f0:	4a06      	ldr	r2, [pc, #24]	@ (800080c <HAL_InitTick+0x5c>)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007f6:	2300      	movs	r3, #0
 80007f8:	e000      	b.n	80007fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007fa:	2301      	movs	r3, #1
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3708      	adds	r7, #8
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000000 	.word	0x20000000
 8000808:	20000008 	.word	0x20000008
 800080c:	20000004 	.word	0x20000004

08000810 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000814:	4b05      	ldr	r3, [pc, #20]	@ (800082c <HAL_IncTick+0x1c>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	461a      	mov	r2, r3
 800081a:	4b05      	ldr	r3, [pc, #20]	@ (8000830 <HAL_IncTick+0x20>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4413      	add	r3, r2
 8000820:	4a03      	ldr	r2, [pc, #12]	@ (8000830 <HAL_IncTick+0x20>)
 8000822:	6013      	str	r3, [r2, #0]
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr
 800082c:	20000008 	.word	0x20000008
 8000830:	20000154 	.word	0x20000154

08000834 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  return uwTick;
 8000838:	4b02      	ldr	r3, [pc, #8]	@ (8000844 <HAL_GetTick+0x10>)
 800083a:	681b      	ldr	r3, [r3, #0]
}
 800083c:	4618      	mov	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	bc80      	pop	{r7}
 8000842:	4770      	bx	lr
 8000844:	20000154 	.word	0x20000154

08000848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f003 0307 	and.w	r3, r3, #7
 8000856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000858:	4b0c      	ldr	r3, [pc, #48]	@ (800088c <__NVIC_SetPriorityGrouping+0x44>)
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800085e:	68ba      	ldr	r2, [r7, #8]
 8000860:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000864:	4013      	ands	r3, r2
 8000866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000870:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000874:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800087a:	4a04      	ldr	r2, [pc, #16]	@ (800088c <__NVIC_SetPriorityGrouping+0x44>)
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	60d3      	str	r3, [r2, #12]
}
 8000880:	bf00      	nop
 8000882:	3714      	adds	r7, #20
 8000884:	46bd      	mov	sp, r7
 8000886:	bc80      	pop	{r7}
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000894:	4b04      	ldr	r3, [pc, #16]	@ (80008a8 <__NVIC_GetPriorityGrouping+0x18>)
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	0a1b      	lsrs	r3, r3, #8
 800089a:	f003 0307 	and.w	r3, r3, #7
}
 800089e:	4618      	mov	r0, r3
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bc80      	pop	{r7}
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	e000ed00 	.word	0xe000ed00

080008ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	db0b      	blt.n	80008d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	f003 021f 	and.w	r2, r3, #31
 80008c4:	4906      	ldr	r1, [pc, #24]	@ (80008e0 <__NVIC_EnableIRQ+0x34>)
 80008c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ca:	095b      	lsrs	r3, r3, #5
 80008cc:	2001      	movs	r0, #1
 80008ce:	fa00 f202 	lsl.w	r2, r0, r2
 80008d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008d6:	bf00      	nop
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	bc80      	pop	{r7}
 80008de:	4770      	bx	lr
 80008e0:	e000e100 	.word	0xe000e100

080008e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	4603      	mov	r3, r0
 80008ec:	6039      	str	r1, [r7, #0]
 80008ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	db0a      	blt.n	800090e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	b2da      	uxtb	r2, r3
 80008fc:	490c      	ldr	r1, [pc, #48]	@ (8000930 <__NVIC_SetPriority+0x4c>)
 80008fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000902:	0112      	lsls	r2, r2, #4
 8000904:	b2d2      	uxtb	r2, r2
 8000906:	440b      	add	r3, r1
 8000908:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800090c:	e00a      	b.n	8000924 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	b2da      	uxtb	r2, r3
 8000912:	4908      	ldr	r1, [pc, #32]	@ (8000934 <__NVIC_SetPriority+0x50>)
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	f003 030f 	and.w	r3, r3, #15
 800091a:	3b04      	subs	r3, #4
 800091c:	0112      	lsls	r2, r2, #4
 800091e:	b2d2      	uxtb	r2, r2
 8000920:	440b      	add	r3, r1
 8000922:	761a      	strb	r2, [r3, #24]
}
 8000924:	bf00      	nop
 8000926:	370c      	adds	r7, #12
 8000928:	46bd      	mov	sp, r7
 800092a:	bc80      	pop	{r7}
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	e000e100 	.word	0xe000e100
 8000934:	e000ed00 	.word	0xe000ed00

08000938 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000938:	b480      	push	{r7}
 800093a:	b089      	sub	sp, #36	@ 0x24
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	f003 0307 	and.w	r3, r3, #7
 800094a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800094c:	69fb      	ldr	r3, [r7, #28]
 800094e:	f1c3 0307 	rsb	r3, r3, #7
 8000952:	2b04      	cmp	r3, #4
 8000954:	bf28      	it	cs
 8000956:	2304      	movcs	r3, #4
 8000958:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800095a:	69fb      	ldr	r3, [r7, #28]
 800095c:	3304      	adds	r3, #4
 800095e:	2b06      	cmp	r3, #6
 8000960:	d902      	bls.n	8000968 <NVIC_EncodePriority+0x30>
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	3b03      	subs	r3, #3
 8000966:	e000      	b.n	800096a <NVIC_EncodePriority+0x32>
 8000968:	2300      	movs	r3, #0
 800096a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800096c:	f04f 32ff 	mov.w	r2, #4294967295
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	fa02 f303 	lsl.w	r3, r2, r3
 8000976:	43da      	mvns	r2, r3
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	401a      	ands	r2, r3
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000980:	f04f 31ff 	mov.w	r1, #4294967295
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	fa01 f303 	lsl.w	r3, r1, r3
 800098a:	43d9      	mvns	r1, r3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000990:	4313      	orrs	r3, r2
         );
}
 8000992:	4618      	mov	r0, r3
 8000994:	3724      	adds	r7, #36	@ 0x24
 8000996:	46bd      	mov	sp, r7
 8000998:	bc80      	pop	{r7}
 800099a:	4770      	bx	lr

0800099c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009ac:	d301      	bcc.n	80009b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ae:	2301      	movs	r3, #1
 80009b0:	e00f      	b.n	80009d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b2:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <SysTick_Config+0x40>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ba:	210f      	movs	r1, #15
 80009bc:	f04f 30ff 	mov.w	r0, #4294967295
 80009c0:	f7ff ff90 	bl	80008e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <SysTick_Config+0x40>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ca:	4b04      	ldr	r3, [pc, #16]	@ (80009dc <SysTick_Config+0x40>)
 80009cc:	2207      	movs	r2, #7
 80009ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	e000e010 	.word	0xe000e010

080009e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ff2d 	bl	8000848 <__NVIC_SetPriorityGrouping>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
 8000a02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a04:	2300      	movs	r3, #0
 8000a06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a08:	f7ff ff42 	bl	8000890 <__NVIC_GetPriorityGrouping>
 8000a0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a0e:	687a      	ldr	r2, [r7, #4]
 8000a10:	68b9      	ldr	r1, [r7, #8]
 8000a12:	6978      	ldr	r0, [r7, #20]
 8000a14:	f7ff ff90 	bl	8000938 <NVIC_EncodePriority>
 8000a18:	4602      	mov	r2, r0
 8000a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a1e:	4611      	mov	r1, r2
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff ff5f 	bl	80008e4 <__NVIC_SetPriority>
}
 8000a26:	bf00      	nop
 8000a28:	3718      	adds	r7, #24
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b082      	sub	sp, #8
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	4603      	mov	r3, r0
 8000a36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f7ff ff35 	bl	80008ac <__NVIC_EnableIRQ>
}
 8000a42:	bf00      	nop
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}

08000a4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b082      	sub	sp, #8
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f7ff ffa2 	bl	800099c <SysTick_Config>
 8000a58:	4603      	mov	r3, r0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a62:	b480      	push	{r7}
 8000a64:	b085      	sub	sp, #20
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	2b02      	cmp	r3, #2
 8000a78:	d008      	beq.n	8000a8c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	2204      	movs	r2, #4
 8000a7e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2200      	movs	r2, #0
 8000a84:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	e020      	b.n	8000ace <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	f022 020e 	bic.w	r2, r2, #14
 8000a9a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f022 0201 	bic.w	r2, r2, #1
 8000aaa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	fa01 f202 	lsl.w	r2, r1, r2
 8000aba:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2201      	movs	r2, #1
 8000ac0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3714      	adds	r7, #20
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr

08000ad8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	2b02      	cmp	r3, #2
 8000aee:	d005      	beq.n	8000afc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	2204      	movs	r2, #4
 8000af4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000af6:	2301      	movs	r3, #1
 8000af8:	73fb      	strb	r3, [r7, #15]
 8000afa:	e051      	b.n	8000ba0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f022 020e 	bic.w	r2, r2, #14
 8000b0a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f022 0201 	bic.w	r2, r2, #1
 8000b1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a22      	ldr	r2, [pc, #136]	@ (8000bac <HAL_DMA_Abort_IT+0xd4>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d029      	beq.n	8000b7a <HAL_DMA_Abort_IT+0xa2>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a21      	ldr	r2, [pc, #132]	@ (8000bb0 <HAL_DMA_Abort_IT+0xd8>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d022      	beq.n	8000b76 <HAL_DMA_Abort_IT+0x9e>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a1f      	ldr	r2, [pc, #124]	@ (8000bb4 <HAL_DMA_Abort_IT+0xdc>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d01a      	beq.n	8000b70 <HAL_DMA_Abort_IT+0x98>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a1e      	ldr	r2, [pc, #120]	@ (8000bb8 <HAL_DMA_Abort_IT+0xe0>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d012      	beq.n	8000b6a <HAL_DMA_Abort_IT+0x92>
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a1c      	ldr	r2, [pc, #112]	@ (8000bbc <HAL_DMA_Abort_IT+0xe4>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d00a      	beq.n	8000b64 <HAL_DMA_Abort_IT+0x8c>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a1b      	ldr	r2, [pc, #108]	@ (8000bc0 <HAL_DMA_Abort_IT+0xe8>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d102      	bne.n	8000b5e <HAL_DMA_Abort_IT+0x86>
 8000b58:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000b5c:	e00e      	b.n	8000b7c <HAL_DMA_Abort_IT+0xa4>
 8000b5e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000b62:	e00b      	b.n	8000b7c <HAL_DMA_Abort_IT+0xa4>
 8000b64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b68:	e008      	b.n	8000b7c <HAL_DMA_Abort_IT+0xa4>
 8000b6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b6e:	e005      	b.n	8000b7c <HAL_DMA_Abort_IT+0xa4>
 8000b70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b74:	e002      	b.n	8000b7c <HAL_DMA_Abort_IT+0xa4>
 8000b76:	2310      	movs	r3, #16
 8000b78:	e000      	b.n	8000b7c <HAL_DMA_Abort_IT+0xa4>
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	4a11      	ldr	r2, [pc, #68]	@ (8000bc4 <HAL_DMA_Abort_IT+0xec>)
 8000b7e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	2201      	movs	r2, #1
 8000b84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d003      	beq.n	8000ba0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	4798      	blx	r3
    } 
  }
  return status;
 8000ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3710      	adds	r7, #16
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40020008 	.word	0x40020008
 8000bb0:	4002001c 	.word	0x4002001c
 8000bb4:	40020030 	.word	0x40020030
 8000bb8:	40020044 	.word	0x40020044
 8000bbc:	40020058 	.word	0x40020058
 8000bc0:	4002006c 	.word	0x4002006c
 8000bc4:	40020000 	.word	0x40020000

08000bc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b08b      	sub	sp, #44	@ 0x2c
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bda:	e169      	b.n	8000eb0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bdc:	2201      	movs	r2, #1
 8000bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	69fa      	ldr	r2, [r7, #28]
 8000bec:	4013      	ands	r3, r2
 8000bee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000bf0:	69ba      	ldr	r2, [r7, #24]
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	f040 8158 	bne.w	8000eaa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	4a9a      	ldr	r2, [pc, #616]	@ (8000e68 <HAL_GPIO_Init+0x2a0>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d05e      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
 8000c04:	4a98      	ldr	r2, [pc, #608]	@ (8000e68 <HAL_GPIO_Init+0x2a0>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d875      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c0a:	4a98      	ldr	r2, [pc, #608]	@ (8000e6c <HAL_GPIO_Init+0x2a4>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d058      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
 8000c10:	4a96      	ldr	r2, [pc, #600]	@ (8000e6c <HAL_GPIO_Init+0x2a4>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d86f      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c16:	4a96      	ldr	r2, [pc, #600]	@ (8000e70 <HAL_GPIO_Init+0x2a8>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d052      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
 8000c1c:	4a94      	ldr	r2, [pc, #592]	@ (8000e70 <HAL_GPIO_Init+0x2a8>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d869      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c22:	4a94      	ldr	r2, [pc, #592]	@ (8000e74 <HAL_GPIO_Init+0x2ac>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d04c      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
 8000c28:	4a92      	ldr	r2, [pc, #584]	@ (8000e74 <HAL_GPIO_Init+0x2ac>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d863      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c2e:	4a92      	ldr	r2, [pc, #584]	@ (8000e78 <HAL_GPIO_Init+0x2b0>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d046      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
 8000c34:	4a90      	ldr	r2, [pc, #576]	@ (8000e78 <HAL_GPIO_Init+0x2b0>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d85d      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c3a:	2b12      	cmp	r3, #18
 8000c3c:	d82a      	bhi.n	8000c94 <HAL_GPIO_Init+0xcc>
 8000c3e:	2b12      	cmp	r3, #18
 8000c40:	d859      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c42:	a201      	add	r2, pc, #4	@ (adr r2, 8000c48 <HAL_GPIO_Init+0x80>)
 8000c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c48:	08000cc3 	.word	0x08000cc3
 8000c4c:	08000c9d 	.word	0x08000c9d
 8000c50:	08000caf 	.word	0x08000caf
 8000c54:	08000cf1 	.word	0x08000cf1
 8000c58:	08000cf7 	.word	0x08000cf7
 8000c5c:	08000cf7 	.word	0x08000cf7
 8000c60:	08000cf7 	.word	0x08000cf7
 8000c64:	08000cf7 	.word	0x08000cf7
 8000c68:	08000cf7 	.word	0x08000cf7
 8000c6c:	08000cf7 	.word	0x08000cf7
 8000c70:	08000cf7 	.word	0x08000cf7
 8000c74:	08000cf7 	.word	0x08000cf7
 8000c78:	08000cf7 	.word	0x08000cf7
 8000c7c:	08000cf7 	.word	0x08000cf7
 8000c80:	08000cf7 	.word	0x08000cf7
 8000c84:	08000cf7 	.word	0x08000cf7
 8000c88:	08000cf7 	.word	0x08000cf7
 8000c8c:	08000ca5 	.word	0x08000ca5
 8000c90:	08000cb9 	.word	0x08000cb9
 8000c94:	4a79      	ldr	r2, [pc, #484]	@ (8000e7c <HAL_GPIO_Init+0x2b4>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d013      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c9a:	e02c      	b.n	8000cf6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	623b      	str	r3, [r7, #32]
          break;
 8000ca2:	e029      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	68db      	ldr	r3, [r3, #12]
 8000ca8:	3304      	adds	r3, #4
 8000caa:	623b      	str	r3, [r7, #32]
          break;
 8000cac:	e024      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	68db      	ldr	r3, [r3, #12]
 8000cb2:	3308      	adds	r3, #8
 8000cb4:	623b      	str	r3, [r7, #32]
          break;
 8000cb6:	e01f      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	330c      	adds	r3, #12
 8000cbe:	623b      	str	r3, [r7, #32]
          break;
 8000cc0:	e01a      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d102      	bne.n	8000cd0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cca:	2304      	movs	r3, #4
 8000ccc:	623b      	str	r3, [r7, #32]
          break;
 8000cce:	e013      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d105      	bne.n	8000ce4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cd8:	2308      	movs	r3, #8
 8000cda:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	69fa      	ldr	r2, [r7, #28]
 8000ce0:	611a      	str	r2, [r3, #16]
          break;
 8000ce2:	e009      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ce4:	2308      	movs	r3, #8
 8000ce6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	69fa      	ldr	r2, [r7, #28]
 8000cec:	615a      	str	r2, [r3, #20]
          break;
 8000cee:	e003      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	623b      	str	r3, [r7, #32]
          break;
 8000cf4:	e000      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          break;
 8000cf6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000cf8:	69bb      	ldr	r3, [r7, #24]
 8000cfa:	2bff      	cmp	r3, #255	@ 0xff
 8000cfc:	d801      	bhi.n	8000d02 <HAL_GPIO_Init+0x13a>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	e001      	b.n	8000d06 <HAL_GPIO_Init+0x13e>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	3304      	adds	r3, #4
 8000d06:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d08:	69bb      	ldr	r3, [r7, #24]
 8000d0a:	2bff      	cmp	r3, #255	@ 0xff
 8000d0c:	d802      	bhi.n	8000d14 <HAL_GPIO_Init+0x14c>
 8000d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	e002      	b.n	8000d1a <HAL_GPIO_Init+0x152>
 8000d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d16:	3b08      	subs	r3, #8
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	210f      	movs	r1, #15
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	fa01 f303 	lsl.w	r3, r1, r3
 8000d28:	43db      	mvns	r3, r3
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	6a39      	ldr	r1, [r7, #32]
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	fa01 f303 	lsl.w	r3, r1, r3
 8000d34:	431a      	orrs	r2, r3
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d48:	4b4d      	ldr	r3, [pc, #308]	@ (8000e80 <HAL_GPIO_Init+0x2b8>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	4a4c      	ldr	r2, [pc, #304]	@ (8000e80 <HAL_GPIO_Init+0x2b8>)
 8000d4e:	f043 0301 	orr.w	r3, r3, #1
 8000d52:	6193      	str	r3, [r2, #24]
 8000d54:	4b4a      	ldr	r3, [pc, #296]	@ (8000e80 <HAL_GPIO_Init+0x2b8>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d60:	4a48      	ldr	r2, [pc, #288]	@ (8000e84 <HAL_GPIO_Init+0x2bc>)
 8000d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d64:	089b      	lsrs	r3, r3, #2
 8000d66:	3302      	adds	r3, #2
 8000d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d70:	f003 0303 	and.w	r3, r3, #3
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	220f      	movs	r2, #15
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	43db      	mvns	r3, r3
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	4013      	ands	r3, r2
 8000d82:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	4a40      	ldr	r2, [pc, #256]	@ (8000e88 <HAL_GPIO_Init+0x2c0>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d013      	beq.n	8000db4 <HAL_GPIO_Init+0x1ec>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a3f      	ldr	r2, [pc, #252]	@ (8000e8c <HAL_GPIO_Init+0x2c4>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d00d      	beq.n	8000db0 <HAL_GPIO_Init+0x1e8>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a3e      	ldr	r2, [pc, #248]	@ (8000e90 <HAL_GPIO_Init+0x2c8>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d007      	beq.n	8000dac <HAL_GPIO_Init+0x1e4>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4a3d      	ldr	r2, [pc, #244]	@ (8000e94 <HAL_GPIO_Init+0x2cc>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d101      	bne.n	8000da8 <HAL_GPIO_Init+0x1e0>
 8000da4:	2303      	movs	r3, #3
 8000da6:	e006      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000da8:	2304      	movs	r3, #4
 8000daa:	e004      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000dac:	2302      	movs	r3, #2
 8000dae:	e002      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000db0:	2301      	movs	r3, #1
 8000db2:	e000      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000db4:	2300      	movs	r3, #0
 8000db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000db8:	f002 0203 	and.w	r2, r2, #3
 8000dbc:	0092      	lsls	r2, r2, #2
 8000dbe:	4093      	lsls	r3, r2
 8000dc0:	68fa      	ldr	r2, [r7, #12]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000dc6:	492f      	ldr	r1, [pc, #188]	@ (8000e84 <HAL_GPIO_Init+0x2bc>)
 8000dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dca:	089b      	lsrs	r3, r3, #2
 8000dcc:	3302      	adds	r3, #2
 8000dce:	68fa      	ldr	r2, [r7, #12]
 8000dd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d006      	beq.n	8000dee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000de0:	4b2d      	ldr	r3, [pc, #180]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000de2:	689a      	ldr	r2, [r3, #8]
 8000de4:	492c      	ldr	r1, [pc, #176]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	608b      	str	r3, [r1, #8]
 8000dec:	e006      	b.n	8000dfc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dee:	4b2a      	ldr	r3, [pc, #168]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000df0:	689a      	ldr	r2, [r3, #8]
 8000df2:	69bb      	ldr	r3, [r7, #24]
 8000df4:	43db      	mvns	r3, r3
 8000df6:	4928      	ldr	r1, [pc, #160]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000df8:	4013      	ands	r3, r2
 8000dfa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d006      	beq.n	8000e16 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e08:	4b23      	ldr	r3, [pc, #140]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e0a:	68da      	ldr	r2, [r3, #12]
 8000e0c:	4922      	ldr	r1, [pc, #136]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	60cb      	str	r3, [r1, #12]
 8000e14:	e006      	b.n	8000e24 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e16:	4b20      	ldr	r3, [pc, #128]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e18:	68da      	ldr	r2, [r3, #12]
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	491e      	ldr	r1, [pc, #120]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e20:	4013      	ands	r3, r2
 8000e22:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d006      	beq.n	8000e3e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e30:	4b19      	ldr	r3, [pc, #100]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e32:	685a      	ldr	r2, [r3, #4]
 8000e34:	4918      	ldr	r1, [pc, #96]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	604b      	str	r3, [r1, #4]
 8000e3c:	e006      	b.n	8000e4c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e3e:	4b16      	ldr	r3, [pc, #88]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e40:	685a      	ldr	r2, [r3, #4]
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	43db      	mvns	r3, r3
 8000e46:	4914      	ldr	r1, [pc, #80]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e48:	4013      	ands	r3, r2
 8000e4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d021      	beq.n	8000e9c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e58:	4b0f      	ldr	r3, [pc, #60]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	490e      	ldr	r1, [pc, #56]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e5e:	69bb      	ldr	r3, [r7, #24]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	600b      	str	r3, [r1, #0]
 8000e64:	e021      	b.n	8000eaa <HAL_GPIO_Init+0x2e2>
 8000e66:	bf00      	nop
 8000e68:	10320000 	.word	0x10320000
 8000e6c:	10310000 	.word	0x10310000
 8000e70:	10220000 	.word	0x10220000
 8000e74:	10210000 	.word	0x10210000
 8000e78:	10120000 	.word	0x10120000
 8000e7c:	10110000 	.word	0x10110000
 8000e80:	40021000 	.word	0x40021000
 8000e84:	40010000 	.word	0x40010000
 8000e88:	40010800 	.word	0x40010800
 8000e8c:	40010c00 	.word	0x40010c00
 8000e90:	40011000 	.word	0x40011000
 8000e94:	40011400 	.word	0x40011400
 8000e98:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000ecc <HAL_GPIO_Init+0x304>)
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	4909      	ldr	r1, [pc, #36]	@ (8000ecc <HAL_GPIO_Init+0x304>)
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eac:	3301      	adds	r3, #1
 8000eae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eb6:	fa22 f303 	lsr.w	r3, r2, r3
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	f47f ae8e 	bne.w	8000bdc <HAL_GPIO_Init+0x14>
  }
}
 8000ec0:	bf00      	nop
 8000ec2:	bf00      	nop
 8000ec4:	372c      	adds	r7, #44	@ 0x2c
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bc80      	pop	{r7}
 8000eca:	4770      	bx	lr
 8000ecc:	40010400 	.word	0x40010400

08000ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	460b      	mov	r3, r1
 8000eda:	807b      	strh	r3, [r7, #2]
 8000edc:	4613      	mov	r3, r2
 8000ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ee0:	787b      	ldrb	r3, [r7, #1]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d003      	beq.n	8000eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ee6:	887a      	ldrh	r2, [r7, #2]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000eec:	e003      	b.n	8000ef6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000eee:	887b      	ldrh	r3, [r7, #2]
 8000ef0:	041a      	lsls	r2, r3, #16
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	611a      	str	r2, [r3, #16]
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bc80      	pop	{r7}
 8000efe:	4770      	bx	lr

08000f00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d101      	bne.n	8000f12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e272      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	f000 8087 	beq.w	800102e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f20:	4b92      	ldr	r3, [pc, #584]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f003 030c 	and.w	r3, r3, #12
 8000f28:	2b04      	cmp	r3, #4
 8000f2a:	d00c      	beq.n	8000f46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f2c:	4b8f      	ldr	r3, [pc, #572]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f003 030c 	and.w	r3, r3, #12
 8000f34:	2b08      	cmp	r3, #8
 8000f36:	d112      	bne.n	8000f5e <HAL_RCC_OscConfig+0x5e>
 8000f38:	4b8c      	ldr	r3, [pc, #560]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f44:	d10b      	bne.n	8000f5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f46:	4b89      	ldr	r3, [pc, #548]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d06c      	beq.n	800102c <HAL_RCC_OscConfig+0x12c>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d168      	bne.n	800102c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e24c      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f66:	d106      	bne.n	8000f76 <HAL_RCC_OscConfig+0x76>
 8000f68:	4b80      	ldr	r3, [pc, #512]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a7f      	ldr	r2, [pc, #508]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f72:	6013      	str	r3, [r2, #0]
 8000f74:	e02e      	b.n	8000fd4 <HAL_RCC_OscConfig+0xd4>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d10c      	bne.n	8000f98 <HAL_RCC_OscConfig+0x98>
 8000f7e:	4b7b      	ldr	r3, [pc, #492]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a7a      	ldr	r2, [pc, #488]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f88:	6013      	str	r3, [r2, #0]
 8000f8a:	4b78      	ldr	r3, [pc, #480]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a77      	ldr	r2, [pc, #476]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f94:	6013      	str	r3, [r2, #0]
 8000f96:	e01d      	b.n	8000fd4 <HAL_RCC_OscConfig+0xd4>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000fa0:	d10c      	bne.n	8000fbc <HAL_RCC_OscConfig+0xbc>
 8000fa2:	4b72      	ldr	r3, [pc, #456]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a71      	ldr	r2, [pc, #452]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fa8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fac:	6013      	str	r3, [r2, #0]
 8000fae:	4b6f      	ldr	r3, [pc, #444]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a6e      	ldr	r2, [pc, #440]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fb8:	6013      	str	r3, [r2, #0]
 8000fba:	e00b      	b.n	8000fd4 <HAL_RCC_OscConfig+0xd4>
 8000fbc:	4b6b      	ldr	r3, [pc, #428]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a6a      	ldr	r2, [pc, #424]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fc6:	6013      	str	r3, [r2, #0]
 8000fc8:	4b68      	ldr	r3, [pc, #416]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a67      	ldr	r2, [pc, #412]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d013      	beq.n	8001004 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fdc:	f7ff fc2a 	bl	8000834 <HAL_GetTick>
 8000fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fe2:	e008      	b.n	8000ff6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe4:	f7ff fc26 	bl	8000834 <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b64      	cmp	r3, #100	@ 0x64
 8000ff0:	d901      	bls.n	8000ff6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e200      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ff6:	4b5d      	ldr	r3, [pc, #372]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d0f0      	beq.n	8000fe4 <HAL_RCC_OscConfig+0xe4>
 8001002:	e014      	b.n	800102e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001004:	f7ff fc16 	bl	8000834 <HAL_GetTick>
 8001008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800100a:	e008      	b.n	800101e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800100c:	f7ff fc12 	bl	8000834 <HAL_GetTick>
 8001010:	4602      	mov	r2, r0
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	2b64      	cmp	r3, #100	@ 0x64
 8001018:	d901      	bls.n	800101e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800101a:	2303      	movs	r3, #3
 800101c:	e1ec      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800101e:	4b53      	ldr	r3, [pc, #332]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d1f0      	bne.n	800100c <HAL_RCC_OscConfig+0x10c>
 800102a:	e000      	b.n	800102e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800102c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d063      	beq.n	8001102 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800103a:	4b4c      	ldr	r3, [pc, #304]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f003 030c 	and.w	r3, r3, #12
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00b      	beq.n	800105e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001046:	4b49      	ldr	r3, [pc, #292]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f003 030c 	and.w	r3, r3, #12
 800104e:	2b08      	cmp	r3, #8
 8001050:	d11c      	bne.n	800108c <HAL_RCC_OscConfig+0x18c>
 8001052:	4b46      	ldr	r3, [pc, #280]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d116      	bne.n	800108c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800105e:	4b43      	ldr	r3, [pc, #268]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	2b00      	cmp	r3, #0
 8001068:	d005      	beq.n	8001076 <HAL_RCC_OscConfig+0x176>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	691b      	ldr	r3, [r3, #16]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d001      	beq.n	8001076 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e1c0      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001076:	4b3d      	ldr	r3, [pc, #244]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	00db      	lsls	r3, r3, #3
 8001084:	4939      	ldr	r1, [pc, #228]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8001086:	4313      	orrs	r3, r2
 8001088:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800108a:	e03a      	b.n	8001102 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	691b      	ldr	r3, [r3, #16]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d020      	beq.n	80010d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001094:	4b36      	ldr	r3, [pc, #216]	@ (8001170 <HAL_RCC_OscConfig+0x270>)
 8001096:	2201      	movs	r2, #1
 8001098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800109a:	f7ff fbcb 	bl	8000834 <HAL_GetTick>
 800109e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a0:	e008      	b.n	80010b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010a2:	f7ff fbc7 	bl	8000834 <HAL_GetTick>
 80010a6:	4602      	mov	r2, r0
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	2b02      	cmp	r3, #2
 80010ae:	d901      	bls.n	80010b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010b0:	2303      	movs	r3, #3
 80010b2:	e1a1      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b4:	4b2d      	ldr	r3, [pc, #180]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f003 0302 	and.w	r3, r3, #2
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d0f0      	beq.n	80010a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010c0:	4b2a      	ldr	r3, [pc, #168]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	00db      	lsls	r3, r3, #3
 80010ce:	4927      	ldr	r1, [pc, #156]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 80010d0:	4313      	orrs	r3, r2
 80010d2:	600b      	str	r3, [r1, #0]
 80010d4:	e015      	b.n	8001102 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010d6:	4b26      	ldr	r3, [pc, #152]	@ (8001170 <HAL_RCC_OscConfig+0x270>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010dc:	f7ff fbaa 	bl	8000834 <HAL_GetTick>
 80010e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010e4:	f7ff fba6 	bl	8000834 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e180      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010f6:	4b1d      	ldr	r3, [pc, #116]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d1f0      	bne.n	80010e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0308 	and.w	r3, r3, #8
 800110a:	2b00      	cmp	r3, #0
 800110c:	d03a      	beq.n	8001184 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	699b      	ldr	r3, [r3, #24]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d019      	beq.n	800114a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001116:	4b17      	ldr	r3, [pc, #92]	@ (8001174 <HAL_RCC_OscConfig+0x274>)
 8001118:	2201      	movs	r2, #1
 800111a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800111c:	f7ff fb8a 	bl	8000834 <HAL_GetTick>
 8001120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001122:	e008      	b.n	8001136 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001124:	f7ff fb86 	bl	8000834 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	2b02      	cmp	r3, #2
 8001130:	d901      	bls.n	8001136 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e160      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001136:	4b0d      	ldr	r3, [pc, #52]	@ (800116c <HAL_RCC_OscConfig+0x26c>)
 8001138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	2b00      	cmp	r3, #0
 8001140:	d0f0      	beq.n	8001124 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001142:	2001      	movs	r0, #1
 8001144:	f000 face 	bl	80016e4 <RCC_Delay>
 8001148:	e01c      	b.n	8001184 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800114a:	4b0a      	ldr	r3, [pc, #40]	@ (8001174 <HAL_RCC_OscConfig+0x274>)
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001150:	f7ff fb70 	bl	8000834 <HAL_GetTick>
 8001154:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001156:	e00f      	b.n	8001178 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001158:	f7ff fb6c 	bl	8000834 <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	2b02      	cmp	r3, #2
 8001164:	d908      	bls.n	8001178 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001166:	2303      	movs	r3, #3
 8001168:	e146      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
 800116a:	bf00      	nop
 800116c:	40021000 	.word	0x40021000
 8001170:	42420000 	.word	0x42420000
 8001174:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001178:	4b92      	ldr	r3, [pc, #584]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 800117a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800117c:	f003 0302 	and.w	r3, r3, #2
 8001180:	2b00      	cmp	r3, #0
 8001182:	d1e9      	bne.n	8001158 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f003 0304 	and.w	r3, r3, #4
 800118c:	2b00      	cmp	r3, #0
 800118e:	f000 80a6 	beq.w	80012de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001192:	2300      	movs	r3, #0
 8001194:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001196:	4b8b      	ldr	r3, [pc, #556]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d10d      	bne.n	80011be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011a2:	4b88      	ldr	r3, [pc, #544]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	4a87      	ldr	r2, [pc, #540]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 80011a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011ac:	61d3      	str	r3, [r2, #28]
 80011ae:	4b85      	ldr	r3, [pc, #532]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011ba:	2301      	movs	r3, #1
 80011bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011be:	4b82      	ldr	r3, [pc, #520]	@ (80013c8 <HAL_RCC_OscConfig+0x4c8>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d118      	bne.n	80011fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011ca:	4b7f      	ldr	r3, [pc, #508]	@ (80013c8 <HAL_RCC_OscConfig+0x4c8>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a7e      	ldr	r2, [pc, #504]	@ (80013c8 <HAL_RCC_OscConfig+0x4c8>)
 80011d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011d6:	f7ff fb2d 	bl	8000834 <HAL_GetTick>
 80011da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011dc:	e008      	b.n	80011f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011de:	f7ff fb29 	bl	8000834 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b64      	cmp	r3, #100	@ 0x64
 80011ea:	d901      	bls.n	80011f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e103      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f0:	4b75      	ldr	r3, [pc, #468]	@ (80013c8 <HAL_RCC_OscConfig+0x4c8>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d0f0      	beq.n	80011de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	2b01      	cmp	r3, #1
 8001202:	d106      	bne.n	8001212 <HAL_RCC_OscConfig+0x312>
 8001204:	4b6f      	ldr	r3, [pc, #444]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001206:	6a1b      	ldr	r3, [r3, #32]
 8001208:	4a6e      	ldr	r2, [pc, #440]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 800120a:	f043 0301 	orr.w	r3, r3, #1
 800120e:	6213      	str	r3, [r2, #32]
 8001210:	e02d      	b.n	800126e <HAL_RCC_OscConfig+0x36e>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d10c      	bne.n	8001234 <HAL_RCC_OscConfig+0x334>
 800121a:	4b6a      	ldr	r3, [pc, #424]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 800121c:	6a1b      	ldr	r3, [r3, #32]
 800121e:	4a69      	ldr	r2, [pc, #420]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001220:	f023 0301 	bic.w	r3, r3, #1
 8001224:	6213      	str	r3, [r2, #32]
 8001226:	4b67      	ldr	r3, [pc, #412]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001228:	6a1b      	ldr	r3, [r3, #32]
 800122a:	4a66      	ldr	r2, [pc, #408]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 800122c:	f023 0304 	bic.w	r3, r3, #4
 8001230:	6213      	str	r3, [r2, #32]
 8001232:	e01c      	b.n	800126e <HAL_RCC_OscConfig+0x36e>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	2b05      	cmp	r3, #5
 800123a:	d10c      	bne.n	8001256 <HAL_RCC_OscConfig+0x356>
 800123c:	4b61      	ldr	r3, [pc, #388]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 800123e:	6a1b      	ldr	r3, [r3, #32]
 8001240:	4a60      	ldr	r2, [pc, #384]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001242:	f043 0304 	orr.w	r3, r3, #4
 8001246:	6213      	str	r3, [r2, #32]
 8001248:	4b5e      	ldr	r3, [pc, #376]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 800124a:	6a1b      	ldr	r3, [r3, #32]
 800124c:	4a5d      	ldr	r2, [pc, #372]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	6213      	str	r3, [r2, #32]
 8001254:	e00b      	b.n	800126e <HAL_RCC_OscConfig+0x36e>
 8001256:	4b5b      	ldr	r3, [pc, #364]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001258:	6a1b      	ldr	r3, [r3, #32]
 800125a:	4a5a      	ldr	r2, [pc, #360]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 800125c:	f023 0301 	bic.w	r3, r3, #1
 8001260:	6213      	str	r3, [r2, #32]
 8001262:	4b58      	ldr	r3, [pc, #352]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001264:	6a1b      	ldr	r3, [r3, #32]
 8001266:	4a57      	ldr	r2, [pc, #348]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001268:	f023 0304 	bic.w	r3, r3, #4
 800126c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	68db      	ldr	r3, [r3, #12]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d015      	beq.n	80012a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001276:	f7ff fadd 	bl	8000834 <HAL_GetTick>
 800127a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800127c:	e00a      	b.n	8001294 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800127e:	f7ff fad9 	bl	8000834 <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	f241 3288 	movw	r2, #5000	@ 0x1388
 800128c:	4293      	cmp	r3, r2
 800128e:	d901      	bls.n	8001294 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001290:	2303      	movs	r3, #3
 8001292:	e0b1      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001294:	4b4b      	ldr	r3, [pc, #300]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001296:	6a1b      	ldr	r3, [r3, #32]
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	2b00      	cmp	r3, #0
 800129e:	d0ee      	beq.n	800127e <HAL_RCC_OscConfig+0x37e>
 80012a0:	e014      	b.n	80012cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012a2:	f7ff fac7 	bl	8000834 <HAL_GetTick>
 80012a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012a8:	e00a      	b.n	80012c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012aa:	f7ff fac3 	bl	8000834 <HAL_GetTick>
 80012ae:	4602      	mov	r2, r0
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d901      	bls.n	80012c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e09b      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012c0:	4b40      	ldr	r3, [pc, #256]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 80012c2:	6a1b      	ldr	r3, [r3, #32]
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1ee      	bne.n	80012aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80012cc:	7dfb      	ldrb	r3, [r7, #23]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d105      	bne.n	80012de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012d2:	4b3c      	ldr	r3, [pc, #240]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 80012d4:	69db      	ldr	r3, [r3, #28]
 80012d6:	4a3b      	ldr	r2, [pc, #236]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 80012d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	f000 8087 	beq.w	80013f6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012e8:	4b36      	ldr	r3, [pc, #216]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f003 030c 	and.w	r3, r3, #12
 80012f0:	2b08      	cmp	r3, #8
 80012f2:	d061      	beq.n	80013b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	69db      	ldr	r3, [r3, #28]
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d146      	bne.n	800138a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012fc:	4b33      	ldr	r3, [pc, #204]	@ (80013cc <HAL_RCC_OscConfig+0x4cc>)
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001302:	f7ff fa97 	bl	8000834 <HAL_GetTick>
 8001306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001308:	e008      	b.n	800131c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800130a:	f7ff fa93 	bl	8000834 <HAL_GetTick>
 800130e:	4602      	mov	r2, r0
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	2b02      	cmp	r3, #2
 8001316:	d901      	bls.n	800131c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e06d      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800131c:	4b29      	ldr	r3, [pc, #164]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d1f0      	bne.n	800130a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6a1b      	ldr	r3, [r3, #32]
 800132c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001330:	d108      	bne.n	8001344 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001332:	4b24      	ldr	r3, [pc, #144]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	4921      	ldr	r1, [pc, #132]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001340:	4313      	orrs	r3, r2
 8001342:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001344:	4b1f      	ldr	r3, [pc, #124]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6a19      	ldr	r1, [r3, #32]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001354:	430b      	orrs	r3, r1
 8001356:	491b      	ldr	r1, [pc, #108]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 8001358:	4313      	orrs	r3, r2
 800135a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800135c:	4b1b      	ldr	r3, [pc, #108]	@ (80013cc <HAL_RCC_OscConfig+0x4cc>)
 800135e:	2201      	movs	r2, #1
 8001360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001362:	f7ff fa67 	bl	8000834 <HAL_GetTick>
 8001366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001368:	e008      	b.n	800137c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800136a:	f7ff fa63 	bl	8000834 <HAL_GetTick>
 800136e:	4602      	mov	r2, r0
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e03d      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800137c:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d0f0      	beq.n	800136a <HAL_RCC_OscConfig+0x46a>
 8001388:	e035      	b.n	80013f6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800138a:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <HAL_RCC_OscConfig+0x4cc>)
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001390:	f7ff fa50 	bl	8000834 <HAL_GetTick>
 8001394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001396:	e008      	b.n	80013aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001398:	f7ff fa4c 	bl	8000834 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e026      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013aa:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <HAL_RCC_OscConfig+0x4c4>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1f0      	bne.n	8001398 <HAL_RCC_OscConfig+0x498>
 80013b6:	e01e      	b.n	80013f6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	69db      	ldr	r3, [r3, #28]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d107      	bne.n	80013d0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e019      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
 80013c4:	40021000 	.word	0x40021000
 80013c8:	40007000 	.word	0x40007000
 80013cc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <HAL_RCC_OscConfig+0x500>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6a1b      	ldr	r3, [r3, #32]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d106      	bne.n	80013f2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d001      	beq.n	80013f6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e000      	b.n	80013f8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3718      	adds	r7, #24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40021000 	.word	0x40021000

08001404 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d101      	bne.n	8001418 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e0d0      	b.n	80015ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001418:	4b6a      	ldr	r3, [pc, #424]	@ (80015c4 <HAL_RCC_ClockConfig+0x1c0>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 0307 	and.w	r3, r3, #7
 8001420:	683a      	ldr	r2, [r7, #0]
 8001422:	429a      	cmp	r2, r3
 8001424:	d910      	bls.n	8001448 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001426:	4b67      	ldr	r3, [pc, #412]	@ (80015c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f023 0207 	bic.w	r2, r3, #7
 800142e:	4965      	ldr	r1, [pc, #404]	@ (80015c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	4313      	orrs	r3, r2
 8001434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001436:	4b63      	ldr	r3, [pc, #396]	@ (80015c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0307 	and.w	r3, r3, #7
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	429a      	cmp	r2, r3
 8001442:	d001      	beq.n	8001448 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e0b8      	b.n	80015ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0302 	and.w	r3, r3, #2
 8001450:	2b00      	cmp	r3, #0
 8001452:	d020      	beq.n	8001496 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 0304 	and.w	r3, r3, #4
 800145c:	2b00      	cmp	r3, #0
 800145e:	d005      	beq.n	800146c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001460:	4b59      	ldr	r3, [pc, #356]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	4a58      	ldr	r2, [pc, #352]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001466:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800146a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0308 	and.w	r3, r3, #8
 8001474:	2b00      	cmp	r3, #0
 8001476:	d005      	beq.n	8001484 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001478:	4b53      	ldr	r3, [pc, #332]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	4a52      	ldr	r2, [pc, #328]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 800147e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001482:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001484:	4b50      	ldr	r3, [pc, #320]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	494d      	ldr	r1, [pc, #308]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001492:	4313      	orrs	r3, r2
 8001494:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d040      	beq.n	8001524 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d107      	bne.n	80014ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014aa:	4b47      	ldr	r3, [pc, #284]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d115      	bne.n	80014e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e07f      	b.n	80015ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d107      	bne.n	80014d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014c2:	4b41      	ldr	r3, [pc, #260]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d109      	bne.n	80014e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e073      	b.n	80015ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d2:	4b3d      	ldr	r3, [pc, #244]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d101      	bne.n	80014e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e06b      	b.n	80015ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014e2:	4b39      	ldr	r3, [pc, #228]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f023 0203 	bic.w	r2, r3, #3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	4936      	ldr	r1, [pc, #216]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 80014f0:	4313      	orrs	r3, r2
 80014f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014f4:	f7ff f99e 	bl	8000834 <HAL_GetTick>
 80014f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014fa:	e00a      	b.n	8001512 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014fc:	f7ff f99a 	bl	8000834 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800150a:	4293      	cmp	r3, r2
 800150c:	d901      	bls.n	8001512 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e053      	b.n	80015ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001512:	4b2d      	ldr	r3, [pc, #180]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	f003 020c 	and.w	r2, r3, #12
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	429a      	cmp	r2, r3
 8001522:	d1eb      	bne.n	80014fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001524:	4b27      	ldr	r3, [pc, #156]	@ (80015c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 0307 	and.w	r3, r3, #7
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	429a      	cmp	r2, r3
 8001530:	d210      	bcs.n	8001554 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001532:	4b24      	ldr	r3, [pc, #144]	@ (80015c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f023 0207 	bic.w	r2, r3, #7
 800153a:	4922      	ldr	r1, [pc, #136]	@ (80015c4 <HAL_RCC_ClockConfig+0x1c0>)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	4313      	orrs	r3, r2
 8001540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001542:	4b20      	ldr	r3, [pc, #128]	@ (80015c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0307 	and.w	r3, r3, #7
 800154a:	683a      	ldr	r2, [r7, #0]
 800154c:	429a      	cmp	r2, r3
 800154e:	d001      	beq.n	8001554 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e032      	b.n	80015ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0304 	and.w	r3, r3, #4
 800155c:	2b00      	cmp	r3, #0
 800155e:	d008      	beq.n	8001572 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001560:	4b19      	ldr	r3, [pc, #100]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	4916      	ldr	r1, [pc, #88]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 800156e:	4313      	orrs	r3, r2
 8001570:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0308 	and.w	r3, r3, #8
 800157a:	2b00      	cmp	r3, #0
 800157c:	d009      	beq.n	8001592 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800157e:	4b12      	ldr	r3, [pc, #72]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	691b      	ldr	r3, [r3, #16]
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	490e      	ldr	r1, [pc, #56]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 800158e:	4313      	orrs	r3, r2
 8001590:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001592:	f000 f821 	bl	80015d8 <HAL_RCC_GetSysClockFreq>
 8001596:	4602      	mov	r2, r0
 8001598:	4b0b      	ldr	r3, [pc, #44]	@ (80015c8 <HAL_RCC_ClockConfig+0x1c4>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	091b      	lsrs	r3, r3, #4
 800159e:	f003 030f 	and.w	r3, r3, #15
 80015a2:	490a      	ldr	r1, [pc, #40]	@ (80015cc <HAL_RCC_ClockConfig+0x1c8>)
 80015a4:	5ccb      	ldrb	r3, [r1, r3]
 80015a6:	fa22 f303 	lsr.w	r3, r2, r3
 80015aa:	4a09      	ldr	r2, [pc, #36]	@ (80015d0 <HAL_RCC_ClockConfig+0x1cc>)
 80015ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015ae:	4b09      	ldr	r3, [pc, #36]	@ (80015d4 <HAL_RCC_ClockConfig+0x1d0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff f8fc 	bl	80007b0 <HAL_InitTick>

  return HAL_OK;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40022000 	.word	0x40022000
 80015c8:	40021000 	.word	0x40021000
 80015cc:	08003484 	.word	0x08003484
 80015d0:	20000000 	.word	0x20000000
 80015d4:	20000004 	.word	0x20000004

080015d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	b087      	sub	sp, #28
 80015dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	2300      	movs	r3, #0
 80015e4:	60bb      	str	r3, [r7, #8]
 80015e6:	2300      	movs	r3, #0
 80015e8:	617b      	str	r3, [r7, #20]
 80015ea:	2300      	movs	r3, #0
 80015ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80015ee:	2300      	movs	r3, #0
 80015f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015f2:	4b1e      	ldr	r3, [pc, #120]	@ (800166c <HAL_RCC_GetSysClockFreq+0x94>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f003 030c 	and.w	r3, r3, #12
 80015fe:	2b04      	cmp	r3, #4
 8001600:	d002      	beq.n	8001608 <HAL_RCC_GetSysClockFreq+0x30>
 8001602:	2b08      	cmp	r3, #8
 8001604:	d003      	beq.n	800160e <HAL_RCC_GetSysClockFreq+0x36>
 8001606:	e027      	b.n	8001658 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001608:	4b19      	ldr	r3, [pc, #100]	@ (8001670 <HAL_RCC_GetSysClockFreq+0x98>)
 800160a:	613b      	str	r3, [r7, #16]
      break;
 800160c:	e027      	b.n	800165e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	0c9b      	lsrs	r3, r3, #18
 8001612:	f003 030f 	and.w	r3, r3, #15
 8001616:	4a17      	ldr	r2, [pc, #92]	@ (8001674 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001618:	5cd3      	ldrb	r3, [r2, r3]
 800161a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d010      	beq.n	8001648 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001626:	4b11      	ldr	r3, [pc, #68]	@ (800166c <HAL_RCC_GetSysClockFreq+0x94>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	0c5b      	lsrs	r3, r3, #17
 800162c:	f003 0301 	and.w	r3, r3, #1
 8001630:	4a11      	ldr	r2, [pc, #68]	@ (8001678 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001632:	5cd3      	ldrb	r3, [r2, r3]
 8001634:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a0d      	ldr	r2, [pc, #52]	@ (8001670 <HAL_RCC_GetSysClockFreq+0x98>)
 800163a:	fb03 f202 	mul.w	r2, r3, r2
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	fbb2 f3f3 	udiv	r3, r2, r3
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	e004      	b.n	8001652 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4a0c      	ldr	r2, [pc, #48]	@ (800167c <HAL_RCC_GetSysClockFreq+0xa4>)
 800164c:	fb02 f303 	mul.w	r3, r2, r3
 8001650:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	613b      	str	r3, [r7, #16]
      break;
 8001656:	e002      	b.n	800165e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <HAL_RCC_GetSysClockFreq+0x98>)
 800165a:	613b      	str	r3, [r7, #16]
      break;
 800165c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800165e:	693b      	ldr	r3, [r7, #16]
}
 8001660:	4618      	mov	r0, r3
 8001662:	371c      	adds	r7, #28
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	40021000 	.word	0x40021000
 8001670:	007a1200 	.word	0x007a1200
 8001674:	0800349c 	.word	0x0800349c
 8001678:	080034ac 	.word	0x080034ac
 800167c:	003d0900 	.word	0x003d0900

08001680 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001684:	4b02      	ldr	r3, [pc, #8]	@ (8001690 <HAL_RCC_GetHCLKFreq+0x10>)
 8001686:	681b      	ldr	r3, [r3, #0]
}
 8001688:	4618      	mov	r0, r3
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr
 8001690:	20000000 	.word	0x20000000

08001694 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001698:	f7ff fff2 	bl	8001680 <HAL_RCC_GetHCLKFreq>
 800169c:	4602      	mov	r2, r0
 800169e:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	0a1b      	lsrs	r3, r3, #8
 80016a4:	f003 0307 	and.w	r3, r3, #7
 80016a8:	4903      	ldr	r1, [pc, #12]	@ (80016b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80016aa:	5ccb      	ldrb	r3, [r1, r3]
 80016ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40021000 	.word	0x40021000
 80016b8:	08003494 	.word	0x08003494

080016bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80016c0:	f7ff ffde 	bl	8001680 <HAL_RCC_GetHCLKFreq>
 80016c4:	4602      	mov	r2, r0
 80016c6:	4b05      	ldr	r3, [pc, #20]	@ (80016dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	0adb      	lsrs	r3, r3, #11
 80016cc:	f003 0307 	and.w	r3, r3, #7
 80016d0:	4903      	ldr	r1, [pc, #12]	@ (80016e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016d2:	5ccb      	ldrb	r3, [r1, r3]
 80016d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016d8:	4618      	mov	r0, r3
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40021000 	.word	0x40021000
 80016e0:	08003494 	.word	0x08003494

080016e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001718 <RCC_Delay+0x34>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <RCC_Delay+0x38>)
 80016f2:	fba2 2303 	umull	r2, r3, r2, r3
 80016f6:	0a5b      	lsrs	r3, r3, #9
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	fb02 f303 	mul.w	r3, r2, r3
 80016fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001700:	bf00      	nop
  }
  while (Delay --);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	1e5a      	subs	r2, r3, #1
 8001706:	60fa      	str	r2, [r7, #12]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1f9      	bne.n	8001700 <RCC_Delay+0x1c>
}
 800170c:	bf00      	nop
 800170e:	bf00      	nop
 8001710:	3714      	adds	r7, #20
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr
 8001718:	20000000 	.word	0x20000000
 800171c:	10624dd3 	.word	0x10624dd3

08001720 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e076      	b.n	8001820 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001736:	2b00      	cmp	r3, #0
 8001738:	d108      	bne.n	800174c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001742:	d009      	beq.n	8001758 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	61da      	str	r2, [r3, #28]
 800174a:	e005      	b.n	8001758 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b00      	cmp	r3, #0
 8001768:	d106      	bne.n	8001778 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f7fe fed2 	bl	800051c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2202      	movs	r2, #2
 800177c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800178e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80017a0:	431a      	orrs	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017aa:	431a      	orrs	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	691b      	ldr	r3, [r3, #16]
 80017b0:	f003 0302 	and.w	r3, r3, #2
 80017b4:	431a      	orrs	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	431a      	orrs	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017c8:	431a      	orrs	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017d2:	431a      	orrs	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6a1b      	ldr	r3, [r3, #32]
 80017d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017dc:	ea42 0103 	orr.w	r1, r2, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	430a      	orrs	r2, r1
 80017ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	0c1a      	lsrs	r2, r3, #16
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f002 0204 	and.w	r2, r2, #4
 80017fe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	69da      	ldr	r2, [r3, #28]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800180e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2201      	movs	r2, #1
 800181a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08a      	sub	sp, #40	@ 0x28
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	60b9      	str	r1, [r7, #8]
 8001832:	607a      	str	r2, [r7, #4]
 8001834:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001836:	2301      	movs	r3, #1
 8001838:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800183a:	f7fe fffb 	bl	8000834 <HAL_GetTick>
 800183e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001846:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800184e:	887b      	ldrh	r3, [r7, #2]
 8001850:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001852:	7ffb      	ldrb	r3, [r7, #31]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d00c      	beq.n	8001872 <HAL_SPI_TransmitReceive+0x4a>
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800185e:	d106      	bne.n	800186e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d102      	bne.n	800186e <HAL_SPI_TransmitReceive+0x46>
 8001868:	7ffb      	ldrb	r3, [r7, #31]
 800186a:	2b04      	cmp	r3, #4
 800186c:	d001      	beq.n	8001872 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800186e:	2302      	movs	r3, #2
 8001870:	e17f      	b.n	8001b72 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d005      	beq.n	8001884 <HAL_SPI_TransmitReceive+0x5c>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d002      	beq.n	8001884 <HAL_SPI_TransmitReceive+0x5c>
 800187e:	887b      	ldrh	r3, [r7, #2]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d101      	bne.n	8001888 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e174      	b.n	8001b72 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800188e:	2b01      	cmp	r3, #1
 8001890:	d101      	bne.n	8001896 <HAL_SPI_TransmitReceive+0x6e>
 8001892:	2302      	movs	r3, #2
 8001894:	e16d      	b.n	8001b72 <HAL_SPI_TransmitReceive+0x34a>
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	2b04      	cmp	r3, #4
 80018a8:	d003      	beq.n	80018b2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2205      	movs	r2, #5
 80018ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2200      	movs	r2, #0
 80018b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	887a      	ldrh	r2, [r7, #2]
 80018c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	887a      	ldrh	r2, [r7, #2]
 80018c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	68ba      	ldr	r2, [r7, #8]
 80018ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	887a      	ldrh	r2, [r7, #2]
 80018d4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	887a      	ldrh	r2, [r7, #2]
 80018da:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2200      	movs	r2, #0
 80018e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2200      	movs	r2, #0
 80018e6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018f2:	2b40      	cmp	r3, #64	@ 0x40
 80018f4:	d007      	beq.n	8001906 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001904:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800190e:	d17e      	bne.n	8001a0e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d002      	beq.n	800191e <HAL_SPI_TransmitReceive+0xf6>
 8001918:	8afb      	ldrh	r3, [r7, #22]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d16c      	bne.n	80019f8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	881a      	ldrh	r2, [r3, #0]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192e:	1c9a      	adds	r2, r3, #2
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001938:	b29b      	uxth	r3, r3
 800193a:	3b01      	subs	r3, #1
 800193c:	b29a      	uxth	r2, r3
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001942:	e059      	b.n	80019f8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	2b02      	cmp	r3, #2
 8001950:	d11b      	bne.n	800198a <HAL_SPI_TransmitReceive+0x162>
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001956:	b29b      	uxth	r3, r3
 8001958:	2b00      	cmp	r3, #0
 800195a:	d016      	beq.n	800198a <HAL_SPI_TransmitReceive+0x162>
 800195c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800195e:	2b01      	cmp	r3, #1
 8001960:	d113      	bne.n	800198a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	881a      	ldrh	r2, [r3, #0]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	1c9a      	adds	r2, r3, #2
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800197c:	b29b      	uxth	r3, r3
 800197e:	3b01      	subs	r3, #1
 8001980:	b29a      	uxth	r2, r3
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001986:	2300      	movs	r3, #0
 8001988:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	2b01      	cmp	r3, #1
 8001996:	d119      	bne.n	80019cc <HAL_SPI_TransmitReceive+0x1a4>
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800199c:	b29b      	uxth	r3, r3
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d014      	beq.n	80019cc <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	68da      	ldr	r2, [r3, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019ac:	b292      	uxth	r2, r2
 80019ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019b4:	1c9a      	adds	r2, r3, #2
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80019be:	b29b      	uxth	r3, r3
 80019c0:	3b01      	subs	r3, #1
 80019c2:	b29a      	uxth	r2, r3
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80019c8:	2301      	movs	r3, #1
 80019ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80019cc:	f7fe ff32 	bl	8000834 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	6a3b      	ldr	r3, [r7, #32]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019d8:	429a      	cmp	r2, r3
 80019da:	d80d      	bhi.n	80019f8 <HAL_SPI_TransmitReceive+0x1d0>
 80019dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e2:	d009      	beq.n	80019f8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2200      	movs	r2, #0
 80019f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e0bc      	b.n	8001b72 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1a0      	bne.n	8001944 <HAL_SPI_TransmitReceive+0x11c>
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d19b      	bne.n	8001944 <HAL_SPI_TransmitReceive+0x11c>
 8001a0c:	e082      	b.n	8001b14 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d002      	beq.n	8001a1c <HAL_SPI_TransmitReceive+0x1f4>
 8001a16:	8afb      	ldrh	r3, [r7, #22]
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d171      	bne.n	8001b00 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	330c      	adds	r3, #12
 8001a26:	7812      	ldrb	r2, [r2, #0]
 8001a28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	1c5a      	adds	r2, r3, #1
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	b29a      	uxth	r2, r3
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001a42:	e05d      	b.n	8001b00 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d11c      	bne.n	8001a8c <HAL_SPI_TransmitReceive+0x264>
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d017      	beq.n	8001a8c <HAL_SPI_TransmitReceive+0x264>
 8001a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d114      	bne.n	8001a8c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	330c      	adds	r3, #12
 8001a6c:	7812      	ldrb	r2, [r2, #0]
 8001a6e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a74:	1c5a      	adds	r2, r3, #1
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	3b01      	subs	r3, #1
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d119      	bne.n	8001ace <HAL_SPI_TransmitReceive+0x2a6>
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d014      	beq.n	8001ace <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	68da      	ldr	r2, [r3, #12]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ab6:	1c5a      	adds	r2, r3, #1
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	3b01      	subs	r3, #1
 8001ac4:	b29a      	uxth	r2, r3
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001aca:	2301      	movs	r3, #1
 8001acc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001ace:	f7fe feb1 	bl	8000834 <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	6a3b      	ldr	r3, [r7, #32]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d803      	bhi.n	8001ae6 <HAL_SPI_TransmitReceive+0x2be>
 8001ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ae4:	d102      	bne.n	8001aec <HAL_SPI_TransmitReceive+0x2c4>
 8001ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d109      	bne.n	8001b00 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2201      	movs	r2, #1
 8001af0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2200      	movs	r2, #0
 8001af8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e038      	b.n	8001b72 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d19c      	bne.n	8001a44 <HAL_SPI_TransmitReceive+0x21c>
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d197      	bne.n	8001a44 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001b14:	6a3a      	ldr	r2, [r7, #32]
 8001b16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f000 f8b7 	bl	8001c8c <SPI_EndRxTxTransaction>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d008      	beq.n	8001b36 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2220      	movs	r2, #32
 8001b28:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e01d      	b.n	8001b72 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d10a      	bne.n	8001b54 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001b3e:	2300      	movs	r3, #0
 8001b40:	613b      	str	r3, [r7, #16]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	613b      	str	r3, [r7, #16]
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	613b      	str	r3, [r7, #16]
 8001b52:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e000      	b.n	8001b72 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8001b70:	2300      	movs	r3, #0
  }
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3728      	adds	r7, #40	@ 0x28
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b088      	sub	sp, #32
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	603b      	str	r3, [r7, #0]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001b8c:	f7fe fe52 	bl	8000834 <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b94:	1a9b      	subs	r3, r3, r2
 8001b96:	683a      	ldr	r2, [r7, #0]
 8001b98:	4413      	add	r3, r2
 8001b9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001b9c:	f7fe fe4a 	bl	8000834 <HAL_GetTick>
 8001ba0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001ba2:	4b39      	ldr	r3, [pc, #228]	@ (8001c88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	015b      	lsls	r3, r3, #5
 8001ba8:	0d1b      	lsrs	r3, r3, #20
 8001baa:	69fa      	ldr	r2, [r7, #28]
 8001bac:	fb02 f303 	mul.w	r3, r2, r3
 8001bb0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001bb2:	e054      	b.n	8001c5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bba:	d050      	beq.n	8001c5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001bbc:	f7fe fe3a 	bl	8000834 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	69fa      	ldr	r2, [r7, #28]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d902      	bls.n	8001bd2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d13d      	bne.n	8001c4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	685a      	ldr	r2, [r3, #4]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001be0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001bea:	d111      	bne.n	8001c10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001bf4:	d004      	beq.n	8001c00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bfe:	d107      	bne.n	8001c10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001c0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c18:	d10f      	bne.n	8001c3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e017      	b.n	8001c7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001c54:	2300      	movs	r3, #0
 8001c56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	689a      	ldr	r2, [r3, #8]
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	4013      	ands	r3, r2
 8001c68:	68ba      	ldr	r2, [r7, #8]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	bf0c      	ite	eq
 8001c6e:	2301      	moveq	r3, #1
 8001c70:	2300      	movne	r3, #0
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	461a      	mov	r2, r3
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d19b      	bne.n	8001bb4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3720      	adds	r7, #32
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20000000 	.word	0x20000000

08001c8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af02      	add	r7, sp, #8
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	2102      	movs	r1, #2
 8001ca2:	68f8      	ldr	r0, [r7, #12]
 8001ca4:	f7ff ff6a 	bl	8001b7c <SPI_WaitFlagStateUntilTimeout>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d007      	beq.n	8001cbe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cb2:	f043 0220 	orr.w	r2, r3, #32
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e013      	b.n	8001ce6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2180      	movs	r1, #128	@ 0x80
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f7ff ff57 	bl	8001b7c <SPI_WaitFlagStateUntilTimeout>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d007      	beq.n	8001ce4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cd8:	f043 0220 	orr.w	r2, r3, #32
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e000      	b.n	8001ce6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3710      	adds	r7, #16
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e042      	b.n	8001d86 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d106      	bne.n	8001d1a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f7fe fc4b 	bl	80005b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2224      	movs	r2, #36	@ 0x24
 8001d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	68da      	ldr	r2, [r3, #12]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001d30:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 fdee 	bl	8002914 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	691a      	ldr	r2, [r3, #16]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001d46:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	695a      	ldr	r2, [r3, #20]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001d56:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001d66:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2220      	movs	r2, #32
 8001d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2220      	movs	r2, #32
 8001d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b08a      	sub	sp, #40	@ 0x28
 8001d92:	af02      	add	r7, sp, #8
 8001d94:	60f8      	str	r0, [r7, #12]
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	603b      	str	r3, [r7, #0]
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	2b20      	cmp	r3, #32
 8001dac:	d175      	bne.n	8001e9a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d002      	beq.n	8001dba <HAL_UART_Transmit+0x2c>
 8001db4:	88fb      	ldrh	r3, [r7, #6]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d101      	bne.n	8001dbe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e06e      	b.n	8001e9c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2221      	movs	r2, #33	@ 0x21
 8001dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001dcc:	f7fe fd32 	bl	8000834 <HAL_GetTick>
 8001dd0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	88fa      	ldrh	r2, [r7, #6]
 8001dd6:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	88fa      	ldrh	r2, [r7, #6]
 8001ddc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001de6:	d108      	bne.n	8001dfa <HAL_UART_Transmit+0x6c>
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	691b      	ldr	r3, [r3, #16]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d104      	bne.n	8001dfa <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	61bb      	str	r3, [r7, #24]
 8001df8:	e003      	b.n	8001e02 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001e02:	e02e      	b.n	8001e62 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2180      	movs	r1, #128	@ 0x80
 8001e0e:	68f8      	ldr	r0, [r7, #12]
 8001e10:	f000 fb53 	bl	80024ba <UART_WaitOnFlagUntilTimeout>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d005      	beq.n	8001e26 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2220      	movs	r2, #32
 8001e1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e03a      	b.n	8001e9c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d10b      	bne.n	8001e44 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	881b      	ldrh	r3, [r3, #0]
 8001e30:	461a      	mov	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e3a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	3302      	adds	r3, #2
 8001e40:	61bb      	str	r3, [r7, #24]
 8001e42:	e007      	b.n	8001e54 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	781a      	ldrb	r2, [r3, #0]
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	3301      	adds	r3, #1
 8001e52:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d1cb      	bne.n	8001e04 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	2200      	movs	r2, #0
 8001e74:	2140      	movs	r1, #64	@ 0x40
 8001e76:	68f8      	ldr	r0, [r7, #12]
 8001e78:	f000 fb1f 	bl	80024ba <UART_WaitOnFlagUntilTimeout>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d005      	beq.n	8001e8e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2220      	movs	r2, #32
 8001e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e006      	b.n	8001e9c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2220      	movs	r2, #32
 8001e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001e96:	2300      	movs	r3, #0
 8001e98:	e000      	b.n	8001e9c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001e9a:	2302      	movs	r3, #2
  }
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3720      	adds	r7, #32
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08c      	sub	sp, #48	@ 0x30
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b20      	cmp	r3, #32
 8001ebc:	d14a      	bne.n	8001f54 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d002      	beq.n	8001eca <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8001ec4:	88fb      	ldrh	r3, [r7, #6]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e043      	b.n	8001f56 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8001eda:	88fb      	ldrh	r3, [r7, #6]
 8001edc:	461a      	mov	r2, r3
 8001ede:	68b9      	ldr	r1, [r7, #8]
 8001ee0:	68f8      	ldr	r0, [r7, #12]
 8001ee2:	f000 fb43 	bl	800256c <UART_Start_Receive_IT>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8001eec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d12c      	bne.n	8001f4e <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d125      	bne.n	8001f48 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001efc:	2300      	movs	r3, #0
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	613b      	str	r3, [r7, #16]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	613b      	str	r3, [r7, #16]
 8001f10:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	330c      	adds	r3, #12
 8001f18:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	e853 3f00 	ldrex	r3, [r3]
 8001f20:	617b      	str	r3, [r7, #20]
   return(result);
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	f043 0310 	orr.w	r3, r3, #16
 8001f28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	330c      	adds	r3, #12
 8001f30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f32:	627a      	str	r2, [r7, #36]	@ 0x24
 8001f34:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f36:	6a39      	ldr	r1, [r7, #32]
 8001f38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f3a:	e841 2300 	strex	r3, r2, [r1]
 8001f3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1e5      	bne.n	8001f12 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8001f46:	e002      	b.n	8001f4e <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8001f4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f52:	e000      	b.n	8001f56 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8001f54:	2302      	movs	r3, #2
  }
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3730      	adds	r7, #48	@ 0x30
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
	...

08001f60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b0ba      	sub	sp, #232	@ 0xe8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	695b      	ldr	r3, [r3, #20]
 8001f82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001f86:	2300      	movs	r3, #0
 8001f88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f96:	f003 030f 	and.w	r3, r3, #15
 8001f9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8001f9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d10f      	bne.n	8001fc6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001faa:	f003 0320 	and.w	r3, r3, #32
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d009      	beq.n	8001fc6 <HAL_UART_IRQHandler+0x66>
 8001fb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001fb6:	f003 0320 	and.w	r3, r3, #32
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 fbea 	bl	8002798 <UART_Receive_IT>
      return;
 8001fc4:	e25b      	b.n	800247e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001fc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 80de 	beq.w	800218c <HAL_UART_IRQHandler+0x22c>
 8001fd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d106      	bne.n	8001fea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001fe0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 80d1 	beq.w	800218c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d00b      	beq.n	800200e <HAL_UART_IRQHandler+0xae>
 8001ff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d005      	beq.n	800200e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002006:	f043 0201 	orr.w	r2, r3, #1
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800200e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00b      	beq.n	8002032 <HAL_UART_IRQHandler+0xd2>
 800201a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	2b00      	cmp	r3, #0
 8002024:	d005      	beq.n	8002032 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202a:	f043 0202 	orr.w	r2, r3, #2
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d00b      	beq.n	8002056 <HAL_UART_IRQHandler+0xf6>
 800203e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	2b00      	cmp	r3, #0
 8002048:	d005      	beq.n	8002056 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204e:	f043 0204 	orr.w	r2, r3, #4
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d011      	beq.n	8002086 <HAL_UART_IRQHandler+0x126>
 8002062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002066:	f003 0320 	and.w	r3, r3, #32
 800206a:	2b00      	cmp	r3, #0
 800206c:	d105      	bne.n	800207a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800206e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002072:	f003 0301 	and.w	r3, r3, #1
 8002076:	2b00      	cmp	r3, #0
 8002078:	d005      	beq.n	8002086 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207e:	f043 0208 	orr.w	r2, r3, #8
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208a:	2b00      	cmp	r3, #0
 800208c:	f000 81f2 	beq.w	8002474 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002094:	f003 0320 	and.w	r3, r3, #32
 8002098:	2b00      	cmp	r3, #0
 800209a:	d008      	beq.n	80020ae <HAL_UART_IRQHandler+0x14e>
 800209c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80020a0:	f003 0320 	and.w	r3, r3, #32
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d002      	beq.n	80020ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f000 fb75 	bl	8002798 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	695b      	ldr	r3, [r3, #20]
 80020b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	bf14      	ite	ne
 80020bc:	2301      	movne	r3, #1
 80020be:	2300      	moveq	r3, #0
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ca:	f003 0308 	and.w	r3, r3, #8
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d103      	bne.n	80020da <HAL_UART_IRQHandler+0x17a>
 80020d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d04f      	beq.n	800217a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 fa7f 	bl	80025de <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	695b      	ldr	r3, [r3, #20]
 80020e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d041      	beq.n	8002172 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	3314      	adds	r3, #20
 80020f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80020fc:	e853 3f00 	ldrex	r3, [r3]
 8002100:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002104:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002108:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800210c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	3314      	adds	r3, #20
 8002116:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800211a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800211e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002122:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002126:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800212a:	e841 2300 	strex	r3, r2, [r1]
 800212e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002132:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1d9      	bne.n	80020ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800213e:	2b00      	cmp	r3, #0
 8002140:	d013      	beq.n	800216a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002146:	4a7e      	ldr	r2, [pc, #504]	@ (8002340 <HAL_UART_IRQHandler+0x3e0>)
 8002148:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800214e:	4618      	mov	r0, r3
 8002150:	f7fe fcc2 	bl	8000ad8 <HAL_DMA_Abort_IT>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d016      	beq.n	8002188 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800215e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002164:	4610      	mov	r0, r2
 8002166:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002168:	e00e      	b.n	8002188 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f99c 	bl	80024a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002170:	e00a      	b.n	8002188 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 f998 	bl	80024a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002178:	e006      	b.n	8002188 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 f994 	bl	80024a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002186:	e175      	b.n	8002474 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002188:	bf00      	nop
    return;
 800218a:	e173      	b.n	8002474 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002190:	2b01      	cmp	r3, #1
 8002192:	f040 814f 	bne.w	8002434 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002196:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800219a:	f003 0310 	and.w	r3, r3, #16
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f000 8148 	beq.w	8002434 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80021a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80021a8:	f003 0310 	and.w	r3, r3, #16
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f000 8141 	beq.w	8002434 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80021b2:	2300      	movs	r3, #0
 80021b4:	60bb      	str	r3, [r7, #8]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	60bb      	str	r3, [r7, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	60bb      	str	r3, [r7, #8]
 80021c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	695b      	ldr	r3, [r3, #20]
 80021ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f000 80b6 	beq.w	8002344 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80021e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	f000 8145 	beq.w	8002478 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80021f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80021f6:	429a      	cmp	r2, r3
 80021f8:	f080 813e 	bcs.w	8002478 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002202:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	2b20      	cmp	r3, #32
 800220c:	f000 8088 	beq.w	8002320 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	330c      	adds	r3, #12
 8002216:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800221a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800221e:	e853 3f00 	ldrex	r3, [r3]
 8002222:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002226:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800222a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800222e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	330c      	adds	r3, #12
 8002238:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800223c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002240:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002244:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002248:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800224c:	e841 2300 	strex	r3, r2, [r1]
 8002250:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002254:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002258:	2b00      	cmp	r3, #0
 800225a:	d1d9      	bne.n	8002210 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	3314      	adds	r3, #20
 8002262:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002264:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002266:	e853 3f00 	ldrex	r3, [r3]
 800226a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800226c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800226e:	f023 0301 	bic.w	r3, r3, #1
 8002272:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	3314      	adds	r3, #20
 800227c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002280:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002284:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002286:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002288:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800228c:	e841 2300 	strex	r3, r2, [r1]
 8002290:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002292:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002294:	2b00      	cmp	r3, #0
 8002296:	d1e1      	bne.n	800225c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	3314      	adds	r3, #20
 800229e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80022a2:	e853 3f00 	ldrex	r3, [r3]
 80022a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80022a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80022ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	3314      	adds	r3, #20
 80022b8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80022bc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80022be:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022c0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80022c2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80022c4:	e841 2300 	strex	r3, r2, [r1]
 80022c8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80022ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d1e3      	bne.n	8002298 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2220      	movs	r2, #32
 80022d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	330c      	adds	r3, #12
 80022e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80022e8:	e853 3f00 	ldrex	r3, [r3]
 80022ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80022ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022f0:	f023 0310 	bic.w	r3, r3, #16
 80022f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	330c      	adds	r3, #12
 80022fe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002302:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002304:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002306:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002308:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800230a:	e841 2300 	strex	r3, r2, [r1]
 800230e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002310:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1e3      	bne.n	80022de <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe fba1 	bl	8000a62 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2202      	movs	r2, #2
 8002324:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800232e:	b29b      	uxth	r3, r3
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	b29b      	uxth	r3, r3
 8002334:	4619      	mov	r1, r3
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7fd ff10 	bl	800015c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800233c:	e09c      	b.n	8002478 <HAL_UART_IRQHandler+0x518>
 800233e:	bf00      	nop
 8002340:	080026a3 	.word	0x080026a3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800234c:	b29b      	uxth	r3, r3
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002358:	b29b      	uxth	r3, r3
 800235a:	2b00      	cmp	r3, #0
 800235c:	f000 808e 	beq.w	800247c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002360:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 8089 	beq.w	800247c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	330c      	adds	r3, #12
 8002370:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002374:	e853 3f00 	ldrex	r3, [r3]
 8002378:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800237a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800237c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002380:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	330c      	adds	r3, #12
 800238a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800238e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002390:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002392:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002394:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002396:	e841 2300 	strex	r3, r2, [r1]
 800239a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800239c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1e3      	bne.n	800236a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	3314      	adds	r3, #20
 80023a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ac:	e853 3f00 	ldrex	r3, [r3]
 80023b0:	623b      	str	r3, [r7, #32]
   return(result);
 80023b2:	6a3b      	ldr	r3, [r7, #32]
 80023b4:	f023 0301 	bic.w	r3, r3, #1
 80023b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	3314      	adds	r3, #20
 80023c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80023c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80023c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80023cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023ce:	e841 2300 	strex	r3, r2, [r1]
 80023d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80023d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1e3      	bne.n	80023a2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2220      	movs	r2, #32
 80023de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	330c      	adds	r3, #12
 80023ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	e853 3f00 	ldrex	r3, [r3]
 80023f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f023 0310 	bic.w	r3, r3, #16
 80023fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	330c      	adds	r3, #12
 8002408:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800240c:	61fa      	str	r2, [r7, #28]
 800240e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002410:	69b9      	ldr	r1, [r7, #24]
 8002412:	69fa      	ldr	r2, [r7, #28]
 8002414:	e841 2300 	strex	r3, r2, [r1]
 8002418:	617b      	str	r3, [r7, #20]
   return(result);
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d1e3      	bne.n	80023e8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2202      	movs	r2, #2
 8002424:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002426:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800242a:	4619      	mov	r1, r3
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f7fd fe95 	bl	800015c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002432:	e023      	b.n	800247c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002434:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002438:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800243c:	2b00      	cmp	r3, #0
 800243e:	d009      	beq.n	8002454 <HAL_UART_IRQHandler+0x4f4>
 8002440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002444:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002448:	2b00      	cmp	r3, #0
 800244a:	d003      	beq.n	8002454 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f000 f93c 	bl	80026ca <UART_Transmit_IT>
    return;
 8002452:	e014      	b.n	800247e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00e      	beq.n	800247e <HAL_UART_IRQHandler+0x51e>
 8002460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002468:	2b00      	cmp	r3, #0
 800246a:	d008      	beq.n	800247e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f000 f97b 	bl	8002768 <UART_EndTransmit_IT>
    return;
 8002472:	e004      	b.n	800247e <HAL_UART_IRQHandler+0x51e>
    return;
 8002474:	bf00      	nop
 8002476:	e002      	b.n	800247e <HAL_UART_IRQHandler+0x51e>
      return;
 8002478:	bf00      	nop
 800247a:	e000      	b.n	800247e <HAL_UART_IRQHandler+0x51e>
      return;
 800247c:	bf00      	nop
  }
}
 800247e:	37e8      	adds	r7, #232	@ 0xe8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	bc80      	pop	{r7}
 8002494:	4770      	bx	lr

08002496 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002496:	b480      	push	{r7}
 8002498:	b083      	sub	sp, #12
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr

080024a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bc80      	pop	{r7}
 80024b8:	4770      	bx	lr

080024ba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b086      	sub	sp, #24
 80024be:	af00      	add	r7, sp, #0
 80024c0:	60f8      	str	r0, [r7, #12]
 80024c2:	60b9      	str	r1, [r7, #8]
 80024c4:	603b      	str	r3, [r7, #0]
 80024c6:	4613      	mov	r3, r2
 80024c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024ca:	e03b      	b.n	8002544 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024cc:	6a3b      	ldr	r3, [r7, #32]
 80024ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d2:	d037      	beq.n	8002544 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024d4:	f7fe f9ae 	bl	8000834 <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	6a3a      	ldr	r2, [r7, #32]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d302      	bcc.n	80024ea <UART_WaitOnFlagUntilTimeout+0x30>
 80024e4:	6a3b      	ldr	r3, [r7, #32]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e03a      	b.n	8002564 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d023      	beq.n	8002544 <UART_WaitOnFlagUntilTimeout+0x8a>
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	2b80      	cmp	r3, #128	@ 0x80
 8002500:	d020      	beq.n	8002544 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	2b40      	cmp	r3, #64	@ 0x40
 8002506:	d01d      	beq.n	8002544 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0308 	and.w	r3, r3, #8
 8002512:	2b08      	cmp	r3, #8
 8002514:	d116      	bne.n	8002544 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	617b      	str	r3, [r7, #20]
 800252a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f000 f856 	bl	80025de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2208      	movs	r2, #8
 8002536:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e00f      	b.n	8002564 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	4013      	ands	r3, r2
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	429a      	cmp	r2, r3
 8002552:	bf0c      	ite	eq
 8002554:	2301      	moveq	r3, #1
 8002556:	2300      	movne	r3, #0
 8002558:	b2db      	uxtb	r3, r3
 800255a:	461a      	mov	r2, r3
 800255c:	79fb      	ldrb	r3, [r7, #7]
 800255e:	429a      	cmp	r2, r3
 8002560:	d0b4      	beq.n	80024cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002562:	2300      	movs	r3, #0
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	4613      	mov	r3, r2
 8002578:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	68ba      	ldr	r2, [r7, #8]
 800257e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	88fa      	ldrh	r2, [r7, #6]
 8002584:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	88fa      	ldrh	r2, [r7, #6]
 800258a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2222      	movs	r2, #34	@ 0x22
 8002596:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d007      	beq.n	80025b2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68da      	ldr	r2, [r3, #12]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025b0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	695a      	ldr	r2, [r3, #20]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f042 0201 	orr.w	r2, r2, #1
 80025c0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	68da      	ldr	r2, [r3, #12]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f042 0220 	orr.w	r2, r2, #32
 80025d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr

080025de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025de:	b480      	push	{r7}
 80025e0:	b095      	sub	sp, #84	@ 0x54
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	330c      	adds	r3, #12
 80025ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025f0:	e853 3f00 	ldrex	r3, [r3]
 80025f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80025f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80025fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	330c      	adds	r3, #12
 8002604:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002606:	643a      	str	r2, [r7, #64]	@ 0x40
 8002608:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800260a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800260c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800260e:	e841 2300 	strex	r3, r2, [r1]
 8002612:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1e5      	bne.n	80025e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	3314      	adds	r3, #20
 8002620:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002622:	6a3b      	ldr	r3, [r7, #32]
 8002624:	e853 3f00 	ldrex	r3, [r3]
 8002628:	61fb      	str	r3, [r7, #28]
   return(result);
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	f023 0301 	bic.w	r3, r3, #1
 8002630:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	3314      	adds	r3, #20
 8002638:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800263a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800263c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800263e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002640:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002642:	e841 2300 	strex	r3, r2, [r1]
 8002646:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1e5      	bne.n	800261a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	2b01      	cmp	r3, #1
 8002654:	d119      	bne.n	800268a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	330c      	adds	r3, #12
 800265c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	e853 3f00 	ldrex	r3, [r3]
 8002664:	60bb      	str	r3, [r7, #8]
   return(result);
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	f023 0310 	bic.w	r3, r3, #16
 800266c:	647b      	str	r3, [r7, #68]	@ 0x44
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	330c      	adds	r3, #12
 8002674:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002676:	61ba      	str	r2, [r7, #24]
 8002678:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800267a:	6979      	ldr	r1, [r7, #20]
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	e841 2300 	strex	r3, r2, [r1]
 8002682:	613b      	str	r3, [r7, #16]
   return(result);
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1e5      	bne.n	8002656 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2220      	movs	r2, #32
 800268e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002698:	bf00      	nop
 800269a:	3754      	adds	r7, #84	@ 0x54
 800269c:	46bd      	mov	sp, r7
 800269e:	bc80      	pop	{r7}
 80026a0:	4770      	bx	lr

080026a2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b084      	sub	sp, #16
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f7ff fef3 	bl	80024a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80026c2:	bf00      	nop
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80026ca:	b480      	push	{r7}
 80026cc:	b085      	sub	sp, #20
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b21      	cmp	r3, #33	@ 0x21
 80026dc:	d13e      	bne.n	800275c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026e6:	d114      	bne.n	8002712 <UART_Transmit_IT+0x48>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d110      	bne.n	8002712 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a1b      	ldr	r3, [r3, #32]
 80026f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	881b      	ldrh	r3, [r3, #0]
 80026fa:	461a      	mov	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002704:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a1b      	ldr	r3, [r3, #32]
 800270a:	1c9a      	adds	r2, r3, #2
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	621a      	str	r2, [r3, #32]
 8002710:	e008      	b.n	8002724 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	1c59      	adds	r1, r3, #1
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	6211      	str	r1, [r2, #32]
 800271c:	781a      	ldrb	r2, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002728:	b29b      	uxth	r3, r3
 800272a:	3b01      	subs	r3, #1
 800272c:	b29b      	uxth	r3, r3
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	4619      	mov	r1, r3
 8002732:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002734:	2b00      	cmp	r3, #0
 8002736:	d10f      	bne.n	8002758 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68da      	ldr	r2, [r3, #12]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002746:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68da      	ldr	r2, [r3, #12]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002756:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002758:	2300      	movs	r3, #0
 800275a:	e000      	b.n	800275e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800275c:	2302      	movs	r3, #2
  }
}
 800275e:	4618      	mov	r0, r3
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	68da      	ldr	r2, [r3, #12]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800277e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2220      	movs	r2, #32
 8002784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f7ff fe7b 	bl	8002484 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3708      	adds	r7, #8
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b08c      	sub	sp, #48	@ 0x30
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	2b22      	cmp	r3, #34	@ 0x22
 80027aa:	f040 80ae 	bne.w	800290a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027b6:	d117      	bne.n	80027e8 <UART_Receive_IT+0x50>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d113      	bne.n	80027e8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027da:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e0:	1c9a      	adds	r2, r3, #2
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80027e6:	e026      	b.n	8002836 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027fa:	d007      	beq.n	800280c <UART_Receive_IT+0x74>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10a      	bne.n	800281a <UART_Receive_IT+0x82>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d106      	bne.n	800281a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	b2da      	uxtb	r2, r3
 8002814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002816:	701a      	strb	r2, [r3, #0]
 8002818:	e008      	b.n	800282c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	b2db      	uxtb	r3, r3
 8002822:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002826:	b2da      	uxtb	r2, r3
 8002828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800282a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002830:	1c5a      	adds	r2, r3, #1
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800283a:	b29b      	uxth	r3, r3
 800283c:	3b01      	subs	r3, #1
 800283e:	b29b      	uxth	r3, r3
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	4619      	mov	r1, r3
 8002844:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002846:	2b00      	cmp	r3, #0
 8002848:	d15d      	bne.n	8002906 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68da      	ldr	r2, [r3, #12]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f022 0220 	bic.w	r2, r2, #32
 8002858:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68da      	ldr	r2, [r3, #12]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002868:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	695a      	ldr	r2, [r3, #20]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f022 0201 	bic.w	r2, r2, #1
 8002878:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2220      	movs	r2, #32
 800287e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288c:	2b01      	cmp	r3, #1
 800288e:	d135      	bne.n	80028fc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	330c      	adds	r3, #12
 800289c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	e853 3f00 	ldrex	r3, [r3]
 80028a4:	613b      	str	r3, [r7, #16]
   return(result);
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	f023 0310 	bic.w	r3, r3, #16
 80028ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	330c      	adds	r3, #12
 80028b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028b6:	623a      	str	r2, [r7, #32]
 80028b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ba:	69f9      	ldr	r1, [r7, #28]
 80028bc:	6a3a      	ldr	r2, [r7, #32]
 80028be:	e841 2300 	strex	r3, r2, [r1]
 80028c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1e5      	bne.n	8002896 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0310 	and.w	r3, r3, #16
 80028d4:	2b10      	cmp	r3, #16
 80028d6:	d10a      	bne.n	80028ee <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80028d8:	2300      	movs	r3, #0
 80028da:	60fb      	str	r3, [r7, #12]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80028f2:	4619      	mov	r1, r3
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f7fd fc31 	bl	800015c <HAL_UARTEx_RxEventCallback>
 80028fa:	e002      	b.n	8002902 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f7ff fdca 	bl	8002496 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002902:	2300      	movs	r3, #0
 8002904:	e002      	b.n	800290c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002906:	2300      	movs	r3, #0
 8002908:	e000      	b.n	800290c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800290a:	2302      	movs	r3, #2
  }
}
 800290c:	4618      	mov	r0, r3
 800290e:	3730      	adds	r7, #48	@ 0x30
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	691b      	ldr	r3, [r3, #16]
 8002922:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68da      	ldr	r2, [r3, #12]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	430a      	orrs	r2, r1
 8002930:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	695b      	ldr	r3, [r3, #20]
 8002940:	4313      	orrs	r3, r2
 8002942:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800294e:	f023 030c 	bic.w	r3, r3, #12
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	6812      	ldr	r2, [r2, #0]
 8002956:	68b9      	ldr	r1, [r7, #8]
 8002958:	430b      	orrs	r3, r1
 800295a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	699a      	ldr	r2, [r3, #24]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	430a      	orrs	r2, r1
 8002970:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a2c      	ldr	r2, [pc, #176]	@ (8002a28 <UART_SetConfig+0x114>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d103      	bne.n	8002984 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800297c:	f7fe fe9e 	bl	80016bc <HAL_RCC_GetPCLK2Freq>
 8002980:	60f8      	str	r0, [r7, #12]
 8002982:	e002      	b.n	800298a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002984:	f7fe fe86 	bl	8001694 <HAL_RCC_GetPCLK1Freq>
 8002988:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800298a:	68fa      	ldr	r2, [r7, #12]
 800298c:	4613      	mov	r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	4413      	add	r3, r2
 8002992:	009a      	lsls	r2, r3, #2
 8002994:	441a      	add	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a0:	4a22      	ldr	r2, [pc, #136]	@ (8002a2c <UART_SetConfig+0x118>)
 80029a2:	fba2 2303 	umull	r2, r3, r2, r3
 80029a6:	095b      	lsrs	r3, r3, #5
 80029a8:	0119      	lsls	r1, r3, #4
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	4613      	mov	r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	4413      	add	r3, r2
 80029b2:	009a      	lsls	r2, r3, #2
 80029b4:	441a      	add	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80029c0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a2c <UART_SetConfig+0x118>)
 80029c2:	fba3 0302 	umull	r0, r3, r3, r2
 80029c6:	095b      	lsrs	r3, r3, #5
 80029c8:	2064      	movs	r0, #100	@ 0x64
 80029ca:	fb00 f303 	mul.w	r3, r0, r3
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	011b      	lsls	r3, r3, #4
 80029d2:	3332      	adds	r3, #50	@ 0x32
 80029d4:	4a15      	ldr	r2, [pc, #84]	@ (8002a2c <UART_SetConfig+0x118>)
 80029d6:	fba2 2303 	umull	r2, r3, r2, r3
 80029da:	095b      	lsrs	r3, r3, #5
 80029dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029e0:	4419      	add	r1, r3
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	4613      	mov	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	4413      	add	r3, r2
 80029ea:	009a      	lsls	r2, r3, #2
 80029ec:	441a      	add	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80029f8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a2c <UART_SetConfig+0x118>)
 80029fa:	fba3 0302 	umull	r0, r3, r3, r2
 80029fe:	095b      	lsrs	r3, r3, #5
 8002a00:	2064      	movs	r0, #100	@ 0x64
 8002a02:	fb00 f303 	mul.w	r3, r0, r3
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	011b      	lsls	r3, r3, #4
 8002a0a:	3332      	adds	r3, #50	@ 0x32
 8002a0c:	4a07      	ldr	r2, [pc, #28]	@ (8002a2c <UART_SetConfig+0x118>)
 8002a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a12:	095b      	lsrs	r3, r3, #5
 8002a14:	f003 020f 	and.w	r2, r3, #15
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	440a      	add	r2, r1
 8002a1e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002a20:	bf00      	nop
 8002a22:	3710      	adds	r7, #16
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	40013800 	.word	0x40013800
 8002a2c:	51eb851f 	.word	0x51eb851f

08002a30 <ADE7758_Init>:
 * Prescaler = 8
 * First bit = MBS first
 * CPOL = Low
 */
void ADE7758_Init(ADE7758_SPI *spi, SPI_HandleTypeDef *hspi, GPIO_TypeDef *CS_PORT, uint16_t CS_PIN)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	807b      	strh	r3, [r7, #2]
    spi->hspi = hspi;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	68ba      	ldr	r2, [r7, #8]
 8002a42:	609a      	str	r2, [r3, #8]
    spi->CS_PORT = CS_PORT;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	601a      	str	r2, [r3, #0]
    spi->CS_PIN = CS_PIN;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	887a      	ldrh	r2, [r7, #2]
 8002a4e:	809a      	strh	r2, [r3, #4]
}
 8002a50:	bf00      	nop
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr

08002a5a <ADE7758_Write>:
 * @note  CLK: |       7       |  6 |  5 |  4 |  3 |  2 | 1  |  0  |       |  7   | 6  |  5 | 4  | 3  | 2  | 1  | 0  |   ...
 * @note MOSI: | START BIT = 1 | A6 | A5 | A4 | A3 | A2 | A1 | A0  |       |  D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0 |   ...
 * @note MISO: |       X       |  x |  x |  x |  x |  x |  x |  x  |       |  X   | X  | X  | X  | X  | X  | X  | X  |   ...
 */
void ADE7758_Write(ADE7758_SPI *spi, int32_t value, uint8_t address, uint8_t length)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b088      	sub	sp, #32
 8002a5e:	af02      	add	r7, sp, #8
 8002a60:	60f8      	str	r0, [r7, #12]
 8002a62:	60b9      	str	r1, [r7, #8]
 8002a64:	4611      	mov	r1, r2
 8002a66:	461a      	mov	r2, r3
 8002a68:	460b      	mov	r3, r1
 8002a6a:	71fb      	strb	r3, [r7, #7]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	71bb      	strb	r3, [r7, #6]
    /*Declare ADDRESS that we will send*/
    uint8_t pTxData[4] = {0};
 8002a70:	2300      	movs	r3, #0
 8002a72:	617b      	str	r3, [r7, #20]
    pTxData[0] = address | 0x80;
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	753b      	strb	r3, [r7, #20]

    switch (length)
 8002a7e:	79bb      	ldrb	r3, [r7, #6]
 8002a80:	2b03      	cmp	r3, #3
 8002a82:	d012      	beq.n	8002aaa <ADE7758_Write+0x50>
 8002a84:	2b03      	cmp	r3, #3
 8002a86:	dc1c      	bgt.n	8002ac2 <ADE7758_Write+0x68>
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d002      	beq.n	8002a92 <ADE7758_Write+0x38>
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d004      	beq.n	8002a9a <ADE7758_Write+0x40>
        pTxData[1] = (uint8_t)((value >> 16) & 0xFF);
        pTxData[2] = (uint8_t)((value >> 8) & 0xFF);
        pTxData[3] = (uint8_t)(value & 0xFF);
        break;
    default:
        break;
 8002a90:	e017      	b.n	8002ac2 <ADE7758_Write+0x68>
        pTxData[1] = (uint8_t)(value & 0xFF);
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	757b      	strb	r3, [r7, #21]
        break;
 8002a98:	e014      	b.n	8002ac4 <ADE7758_Write+0x6a>
        pTxData[1] = (uint8_t)((value >> 8) & 0xFF);
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	121b      	asrs	r3, r3, #8
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	757b      	strb	r3, [r7, #21]
        pTxData[2] = (uint8_t)(value & 0xFF);
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	75bb      	strb	r3, [r7, #22]
        break;
 8002aa8:	e00c      	b.n	8002ac4 <ADE7758_Write+0x6a>
        pTxData[1] = (uint8_t)((value >> 16) & 0xFF);
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	141b      	asrs	r3, r3, #16
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	757b      	strb	r3, [r7, #21]
        pTxData[2] = (uint8_t)((value >> 8) & 0xFF);
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	121b      	asrs	r3, r3, #8
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	75bb      	strb	r3, [r7, #22]
        pTxData[3] = (uint8_t)(value & 0xFF);
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	75fb      	strb	r3, [r7, #23]
        break;
 8002ac0:	e000      	b.n	8002ac4 <ADE7758_Write+0x6a>
        break;
 8002ac2:	bf00      	nop
    }

    /*Data that we will get*/
    uint8_t pRxData[4] = {0};
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	613b      	str	r3, [r7, #16]

    /*CS low, Send and receive, CS high*/
    HAL_GPIO_WritePin(spi->CS_PORT, spi->CS_PIN, GPIO_PIN_RESET);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6818      	ldr	r0, [r3, #0]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	889b      	ldrh	r3, [r3, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	f7fe f9fc 	bl	8000ed0 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(spi->hspi, pTxData, pRxData, 4, 10);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6898      	ldr	r0, [r3, #8]
 8002adc:	f107 0210 	add.w	r2, r7, #16
 8002ae0:	f107 0114 	add.w	r1, r7, #20
 8002ae4:	230a      	movs	r3, #10
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	2304      	movs	r3, #4
 8002aea:	f7fe fe9d 	bl	8001828 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(spi->CS_PORT, spi->CS_PIN, GPIO_PIN_SET);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6818      	ldr	r0, [r3, #0]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	889b      	ldrh	r3, [r3, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	4619      	mov	r1, r3
 8002afa:	f7fe f9e9 	bl	8000ed0 <HAL_GPIO_WritePin>
}
 8002afe:	bf00      	nop
 8002b00:	3718      	adds	r7, #24
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <siprintf>:
 8002b08:	b40e      	push	{r1, r2, r3}
 8002b0a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002b0e:	b500      	push	{lr}
 8002b10:	b09c      	sub	sp, #112	@ 0x70
 8002b12:	ab1d      	add	r3, sp, #116	@ 0x74
 8002b14:	9002      	str	r0, [sp, #8]
 8002b16:	9006      	str	r0, [sp, #24]
 8002b18:	9107      	str	r1, [sp, #28]
 8002b1a:	9104      	str	r1, [sp, #16]
 8002b1c:	4808      	ldr	r0, [pc, #32]	@ (8002b40 <siprintf+0x38>)
 8002b1e:	4909      	ldr	r1, [pc, #36]	@ (8002b44 <siprintf+0x3c>)
 8002b20:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b24:	9105      	str	r1, [sp, #20]
 8002b26:	6800      	ldr	r0, [r0, #0]
 8002b28:	a902      	add	r1, sp, #8
 8002b2a:	9301      	str	r3, [sp, #4]
 8002b2c:	f000 f992 	bl	8002e54 <_svfiprintf_r>
 8002b30:	2200      	movs	r2, #0
 8002b32:	9b02      	ldr	r3, [sp, #8]
 8002b34:	701a      	strb	r2, [r3, #0]
 8002b36:	b01c      	add	sp, #112	@ 0x70
 8002b38:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b3c:	b003      	add	sp, #12
 8002b3e:	4770      	bx	lr
 8002b40:	2000000c 	.word	0x2000000c
 8002b44:	ffff0208 	.word	0xffff0208

08002b48 <memset>:
 8002b48:	4603      	mov	r3, r0
 8002b4a:	4402      	add	r2, r0
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d100      	bne.n	8002b52 <memset+0xa>
 8002b50:	4770      	bx	lr
 8002b52:	f803 1b01 	strb.w	r1, [r3], #1
 8002b56:	e7f9      	b.n	8002b4c <memset+0x4>

08002b58 <__errno>:
 8002b58:	4b01      	ldr	r3, [pc, #4]	@ (8002b60 <__errno+0x8>)
 8002b5a:	6818      	ldr	r0, [r3, #0]
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	2000000c 	.word	0x2000000c

08002b64 <__libc_init_array>:
 8002b64:	b570      	push	{r4, r5, r6, lr}
 8002b66:	2600      	movs	r6, #0
 8002b68:	4d0c      	ldr	r5, [pc, #48]	@ (8002b9c <__libc_init_array+0x38>)
 8002b6a:	4c0d      	ldr	r4, [pc, #52]	@ (8002ba0 <__libc_init_array+0x3c>)
 8002b6c:	1b64      	subs	r4, r4, r5
 8002b6e:	10a4      	asrs	r4, r4, #2
 8002b70:	42a6      	cmp	r6, r4
 8002b72:	d109      	bne.n	8002b88 <__libc_init_array+0x24>
 8002b74:	f000 fc78 	bl	8003468 <_init>
 8002b78:	2600      	movs	r6, #0
 8002b7a:	4d0a      	ldr	r5, [pc, #40]	@ (8002ba4 <__libc_init_array+0x40>)
 8002b7c:	4c0a      	ldr	r4, [pc, #40]	@ (8002ba8 <__libc_init_array+0x44>)
 8002b7e:	1b64      	subs	r4, r4, r5
 8002b80:	10a4      	asrs	r4, r4, #2
 8002b82:	42a6      	cmp	r6, r4
 8002b84:	d105      	bne.n	8002b92 <__libc_init_array+0x2e>
 8002b86:	bd70      	pop	{r4, r5, r6, pc}
 8002b88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b8c:	4798      	blx	r3
 8002b8e:	3601      	adds	r6, #1
 8002b90:	e7ee      	b.n	8002b70 <__libc_init_array+0xc>
 8002b92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b96:	4798      	blx	r3
 8002b98:	3601      	adds	r6, #1
 8002b9a:	e7f2      	b.n	8002b82 <__libc_init_array+0x1e>
 8002b9c:	080034ec 	.word	0x080034ec
 8002ba0:	080034ec 	.word	0x080034ec
 8002ba4:	080034ec 	.word	0x080034ec
 8002ba8:	080034f0 	.word	0x080034f0

08002bac <__retarget_lock_acquire_recursive>:
 8002bac:	4770      	bx	lr

08002bae <__retarget_lock_release_recursive>:
 8002bae:	4770      	bx	lr

08002bb0 <_free_r>:
 8002bb0:	b538      	push	{r3, r4, r5, lr}
 8002bb2:	4605      	mov	r5, r0
 8002bb4:	2900      	cmp	r1, #0
 8002bb6:	d040      	beq.n	8002c3a <_free_r+0x8a>
 8002bb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bbc:	1f0c      	subs	r4, r1, #4
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	bfb8      	it	lt
 8002bc2:	18e4      	addlt	r4, r4, r3
 8002bc4:	f000 f8de 	bl	8002d84 <__malloc_lock>
 8002bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8002c3c <_free_r+0x8c>)
 8002bca:	6813      	ldr	r3, [r2, #0]
 8002bcc:	b933      	cbnz	r3, 8002bdc <_free_r+0x2c>
 8002bce:	6063      	str	r3, [r4, #4]
 8002bd0:	6014      	str	r4, [r2, #0]
 8002bd2:	4628      	mov	r0, r5
 8002bd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bd8:	f000 b8da 	b.w	8002d90 <__malloc_unlock>
 8002bdc:	42a3      	cmp	r3, r4
 8002bde:	d908      	bls.n	8002bf2 <_free_r+0x42>
 8002be0:	6820      	ldr	r0, [r4, #0]
 8002be2:	1821      	adds	r1, r4, r0
 8002be4:	428b      	cmp	r3, r1
 8002be6:	bf01      	itttt	eq
 8002be8:	6819      	ldreq	r1, [r3, #0]
 8002bea:	685b      	ldreq	r3, [r3, #4]
 8002bec:	1809      	addeq	r1, r1, r0
 8002bee:	6021      	streq	r1, [r4, #0]
 8002bf0:	e7ed      	b.n	8002bce <_free_r+0x1e>
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	b10b      	cbz	r3, 8002bfc <_free_r+0x4c>
 8002bf8:	42a3      	cmp	r3, r4
 8002bfa:	d9fa      	bls.n	8002bf2 <_free_r+0x42>
 8002bfc:	6811      	ldr	r1, [r2, #0]
 8002bfe:	1850      	adds	r0, r2, r1
 8002c00:	42a0      	cmp	r0, r4
 8002c02:	d10b      	bne.n	8002c1c <_free_r+0x6c>
 8002c04:	6820      	ldr	r0, [r4, #0]
 8002c06:	4401      	add	r1, r0
 8002c08:	1850      	adds	r0, r2, r1
 8002c0a:	4283      	cmp	r3, r0
 8002c0c:	6011      	str	r1, [r2, #0]
 8002c0e:	d1e0      	bne.n	8002bd2 <_free_r+0x22>
 8002c10:	6818      	ldr	r0, [r3, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	4408      	add	r0, r1
 8002c16:	6010      	str	r0, [r2, #0]
 8002c18:	6053      	str	r3, [r2, #4]
 8002c1a:	e7da      	b.n	8002bd2 <_free_r+0x22>
 8002c1c:	d902      	bls.n	8002c24 <_free_r+0x74>
 8002c1e:	230c      	movs	r3, #12
 8002c20:	602b      	str	r3, [r5, #0]
 8002c22:	e7d6      	b.n	8002bd2 <_free_r+0x22>
 8002c24:	6820      	ldr	r0, [r4, #0]
 8002c26:	1821      	adds	r1, r4, r0
 8002c28:	428b      	cmp	r3, r1
 8002c2a:	bf01      	itttt	eq
 8002c2c:	6819      	ldreq	r1, [r3, #0]
 8002c2e:	685b      	ldreq	r3, [r3, #4]
 8002c30:	1809      	addeq	r1, r1, r0
 8002c32:	6021      	streq	r1, [r4, #0]
 8002c34:	6063      	str	r3, [r4, #4]
 8002c36:	6054      	str	r4, [r2, #4]
 8002c38:	e7cb      	b.n	8002bd2 <_free_r+0x22>
 8002c3a:	bd38      	pop	{r3, r4, r5, pc}
 8002c3c:	2000029c 	.word	0x2000029c

08002c40 <sbrk_aligned>:
 8002c40:	b570      	push	{r4, r5, r6, lr}
 8002c42:	4e0f      	ldr	r6, [pc, #60]	@ (8002c80 <sbrk_aligned+0x40>)
 8002c44:	460c      	mov	r4, r1
 8002c46:	6831      	ldr	r1, [r6, #0]
 8002c48:	4605      	mov	r5, r0
 8002c4a:	b911      	cbnz	r1, 8002c52 <sbrk_aligned+0x12>
 8002c4c:	f000 fbaa 	bl	80033a4 <_sbrk_r>
 8002c50:	6030      	str	r0, [r6, #0]
 8002c52:	4621      	mov	r1, r4
 8002c54:	4628      	mov	r0, r5
 8002c56:	f000 fba5 	bl	80033a4 <_sbrk_r>
 8002c5a:	1c43      	adds	r3, r0, #1
 8002c5c:	d103      	bne.n	8002c66 <sbrk_aligned+0x26>
 8002c5e:	f04f 34ff 	mov.w	r4, #4294967295
 8002c62:	4620      	mov	r0, r4
 8002c64:	bd70      	pop	{r4, r5, r6, pc}
 8002c66:	1cc4      	adds	r4, r0, #3
 8002c68:	f024 0403 	bic.w	r4, r4, #3
 8002c6c:	42a0      	cmp	r0, r4
 8002c6e:	d0f8      	beq.n	8002c62 <sbrk_aligned+0x22>
 8002c70:	1a21      	subs	r1, r4, r0
 8002c72:	4628      	mov	r0, r5
 8002c74:	f000 fb96 	bl	80033a4 <_sbrk_r>
 8002c78:	3001      	adds	r0, #1
 8002c7a:	d1f2      	bne.n	8002c62 <sbrk_aligned+0x22>
 8002c7c:	e7ef      	b.n	8002c5e <sbrk_aligned+0x1e>
 8002c7e:	bf00      	nop
 8002c80:	20000298 	.word	0x20000298

08002c84 <_malloc_r>:
 8002c84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c88:	1ccd      	adds	r5, r1, #3
 8002c8a:	f025 0503 	bic.w	r5, r5, #3
 8002c8e:	3508      	adds	r5, #8
 8002c90:	2d0c      	cmp	r5, #12
 8002c92:	bf38      	it	cc
 8002c94:	250c      	movcc	r5, #12
 8002c96:	2d00      	cmp	r5, #0
 8002c98:	4606      	mov	r6, r0
 8002c9a:	db01      	blt.n	8002ca0 <_malloc_r+0x1c>
 8002c9c:	42a9      	cmp	r1, r5
 8002c9e:	d904      	bls.n	8002caa <_malloc_r+0x26>
 8002ca0:	230c      	movs	r3, #12
 8002ca2:	6033      	str	r3, [r6, #0]
 8002ca4:	2000      	movs	r0, #0
 8002ca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002caa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002d80 <_malloc_r+0xfc>
 8002cae:	f000 f869 	bl	8002d84 <__malloc_lock>
 8002cb2:	f8d8 3000 	ldr.w	r3, [r8]
 8002cb6:	461c      	mov	r4, r3
 8002cb8:	bb44      	cbnz	r4, 8002d0c <_malloc_r+0x88>
 8002cba:	4629      	mov	r1, r5
 8002cbc:	4630      	mov	r0, r6
 8002cbe:	f7ff ffbf 	bl	8002c40 <sbrk_aligned>
 8002cc2:	1c43      	adds	r3, r0, #1
 8002cc4:	4604      	mov	r4, r0
 8002cc6:	d158      	bne.n	8002d7a <_malloc_r+0xf6>
 8002cc8:	f8d8 4000 	ldr.w	r4, [r8]
 8002ccc:	4627      	mov	r7, r4
 8002cce:	2f00      	cmp	r7, #0
 8002cd0:	d143      	bne.n	8002d5a <_malloc_r+0xd6>
 8002cd2:	2c00      	cmp	r4, #0
 8002cd4:	d04b      	beq.n	8002d6e <_malloc_r+0xea>
 8002cd6:	6823      	ldr	r3, [r4, #0]
 8002cd8:	4639      	mov	r1, r7
 8002cda:	4630      	mov	r0, r6
 8002cdc:	eb04 0903 	add.w	r9, r4, r3
 8002ce0:	f000 fb60 	bl	80033a4 <_sbrk_r>
 8002ce4:	4581      	cmp	r9, r0
 8002ce6:	d142      	bne.n	8002d6e <_malloc_r+0xea>
 8002ce8:	6821      	ldr	r1, [r4, #0]
 8002cea:	4630      	mov	r0, r6
 8002cec:	1a6d      	subs	r5, r5, r1
 8002cee:	4629      	mov	r1, r5
 8002cf0:	f7ff ffa6 	bl	8002c40 <sbrk_aligned>
 8002cf4:	3001      	adds	r0, #1
 8002cf6:	d03a      	beq.n	8002d6e <_malloc_r+0xea>
 8002cf8:	6823      	ldr	r3, [r4, #0]
 8002cfa:	442b      	add	r3, r5
 8002cfc:	6023      	str	r3, [r4, #0]
 8002cfe:	f8d8 3000 	ldr.w	r3, [r8]
 8002d02:	685a      	ldr	r2, [r3, #4]
 8002d04:	bb62      	cbnz	r2, 8002d60 <_malloc_r+0xdc>
 8002d06:	f8c8 7000 	str.w	r7, [r8]
 8002d0a:	e00f      	b.n	8002d2c <_malloc_r+0xa8>
 8002d0c:	6822      	ldr	r2, [r4, #0]
 8002d0e:	1b52      	subs	r2, r2, r5
 8002d10:	d420      	bmi.n	8002d54 <_malloc_r+0xd0>
 8002d12:	2a0b      	cmp	r2, #11
 8002d14:	d917      	bls.n	8002d46 <_malloc_r+0xc2>
 8002d16:	1961      	adds	r1, r4, r5
 8002d18:	42a3      	cmp	r3, r4
 8002d1a:	6025      	str	r5, [r4, #0]
 8002d1c:	bf18      	it	ne
 8002d1e:	6059      	strne	r1, [r3, #4]
 8002d20:	6863      	ldr	r3, [r4, #4]
 8002d22:	bf08      	it	eq
 8002d24:	f8c8 1000 	streq.w	r1, [r8]
 8002d28:	5162      	str	r2, [r4, r5]
 8002d2a:	604b      	str	r3, [r1, #4]
 8002d2c:	4630      	mov	r0, r6
 8002d2e:	f000 f82f 	bl	8002d90 <__malloc_unlock>
 8002d32:	f104 000b 	add.w	r0, r4, #11
 8002d36:	1d23      	adds	r3, r4, #4
 8002d38:	f020 0007 	bic.w	r0, r0, #7
 8002d3c:	1ac2      	subs	r2, r0, r3
 8002d3e:	bf1c      	itt	ne
 8002d40:	1a1b      	subne	r3, r3, r0
 8002d42:	50a3      	strne	r3, [r4, r2]
 8002d44:	e7af      	b.n	8002ca6 <_malloc_r+0x22>
 8002d46:	6862      	ldr	r2, [r4, #4]
 8002d48:	42a3      	cmp	r3, r4
 8002d4a:	bf0c      	ite	eq
 8002d4c:	f8c8 2000 	streq.w	r2, [r8]
 8002d50:	605a      	strne	r2, [r3, #4]
 8002d52:	e7eb      	b.n	8002d2c <_malloc_r+0xa8>
 8002d54:	4623      	mov	r3, r4
 8002d56:	6864      	ldr	r4, [r4, #4]
 8002d58:	e7ae      	b.n	8002cb8 <_malloc_r+0x34>
 8002d5a:	463c      	mov	r4, r7
 8002d5c:	687f      	ldr	r7, [r7, #4]
 8002d5e:	e7b6      	b.n	8002cce <_malloc_r+0x4a>
 8002d60:	461a      	mov	r2, r3
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	42a3      	cmp	r3, r4
 8002d66:	d1fb      	bne.n	8002d60 <_malloc_r+0xdc>
 8002d68:	2300      	movs	r3, #0
 8002d6a:	6053      	str	r3, [r2, #4]
 8002d6c:	e7de      	b.n	8002d2c <_malloc_r+0xa8>
 8002d6e:	230c      	movs	r3, #12
 8002d70:	4630      	mov	r0, r6
 8002d72:	6033      	str	r3, [r6, #0]
 8002d74:	f000 f80c 	bl	8002d90 <__malloc_unlock>
 8002d78:	e794      	b.n	8002ca4 <_malloc_r+0x20>
 8002d7a:	6005      	str	r5, [r0, #0]
 8002d7c:	e7d6      	b.n	8002d2c <_malloc_r+0xa8>
 8002d7e:	bf00      	nop
 8002d80:	2000029c 	.word	0x2000029c

08002d84 <__malloc_lock>:
 8002d84:	4801      	ldr	r0, [pc, #4]	@ (8002d8c <__malloc_lock+0x8>)
 8002d86:	f7ff bf11 	b.w	8002bac <__retarget_lock_acquire_recursive>
 8002d8a:	bf00      	nop
 8002d8c:	20000294 	.word	0x20000294

08002d90 <__malloc_unlock>:
 8002d90:	4801      	ldr	r0, [pc, #4]	@ (8002d98 <__malloc_unlock+0x8>)
 8002d92:	f7ff bf0c 	b.w	8002bae <__retarget_lock_release_recursive>
 8002d96:	bf00      	nop
 8002d98:	20000294 	.word	0x20000294

08002d9c <__ssputs_r>:
 8002d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002da0:	461f      	mov	r7, r3
 8002da2:	688e      	ldr	r6, [r1, #8]
 8002da4:	4682      	mov	sl, r0
 8002da6:	42be      	cmp	r6, r7
 8002da8:	460c      	mov	r4, r1
 8002daa:	4690      	mov	r8, r2
 8002dac:	680b      	ldr	r3, [r1, #0]
 8002dae:	d82d      	bhi.n	8002e0c <__ssputs_r+0x70>
 8002db0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002db4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002db8:	d026      	beq.n	8002e08 <__ssputs_r+0x6c>
 8002dba:	6965      	ldr	r5, [r4, #20]
 8002dbc:	6909      	ldr	r1, [r1, #16]
 8002dbe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002dc2:	eba3 0901 	sub.w	r9, r3, r1
 8002dc6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002dca:	1c7b      	adds	r3, r7, #1
 8002dcc:	444b      	add	r3, r9
 8002dce:	106d      	asrs	r5, r5, #1
 8002dd0:	429d      	cmp	r5, r3
 8002dd2:	bf38      	it	cc
 8002dd4:	461d      	movcc	r5, r3
 8002dd6:	0553      	lsls	r3, r2, #21
 8002dd8:	d527      	bpl.n	8002e2a <__ssputs_r+0x8e>
 8002dda:	4629      	mov	r1, r5
 8002ddc:	f7ff ff52 	bl	8002c84 <_malloc_r>
 8002de0:	4606      	mov	r6, r0
 8002de2:	b360      	cbz	r0, 8002e3e <__ssputs_r+0xa2>
 8002de4:	464a      	mov	r2, r9
 8002de6:	6921      	ldr	r1, [r4, #16]
 8002de8:	f000 fafa 	bl	80033e0 <memcpy>
 8002dec:	89a3      	ldrh	r3, [r4, #12]
 8002dee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002df2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002df6:	81a3      	strh	r3, [r4, #12]
 8002df8:	6126      	str	r6, [r4, #16]
 8002dfa:	444e      	add	r6, r9
 8002dfc:	6026      	str	r6, [r4, #0]
 8002dfe:	463e      	mov	r6, r7
 8002e00:	6165      	str	r5, [r4, #20]
 8002e02:	eba5 0509 	sub.w	r5, r5, r9
 8002e06:	60a5      	str	r5, [r4, #8]
 8002e08:	42be      	cmp	r6, r7
 8002e0a:	d900      	bls.n	8002e0e <__ssputs_r+0x72>
 8002e0c:	463e      	mov	r6, r7
 8002e0e:	4632      	mov	r2, r6
 8002e10:	4641      	mov	r1, r8
 8002e12:	6820      	ldr	r0, [r4, #0]
 8002e14:	f000 faac 	bl	8003370 <memmove>
 8002e18:	2000      	movs	r0, #0
 8002e1a:	68a3      	ldr	r3, [r4, #8]
 8002e1c:	1b9b      	subs	r3, r3, r6
 8002e1e:	60a3      	str	r3, [r4, #8]
 8002e20:	6823      	ldr	r3, [r4, #0]
 8002e22:	4433      	add	r3, r6
 8002e24:	6023      	str	r3, [r4, #0]
 8002e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e2a:	462a      	mov	r2, r5
 8002e2c:	f000 fae6 	bl	80033fc <_realloc_r>
 8002e30:	4606      	mov	r6, r0
 8002e32:	2800      	cmp	r0, #0
 8002e34:	d1e0      	bne.n	8002df8 <__ssputs_r+0x5c>
 8002e36:	4650      	mov	r0, sl
 8002e38:	6921      	ldr	r1, [r4, #16]
 8002e3a:	f7ff feb9 	bl	8002bb0 <_free_r>
 8002e3e:	230c      	movs	r3, #12
 8002e40:	f8ca 3000 	str.w	r3, [sl]
 8002e44:	89a3      	ldrh	r3, [r4, #12]
 8002e46:	f04f 30ff 	mov.w	r0, #4294967295
 8002e4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e4e:	81a3      	strh	r3, [r4, #12]
 8002e50:	e7e9      	b.n	8002e26 <__ssputs_r+0x8a>
	...

08002e54 <_svfiprintf_r>:
 8002e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e58:	4698      	mov	r8, r3
 8002e5a:	898b      	ldrh	r3, [r1, #12]
 8002e5c:	4607      	mov	r7, r0
 8002e5e:	061b      	lsls	r3, r3, #24
 8002e60:	460d      	mov	r5, r1
 8002e62:	4614      	mov	r4, r2
 8002e64:	b09d      	sub	sp, #116	@ 0x74
 8002e66:	d510      	bpl.n	8002e8a <_svfiprintf_r+0x36>
 8002e68:	690b      	ldr	r3, [r1, #16]
 8002e6a:	b973      	cbnz	r3, 8002e8a <_svfiprintf_r+0x36>
 8002e6c:	2140      	movs	r1, #64	@ 0x40
 8002e6e:	f7ff ff09 	bl	8002c84 <_malloc_r>
 8002e72:	6028      	str	r0, [r5, #0]
 8002e74:	6128      	str	r0, [r5, #16]
 8002e76:	b930      	cbnz	r0, 8002e86 <_svfiprintf_r+0x32>
 8002e78:	230c      	movs	r3, #12
 8002e7a:	603b      	str	r3, [r7, #0]
 8002e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e80:	b01d      	add	sp, #116	@ 0x74
 8002e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e86:	2340      	movs	r3, #64	@ 0x40
 8002e88:	616b      	str	r3, [r5, #20]
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e8e:	2320      	movs	r3, #32
 8002e90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002e94:	2330      	movs	r3, #48	@ 0x30
 8002e96:	f04f 0901 	mov.w	r9, #1
 8002e9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e9e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003038 <_svfiprintf_r+0x1e4>
 8002ea2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002ea6:	4623      	mov	r3, r4
 8002ea8:	469a      	mov	sl, r3
 8002eaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002eae:	b10a      	cbz	r2, 8002eb4 <_svfiprintf_r+0x60>
 8002eb0:	2a25      	cmp	r2, #37	@ 0x25
 8002eb2:	d1f9      	bne.n	8002ea8 <_svfiprintf_r+0x54>
 8002eb4:	ebba 0b04 	subs.w	fp, sl, r4
 8002eb8:	d00b      	beq.n	8002ed2 <_svfiprintf_r+0x7e>
 8002eba:	465b      	mov	r3, fp
 8002ebc:	4622      	mov	r2, r4
 8002ebe:	4629      	mov	r1, r5
 8002ec0:	4638      	mov	r0, r7
 8002ec2:	f7ff ff6b 	bl	8002d9c <__ssputs_r>
 8002ec6:	3001      	adds	r0, #1
 8002ec8:	f000 80a7 	beq.w	800301a <_svfiprintf_r+0x1c6>
 8002ecc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002ece:	445a      	add	r2, fp
 8002ed0:	9209      	str	r2, [sp, #36]	@ 0x24
 8002ed2:	f89a 3000 	ldrb.w	r3, [sl]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	f000 809f 	beq.w	800301a <_svfiprintf_r+0x1c6>
 8002edc:	2300      	movs	r3, #0
 8002ede:	f04f 32ff 	mov.w	r2, #4294967295
 8002ee2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ee6:	f10a 0a01 	add.w	sl, sl, #1
 8002eea:	9304      	str	r3, [sp, #16]
 8002eec:	9307      	str	r3, [sp, #28]
 8002eee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002ef2:	931a      	str	r3, [sp, #104]	@ 0x68
 8002ef4:	4654      	mov	r4, sl
 8002ef6:	2205      	movs	r2, #5
 8002ef8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002efc:	484e      	ldr	r0, [pc, #312]	@ (8003038 <_svfiprintf_r+0x1e4>)
 8002efe:	f000 fa61 	bl	80033c4 <memchr>
 8002f02:	9a04      	ldr	r2, [sp, #16]
 8002f04:	b9d8      	cbnz	r0, 8002f3e <_svfiprintf_r+0xea>
 8002f06:	06d0      	lsls	r0, r2, #27
 8002f08:	bf44      	itt	mi
 8002f0a:	2320      	movmi	r3, #32
 8002f0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002f10:	0711      	lsls	r1, r2, #28
 8002f12:	bf44      	itt	mi
 8002f14:	232b      	movmi	r3, #43	@ 0x2b
 8002f16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002f1a:	f89a 3000 	ldrb.w	r3, [sl]
 8002f1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f20:	d015      	beq.n	8002f4e <_svfiprintf_r+0xfa>
 8002f22:	4654      	mov	r4, sl
 8002f24:	2000      	movs	r0, #0
 8002f26:	f04f 0c0a 	mov.w	ip, #10
 8002f2a:	9a07      	ldr	r2, [sp, #28]
 8002f2c:	4621      	mov	r1, r4
 8002f2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f32:	3b30      	subs	r3, #48	@ 0x30
 8002f34:	2b09      	cmp	r3, #9
 8002f36:	d94b      	bls.n	8002fd0 <_svfiprintf_r+0x17c>
 8002f38:	b1b0      	cbz	r0, 8002f68 <_svfiprintf_r+0x114>
 8002f3a:	9207      	str	r2, [sp, #28]
 8002f3c:	e014      	b.n	8002f68 <_svfiprintf_r+0x114>
 8002f3e:	eba0 0308 	sub.w	r3, r0, r8
 8002f42:	fa09 f303 	lsl.w	r3, r9, r3
 8002f46:	4313      	orrs	r3, r2
 8002f48:	46a2      	mov	sl, r4
 8002f4a:	9304      	str	r3, [sp, #16]
 8002f4c:	e7d2      	b.n	8002ef4 <_svfiprintf_r+0xa0>
 8002f4e:	9b03      	ldr	r3, [sp, #12]
 8002f50:	1d19      	adds	r1, r3, #4
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	9103      	str	r1, [sp, #12]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	bfbb      	ittet	lt
 8002f5a:	425b      	neglt	r3, r3
 8002f5c:	f042 0202 	orrlt.w	r2, r2, #2
 8002f60:	9307      	strge	r3, [sp, #28]
 8002f62:	9307      	strlt	r3, [sp, #28]
 8002f64:	bfb8      	it	lt
 8002f66:	9204      	strlt	r2, [sp, #16]
 8002f68:	7823      	ldrb	r3, [r4, #0]
 8002f6a:	2b2e      	cmp	r3, #46	@ 0x2e
 8002f6c:	d10a      	bne.n	8002f84 <_svfiprintf_r+0x130>
 8002f6e:	7863      	ldrb	r3, [r4, #1]
 8002f70:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f72:	d132      	bne.n	8002fda <_svfiprintf_r+0x186>
 8002f74:	9b03      	ldr	r3, [sp, #12]
 8002f76:	3402      	adds	r4, #2
 8002f78:	1d1a      	adds	r2, r3, #4
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	9203      	str	r2, [sp, #12]
 8002f7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002f82:	9305      	str	r3, [sp, #20]
 8002f84:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800303c <_svfiprintf_r+0x1e8>
 8002f88:	2203      	movs	r2, #3
 8002f8a:	4650      	mov	r0, sl
 8002f8c:	7821      	ldrb	r1, [r4, #0]
 8002f8e:	f000 fa19 	bl	80033c4 <memchr>
 8002f92:	b138      	cbz	r0, 8002fa4 <_svfiprintf_r+0x150>
 8002f94:	2240      	movs	r2, #64	@ 0x40
 8002f96:	9b04      	ldr	r3, [sp, #16]
 8002f98:	eba0 000a 	sub.w	r0, r0, sl
 8002f9c:	4082      	lsls	r2, r0
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	3401      	adds	r4, #1
 8002fa2:	9304      	str	r3, [sp, #16]
 8002fa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fa8:	2206      	movs	r2, #6
 8002faa:	4825      	ldr	r0, [pc, #148]	@ (8003040 <_svfiprintf_r+0x1ec>)
 8002fac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002fb0:	f000 fa08 	bl	80033c4 <memchr>
 8002fb4:	2800      	cmp	r0, #0
 8002fb6:	d036      	beq.n	8003026 <_svfiprintf_r+0x1d2>
 8002fb8:	4b22      	ldr	r3, [pc, #136]	@ (8003044 <_svfiprintf_r+0x1f0>)
 8002fba:	bb1b      	cbnz	r3, 8003004 <_svfiprintf_r+0x1b0>
 8002fbc:	9b03      	ldr	r3, [sp, #12]
 8002fbe:	3307      	adds	r3, #7
 8002fc0:	f023 0307 	bic.w	r3, r3, #7
 8002fc4:	3308      	adds	r3, #8
 8002fc6:	9303      	str	r3, [sp, #12]
 8002fc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002fca:	4433      	add	r3, r6
 8002fcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8002fce:	e76a      	b.n	8002ea6 <_svfiprintf_r+0x52>
 8002fd0:	460c      	mov	r4, r1
 8002fd2:	2001      	movs	r0, #1
 8002fd4:	fb0c 3202 	mla	r2, ip, r2, r3
 8002fd8:	e7a8      	b.n	8002f2c <_svfiprintf_r+0xd8>
 8002fda:	2300      	movs	r3, #0
 8002fdc:	f04f 0c0a 	mov.w	ip, #10
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	3401      	adds	r4, #1
 8002fe4:	9305      	str	r3, [sp, #20]
 8002fe6:	4620      	mov	r0, r4
 8002fe8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002fec:	3a30      	subs	r2, #48	@ 0x30
 8002fee:	2a09      	cmp	r2, #9
 8002ff0:	d903      	bls.n	8002ffa <_svfiprintf_r+0x1a6>
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d0c6      	beq.n	8002f84 <_svfiprintf_r+0x130>
 8002ff6:	9105      	str	r1, [sp, #20]
 8002ff8:	e7c4      	b.n	8002f84 <_svfiprintf_r+0x130>
 8002ffa:	4604      	mov	r4, r0
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	fb0c 2101 	mla	r1, ip, r1, r2
 8003002:	e7f0      	b.n	8002fe6 <_svfiprintf_r+0x192>
 8003004:	ab03      	add	r3, sp, #12
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	462a      	mov	r2, r5
 800300a:	4638      	mov	r0, r7
 800300c:	4b0e      	ldr	r3, [pc, #56]	@ (8003048 <_svfiprintf_r+0x1f4>)
 800300e:	a904      	add	r1, sp, #16
 8003010:	f3af 8000 	nop.w
 8003014:	1c42      	adds	r2, r0, #1
 8003016:	4606      	mov	r6, r0
 8003018:	d1d6      	bne.n	8002fc8 <_svfiprintf_r+0x174>
 800301a:	89ab      	ldrh	r3, [r5, #12]
 800301c:	065b      	lsls	r3, r3, #25
 800301e:	f53f af2d 	bmi.w	8002e7c <_svfiprintf_r+0x28>
 8003022:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003024:	e72c      	b.n	8002e80 <_svfiprintf_r+0x2c>
 8003026:	ab03      	add	r3, sp, #12
 8003028:	9300      	str	r3, [sp, #0]
 800302a:	462a      	mov	r2, r5
 800302c:	4638      	mov	r0, r7
 800302e:	4b06      	ldr	r3, [pc, #24]	@ (8003048 <_svfiprintf_r+0x1f4>)
 8003030:	a904      	add	r1, sp, #16
 8003032:	f000 f87d 	bl	8003130 <_printf_i>
 8003036:	e7ed      	b.n	8003014 <_svfiprintf_r+0x1c0>
 8003038:	080034ae 	.word	0x080034ae
 800303c:	080034b4 	.word	0x080034b4
 8003040:	080034b8 	.word	0x080034b8
 8003044:	00000000 	.word	0x00000000
 8003048:	08002d9d 	.word	0x08002d9d

0800304c <_printf_common>:
 800304c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003050:	4616      	mov	r6, r2
 8003052:	4698      	mov	r8, r3
 8003054:	688a      	ldr	r2, [r1, #8]
 8003056:	690b      	ldr	r3, [r1, #16]
 8003058:	4607      	mov	r7, r0
 800305a:	4293      	cmp	r3, r2
 800305c:	bfb8      	it	lt
 800305e:	4613      	movlt	r3, r2
 8003060:	6033      	str	r3, [r6, #0]
 8003062:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003066:	460c      	mov	r4, r1
 8003068:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800306c:	b10a      	cbz	r2, 8003072 <_printf_common+0x26>
 800306e:	3301      	adds	r3, #1
 8003070:	6033      	str	r3, [r6, #0]
 8003072:	6823      	ldr	r3, [r4, #0]
 8003074:	0699      	lsls	r1, r3, #26
 8003076:	bf42      	ittt	mi
 8003078:	6833      	ldrmi	r3, [r6, #0]
 800307a:	3302      	addmi	r3, #2
 800307c:	6033      	strmi	r3, [r6, #0]
 800307e:	6825      	ldr	r5, [r4, #0]
 8003080:	f015 0506 	ands.w	r5, r5, #6
 8003084:	d106      	bne.n	8003094 <_printf_common+0x48>
 8003086:	f104 0a19 	add.w	sl, r4, #25
 800308a:	68e3      	ldr	r3, [r4, #12]
 800308c:	6832      	ldr	r2, [r6, #0]
 800308e:	1a9b      	subs	r3, r3, r2
 8003090:	42ab      	cmp	r3, r5
 8003092:	dc2b      	bgt.n	80030ec <_printf_common+0xa0>
 8003094:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003098:	6822      	ldr	r2, [r4, #0]
 800309a:	3b00      	subs	r3, #0
 800309c:	bf18      	it	ne
 800309e:	2301      	movne	r3, #1
 80030a0:	0692      	lsls	r2, r2, #26
 80030a2:	d430      	bmi.n	8003106 <_printf_common+0xba>
 80030a4:	4641      	mov	r1, r8
 80030a6:	4638      	mov	r0, r7
 80030a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80030ac:	47c8      	blx	r9
 80030ae:	3001      	adds	r0, #1
 80030b0:	d023      	beq.n	80030fa <_printf_common+0xae>
 80030b2:	6823      	ldr	r3, [r4, #0]
 80030b4:	6922      	ldr	r2, [r4, #16]
 80030b6:	f003 0306 	and.w	r3, r3, #6
 80030ba:	2b04      	cmp	r3, #4
 80030bc:	bf14      	ite	ne
 80030be:	2500      	movne	r5, #0
 80030c0:	6833      	ldreq	r3, [r6, #0]
 80030c2:	f04f 0600 	mov.w	r6, #0
 80030c6:	bf08      	it	eq
 80030c8:	68e5      	ldreq	r5, [r4, #12]
 80030ca:	f104 041a 	add.w	r4, r4, #26
 80030ce:	bf08      	it	eq
 80030d0:	1aed      	subeq	r5, r5, r3
 80030d2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80030d6:	bf08      	it	eq
 80030d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030dc:	4293      	cmp	r3, r2
 80030de:	bfc4      	itt	gt
 80030e0:	1a9b      	subgt	r3, r3, r2
 80030e2:	18ed      	addgt	r5, r5, r3
 80030e4:	42b5      	cmp	r5, r6
 80030e6:	d11a      	bne.n	800311e <_printf_common+0xd2>
 80030e8:	2000      	movs	r0, #0
 80030ea:	e008      	b.n	80030fe <_printf_common+0xb2>
 80030ec:	2301      	movs	r3, #1
 80030ee:	4652      	mov	r2, sl
 80030f0:	4641      	mov	r1, r8
 80030f2:	4638      	mov	r0, r7
 80030f4:	47c8      	blx	r9
 80030f6:	3001      	adds	r0, #1
 80030f8:	d103      	bne.n	8003102 <_printf_common+0xb6>
 80030fa:	f04f 30ff 	mov.w	r0, #4294967295
 80030fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003102:	3501      	adds	r5, #1
 8003104:	e7c1      	b.n	800308a <_printf_common+0x3e>
 8003106:	2030      	movs	r0, #48	@ 0x30
 8003108:	18e1      	adds	r1, r4, r3
 800310a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800310e:	1c5a      	adds	r2, r3, #1
 8003110:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003114:	4422      	add	r2, r4
 8003116:	3302      	adds	r3, #2
 8003118:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800311c:	e7c2      	b.n	80030a4 <_printf_common+0x58>
 800311e:	2301      	movs	r3, #1
 8003120:	4622      	mov	r2, r4
 8003122:	4641      	mov	r1, r8
 8003124:	4638      	mov	r0, r7
 8003126:	47c8      	blx	r9
 8003128:	3001      	adds	r0, #1
 800312a:	d0e6      	beq.n	80030fa <_printf_common+0xae>
 800312c:	3601      	adds	r6, #1
 800312e:	e7d9      	b.n	80030e4 <_printf_common+0x98>

08003130 <_printf_i>:
 8003130:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003134:	7e0f      	ldrb	r7, [r1, #24]
 8003136:	4691      	mov	r9, r2
 8003138:	2f78      	cmp	r7, #120	@ 0x78
 800313a:	4680      	mov	r8, r0
 800313c:	460c      	mov	r4, r1
 800313e:	469a      	mov	sl, r3
 8003140:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003142:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003146:	d807      	bhi.n	8003158 <_printf_i+0x28>
 8003148:	2f62      	cmp	r7, #98	@ 0x62
 800314a:	d80a      	bhi.n	8003162 <_printf_i+0x32>
 800314c:	2f00      	cmp	r7, #0
 800314e:	f000 80d3 	beq.w	80032f8 <_printf_i+0x1c8>
 8003152:	2f58      	cmp	r7, #88	@ 0x58
 8003154:	f000 80ba 	beq.w	80032cc <_printf_i+0x19c>
 8003158:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800315c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003160:	e03a      	b.n	80031d8 <_printf_i+0xa8>
 8003162:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003166:	2b15      	cmp	r3, #21
 8003168:	d8f6      	bhi.n	8003158 <_printf_i+0x28>
 800316a:	a101      	add	r1, pc, #4	@ (adr r1, 8003170 <_printf_i+0x40>)
 800316c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003170:	080031c9 	.word	0x080031c9
 8003174:	080031dd 	.word	0x080031dd
 8003178:	08003159 	.word	0x08003159
 800317c:	08003159 	.word	0x08003159
 8003180:	08003159 	.word	0x08003159
 8003184:	08003159 	.word	0x08003159
 8003188:	080031dd 	.word	0x080031dd
 800318c:	08003159 	.word	0x08003159
 8003190:	08003159 	.word	0x08003159
 8003194:	08003159 	.word	0x08003159
 8003198:	08003159 	.word	0x08003159
 800319c:	080032df 	.word	0x080032df
 80031a0:	08003207 	.word	0x08003207
 80031a4:	08003299 	.word	0x08003299
 80031a8:	08003159 	.word	0x08003159
 80031ac:	08003159 	.word	0x08003159
 80031b0:	08003301 	.word	0x08003301
 80031b4:	08003159 	.word	0x08003159
 80031b8:	08003207 	.word	0x08003207
 80031bc:	08003159 	.word	0x08003159
 80031c0:	08003159 	.word	0x08003159
 80031c4:	080032a1 	.word	0x080032a1
 80031c8:	6833      	ldr	r3, [r6, #0]
 80031ca:	1d1a      	adds	r2, r3, #4
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6032      	str	r2, [r6, #0]
 80031d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80031d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80031d8:	2301      	movs	r3, #1
 80031da:	e09e      	b.n	800331a <_printf_i+0x1ea>
 80031dc:	6833      	ldr	r3, [r6, #0]
 80031de:	6820      	ldr	r0, [r4, #0]
 80031e0:	1d19      	adds	r1, r3, #4
 80031e2:	6031      	str	r1, [r6, #0]
 80031e4:	0606      	lsls	r6, r0, #24
 80031e6:	d501      	bpl.n	80031ec <_printf_i+0xbc>
 80031e8:	681d      	ldr	r5, [r3, #0]
 80031ea:	e003      	b.n	80031f4 <_printf_i+0xc4>
 80031ec:	0645      	lsls	r5, r0, #25
 80031ee:	d5fb      	bpl.n	80031e8 <_printf_i+0xb8>
 80031f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80031f4:	2d00      	cmp	r5, #0
 80031f6:	da03      	bge.n	8003200 <_printf_i+0xd0>
 80031f8:	232d      	movs	r3, #45	@ 0x2d
 80031fa:	426d      	negs	r5, r5
 80031fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003200:	230a      	movs	r3, #10
 8003202:	4859      	ldr	r0, [pc, #356]	@ (8003368 <_printf_i+0x238>)
 8003204:	e011      	b.n	800322a <_printf_i+0xfa>
 8003206:	6821      	ldr	r1, [r4, #0]
 8003208:	6833      	ldr	r3, [r6, #0]
 800320a:	0608      	lsls	r0, r1, #24
 800320c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003210:	d402      	bmi.n	8003218 <_printf_i+0xe8>
 8003212:	0649      	lsls	r1, r1, #25
 8003214:	bf48      	it	mi
 8003216:	b2ad      	uxthmi	r5, r5
 8003218:	2f6f      	cmp	r7, #111	@ 0x6f
 800321a:	6033      	str	r3, [r6, #0]
 800321c:	bf14      	ite	ne
 800321e:	230a      	movne	r3, #10
 8003220:	2308      	moveq	r3, #8
 8003222:	4851      	ldr	r0, [pc, #324]	@ (8003368 <_printf_i+0x238>)
 8003224:	2100      	movs	r1, #0
 8003226:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800322a:	6866      	ldr	r6, [r4, #4]
 800322c:	2e00      	cmp	r6, #0
 800322e:	bfa8      	it	ge
 8003230:	6821      	ldrge	r1, [r4, #0]
 8003232:	60a6      	str	r6, [r4, #8]
 8003234:	bfa4      	itt	ge
 8003236:	f021 0104 	bicge.w	r1, r1, #4
 800323a:	6021      	strge	r1, [r4, #0]
 800323c:	b90d      	cbnz	r5, 8003242 <_printf_i+0x112>
 800323e:	2e00      	cmp	r6, #0
 8003240:	d04b      	beq.n	80032da <_printf_i+0x1aa>
 8003242:	4616      	mov	r6, r2
 8003244:	fbb5 f1f3 	udiv	r1, r5, r3
 8003248:	fb03 5711 	mls	r7, r3, r1, r5
 800324c:	5dc7      	ldrb	r7, [r0, r7]
 800324e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003252:	462f      	mov	r7, r5
 8003254:	42bb      	cmp	r3, r7
 8003256:	460d      	mov	r5, r1
 8003258:	d9f4      	bls.n	8003244 <_printf_i+0x114>
 800325a:	2b08      	cmp	r3, #8
 800325c:	d10b      	bne.n	8003276 <_printf_i+0x146>
 800325e:	6823      	ldr	r3, [r4, #0]
 8003260:	07df      	lsls	r7, r3, #31
 8003262:	d508      	bpl.n	8003276 <_printf_i+0x146>
 8003264:	6923      	ldr	r3, [r4, #16]
 8003266:	6861      	ldr	r1, [r4, #4]
 8003268:	4299      	cmp	r1, r3
 800326a:	bfde      	ittt	le
 800326c:	2330      	movle	r3, #48	@ 0x30
 800326e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003272:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003276:	1b92      	subs	r2, r2, r6
 8003278:	6122      	str	r2, [r4, #16]
 800327a:	464b      	mov	r3, r9
 800327c:	4621      	mov	r1, r4
 800327e:	4640      	mov	r0, r8
 8003280:	f8cd a000 	str.w	sl, [sp]
 8003284:	aa03      	add	r2, sp, #12
 8003286:	f7ff fee1 	bl	800304c <_printf_common>
 800328a:	3001      	adds	r0, #1
 800328c:	d14a      	bne.n	8003324 <_printf_i+0x1f4>
 800328e:	f04f 30ff 	mov.w	r0, #4294967295
 8003292:	b004      	add	sp, #16
 8003294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003298:	6823      	ldr	r3, [r4, #0]
 800329a:	f043 0320 	orr.w	r3, r3, #32
 800329e:	6023      	str	r3, [r4, #0]
 80032a0:	2778      	movs	r7, #120	@ 0x78
 80032a2:	4832      	ldr	r0, [pc, #200]	@ (800336c <_printf_i+0x23c>)
 80032a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80032a8:	6823      	ldr	r3, [r4, #0]
 80032aa:	6831      	ldr	r1, [r6, #0]
 80032ac:	061f      	lsls	r7, r3, #24
 80032ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80032b2:	d402      	bmi.n	80032ba <_printf_i+0x18a>
 80032b4:	065f      	lsls	r7, r3, #25
 80032b6:	bf48      	it	mi
 80032b8:	b2ad      	uxthmi	r5, r5
 80032ba:	6031      	str	r1, [r6, #0]
 80032bc:	07d9      	lsls	r1, r3, #31
 80032be:	bf44      	itt	mi
 80032c0:	f043 0320 	orrmi.w	r3, r3, #32
 80032c4:	6023      	strmi	r3, [r4, #0]
 80032c6:	b11d      	cbz	r5, 80032d0 <_printf_i+0x1a0>
 80032c8:	2310      	movs	r3, #16
 80032ca:	e7ab      	b.n	8003224 <_printf_i+0xf4>
 80032cc:	4826      	ldr	r0, [pc, #152]	@ (8003368 <_printf_i+0x238>)
 80032ce:	e7e9      	b.n	80032a4 <_printf_i+0x174>
 80032d0:	6823      	ldr	r3, [r4, #0]
 80032d2:	f023 0320 	bic.w	r3, r3, #32
 80032d6:	6023      	str	r3, [r4, #0]
 80032d8:	e7f6      	b.n	80032c8 <_printf_i+0x198>
 80032da:	4616      	mov	r6, r2
 80032dc:	e7bd      	b.n	800325a <_printf_i+0x12a>
 80032de:	6833      	ldr	r3, [r6, #0]
 80032e0:	6825      	ldr	r5, [r4, #0]
 80032e2:	1d18      	adds	r0, r3, #4
 80032e4:	6961      	ldr	r1, [r4, #20]
 80032e6:	6030      	str	r0, [r6, #0]
 80032e8:	062e      	lsls	r6, r5, #24
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	d501      	bpl.n	80032f2 <_printf_i+0x1c2>
 80032ee:	6019      	str	r1, [r3, #0]
 80032f0:	e002      	b.n	80032f8 <_printf_i+0x1c8>
 80032f2:	0668      	lsls	r0, r5, #25
 80032f4:	d5fb      	bpl.n	80032ee <_printf_i+0x1be>
 80032f6:	8019      	strh	r1, [r3, #0]
 80032f8:	2300      	movs	r3, #0
 80032fa:	4616      	mov	r6, r2
 80032fc:	6123      	str	r3, [r4, #16]
 80032fe:	e7bc      	b.n	800327a <_printf_i+0x14a>
 8003300:	6833      	ldr	r3, [r6, #0]
 8003302:	2100      	movs	r1, #0
 8003304:	1d1a      	adds	r2, r3, #4
 8003306:	6032      	str	r2, [r6, #0]
 8003308:	681e      	ldr	r6, [r3, #0]
 800330a:	6862      	ldr	r2, [r4, #4]
 800330c:	4630      	mov	r0, r6
 800330e:	f000 f859 	bl	80033c4 <memchr>
 8003312:	b108      	cbz	r0, 8003318 <_printf_i+0x1e8>
 8003314:	1b80      	subs	r0, r0, r6
 8003316:	6060      	str	r0, [r4, #4]
 8003318:	6863      	ldr	r3, [r4, #4]
 800331a:	6123      	str	r3, [r4, #16]
 800331c:	2300      	movs	r3, #0
 800331e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003322:	e7aa      	b.n	800327a <_printf_i+0x14a>
 8003324:	4632      	mov	r2, r6
 8003326:	4649      	mov	r1, r9
 8003328:	4640      	mov	r0, r8
 800332a:	6923      	ldr	r3, [r4, #16]
 800332c:	47d0      	blx	sl
 800332e:	3001      	adds	r0, #1
 8003330:	d0ad      	beq.n	800328e <_printf_i+0x15e>
 8003332:	6823      	ldr	r3, [r4, #0]
 8003334:	079b      	lsls	r3, r3, #30
 8003336:	d413      	bmi.n	8003360 <_printf_i+0x230>
 8003338:	68e0      	ldr	r0, [r4, #12]
 800333a:	9b03      	ldr	r3, [sp, #12]
 800333c:	4298      	cmp	r0, r3
 800333e:	bfb8      	it	lt
 8003340:	4618      	movlt	r0, r3
 8003342:	e7a6      	b.n	8003292 <_printf_i+0x162>
 8003344:	2301      	movs	r3, #1
 8003346:	4632      	mov	r2, r6
 8003348:	4649      	mov	r1, r9
 800334a:	4640      	mov	r0, r8
 800334c:	47d0      	blx	sl
 800334e:	3001      	adds	r0, #1
 8003350:	d09d      	beq.n	800328e <_printf_i+0x15e>
 8003352:	3501      	adds	r5, #1
 8003354:	68e3      	ldr	r3, [r4, #12]
 8003356:	9903      	ldr	r1, [sp, #12]
 8003358:	1a5b      	subs	r3, r3, r1
 800335a:	42ab      	cmp	r3, r5
 800335c:	dcf2      	bgt.n	8003344 <_printf_i+0x214>
 800335e:	e7eb      	b.n	8003338 <_printf_i+0x208>
 8003360:	2500      	movs	r5, #0
 8003362:	f104 0619 	add.w	r6, r4, #25
 8003366:	e7f5      	b.n	8003354 <_printf_i+0x224>
 8003368:	080034bf 	.word	0x080034bf
 800336c:	080034d0 	.word	0x080034d0

08003370 <memmove>:
 8003370:	4288      	cmp	r0, r1
 8003372:	b510      	push	{r4, lr}
 8003374:	eb01 0402 	add.w	r4, r1, r2
 8003378:	d902      	bls.n	8003380 <memmove+0x10>
 800337a:	4284      	cmp	r4, r0
 800337c:	4623      	mov	r3, r4
 800337e:	d807      	bhi.n	8003390 <memmove+0x20>
 8003380:	1e43      	subs	r3, r0, #1
 8003382:	42a1      	cmp	r1, r4
 8003384:	d008      	beq.n	8003398 <memmove+0x28>
 8003386:	f811 2b01 	ldrb.w	r2, [r1], #1
 800338a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800338e:	e7f8      	b.n	8003382 <memmove+0x12>
 8003390:	4601      	mov	r1, r0
 8003392:	4402      	add	r2, r0
 8003394:	428a      	cmp	r2, r1
 8003396:	d100      	bne.n	800339a <memmove+0x2a>
 8003398:	bd10      	pop	{r4, pc}
 800339a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800339e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80033a2:	e7f7      	b.n	8003394 <memmove+0x24>

080033a4 <_sbrk_r>:
 80033a4:	b538      	push	{r3, r4, r5, lr}
 80033a6:	2300      	movs	r3, #0
 80033a8:	4d05      	ldr	r5, [pc, #20]	@ (80033c0 <_sbrk_r+0x1c>)
 80033aa:	4604      	mov	r4, r0
 80033ac:	4608      	mov	r0, r1
 80033ae:	602b      	str	r3, [r5, #0]
 80033b0:	f7fd f986 	bl	80006c0 <_sbrk>
 80033b4:	1c43      	adds	r3, r0, #1
 80033b6:	d102      	bne.n	80033be <_sbrk_r+0x1a>
 80033b8:	682b      	ldr	r3, [r5, #0]
 80033ba:	b103      	cbz	r3, 80033be <_sbrk_r+0x1a>
 80033bc:	6023      	str	r3, [r4, #0]
 80033be:	bd38      	pop	{r3, r4, r5, pc}
 80033c0:	20000290 	.word	0x20000290

080033c4 <memchr>:
 80033c4:	4603      	mov	r3, r0
 80033c6:	b510      	push	{r4, lr}
 80033c8:	b2c9      	uxtb	r1, r1
 80033ca:	4402      	add	r2, r0
 80033cc:	4293      	cmp	r3, r2
 80033ce:	4618      	mov	r0, r3
 80033d0:	d101      	bne.n	80033d6 <memchr+0x12>
 80033d2:	2000      	movs	r0, #0
 80033d4:	e003      	b.n	80033de <memchr+0x1a>
 80033d6:	7804      	ldrb	r4, [r0, #0]
 80033d8:	3301      	adds	r3, #1
 80033da:	428c      	cmp	r4, r1
 80033dc:	d1f6      	bne.n	80033cc <memchr+0x8>
 80033de:	bd10      	pop	{r4, pc}

080033e0 <memcpy>:
 80033e0:	440a      	add	r2, r1
 80033e2:	4291      	cmp	r1, r2
 80033e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80033e8:	d100      	bne.n	80033ec <memcpy+0xc>
 80033ea:	4770      	bx	lr
 80033ec:	b510      	push	{r4, lr}
 80033ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033f2:	4291      	cmp	r1, r2
 80033f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80033f8:	d1f9      	bne.n	80033ee <memcpy+0xe>
 80033fa:	bd10      	pop	{r4, pc}

080033fc <_realloc_r>:
 80033fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003400:	4680      	mov	r8, r0
 8003402:	4615      	mov	r5, r2
 8003404:	460c      	mov	r4, r1
 8003406:	b921      	cbnz	r1, 8003412 <_realloc_r+0x16>
 8003408:	4611      	mov	r1, r2
 800340a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800340e:	f7ff bc39 	b.w	8002c84 <_malloc_r>
 8003412:	b92a      	cbnz	r2, 8003420 <_realloc_r+0x24>
 8003414:	f7ff fbcc 	bl	8002bb0 <_free_r>
 8003418:	2400      	movs	r4, #0
 800341a:	4620      	mov	r0, r4
 800341c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003420:	f000 f81a 	bl	8003458 <_malloc_usable_size_r>
 8003424:	4285      	cmp	r5, r0
 8003426:	4606      	mov	r6, r0
 8003428:	d802      	bhi.n	8003430 <_realloc_r+0x34>
 800342a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800342e:	d8f4      	bhi.n	800341a <_realloc_r+0x1e>
 8003430:	4629      	mov	r1, r5
 8003432:	4640      	mov	r0, r8
 8003434:	f7ff fc26 	bl	8002c84 <_malloc_r>
 8003438:	4607      	mov	r7, r0
 800343a:	2800      	cmp	r0, #0
 800343c:	d0ec      	beq.n	8003418 <_realloc_r+0x1c>
 800343e:	42b5      	cmp	r5, r6
 8003440:	462a      	mov	r2, r5
 8003442:	4621      	mov	r1, r4
 8003444:	bf28      	it	cs
 8003446:	4632      	movcs	r2, r6
 8003448:	f7ff ffca 	bl	80033e0 <memcpy>
 800344c:	4621      	mov	r1, r4
 800344e:	4640      	mov	r0, r8
 8003450:	f7ff fbae 	bl	8002bb0 <_free_r>
 8003454:	463c      	mov	r4, r7
 8003456:	e7e0      	b.n	800341a <_realloc_r+0x1e>

08003458 <_malloc_usable_size_r>:
 8003458:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800345c:	1f18      	subs	r0, r3, #4
 800345e:	2b00      	cmp	r3, #0
 8003460:	bfbc      	itt	lt
 8003462:	580b      	ldrlt	r3, [r1, r0]
 8003464:	18c0      	addlt	r0, r0, r3
 8003466:	4770      	bx	lr

08003468 <_init>:
 8003468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346a:	bf00      	nop
 800346c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800346e:	bc08      	pop	{r3}
 8003470:	469e      	mov	lr, r3
 8003472:	4770      	bx	lr

08003474 <_fini>:
 8003474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003476:	bf00      	nop
 8003478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800347a:	bc08      	pop	{r3}
 800347c:	469e      	mov	lr, r3
 800347e:	4770      	bx	lr
