INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 3 Reference Code-20170919/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 3 Reference Code-20170919/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/DigitalDesign/Lab04/Lab04.srcs/sim_1/imports/new/self_check_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module self_check_rxd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
