Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec  2 08:45:19 2023
| Host         : xjh-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.080        0.000                      0                   80        0.132        0.000                      0                   80        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.080        0.000                      0                   80        0.132        0.000                      0                   80        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.080ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.718ns (40.015%)  route 1.076ns (59.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.898     5.501    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.419     5.920 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[35]/Q
                         net (fo=1, routed)           1.076     6.996    craft_encrypt_inst/craft_key_register_inst/key_registers[35]
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.299     7.295 r  craft_encrypt_inst/craft_key_register_inst/key_registers[51]_i_1/O
                         net (fo=1, routed)           0.000     7.295    craft_encrypt_inst/craft_key_register_inst/key_registers[51]_i_1_n_0
    SLICE_X9Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.692    15.114    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[51]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)        0.029    15.375    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[51]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  8.080    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.718ns (38.512%)  route 1.146ns (61.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.898     5.501    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.419     5.920 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[60]/Q
                         net (fo=2, routed)           1.146     7.066    craft_encrypt_inst/craft_key_register_inst/out[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.299     7.365 r  craft_encrypt_inst/craft_key_register_inst/key_registers[0]_i_1/O
                         net (fo=1, routed)           0.000     7.365    craft_encrypt_inst/craft_key_register_inst/key_registers[0]_i_1_n_0
    SLICE_X7Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.771    15.193    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
                         clock pessimism              0.283    15.477    
                         clock uncertainty           -0.035    15.441    
    SLICE_X7Y2           FDRE (Setup_fdre_C_D)        0.029    15.470    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.608ns (31.800%)  route 1.304ns (68.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.819     5.422    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y7           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     5.878 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[44]/Q
                         net (fo=1, routed)           1.304     7.182    craft_encrypt_inst/craft_key_register_inst/key_registers[44]
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.152     7.334 r  craft_encrypt_inst/craft_key_register_inst/key_registers[60]_i_1/O
                         net (fo=1, routed)           0.000     7.334    craft_encrypt_inst/craft_key_register_inst/key_registers[60]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.770    15.192    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[60]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.075    15.499    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[60]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.773ns (43.453%)  route 1.006ns (56.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.821     5.424    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y0           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.478     5.902 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[50]/Q
                         net (fo=1, routed)           1.006     6.908    craft_encrypt_inst/craft_key_register_inst/key_registers[50]
    SLICE_X9Y6           LUT3 (Prop_lut3_I2_O)        0.295     7.203 r  craft_encrypt_inst/craft_key_register_inst/key_registers[6]_i_1/O
                         net (fo=1, routed)           0.000     7.203    craft_encrypt_inst/craft_key_register_inst/key_registers[6]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.692    15.114    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y6           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[6]/C
                         clock pessimism              0.283    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)        0.031    15.393    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[6]
  -------------------------------------------------------------------
                         required time                         15.393    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.773ns (44.596%)  route 0.960ns (55.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.820     5.423    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X10Y3          FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478     5.901 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[54]/Q
                         net (fo=1, routed)           0.960     6.861    craft_encrypt_inst/craft_key_register_inst/key_registers[54]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.295     7.156 r  craft_encrypt_inst/craft_key_register_inst/key_registers[10]_i_1/O
                         net (fo=1, routed)           0.000     7.156    craft_encrypt_inst/craft_key_register_inst/key_registers[10]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.692    15.114    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y5           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)        0.029    15.375    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.779ns (42.357%)  route 1.060ns (57.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.820     5.423    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     5.901 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[58]/Q
                         net (fo=1, routed)           1.060     6.961    craft_encrypt_inst/craft_key_register_inst/key_registers[58]
    SLICE_X6Y3           LUT3 (Prop_lut3_I2_O)        0.301     7.262 r  craft_encrypt_inst/craft_key_register_inst/key_registers[14]_i_1/O
                         net (fo=1, routed)           0.000     7.262    craft_encrypt_inst/craft_key_register_inst/key_registers[14]_i_1_n_0
    SLICE_X6Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.770    15.192    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X6Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[14]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)        0.077    15.501    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[14]
  -------------------------------------------------------------------
                         required time                         15.501    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             8.245ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.606ns (35.236%)  route 1.114ns (64.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.898     5.501    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.957 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[34]/Q
                         net (fo=1, routed)           1.114     7.071    craft_encrypt_inst/craft_key_register_inst/key_registers[34]
    SLICE_X8Y0           LUT3 (Prop_lut3_I2_O)        0.150     7.221 r  craft_encrypt_inst/craft_key_register_inst/key_registers[50]_i_1/O
                         net (fo=1, routed)           0.000     7.221    craft_encrypt_inst/craft_key_register_inst/key_registers[50]_i_1_n_0
    SLICE_X8Y0           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.693    15.115    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y0           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[50]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X8Y0           FDRE (Setup_fdre_C_D)        0.118    15.465    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[50]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  8.245    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.773ns (43.717%)  route 0.995ns (56.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.820     5.423    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y5           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.478     5.901 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[27]/Q
                         net (fo=1, routed)           0.995     6.896    craft_encrypt_inst/craft_key_register_inst/key_registers[27]
    SLICE_X8Y3           LUT3 (Prop_lut3_I2_O)        0.295     7.191 r  craft_encrypt_inst/craft_key_register_inst/key_registers[43]_i_1/O
                         net (fo=1, routed)           0.000     7.191    craft_encrypt_inst/craft_key_register_inst/key_registers[43]_i_1_n_0
    SLICE_X8Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.692    15.114    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[43]/C
                         clock pessimism              0.283    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X8Y3           FDRE (Setup_fdre_C_D)        0.077    15.439    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[43]
  -------------------------------------------------------------------
                         required time                         15.439    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.773ns (44.483%)  route 0.965ns (55.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.820     5.423    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     5.901 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[48]/Q
                         net (fo=1, routed)           0.965     6.865    craft_encrypt_inst/craft_key_register_inst/key_registers[48]
    SLICE_X8Y0           LUT3 (Prop_lut3_I2_O)        0.295     7.160 r  craft_encrypt_inst/craft_key_register_inst/key_registers[4]_i_1/O
                         net (fo=1, routed)           0.000     7.160    craft_encrypt_inst/craft_key_register_inst/key_registers[4]_i_1_n_0
    SLICE_X8Y0           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.693    15.115    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y0           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[4]/C
                         clock pessimism              0.283    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X8Y0           FDRE (Setup_fdre_C_D)        0.081    15.444    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[4]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.773ns (44.948%)  route 0.947ns (55.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.821     5.424    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.478     5.902 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[33]/Q
                         net (fo=1, routed)           0.947     6.848    craft_encrypt_inst/craft_key_register_inst/key_registers[33]
    SLICE_X8Y0           LUT3 (Prop_lut3_I2_O)        0.295     7.143 r  craft_encrypt_inst/craft_key_register_inst/key_registers[49]_i_1/O
                         net (fo=1, routed)           0.000     7.143    craft_encrypt_inst/craft_key_register_inst/key_registers[49]_i_1_n_0
    SLICE_X8Y0           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.693    15.115    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y0           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[49]/C
                         clock pessimism              0.283    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X8Y0           FDRE (Setup_fdre_C_D)        0.077    15.440    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[49]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  8.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.669     1.589    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.730 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[59]/Q
                         net (fo=1, routed)           0.087     1.817    craft_encrypt_inst/craft_key_register_inst/key_registers[59]
    SLICE_X6Y3           LUT3 (Prop_lut3_I2_O)        0.048     1.865 r  craft_encrypt_inst/craft_key_register_inst/key_registers[15]_i_1/O
                         net (fo=1, routed)           0.000     1.865    craft_encrypt_inst/craft_key_register_inst/key_registers[15]_i_1_n_0
    SLICE_X6Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.946     2.111    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X6Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[15]/C
                         clock pessimism             -0.509     1.602    
    SLICE_X6Y3           FDRE (Hold_fdre_C_D)         0.131     1.733    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.669     1.589    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X6Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.753 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[18]/Q
                         net (fo=1, routed)           0.082     1.835    craft_encrypt_inst/craft_key_register_inst/key_registers[18]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.045     1.880 r  craft_encrypt_inst/craft_key_register_inst/key_registers[34]_i_1/O
                         net (fo=1, routed)           0.000     1.880    craft_encrypt_inst/craft_key_register_inst/key_registers[34]_i_1_n_0
    SLICE_X7Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.946     2.111    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[34]/C
                         clock pessimism             -0.509     1.602    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.091     1.693    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.642     1.562    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     1.726 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[20]/Q
                         net (fo=1, routed)           0.082     1.808    craft_encrypt_inst/craft_key_register_inst/key_registers[20]
    SLICE_X9Y1           LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  craft_encrypt_inst/craft_key_register_inst/key_registers[36]_i_1/O
                         net (fo=1, routed)           0.000     1.853    craft_encrypt_inst/craft_key_register_inst/key_registers[36]_i_1_n_0
    SLICE_X9Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.917     2.082    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[36]/C
                         clock pessimism             -0.507     1.575    
    SLICE_X9Y1           FDRE (Hold_fdre_C_D)         0.091     1.666    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.758%)  route 0.203ns (52.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.641     1.561    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y6           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.702 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[22]/Q
                         net (fo=1, routed)           0.203     1.905    craft_encrypt_inst/craft_key_register_inst/key_registers[22]
    SLICE_X10Y6          LUT3 (Prop_lut3_I2_O)        0.045     1.950 r  craft_encrypt_inst/craft_key_register_inst/key_registers[38]_i_1/O
                         net (fo=1, routed)           0.000     1.950    craft_encrypt_inst/craft_key_register_inst/key_registers[38]_i_1_n_0
    SLICE_X10Y6          FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.916     2.081    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X10Y6          FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[38]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.121     1.719    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.670     1.590    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X5Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.731 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[46]/Q
                         net (fo=1, routed)           0.158     1.889    craft_encrypt_inst/craft_key_register_inst/key_registers[46]
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.043     1.932 r  craft_encrypt_inst/craft_key_register_inst/key_registers[62]_i_1/O
                         net (fo=1, routed)           0.000     1.932    craft_encrypt_inst/craft_key_register_inst/key_registers[62]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.947     2.112    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X5Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[62]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X5Y2           FDRE (Hold_fdre_C_D)         0.107     1.697    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_state_register_inst/state_registers_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_mix_columns_inst/r0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.810%)  route 0.181ns (56.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.669     1.589    craft_encrypt_inst/craft_state_register_inst/clk
    SLICE_X4Y6           FDRE                                         r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.730 r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[63]/Q
                         net (fo=2, routed)           0.181     1.911    craft_encrypt_inst/craft_mix_columns_inst/in[3]
    SLICE_X4Y5           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.946     2.111    craft_encrypt_inst/craft_mix_columns_inst/clk
    SLICE_X4Y5           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[3]/C
                         clock pessimism             -0.506     1.605    
    SLICE_X4Y5           FDRE (Hold_fdre_C_D)         0.066     1.671    craft_encrypt_inst/craft_mix_columns_inst/r0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_state_register_inst/state_registers_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_mix_columns_inst/r0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.755%)  route 0.167ns (54.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.670     1.590    craft_encrypt_inst/craft_state_register_inst/clk
    SLICE_X0Y5           FDRE                                         r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.731 r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[62]/Q
                         net (fo=2, routed)           0.167     1.898    craft_encrypt_inst/craft_mix_columns_inst/in[2]
    SLICE_X2Y5           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.947     2.112    craft_encrypt_inst/craft_mix_columns_inst/clk
    SLICE_X2Y5           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[2]/C
                         clock pessimism             -0.506     1.606    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.052     1.658    craft_encrypt_inst/craft_mix_columns_inst/r0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_state_register_inst/state_registers_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_mix_columns_inst/r0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.256%)  route 0.171ns (54.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.670     1.590    craft_encrypt_inst/craft_state_register_inst/clk
    SLICE_X0Y5           FDRE                                         r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.731 r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[60]/Q
                         net (fo=2, routed)           0.171     1.901    craft_encrypt_inst/craft_mix_columns_inst/in[0]
    SLICE_X2Y4           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.947     2.112    craft_encrypt_inst/craft_mix_columns_inst/clk
    SLICE_X2Y4           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[0]/C
                         clock pessimism             -0.506     1.606    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.052     1.658    craft_encrypt_inst/craft_mix_columns_inst/r0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.670     1.590    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.731 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/Q
                         net (fo=1, routed)           0.158     1.889    craft_encrypt_inst/craft_key_register_inst/key_registers[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.045     1.934 r  craft_encrypt_inst/craft_key_register_inst/key_registers[16]_i_1/O
                         net (fo=1, routed)           0.000     1.934    craft_encrypt_inst/craft_key_register_inst/key_registers[16]_i_1_n_0
    SLICE_X7Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.947     2.112    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[16]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.092     1.682    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_mix_columns_inst/r0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_mix_columns_inst/r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.669     1.589    craft_encrypt_inst/craft_mix_columns_inst/clk
    SLICE_X4Y5           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.730 r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[3]/Q
                         net (fo=3, routed)           0.183     1.913    craft_encrypt_inst/craft_mix_columns_inst/r0[3]
    SLICE_X4Y5           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.946     2.111    craft_encrypt_inst/craft_mix_columns_inst/clk
    SLICE_X4Y5           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r1_reg[3]/C
                         clock pessimism             -0.522     1.589    
    SLICE_X4Y5           FDRE (Hold_fdre_C_D)         0.070     1.659    craft_encrypt_inst/craft_mix_columns_inst/r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y2      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y5      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y5      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y7      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y7      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y3      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y3      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y2      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y2      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y2      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y2      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y2      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y2      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7      craft_encrypt_inst/craft_key_register_inst/key_registers_reg[13]/C



