
Test004-ADC_INTR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004970  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08004b10  08004b10  00014b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004be4  08004be4  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08004be4  08004be4  00014be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004bec  08004bec  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004bec  08004bec  00014bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004bf0  08004bf0  00014bf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004bf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000068  08004c5c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002bc  08004c5c  000202bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f074  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022af  00000000  00000000  0002f14f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e30  00000000  00000000  00031400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b0f  00000000  00000000  00032230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018669  00000000  00000000  00032d3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000105df  00000000  00000000  0004b3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009bd08  00000000  00000000  0005b987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000044d0  00000000  00000000  000f7690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000fbb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004af8 	.word	0x08004af8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004af8 	.word	0x08004af8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_IT(&hadc1);
 8000584:	4803      	ldr	r0, [pc, #12]	; (8000594 <HAL_TIM_PeriodElapsedCallback+0x18>)
 8000586:	f000 fd43 	bl	8001010 <HAL_ADC_Start_IT>
}
 800058a:	bf00      	nop
 800058c:	3708      	adds	r7, #8
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	20000084 	.word	0x20000084

08000598 <HAL_ADC_ConvCpltCallback>:

int val1, val2;
int ch = 0;
// void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) // Sampling Complete
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
	if (ch == 0)
 80005a0:	4b19      	ldr	r3, [pc, #100]	; (8000608 <HAL_ADC_ConvCpltCallback+0x70>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d10c      	bne.n	80005c2 <HAL_ADC_ConvCpltCallback+0x2a>
	{
		val1 = HAL_ADC_GetValue(&hadc1);
 80005a8:	4818      	ldr	r0, [pc, #96]	; (800060c <HAL_ADC_ConvCpltCallback+0x74>)
 80005aa:	f000 ff3c 	bl	8001426 <HAL_ADC_GetValue>
 80005ae:	4603      	mov	r3, r0
 80005b0:	461a      	mov	r2, r3
 80005b2:	4b17      	ldr	r3, [pc, #92]	; (8000610 <HAL_ADC_ConvCpltCallback+0x78>)
 80005b4:	601a      	str	r2, [r3, #0]
		ch = ~ch;
 80005b6:	4b14      	ldr	r3, [pc, #80]	; (8000608 <HAL_ADC_ConvCpltCallback+0x70>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	43db      	mvns	r3, r3
 80005bc:	4a12      	ldr	r2, [pc, #72]	; (8000608 <HAL_ADC_ConvCpltCallback+0x70>)
 80005be:	6013      	str	r3, [r2, #0]
 80005c0:	e00b      	b.n	80005da <HAL_ADC_ConvCpltCallback+0x42>
	}
	else
	{
		val2 = HAL_ADC_GetValue(&hadc1);
 80005c2:	4812      	ldr	r0, [pc, #72]	; (800060c <HAL_ADC_ConvCpltCallback+0x74>)
 80005c4:	f000 ff2f 	bl	8001426 <HAL_ADC_GetValue>
 80005c8:	4603      	mov	r3, r0
 80005ca:	461a      	mov	r2, r3
 80005cc:	4b11      	ldr	r3, [pc, #68]	; (8000614 <HAL_ADC_ConvCpltCallback+0x7c>)
 80005ce:	601a      	str	r2, [r3, #0]
		ch = ~ch;
 80005d0:	4b0d      	ldr	r3, [pc, #52]	; (8000608 <HAL_ADC_ConvCpltCallback+0x70>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	43db      	mvns	r3, r3
 80005d6:	4a0c      	ldr	r2, [pc, #48]	; (8000608 <HAL_ADC_ConvCpltCallback+0x70>)
 80005d8:	6013      	str	r3, [r2, #0]
	}
	// HAL_ADC_Start_IT(&hadc1);
	if (ch == 1)
 80005da:	4b0b      	ldr	r3, [pc, #44]	; (8000608 <HAL_ADC_ConvCpltCallback+0x70>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d10d      	bne.n	80005fe <HAL_ADC_ConvCpltCallback+0x66>
	{
		printf("Current ADC Value : (%d , %d) \r\n", val1, val2);
 80005e2:	4b0b      	ldr	r3, [pc, #44]	; (8000610 <HAL_ADC_ConvCpltCallback+0x78>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a0b      	ldr	r2, [pc, #44]	; (8000614 <HAL_ADC_ConvCpltCallback+0x7c>)
 80005e8:	6812      	ldr	r2, [r2, #0]
 80005ea:	4619      	mov	r1, r3
 80005ec:	480a      	ldr	r0, [pc, #40]	; (8000618 <HAL_ADC_ConvCpltCallback+0x80>)
 80005ee:	f003 f9db 	bl	80039a8 <iprintf>
		HAL_ADC_Stop_IT(&hadc1);
 80005f2:	4806      	ldr	r0, [pc, #24]	; (800060c <HAL_ADC_ConvCpltCallback+0x74>)
 80005f4:	f000 fdca 	bl	800118c <HAL_ADC_Stop_IT>
		ch = 0;
 80005f8:	4b03      	ldr	r3, [pc, #12]	; (8000608 <HAL_ADC_ConvCpltCallback+0x70>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	601a      	str	r2, [r3, #0]
	}
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000164 	.word	0x20000164
 800060c:	20000084 	.word	0x20000084
 8000610:	2000015c 	.word	0x2000015c
 8000614:	20000160 	.word	0x20000160
 8000618:	08004b10 	.word	0x08004b10

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 fc40 	bl	8000ea4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f818 	bl	8000658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 f958 	bl	80008dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800062c:	f000 f92c 	bl	8000888 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000630:	f000 f87c 	bl	800072c <MX_ADC1_Init>
  MX_TIM3_Init();
 8000634:	f000 f8da 	bl	80007ec <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  // HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc);
  HAL_ADC_Start_IT(&hadc1);
 8000638:	4804      	ldr	r0, [pc, #16]	; (800064c <main+0x30>)
 800063a:	f000 fce9 	bl	8001010 <HAL_ADC_Start_IT>
  ProgramStart("ADC Interrupt");
 800063e:	4804      	ldr	r0, [pc, #16]	; (8000650 <main+0x34>)
 8000640:	f000 fa12 	bl	8000a68 <ProgramStart>
  HAL_TIM_Base_Start_IT(&htim3); // Start Timer 3 Function
 8000644:	4803      	ldr	r0, [pc, #12]	; (8000654 <main+0x38>)
 8000646:	f002 f8f7 	bl	8002838 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800064a:	e7fe      	b.n	800064a <main+0x2e>
 800064c:	20000084 	.word	0x20000084
 8000650:	08004b34 	.word	0x08004b34
 8000654:	200000cc 	.word	0x200000cc

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b094      	sub	sp, #80	; 0x50
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	f107 0320 	add.w	r3, r7, #32
 8000662:	2230      	movs	r2, #48	; 0x30
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f003 fb04 	bl	8003c74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066c:	f107 030c 	add.w	r3, r7, #12
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800067c:	2300      	movs	r3, #0
 800067e:	60bb      	str	r3, [r7, #8]
 8000680:	4b28      	ldr	r3, [pc, #160]	; (8000724 <SystemClock_Config+0xcc>)
 8000682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000684:	4a27      	ldr	r2, [pc, #156]	; (8000724 <SystemClock_Config+0xcc>)
 8000686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800068a:	6413      	str	r3, [r2, #64]	; 0x40
 800068c:	4b25      	ldr	r3, [pc, #148]	; (8000724 <SystemClock_Config+0xcc>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000694:	60bb      	str	r3, [r7, #8]
 8000696:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000698:	2300      	movs	r3, #0
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	4b22      	ldr	r3, [pc, #136]	; (8000728 <SystemClock_Config+0xd0>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a21      	ldr	r2, [pc, #132]	; (8000728 <SystemClock_Config+0xd0>)
 80006a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006a6:	6013      	str	r3, [r2, #0]
 80006a8:	4b1f      	ldr	r3, [pc, #124]	; (8000728 <SystemClock_Config+0xd0>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b4:	2302      	movs	r3, #2
 80006b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b8:	2301      	movs	r3, #1
 80006ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006bc:	2310      	movs	r3, #16
 80006be:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c0:	2302      	movs	r3, #2
 80006c2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c4:	2300      	movs	r3, #0
 80006c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006c8:	2310      	movs	r3, #16
 80006ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006cc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006d2:	2304      	movs	r3, #4
 80006d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006d6:	2304      	movs	r3, #4
 80006d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006da:	f107 0320 	add.w	r3, r7, #32
 80006de:	4618      	mov	r0, r3
 80006e0:	f001 fbc2 	bl	8001e68 <HAL_RCC_OscConfig>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006ea:	f000 f973 	bl	80009d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ee:	230f      	movs	r3, #15
 80006f0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f2:	2302      	movs	r3, #2
 80006f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000704:	f107 030c 	add.w	r3, r7, #12
 8000708:	2102      	movs	r1, #2
 800070a:	4618      	mov	r0, r3
 800070c:	f001 fe24 	bl	8002358 <HAL_RCC_ClockConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000716:	f000 f95d 	bl	80009d4 <Error_Handler>
  }
}
 800071a:	bf00      	nop
 800071c:	3750      	adds	r7, #80	; 0x50
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800
 8000728:	40007000 	.word	0x40007000

0800072c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000732:	463b      	mov	r3, r7
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800073e:	4b28      	ldr	r3, [pc, #160]	; (80007e0 <MX_ADC1_Init+0xb4>)
 8000740:	4a28      	ldr	r2, [pc, #160]	; (80007e4 <MX_ADC1_Init+0xb8>)
 8000742:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000744:	4b26      	ldr	r3, [pc, #152]	; (80007e0 <MX_ADC1_Init+0xb4>)
 8000746:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800074a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800074c:	4b24      	ldr	r3, [pc, #144]	; (80007e0 <MX_ADC1_Init+0xb4>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000752:	4b23      	ldr	r3, [pc, #140]	; (80007e0 <MX_ADC1_Init+0xb4>)
 8000754:	2201      	movs	r2, #1
 8000756:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000758:	4b21      	ldr	r3, [pc, #132]	; (80007e0 <MX_ADC1_Init+0xb4>)
 800075a:	2201      	movs	r2, #1
 800075c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800075e:	4b20      	ldr	r3, [pc, #128]	; (80007e0 <MX_ADC1_Init+0xb4>)
 8000760:	2200      	movs	r2, #0
 8000762:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000766:	4b1e      	ldr	r3, [pc, #120]	; (80007e0 <MX_ADC1_Init+0xb4>)
 8000768:	2200      	movs	r2, #0
 800076a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800076c:	4b1c      	ldr	r3, [pc, #112]	; (80007e0 <MX_ADC1_Init+0xb4>)
 800076e:	4a1e      	ldr	r2, [pc, #120]	; (80007e8 <MX_ADC1_Init+0xbc>)
 8000770:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000772:	4b1b      	ldr	r3, [pc, #108]	; (80007e0 <MX_ADC1_Init+0xb4>)
 8000774:	2200      	movs	r2, #0
 8000776:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000778:	4b19      	ldr	r3, [pc, #100]	; (80007e0 <MX_ADC1_Init+0xb4>)
 800077a:	2202      	movs	r2, #2
 800077c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800077e:	4b18      	ldr	r3, [pc, #96]	; (80007e0 <MX_ADC1_Init+0xb4>)
 8000780:	2200      	movs	r2, #0
 8000782:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000786:	4b16      	ldr	r3, [pc, #88]	; (80007e0 <MX_ADC1_Init+0xb4>)
 8000788:	2201      	movs	r2, #1
 800078a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800078c:	4814      	ldr	r0, [pc, #80]	; (80007e0 <MX_ADC1_Init+0xb4>)
 800078e:	f000 fbfb 	bl	8000f88 <HAL_ADC_Init>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000798:	f000 f91c 	bl	80009d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800079c:	2300      	movs	r3, #0
 800079e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007a0:	2301      	movs	r3, #1
 80007a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007a4:	2300      	movs	r3, #0
 80007a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a8:	463b      	mov	r3, r7
 80007aa:	4619      	mov	r1, r3
 80007ac:	480c      	ldr	r0, [pc, #48]	; (80007e0 <MX_ADC1_Init+0xb4>)
 80007ae:	f000 fe5b 	bl	8001468 <HAL_ADC_ConfigChannel>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80007b8:	f000 f90c 	bl	80009d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007bc:	2301      	movs	r3, #1
 80007be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80007c0:	2302      	movs	r3, #2
 80007c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c4:	463b      	mov	r3, r7
 80007c6:	4619      	mov	r1, r3
 80007c8:	4805      	ldr	r0, [pc, #20]	; (80007e0 <MX_ADC1_Init+0xb4>)
 80007ca:	f000 fe4d 	bl	8001468 <HAL_ADC_ConfigChannel>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80007d4:	f000 f8fe 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007d8:	bf00      	nop
 80007da:	3710      	adds	r7, #16
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	20000084 	.word	0x20000084
 80007e4:	40012000 	.word	0x40012000
 80007e8:	0f000001 	.word	0x0f000001

080007ec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b086      	sub	sp, #24
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007f2:	f107 0308 	add.w	r3, r7, #8
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000800:	463b      	mov	r3, r7
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000808:	4b1d      	ldr	r3, [pc, #116]	; (8000880 <MX_TIM3_Init+0x94>)
 800080a:	4a1e      	ldr	r2, [pc, #120]	; (8000884 <MX_TIM3_Init+0x98>)
 800080c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 800080e:	4b1c      	ldr	r3, [pc, #112]	; (8000880 <MX_TIM3_Init+0x94>)
 8000810:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000814:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000816:	4b1a      	ldr	r3, [pc, #104]	; (8000880 <MX_TIM3_Init+0x94>)
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800081c:	4b18      	ldr	r3, [pc, #96]	; (8000880 <MX_TIM3_Init+0x94>)
 800081e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000822:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000824:	4b16      	ldr	r3, [pc, #88]	; (8000880 <MX_TIM3_Init+0x94>)
 8000826:	2200      	movs	r2, #0
 8000828:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800082a:	4b15      	ldr	r3, [pc, #84]	; (8000880 <MX_TIM3_Init+0x94>)
 800082c:	2200      	movs	r2, #0
 800082e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000830:	4813      	ldr	r0, [pc, #76]	; (8000880 <MX_TIM3_Init+0x94>)
 8000832:	f001 ffb1 	bl	8002798 <HAL_TIM_Base_Init>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800083c:	f000 f8ca 	bl	80009d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000840:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000844:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000846:	f107 0308 	add.w	r3, r7, #8
 800084a:	4619      	mov	r1, r3
 800084c:	480c      	ldr	r0, [pc, #48]	; (8000880 <MX_TIM3_Init+0x94>)
 800084e:	f002 f945 	bl	8002adc <HAL_TIM_ConfigClockSource>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000858:	f000 f8bc 	bl	80009d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800085c:	2300      	movs	r3, #0
 800085e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000860:	2300      	movs	r3, #0
 8000862:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000864:	463b      	mov	r3, r7
 8000866:	4619      	mov	r1, r3
 8000868:	4805      	ldr	r0, [pc, #20]	; (8000880 <MX_TIM3_Init+0x94>)
 800086a:	f002 fb4d 	bl	8002f08 <HAL_TIMEx_MasterConfigSynchronization>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000874:	f000 f8ae 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000878:	bf00      	nop
 800087a:	3718      	adds	r7, #24
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	200000cc 	.word	0x200000cc
 8000884:	40000400 	.word	0x40000400

08000888 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800088c:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 800088e:	4a12      	ldr	r2, [pc, #72]	; (80008d8 <MX_USART2_UART_Init+0x50>)
 8000890:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000892:	4b10      	ldr	r3, [pc, #64]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 8000894:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000898:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008ac:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008ae:	220c      	movs	r2, #12
 80008b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008b2:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b8:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008be:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008c0:	f002 fba4 	bl	800300c <HAL_UART_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008ca:	f000 f883 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	20000114 	.word	0x20000114
 80008d8:	40004400 	.word	0x40004400

080008dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b08a      	sub	sp, #40	; 0x28
 80008e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e2:	f107 0314 	add.w	r3, r7, #20
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]
 80008ec:	609a      	str	r2, [r3, #8]
 80008ee:	60da      	str	r2, [r3, #12]
 80008f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	613b      	str	r3, [r7, #16]
 80008f6:	4b34      	ldr	r3, [pc, #208]	; (80009c8 <MX_GPIO_Init+0xec>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	4a33      	ldr	r2, [pc, #204]	; (80009c8 <MX_GPIO_Init+0xec>)
 80008fc:	f043 0304 	orr.w	r3, r3, #4
 8000900:	6313      	str	r3, [r2, #48]	; 0x30
 8000902:	4b31      	ldr	r3, [pc, #196]	; (80009c8 <MX_GPIO_Init+0xec>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	f003 0304 	and.w	r3, r3, #4
 800090a:	613b      	str	r3, [r7, #16]
 800090c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	60fb      	str	r3, [r7, #12]
 8000912:	4b2d      	ldr	r3, [pc, #180]	; (80009c8 <MX_GPIO_Init+0xec>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	4a2c      	ldr	r2, [pc, #176]	; (80009c8 <MX_GPIO_Init+0xec>)
 8000918:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800091c:	6313      	str	r3, [r2, #48]	; 0x30
 800091e:	4b2a      	ldr	r3, [pc, #168]	; (80009c8 <MX_GPIO_Init+0xec>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	60bb      	str	r3, [r7, #8]
 800092e:	4b26      	ldr	r3, [pc, #152]	; (80009c8 <MX_GPIO_Init+0xec>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	4a25      	ldr	r2, [pc, #148]	; (80009c8 <MX_GPIO_Init+0xec>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	6313      	str	r3, [r2, #48]	; 0x30
 800093a:	4b23      	ldr	r3, [pc, #140]	; (80009c8 <MX_GPIO_Init+0xec>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	4b1f      	ldr	r3, [pc, #124]	; (80009c8 <MX_GPIO_Init+0xec>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094e:	4a1e      	ldr	r2, [pc, #120]	; (80009c8 <MX_GPIO_Init+0xec>)
 8000950:	f043 0302 	orr.w	r3, r3, #2
 8000954:	6313      	str	r3, [r2, #48]	; 0x30
 8000956:	4b1c      	ldr	r3, [pc, #112]	; (80009c8 <MX_GPIO_Init+0xec>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	f003 0302 	and.w	r3, r3, #2
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000962:	2200      	movs	r2, #0
 8000964:	2120      	movs	r1, #32
 8000966:	4819      	ldr	r0, [pc, #100]	; (80009cc <MX_GPIO_Init+0xf0>)
 8000968:	f001 fa64 	bl	8001e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800096c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000972:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800097c:	f107 0314 	add.w	r3, r7, #20
 8000980:	4619      	mov	r1, r3
 8000982:	4813      	ldr	r0, [pc, #76]	; (80009d0 <MX_GPIO_Init+0xf4>)
 8000984:	f001 f8ba 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000988:	2320      	movs	r3, #32
 800098a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098c:	2301      	movs	r3, #1
 800098e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	2300      	movs	r3, #0
 8000992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000994:	2300      	movs	r3, #0
 8000996:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000998:	f107 0314 	add.w	r3, r7, #20
 800099c:	4619      	mov	r1, r3
 800099e:	480b      	ldr	r0, [pc, #44]	; (80009cc <MX_GPIO_Init+0xf0>)
 80009a0:	f001 f8ac 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pin : D8_Pin */
  GPIO_InitStruct.Pin = D8_Pin;
 80009a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009aa:	2300      	movs	r3, #0
 80009ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D8_GPIO_Port, &GPIO_InitStruct);
 80009b2:	f107 0314 	add.w	r3, r7, #20
 80009b6:	4619      	mov	r1, r3
 80009b8:	4804      	ldr	r0, [pc, #16]	; (80009cc <MX_GPIO_Init+0xf0>)
 80009ba:	f001 f89f 	bl	8001afc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009be:	bf00      	nop
 80009c0:	3728      	adds	r7, #40	; 0x28
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40023800 	.word	0x40023800
 80009cc:	40020000 	.word	0x40020000
 80009d0:	40020800 	.word	0x40020800

080009d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d8:	b672      	cpsid	i
}
 80009da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009dc:	e7fe      	b.n	80009dc <Error_Handler+0x8>
	...

080009e0 <__io_putchar>:
#include "main.h"

extern UART_HandleTypeDef huart2; // extern

int __io_putchar(int ch) // Single Character Output to PC
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10);
 80009e8:	1d39      	adds	r1, r7, #4
 80009ea:	230a      	movs	r3, #10
 80009ec:	2201      	movs	r2, #1
 80009ee:	4804      	ldr	r0, [pc, #16]	; (8000a00 <__io_putchar+0x20>)
 80009f0:	f002 fb5c 	bl	80030ac <HAL_UART_Transmit>
	// *pData : Buffer for Transmitted Data
	// uint16_t Size : Size of Transmitted Data >> 1 (STM32 : Little Endian > int 4-byte : [ch][\0][\0][\0]
	// integer : 4-byte vs. char : 1-byte
	// Timeout : Response Time < 10 ms
	// Baud rate = 9600 = 1k bps >
	return ch;
 80009f4:	687b      	ldr	r3, [r7, #4]
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	20000114 	.word	0x20000114

08000a04 <CLS>:

void CLS() // Screen Clear
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
	printf("\033[2J");
 8000a08:	4802      	ldr	r0, [pc, #8]	; (8000a14 <CLS+0x10>)
 8000a0a:	f002 ffcd 	bl	80039a8 <iprintf>
	// [Escape Sequence] ESC[2J ; ESC (27) : Octal 033
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	08004b44 	.word	0x08004b44

08000a18 <Cursor>:

void Cursor(int x, int y) // Move Cursor
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b088      	sub	sp, #32
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
	char buf[20];
	sprintf(buf, "\033[%d;%dH", y, x); // sprintf(buf , "xxxx %d xxx" , a)
 8000a22:	f107 000c 	add.w	r0, r7, #12
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	683a      	ldr	r2, [r7, #0]
 8000a2a:	4906      	ldr	r1, [pc, #24]	; (8000a44 <Cursor+0x2c>)
 8000a2c:	f003 f82a 	bl	8003a84 <siprintf>
	puts(buf); // puts(str) : Print character String
 8000a30:	f107 030c 	add.w	r3, r7, #12
 8000a34:	4618      	mov	r0, r3
 8000a36:	f003 f81d 	bl	8003a74 <puts>
	// printf("%s", buf);
	// [Escape Sequence] - ESC[0;0H // ESC[(y좌표);(x좌표)H
}
 8000a3a:	bf00      	nop
 8000a3c:	3720      	adds	r7, #32
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	08004b4c 	.word	0x08004b4c

08000a48 <Standby>:

void Standby()
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
	while ( HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) );
 8000a4c:	bf00      	nop
 8000a4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a52:	4804      	ldr	r0, [pc, #16]	; (8000a64 <Standby+0x1c>)
 8000a54:	f001 f9d6 	bl	8001e04 <HAL_GPIO_ReadPin>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d1f7      	bne.n	8000a4e <Standby+0x6>
	// BTN B1 : OFF = 'H', ON = 'L'
}
 8000a5e:	bf00      	nop
 8000a60:	bf00      	nop
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	40020800 	.word	0x40020800

08000a68 <ProgramStart>:

void ProgramStart(char* str)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
	CLS();
 8000a70:	f7ff ffc8 	bl	8000a04 <CLS>
	Cursor(0, 0); // Cursor Position X=0, Y=0
 8000a74:	2100      	movs	r1, #0
 8000a76:	2000      	movs	r0, #0
 8000a78:	f7ff ffce 	bl	8000a18 <Cursor>

	// Print-out Startup Instruction
	printf("Program Name - %s \r\n", str);
 8000a7c:	6879      	ldr	r1, [r7, #4]
 8000a7e:	4806      	ldr	r0, [pc, #24]	; (8000a98 <ProgramStart+0x30>)
 8000a80:	f002 ff92 	bl	80039a8 <iprintf>
	printf("Press Blue-Button (B1) to Start ... \r\n");
 8000a84:	4805      	ldr	r0, [pc, #20]	; (8000a9c <ProgramStart+0x34>)
 8000a86:	f002 fff5 	bl	8003a74 <puts>

	Standby();
 8000a8a:	f7ff ffdd 	bl	8000a48 <Standby>
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	08004b58 	.word	0x08004b58
 8000a9c:	08004b70 	.word	0x08004b70

08000aa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	607b      	str	r3, [r7, #4]
 8000aaa:	4b10      	ldr	r3, [pc, #64]	; (8000aec <HAL_MspInit+0x4c>)
 8000aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aae:	4a0f      	ldr	r2, [pc, #60]	; (8000aec <HAL_MspInit+0x4c>)
 8000ab0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ab6:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <HAL_MspInit+0x4c>)
 8000ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	603b      	str	r3, [r7, #0]
 8000ac6:	4b09      	ldr	r3, [pc, #36]	; (8000aec <HAL_MspInit+0x4c>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aca:	4a08      	ldr	r2, [pc, #32]	; (8000aec <HAL_MspInit+0x4c>)
 8000acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad2:	4b06      	ldr	r3, [pc, #24]	; (8000aec <HAL_MspInit+0x4c>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ada:	603b      	str	r3, [r7, #0]
 8000adc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ade:	2007      	movs	r0, #7
 8000ae0:	f000 ffca 	bl	8001a78 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ae4:	bf00      	nop
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40023800 	.word	0x40023800

08000af0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b08a      	sub	sp, #40	; 0x28
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af8:	f107 0314 	add.w	r3, r7, #20
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a1b      	ldr	r2, [pc, #108]	; (8000b7c <HAL_ADC_MspInit+0x8c>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d12f      	bne.n	8000b72 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	613b      	str	r3, [r7, #16]
 8000b16:	4b1a      	ldr	r3, [pc, #104]	; (8000b80 <HAL_ADC_MspInit+0x90>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1a:	4a19      	ldr	r2, [pc, #100]	; (8000b80 <HAL_ADC_MspInit+0x90>)
 8000b1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b20:	6453      	str	r3, [r2, #68]	; 0x44
 8000b22:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <HAL_ADC_MspInit+0x90>)
 8000b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b2a:	613b      	str	r3, [r7, #16]
 8000b2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	4b13      	ldr	r3, [pc, #76]	; (8000b80 <HAL_ADC_MspInit+0x90>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	4a12      	ldr	r2, [pc, #72]	; (8000b80 <HAL_ADC_MspInit+0x90>)
 8000b38:	f043 0301 	orr.w	r3, r3, #1
 8000b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b3e:	4b10      	ldr	r3, [pc, #64]	; (8000b80 <HAL_ADC_MspInit+0x90>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b42:	f003 0301 	and.w	r3, r3, #1
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC1_IN0_Pin|ADC1_IN1_Pin;
 8000b4a:	2303      	movs	r3, #3
 8000b4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b4e:	2303      	movs	r3, #3
 8000b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b56:	f107 0314 	add.w	r3, r7, #20
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4809      	ldr	r0, [pc, #36]	; (8000b84 <HAL_ADC_MspInit+0x94>)
 8000b5e:	f000 ffcd 	bl	8001afc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000b62:	2200      	movs	r2, #0
 8000b64:	2100      	movs	r1, #0
 8000b66:	2012      	movs	r0, #18
 8000b68:	f000 ff91 	bl	8001a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000b6c:	2012      	movs	r0, #18
 8000b6e:	f000 ffaa 	bl	8001ac6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b72:	bf00      	nop
 8000b74:	3728      	adds	r7, #40	; 0x28
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40012000 	.word	0x40012000
 8000b80:	40023800 	.word	0x40023800
 8000b84:	40020000 	.word	0x40020000

08000b88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a0e      	ldr	r2, [pc, #56]	; (8000bd0 <HAL_TIM_Base_MspInit+0x48>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d115      	bne.n	8000bc6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	4b0d      	ldr	r3, [pc, #52]	; (8000bd4 <HAL_TIM_Base_MspInit+0x4c>)
 8000ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba2:	4a0c      	ldr	r2, [pc, #48]	; (8000bd4 <HAL_TIM_Base_MspInit+0x4c>)
 8000ba4:	f043 0302 	orr.w	r3, r3, #2
 8000ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8000baa:	4b0a      	ldr	r3, [pc, #40]	; (8000bd4 <HAL_TIM_Base_MspInit+0x4c>)
 8000bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bae:	f003 0302 	and.w	r3, r3, #2
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	2100      	movs	r1, #0
 8000bba:	201d      	movs	r0, #29
 8000bbc:	f000 ff67 	bl	8001a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000bc0:	201d      	movs	r0, #29
 8000bc2:	f000 ff80 	bl	8001ac6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000bc6:	bf00      	nop
 8000bc8:	3710      	adds	r7, #16
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40000400 	.word	0x40000400
 8000bd4:	40023800 	.word	0x40023800

08000bd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08a      	sub	sp, #40	; 0x28
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be0:	f107 0314 	add.w	r3, r7, #20
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a19      	ldr	r2, [pc, #100]	; (8000c5c <HAL_UART_MspInit+0x84>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d12b      	bne.n	8000c52 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	613b      	str	r3, [r7, #16]
 8000bfe:	4b18      	ldr	r3, [pc, #96]	; (8000c60 <HAL_UART_MspInit+0x88>)
 8000c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c02:	4a17      	ldr	r2, [pc, #92]	; (8000c60 <HAL_UART_MspInit+0x88>)
 8000c04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c08:	6413      	str	r3, [r2, #64]	; 0x40
 8000c0a:	4b15      	ldr	r3, [pc, #84]	; (8000c60 <HAL_UART_MspInit+0x88>)
 8000c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	4b11      	ldr	r3, [pc, #68]	; (8000c60 <HAL_UART_MspInit+0x88>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	4a10      	ldr	r2, [pc, #64]	; (8000c60 <HAL_UART_MspInit+0x88>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	6313      	str	r3, [r2, #48]	; 0x30
 8000c26:	4b0e      	ldr	r3, [pc, #56]	; (8000c60 <HAL_UART_MspInit+0x88>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c32:	230c      	movs	r3, #12
 8000c34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c36:	2302      	movs	r3, #2
 8000c38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c42:	2307      	movs	r3, #7
 8000c44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c46:	f107 0314 	add.w	r3, r7, #20
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4805      	ldr	r0, [pc, #20]	; (8000c64 <HAL_UART_MspInit+0x8c>)
 8000c4e:	f000 ff55 	bl	8001afc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c52:	bf00      	nop
 8000c54:	3728      	adds	r7, #40	; 0x28
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	40004400 	.word	0x40004400
 8000c60:	40023800 	.word	0x40023800
 8000c64:	40020000 	.word	0x40020000

08000c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c6c:	e7fe      	b.n	8000c6c <NMI_Handler+0x4>

08000c6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c6e:	b480      	push	{r7}
 8000c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c72:	e7fe      	b.n	8000c72 <HardFault_Handler+0x4>

08000c74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c78:	e7fe      	b.n	8000c78 <MemManage_Handler+0x4>

08000c7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c7e:	e7fe      	b.n	8000c7e <BusFault_Handler+0x4>

08000c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <UsageFault_Handler+0x4>

08000c86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c86:	b480      	push	{r7}
 8000c88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr

08000c94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr

08000ca2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ca6:	bf00      	nop
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cb4:	f000 f948 	bl	8000f48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000cc0:	4802      	ldr	r0, [pc, #8]	; (8000ccc <ADC_IRQHandler+0x10>)
 8000cc2:	f000 faa0 	bl	8001206 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000cc6:	bf00      	nop
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000084 	.word	0x20000084

08000cd0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000cd4:	4802      	ldr	r0, [pc, #8]	; (8000ce0 <TIM3_IRQHandler+0x10>)
 8000cd6:	f001 fe11 	bl	80028fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	200000cc 	.word	0x200000cc

08000ce4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	60f8      	str	r0, [r7, #12]
 8000cec:	60b9      	str	r1, [r7, #8]
 8000cee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	e00a      	b.n	8000d0c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cf6:	f3af 8000 	nop.w
 8000cfa:	4601      	mov	r1, r0
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	1c5a      	adds	r2, r3, #1
 8000d00:	60ba      	str	r2, [r7, #8]
 8000d02:	b2ca      	uxtb	r2, r1
 8000d04:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	3301      	adds	r3, #1
 8000d0a:	617b      	str	r3, [r7, #20]
 8000d0c:	697a      	ldr	r2, [r7, #20]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	dbf0      	blt.n	8000cf6 <_read+0x12>
  }

  return len;
 8000d14:	687b      	ldr	r3, [r7, #4]
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3718      	adds	r7, #24
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b086      	sub	sp, #24
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	60f8      	str	r0, [r7, #12]
 8000d26:	60b9      	str	r1, [r7, #8]
 8000d28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	617b      	str	r3, [r7, #20]
 8000d2e:	e009      	b.n	8000d44 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	1c5a      	adds	r2, r3, #1
 8000d34:	60ba      	str	r2, [r7, #8]
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fe51 	bl	80009e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	3301      	adds	r3, #1
 8000d42:	617b      	str	r3, [r7, #20]
 8000d44:	697a      	ldr	r2, [r7, #20]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	dbf1      	blt.n	8000d30 <_write+0x12>
  }
  return len;
 8000d4c:	687b      	ldr	r3, [r7, #4]
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3718      	adds	r7, #24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <_close>:

int _close(int file)
{
 8000d56:	b480      	push	{r7}
 8000d58:	b083      	sub	sp, #12
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	370c      	adds	r7, #12
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr

08000d6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	b083      	sub	sp, #12
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
 8000d76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d7e:	605a      	str	r2, [r3, #4]
  return 0;
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr

08000d8e <_isatty>:

int _isatty(int file)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	b083      	sub	sp, #12
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d96:	2301      	movs	r3, #1
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	60b9      	str	r1, [r7, #8]
 8000dae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3714      	adds	r7, #20
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
	...

08000dc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc8:	4a14      	ldr	r2, [pc, #80]	; (8000e1c <_sbrk+0x5c>)
 8000dca:	4b15      	ldr	r3, [pc, #84]	; (8000e20 <_sbrk+0x60>)
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dd4:	4b13      	ldr	r3, [pc, #76]	; (8000e24 <_sbrk+0x64>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d102      	bne.n	8000de2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ddc:	4b11      	ldr	r3, [pc, #68]	; (8000e24 <_sbrk+0x64>)
 8000dde:	4a12      	ldr	r2, [pc, #72]	; (8000e28 <_sbrk+0x68>)
 8000de0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000de2:	4b10      	ldr	r3, [pc, #64]	; (8000e24 <_sbrk+0x64>)
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4413      	add	r3, r2
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d207      	bcs.n	8000e00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000df0:	f002 ff8e 	bl	8003d10 <__errno>
 8000df4:	4603      	mov	r3, r0
 8000df6:	220c      	movs	r2, #12
 8000df8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000dfe:	e009      	b.n	8000e14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e00:	4b08      	ldr	r3, [pc, #32]	; (8000e24 <_sbrk+0x64>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e06:	4b07      	ldr	r3, [pc, #28]	; (8000e24 <_sbrk+0x64>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	4a05      	ldr	r2, [pc, #20]	; (8000e24 <_sbrk+0x64>)
 8000e10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e12:	68fb      	ldr	r3, [r7, #12]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3718      	adds	r7, #24
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20020000 	.word	0x20020000
 8000e20:	00000400 	.word	0x00000400
 8000e24:	20000168 	.word	0x20000168
 8000e28:	200002c0 	.word	0x200002c0

08000e2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <SystemInit+0x20>)
 8000e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e36:	4a05      	ldr	r2, [pc, #20]	; (8000e4c <SystemInit+0x20>)
 8000e38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e88 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e54:	f7ff ffea 	bl	8000e2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e58:	480c      	ldr	r0, [pc, #48]	; (8000e8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e5a:	490d      	ldr	r1, [pc, #52]	; (8000e90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e5c:	4a0d      	ldr	r2, [pc, #52]	; (8000e94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e60:	e002      	b.n	8000e68 <LoopCopyDataInit>

08000e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e66:	3304      	adds	r3, #4

08000e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e6c:	d3f9      	bcc.n	8000e62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e6e:	4a0a      	ldr	r2, [pc, #40]	; (8000e98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e70:	4c0a      	ldr	r4, [pc, #40]	; (8000e9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e74:	e001      	b.n	8000e7a <LoopFillZerobss>

08000e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e78:	3204      	adds	r2, #4

08000e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e7c:	d3fb      	bcc.n	8000e76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e7e:	f002 ff4d 	bl	8003d1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e82:	f7ff fbcb 	bl	800061c <main>
  bx  lr    
 8000e86:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e90:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e94:	08004bf4 	.word	0x08004bf4
  ldr r2, =_sbss
 8000e98:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e9c:	200002bc 	.word	0x200002bc

08000ea0 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ea0:	e7fe      	b.n	8000ea0 <DMA1_Stream0_IRQHandler>
	...

08000ea4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ea8:	4b0e      	ldr	r3, [pc, #56]	; (8000ee4 <HAL_Init+0x40>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a0d      	ldr	r2, [pc, #52]	; (8000ee4 <HAL_Init+0x40>)
 8000eae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000eb4:	4b0b      	ldr	r3, [pc, #44]	; (8000ee4 <HAL_Init+0x40>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a0a      	ldr	r2, [pc, #40]	; (8000ee4 <HAL_Init+0x40>)
 8000eba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ebe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ec0:	4b08      	ldr	r3, [pc, #32]	; (8000ee4 <HAL_Init+0x40>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a07      	ldr	r2, [pc, #28]	; (8000ee4 <HAL_Init+0x40>)
 8000ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ecc:	2003      	movs	r0, #3
 8000ece:	f000 fdd3 	bl	8001a78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ed2:	2000      	movs	r0, #0
 8000ed4:	f000 f808 	bl	8000ee8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ed8:	f7ff fde2 	bl	8000aa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40023c00 	.word	0x40023c00

08000ee8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ef0:	4b12      	ldr	r3, [pc, #72]	; (8000f3c <HAL_InitTick+0x54>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <HAL_InitTick+0x58>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	4619      	mov	r1, r3
 8000efa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000efe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 fdeb 	bl	8001ae2 <HAL_SYSTICK_Config>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e00e      	b.n	8000f34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2b0f      	cmp	r3, #15
 8000f1a:	d80a      	bhi.n	8000f32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	6879      	ldr	r1, [r7, #4]
 8000f20:	f04f 30ff 	mov.w	r0, #4294967295
 8000f24:	f000 fdb3 	bl	8001a8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f28:	4a06      	ldr	r2, [pc, #24]	; (8000f44 <HAL_InitTick+0x5c>)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e000      	b.n	8000f34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000000 	.word	0x20000000
 8000f40:	20000008 	.word	0x20000008
 8000f44:	20000004 	.word	0x20000004

08000f48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f4c:	4b06      	ldr	r3, [pc, #24]	; (8000f68 <HAL_IncTick+0x20>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	461a      	mov	r2, r3
 8000f52:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <HAL_IncTick+0x24>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4413      	add	r3, r2
 8000f58:	4a04      	ldr	r2, [pc, #16]	; (8000f6c <HAL_IncTick+0x24>)
 8000f5a:	6013      	str	r3, [r2, #0]
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	20000008 	.word	0x20000008
 8000f6c:	2000016c 	.word	0x2000016c

08000f70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  return uwTick;
 8000f74:	4b03      	ldr	r3, [pc, #12]	; (8000f84 <HAL_GetTick+0x14>)
 8000f76:	681b      	ldr	r3, [r3, #0]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	2000016c 	.word	0x2000016c

08000f88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f90:	2300      	movs	r3, #0
 8000f92:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e033      	b.n	8001006 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d109      	bne.n	8000fba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f7ff fda2 	bl	8000af0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2200      	movs	r2, #0
 8000fb0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fbe:	f003 0310 	and.w	r3, r3, #16
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d118      	bne.n	8000ff8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000fce:	f023 0302 	bic.w	r3, r3, #2
 8000fd2:	f043 0202 	orr.w	r2, r3, #2
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f000 fb76 	bl	80016cc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fea:	f023 0303 	bic.w	r3, r3, #3
 8000fee:	f043 0201 	orr.w	r2, r3, #1
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	641a      	str	r2, [r3, #64]	; 0x40
 8000ff6:	e001      	b.n	8000ffc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001004:	7bfb      	ldrb	r3, [r7, #15]
}
 8001006:	4618      	mov	r0, r3
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001018:	2300      	movs	r3, #0
 800101a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001022:	2b01      	cmp	r3, #1
 8001024:	d101      	bne.n	800102a <HAL_ADC_Start_IT+0x1a>
 8001026:	2302      	movs	r3, #2
 8001028:	e0a1      	b.n	800116e <HAL_ADC_Start_IT+0x15e>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2201      	movs	r2, #1
 800102e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	2b01      	cmp	r3, #1
 800103e:	d018      	beq.n	8001072 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	689a      	ldr	r2, [r3, #8]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f042 0201 	orr.w	r2, r2, #1
 800104e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001050:	4b4a      	ldr	r3, [pc, #296]	; (800117c <HAL_ADC_Start_IT+0x16c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a4a      	ldr	r2, [pc, #296]	; (8001180 <HAL_ADC_Start_IT+0x170>)
 8001056:	fba2 2303 	umull	r2, r3, r2, r3
 800105a:	0c9a      	lsrs	r2, r3, #18
 800105c:	4613      	mov	r3, r2
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	4413      	add	r3, r2
 8001062:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001064:	e002      	b.n	800106c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	3b01      	subs	r3, #1
 800106a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d1f9      	bne.n	8001066 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	f003 0301 	and.w	r3, r3, #1
 800107c:	2b01      	cmp	r3, #1
 800107e:	d169      	bne.n	8001154 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001084:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001088:	f023 0301 	bic.w	r3, r3, #1
 800108c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d007      	beq.n	80010b2 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010be:	d106      	bne.n	80010ce <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c4:	f023 0206 	bic.w	r2, r3, #6
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	645a      	str	r2, [r3, #68]	; 0x44
 80010cc:	e002      	b.n	80010d4 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2200      	movs	r2, #0
 80010d2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80010dc:	4b29      	ldr	r3, [pc, #164]	; (8001184 <HAL_ADC_Start_IT+0x174>)
 80010de:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80010e8:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	6812      	ldr	r2, [r2, #0]
 80010f4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010f8:	f043 0320 	orr.w	r3, r3, #32
 80010fc:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f003 031f 	and.w	r3, r3, #31
 8001106:	2b00      	cmp	r3, #0
 8001108:	d10f      	bne.n	800112a <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001114:	2b00      	cmp	r3, #0
 8001116:	d129      	bne.n	800116c <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	689a      	ldr	r2, [r3, #8]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	e020      	b.n	800116c <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a16      	ldr	r2, [pc, #88]	; (8001188 <HAL_ADC_Start_IT+0x178>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d11b      	bne.n	800116c <HAL_ADC_Start_IT+0x15c>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d114      	bne.n	800116c <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	689a      	ldr	r2, [r3, #8]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	e00b      	b.n	800116c <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001158:	f043 0210 	orr.w	r2, r3, #16
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001164:	f043 0201 	orr.w	r2, r3, #1
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	20000000 	.word	0x20000000
 8001180:	431bde83 	.word	0x431bde83
 8001184:	40012300 	.word	0x40012300
 8001188:	40012000 	.word	0x40012000

0800118c <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800119a:	2b01      	cmp	r3, #1
 800119c:	d101      	bne.n	80011a2 <HAL_ADC_Stop_IT+0x16>
 800119e:	2302      	movs	r3, #2
 80011a0:	e02b      	b.n	80011fa <HAL_ADC_Stop_IT+0x6e>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2201      	movs	r2, #1
 80011a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	689a      	ldr	r2, [r3, #8]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f022 0201 	bic.w	r2, r2, #1
 80011b8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	f003 0301 	and.w	r3, r3, #1
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d113      	bne.n	80011f0 <HAL_ADC_Stop_IT+0x64>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	6812      	ldr	r2, [r2, #0]
 80011d2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80011d6:	f023 0320 	bic.w	r3, r3, #32
 80011da:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80011e4:	f023 0301 	bic.w	r3, r3, #1
 80011e8:	f043 0201 	orr.w	r2, r3, #1
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2200      	movs	r2, #0
 80011f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b086      	sub	sp, #24
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800120e:	2300      	movs	r3, #0
 8001210:	617b      	str	r3, [r7, #20]
 8001212:	2300      	movs	r3, #0
 8001214:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	f003 0302 	and.w	r3, r3, #2
 800122c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	f003 0320 	and.w	r3, r3, #32
 8001234:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d049      	beq.n	80012d0 <HAL_ADC_IRQHandler+0xca>
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d046      	beq.n	80012d0 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001246:	f003 0310 	and.w	r3, r3, #16
 800124a:	2b00      	cmp	r3, #0
 800124c:	d105      	bne.n	800125a <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001252:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001264:	2b00      	cmp	r3, #0
 8001266:	d12b      	bne.n	80012c0 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800126c:	2b00      	cmp	r3, #0
 800126e:	d127      	bne.n	80012c0 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001276:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800127a:	2b00      	cmp	r3, #0
 800127c:	d006      	beq.n	800128c <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001288:	2b00      	cmp	r3, #0
 800128a:	d119      	bne.n	80012c0 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	685a      	ldr	r2, [r3, #4]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f022 0220 	bic.w	r2, r2, #32
 800129a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d105      	bne.n	80012c0 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b8:	f043 0201 	orr.w	r2, r3, #1
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f7ff f969 	bl	8000598 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f06f 0212 	mvn.w	r2, #18
 80012ce:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f003 0304 	and.w	r3, r3, #4
 80012d6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012de:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d057      	beq.n	8001396 <HAL_ADC_IRQHandler+0x190>
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d054      	beq.n	8001396 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f0:	f003 0310 	and.w	r3, r3, #16
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d105      	bne.n	8001304 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d139      	bne.n	8001386 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001318:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800131c:	2b00      	cmp	r3, #0
 800131e:	d006      	beq.n	800132e <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800132a:	2b00      	cmp	r3, #0
 800132c:	d12b      	bne.n	8001386 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001338:	2b00      	cmp	r3, #0
 800133a:	d124      	bne.n	8001386 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001346:	2b00      	cmp	r3, #0
 8001348:	d11d      	bne.n	8001386 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800134e:	2b00      	cmp	r3, #0
 8001350:	d119      	bne.n	8001386 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	685a      	ldr	r2, [r3, #4]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001360:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001366:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001376:	2b00      	cmp	r3, #0
 8001378:	d105      	bne.n	8001386 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137e:	f043 0201 	orr.w	r2, r3, #1
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f000 fa9c 	bl	80018c4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f06f 020c 	mvn.w	r2, #12
 8001394:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	f003 0301 	and.w	r3, r3, #1
 800139c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013a4:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d017      	beq.n	80013dc <HAL_ADC_IRQHandler+0x1d6>
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d014      	beq.n	80013dc <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0301 	and.w	r3, r3, #1
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d10d      	bne.n	80013dc <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f000 f837 	bl	8001440 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f06f 0201 	mvn.w	r2, #1
 80013da:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f003 0320 	and.w	r3, r3, #32
 80013e2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80013ea:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d015      	beq.n	800141e <HAL_ADC_IRQHandler+0x218>
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d012      	beq.n	800141e <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013fc:	f043 0202 	orr.w	r2, r3, #2
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f06f 0220 	mvn.w	r2, #32
 800140c:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f000 f820 	bl	8001454 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f06f 0220 	mvn.w	r2, #32
 800141c:	601a      	str	r2, [r3, #0]
  }
}
 800141e:	bf00      	nop
 8001420:	3718      	adds	r7, #24
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001426:	b480      	push	{r7}
 8001428:	b083      	sub	sp, #12
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001472:	2300      	movs	r3, #0
 8001474:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800147c:	2b01      	cmp	r3, #1
 800147e:	d101      	bne.n	8001484 <HAL_ADC_ConfigChannel+0x1c>
 8001480:	2302      	movs	r3, #2
 8001482:	e113      	b.n	80016ac <HAL_ADC_ConfigChannel+0x244>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2201      	movs	r2, #1
 8001488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b09      	cmp	r3, #9
 8001492:	d925      	bls.n	80014e0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	68d9      	ldr	r1, [r3, #12]
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	b29b      	uxth	r3, r3
 80014a0:	461a      	mov	r2, r3
 80014a2:	4613      	mov	r3, r2
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	4413      	add	r3, r2
 80014a8:	3b1e      	subs	r3, #30
 80014aa:	2207      	movs	r2, #7
 80014ac:	fa02 f303 	lsl.w	r3, r2, r3
 80014b0:	43da      	mvns	r2, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	400a      	ands	r2, r1
 80014b8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	68d9      	ldr	r1, [r3, #12]
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	689a      	ldr	r2, [r3, #8]
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	4618      	mov	r0, r3
 80014cc:	4603      	mov	r3, r0
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	4403      	add	r3, r0
 80014d2:	3b1e      	subs	r3, #30
 80014d4:	409a      	lsls	r2, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	430a      	orrs	r2, r1
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	e022      	b.n	8001526 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6919      	ldr	r1, [r3, #16]
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	461a      	mov	r2, r3
 80014ee:	4613      	mov	r3, r2
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4413      	add	r3, r2
 80014f4:	2207      	movs	r2, #7
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43da      	mvns	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	400a      	ands	r2, r1
 8001502:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	6919      	ldr	r1, [r3, #16]
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	689a      	ldr	r2, [r3, #8]
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	b29b      	uxth	r3, r3
 8001514:	4618      	mov	r0, r3
 8001516:	4603      	mov	r3, r0
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4403      	add	r3, r0
 800151c:	409a      	lsls	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	430a      	orrs	r2, r1
 8001524:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	2b06      	cmp	r3, #6
 800152c:	d824      	bhi.n	8001578 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	4613      	mov	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	3b05      	subs	r3, #5
 8001540:	221f      	movs	r2, #31
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	43da      	mvns	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	400a      	ands	r2, r1
 800154e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	b29b      	uxth	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685a      	ldr	r2, [r3, #4]
 8001562:	4613      	mov	r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	4413      	add	r3, r2
 8001568:	3b05      	subs	r3, #5
 800156a:	fa00 f203 	lsl.w	r2, r0, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	430a      	orrs	r2, r1
 8001574:	635a      	str	r2, [r3, #52]	; 0x34
 8001576:	e04c      	b.n	8001612 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	2b0c      	cmp	r3, #12
 800157e:	d824      	bhi.n	80015ca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685a      	ldr	r2, [r3, #4]
 800158a:	4613      	mov	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	4413      	add	r3, r2
 8001590:	3b23      	subs	r3, #35	; 0x23
 8001592:	221f      	movs	r2, #31
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	43da      	mvns	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	400a      	ands	r2, r1
 80015a0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	4618      	mov	r0, r3
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685a      	ldr	r2, [r3, #4]
 80015b4:	4613      	mov	r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4413      	add	r3, r2
 80015ba:	3b23      	subs	r3, #35	; 0x23
 80015bc:	fa00 f203 	lsl.w	r2, r0, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	430a      	orrs	r2, r1
 80015c6:	631a      	str	r2, [r3, #48]	; 0x30
 80015c8:	e023      	b.n	8001612 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685a      	ldr	r2, [r3, #4]
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	3b41      	subs	r3, #65	; 0x41
 80015dc:	221f      	movs	r2, #31
 80015de:	fa02 f303 	lsl.w	r3, r2, r3
 80015e2:	43da      	mvns	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	400a      	ands	r2, r1
 80015ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	4618      	mov	r0, r3
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	4613      	mov	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4413      	add	r3, r2
 8001604:	3b41      	subs	r3, #65	; 0x41
 8001606:	fa00 f203 	lsl.w	r2, r0, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	430a      	orrs	r2, r1
 8001610:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001612:	4b29      	ldr	r3, [pc, #164]	; (80016b8 <HAL_ADC_ConfigChannel+0x250>)
 8001614:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a28      	ldr	r2, [pc, #160]	; (80016bc <HAL_ADC_ConfigChannel+0x254>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d10f      	bne.n	8001640 <HAL_ADC_ConfigChannel+0x1d8>
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2b12      	cmp	r3, #18
 8001626:	d10b      	bne.n	8001640 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a1d      	ldr	r2, [pc, #116]	; (80016bc <HAL_ADC_ConfigChannel+0x254>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d12b      	bne.n	80016a2 <HAL_ADC_ConfigChannel+0x23a>
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a1c      	ldr	r2, [pc, #112]	; (80016c0 <HAL_ADC_ConfigChannel+0x258>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d003      	beq.n	800165c <HAL_ADC_ConfigChannel+0x1f4>
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b11      	cmp	r3, #17
 800165a:	d122      	bne.n	80016a2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a11      	ldr	r2, [pc, #68]	; (80016c0 <HAL_ADC_ConfigChannel+0x258>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d111      	bne.n	80016a2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800167e:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <HAL_ADC_ConfigChannel+0x25c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a11      	ldr	r2, [pc, #68]	; (80016c8 <HAL_ADC_ConfigChannel+0x260>)
 8001684:	fba2 2303 	umull	r2, r3, r2, r3
 8001688:	0c9a      	lsrs	r2, r3, #18
 800168a:	4613      	mov	r3, r2
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	4413      	add	r3, r2
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001694:	e002      	b.n	800169c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	3b01      	subs	r3, #1
 800169a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f9      	bne.n	8001696 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3714      	adds	r7, #20
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	40012300 	.word	0x40012300
 80016bc:	40012000 	.word	0x40012000
 80016c0:	10000012 	.word	0x10000012
 80016c4:	20000000 	.word	0x20000000
 80016c8:	431bde83 	.word	0x431bde83

080016cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016d4:	4b79      	ldr	r3, [pc, #484]	; (80018bc <ADC_Init+0x1f0>)
 80016d6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	685a      	ldr	r2, [r3, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	431a      	orrs	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	685a      	ldr	r2, [r3, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001700:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6859      	ldr	r1, [r3, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	691b      	ldr	r3, [r3, #16]
 800170c:	021a      	lsls	r2, r3, #8
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	430a      	orrs	r2, r1
 8001714:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	685a      	ldr	r2, [r3, #4]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001724:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6859      	ldr	r1, [r3, #4]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	689a      	ldr	r2, [r3, #8]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	430a      	orrs	r2, r1
 8001736:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	689a      	ldr	r2, [r3, #8]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001746:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6899      	ldr	r1, [r3, #8]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68da      	ldr	r2, [r3, #12]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	430a      	orrs	r2, r1
 8001758:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800175e:	4a58      	ldr	r2, [pc, #352]	; (80018c0 <ADC_Init+0x1f4>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d022      	beq.n	80017aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	689a      	ldr	r2, [r3, #8]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001772:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6899      	ldr	r1, [r3, #8]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	430a      	orrs	r2, r1
 8001784:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	689a      	ldr	r2, [r3, #8]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001794:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	6899      	ldr	r1, [r3, #8]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	e00f      	b.n	80017ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	689a      	ldr	r2, [r3, #8]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80017b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017c8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	689a      	ldr	r2, [r3, #8]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f022 0202 	bic.w	r2, r2, #2
 80017d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	6899      	ldr	r1, [r3, #8]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	7e1b      	ldrb	r3, [r3, #24]
 80017e4:	005a      	lsls	r2, r3, #1
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d01b      	beq.n	8001830 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	685a      	ldr	r2, [r3, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001806:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	685a      	ldr	r2, [r3, #4]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001816:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	6859      	ldr	r1, [r3, #4]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001822:	3b01      	subs	r3, #1
 8001824:	035a      	lsls	r2, r3, #13
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	430a      	orrs	r2, r1
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	e007      	b.n	8001840 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	685a      	ldr	r2, [r3, #4]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800183e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800184e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	3b01      	subs	r3, #1
 800185c:	051a      	lsls	r2, r3, #20
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	430a      	orrs	r2, r1
 8001864:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001874:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	6899      	ldr	r1, [r3, #8]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001882:	025a      	lsls	r2, r3, #9
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	430a      	orrs	r2, r1
 800188a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	689a      	ldr	r2, [r3, #8]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800189a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6899      	ldr	r1, [r3, #8]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	029a      	lsls	r2, r3, #10
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	609a      	str	r2, [r3, #8]
}
 80018b0:	bf00      	nop
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	40012300 	.word	0x40012300
 80018c0:	0f000001 	.word	0x0f000001

080018c4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <__NVIC_SetPriorityGrouping+0x44>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ee:	68ba      	ldr	r2, [r7, #8]
 80018f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018f4:	4013      	ands	r3, r2
 80018f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001900:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800190a:	4a04      	ldr	r2, [pc, #16]	; (800191c <__NVIC_SetPriorityGrouping+0x44>)
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	60d3      	str	r3, [r2, #12]
}
 8001910:	bf00      	nop
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001924:	4b04      	ldr	r3, [pc, #16]	; (8001938 <__NVIC_GetPriorityGrouping+0x18>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	f003 0307 	and.w	r3, r3, #7
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	2b00      	cmp	r3, #0
 800194c:	db0b      	blt.n	8001966 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	f003 021f 	and.w	r2, r3, #31
 8001954:	4907      	ldr	r1, [pc, #28]	; (8001974 <__NVIC_EnableIRQ+0x38>)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	095b      	lsrs	r3, r3, #5
 800195c:	2001      	movs	r0, #1
 800195e:	fa00 f202 	lsl.w	r2, r0, r2
 8001962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001966:	bf00      	nop
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	e000e100 	.word	0xe000e100

08001978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	6039      	str	r1, [r7, #0]
 8001982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001988:	2b00      	cmp	r3, #0
 800198a:	db0a      	blt.n	80019a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	b2da      	uxtb	r2, r3
 8001990:	490c      	ldr	r1, [pc, #48]	; (80019c4 <__NVIC_SetPriority+0x4c>)
 8001992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001996:	0112      	lsls	r2, r2, #4
 8001998:	b2d2      	uxtb	r2, r2
 800199a:	440b      	add	r3, r1
 800199c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a0:	e00a      	b.n	80019b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	4908      	ldr	r1, [pc, #32]	; (80019c8 <__NVIC_SetPriority+0x50>)
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	f003 030f 	and.w	r3, r3, #15
 80019ae:	3b04      	subs	r3, #4
 80019b0:	0112      	lsls	r2, r2, #4
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	440b      	add	r3, r1
 80019b6:	761a      	strb	r2, [r3, #24]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	e000e100 	.word	0xe000e100
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b089      	sub	sp, #36	; 0x24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f1c3 0307 	rsb	r3, r3, #7
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	bf28      	it	cs
 80019ea:	2304      	movcs	r3, #4
 80019ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	3304      	adds	r3, #4
 80019f2:	2b06      	cmp	r3, #6
 80019f4:	d902      	bls.n	80019fc <NVIC_EncodePriority+0x30>
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	3b03      	subs	r3, #3
 80019fa:	e000      	b.n	80019fe <NVIC_EncodePriority+0x32>
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a00:	f04f 32ff 	mov.w	r2, #4294967295
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	43da      	mvns	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	401a      	ands	r2, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a14:	f04f 31ff 	mov.w	r1, #4294967295
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1e:	43d9      	mvns	r1, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a24:	4313      	orrs	r3, r2
         );
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3724      	adds	r7, #36	; 0x24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
	...

08001a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a44:	d301      	bcc.n	8001a4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a46:	2301      	movs	r3, #1
 8001a48:	e00f      	b.n	8001a6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a4a:	4a0a      	ldr	r2, [pc, #40]	; (8001a74 <SysTick_Config+0x40>)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a52:	210f      	movs	r1, #15
 8001a54:	f04f 30ff 	mov.w	r0, #4294967295
 8001a58:	f7ff ff8e 	bl	8001978 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a5c:	4b05      	ldr	r3, [pc, #20]	; (8001a74 <SysTick_Config+0x40>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a62:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <SysTick_Config+0x40>)
 8001a64:	2207      	movs	r2, #7
 8001a66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	e000e010 	.word	0xe000e010

08001a78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f7ff ff29 	bl	80018d8 <__NVIC_SetPriorityGrouping>
}
 8001a86:	bf00      	nop
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b086      	sub	sp, #24
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	4603      	mov	r3, r0
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
 8001a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aa0:	f7ff ff3e 	bl	8001920 <__NVIC_GetPriorityGrouping>
 8001aa4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	68b9      	ldr	r1, [r7, #8]
 8001aaa:	6978      	ldr	r0, [r7, #20]
 8001aac:	f7ff ff8e 	bl	80019cc <NVIC_EncodePriority>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff5d 	bl	8001978 <__NVIC_SetPriority>
}
 8001abe:	bf00      	nop
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	4603      	mov	r3, r0
 8001ace:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ff31 	bl	800193c <__NVIC_EnableIRQ>
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff ffa2 	bl	8001a34 <SysTick_Config>
 8001af0:	4603      	mov	r3, r0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
	...

08001afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b089      	sub	sp, #36	; 0x24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b12:	2300      	movs	r3, #0
 8001b14:	61fb      	str	r3, [r7, #28]
 8001b16:	e159      	b.n	8001dcc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b18:	2201      	movs	r2, #1
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	697a      	ldr	r2, [r7, #20]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b2c:	693a      	ldr	r2, [r7, #16]
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	f040 8148 	bne.w	8001dc6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f003 0303 	and.w	r3, r3, #3
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d005      	beq.n	8001b4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d130      	bne.n	8001bb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	2203      	movs	r2, #3
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	4013      	ands	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	68da      	ldr	r2, [r3, #12]
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b84:	2201      	movs	r2, #1
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4013      	ands	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	f003 0201 	and.w	r2, r3, #1
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f003 0303 	and.w	r3, r3, #3
 8001bb8:	2b03      	cmp	r3, #3
 8001bba:	d017      	beq.n	8001bec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	689a      	ldr	r2, [r3, #8]
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	69ba      	ldr	r2, [r7, #24]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f003 0303 	and.w	r3, r3, #3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d123      	bne.n	8001c40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	08da      	lsrs	r2, r3, #3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3208      	adds	r2, #8
 8001c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	220f      	movs	r2, #15
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	43db      	mvns	r3, r3
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	691a      	ldr	r2, [r3, #16]
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	08da      	lsrs	r2, r3, #3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	3208      	adds	r2, #8
 8001c3a:	69b9      	ldr	r1, [r7, #24]
 8001c3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	2203      	movs	r2, #3
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	43db      	mvns	r3, r3
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4013      	ands	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f003 0203 	and.w	r2, r3, #3
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f000 80a2 	beq.w	8001dc6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	4b57      	ldr	r3, [pc, #348]	; (8001de4 <HAL_GPIO_Init+0x2e8>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8a:	4a56      	ldr	r2, [pc, #344]	; (8001de4 <HAL_GPIO_Init+0x2e8>)
 8001c8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c90:	6453      	str	r3, [r2, #68]	; 0x44
 8001c92:	4b54      	ldr	r3, [pc, #336]	; (8001de4 <HAL_GPIO_Init+0x2e8>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c9e:	4a52      	ldr	r2, [pc, #328]	; (8001de8 <HAL_GPIO_Init+0x2ec>)
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	089b      	lsrs	r3, r3, #2
 8001ca4:	3302      	adds	r3, #2
 8001ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	f003 0303 	and.w	r3, r3, #3
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	220f      	movs	r2, #15
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a49      	ldr	r2, [pc, #292]	; (8001dec <HAL_GPIO_Init+0x2f0>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d019      	beq.n	8001cfe <HAL_GPIO_Init+0x202>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a48      	ldr	r2, [pc, #288]	; (8001df0 <HAL_GPIO_Init+0x2f4>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d013      	beq.n	8001cfa <HAL_GPIO_Init+0x1fe>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a47      	ldr	r2, [pc, #284]	; (8001df4 <HAL_GPIO_Init+0x2f8>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d00d      	beq.n	8001cf6 <HAL_GPIO_Init+0x1fa>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a46      	ldr	r2, [pc, #280]	; (8001df8 <HAL_GPIO_Init+0x2fc>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d007      	beq.n	8001cf2 <HAL_GPIO_Init+0x1f6>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a45      	ldr	r2, [pc, #276]	; (8001dfc <HAL_GPIO_Init+0x300>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d101      	bne.n	8001cee <HAL_GPIO_Init+0x1f2>
 8001cea:	2304      	movs	r3, #4
 8001cec:	e008      	b.n	8001d00 <HAL_GPIO_Init+0x204>
 8001cee:	2307      	movs	r3, #7
 8001cf0:	e006      	b.n	8001d00 <HAL_GPIO_Init+0x204>
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e004      	b.n	8001d00 <HAL_GPIO_Init+0x204>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e002      	b.n	8001d00 <HAL_GPIO_Init+0x204>
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e000      	b.n	8001d00 <HAL_GPIO_Init+0x204>
 8001cfe:	2300      	movs	r3, #0
 8001d00:	69fa      	ldr	r2, [r7, #28]
 8001d02:	f002 0203 	and.w	r2, r2, #3
 8001d06:	0092      	lsls	r2, r2, #2
 8001d08:	4093      	lsls	r3, r2
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d10:	4935      	ldr	r1, [pc, #212]	; (8001de8 <HAL_GPIO_Init+0x2ec>)
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	089b      	lsrs	r3, r3, #2
 8001d16:	3302      	adds	r3, #2
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d1e:	4b38      	ldr	r3, [pc, #224]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	43db      	mvns	r3, r3
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d003      	beq.n	8001d42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d42:	4a2f      	ldr	r2, [pc, #188]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d48:	4b2d      	ldr	r3, [pc, #180]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	43db      	mvns	r3, r3
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	4013      	ands	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d003      	beq.n	8001d6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d6c:	4a24      	ldr	r2, [pc, #144]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d72:	4b23      	ldr	r3, [pc, #140]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d003      	beq.n	8001d96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d96:	4a1a      	ldr	r2, [pc, #104]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d9c:	4b18      	ldr	r3, [pc, #96]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	43db      	mvns	r3, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d003      	beq.n	8001dc0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dc0:	4a0f      	ldr	r2, [pc, #60]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	61fb      	str	r3, [r7, #28]
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	2b0f      	cmp	r3, #15
 8001dd0:	f67f aea2 	bls.w	8001b18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	bf00      	nop
 8001dd8:	3724      	adds	r7, #36	; 0x24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	40023800 	.word	0x40023800
 8001de8:	40013800 	.word	0x40013800
 8001dec:	40020000 	.word	0x40020000
 8001df0:	40020400 	.word	0x40020400
 8001df4:	40020800 	.word	0x40020800
 8001df8:	40020c00 	.word	0x40020c00
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	40013c00 	.word	0x40013c00

08001e04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	691a      	ldr	r2, [r3, #16]
 8001e14:	887b      	ldrh	r3, [r7, #2]
 8001e16:	4013      	ands	r3, r2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d002      	beq.n	8001e22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	73fb      	strb	r3, [r7, #15]
 8001e20:	e001      	b.n	8001e26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e22:	2300      	movs	r3, #0
 8001e24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3714      	adds	r7, #20
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	807b      	strh	r3, [r7, #2]
 8001e40:	4613      	mov	r3, r2
 8001e42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e44:	787b      	ldrb	r3, [r7, #1]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d003      	beq.n	8001e52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e4a:	887a      	ldrh	r2, [r7, #2]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e50:	e003      	b.n	8001e5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e52:	887b      	ldrh	r3, [r7, #2]
 8001e54:	041a      	lsls	r2, r3, #16
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	619a      	str	r2, [r3, #24]
}
 8001e5a:	bf00      	nop
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
	...

08001e68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d101      	bne.n	8001e7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e267      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d075      	beq.n	8001f72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e86:	4b88      	ldr	r3, [pc, #544]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f003 030c 	and.w	r3, r3, #12
 8001e8e:	2b04      	cmp	r3, #4
 8001e90:	d00c      	beq.n	8001eac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e92:	4b85      	ldr	r3, [pc, #532]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e9a:	2b08      	cmp	r3, #8
 8001e9c:	d112      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e9e:	4b82      	ldr	r3, [pc, #520]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ea6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001eaa:	d10b      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eac:	4b7e      	ldr	r3, [pc, #504]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d05b      	beq.n	8001f70 <HAL_RCC_OscConfig+0x108>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d157      	bne.n	8001f70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e242      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ecc:	d106      	bne.n	8001edc <HAL_RCC_OscConfig+0x74>
 8001ece:	4b76      	ldr	r3, [pc, #472]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a75      	ldr	r2, [pc, #468]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ed4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ed8:	6013      	str	r3, [r2, #0]
 8001eda:	e01d      	b.n	8001f18 <HAL_RCC_OscConfig+0xb0>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ee4:	d10c      	bne.n	8001f00 <HAL_RCC_OscConfig+0x98>
 8001ee6:	4b70      	ldr	r3, [pc, #448]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a6f      	ldr	r2, [pc, #444]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001eec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	4b6d      	ldr	r3, [pc, #436]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a6c      	ldr	r2, [pc, #432]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	e00b      	b.n	8001f18 <HAL_RCC_OscConfig+0xb0>
 8001f00:	4b69      	ldr	r3, [pc, #420]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a68      	ldr	r2, [pc, #416]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	4b66      	ldr	r3, [pc, #408]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a65      	ldr	r2, [pc, #404]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d013      	beq.n	8001f48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f20:	f7ff f826 	bl	8000f70 <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f28:	f7ff f822 	bl	8000f70 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b64      	cmp	r3, #100	; 0x64
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e207      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3a:	4b5b      	ldr	r3, [pc, #364]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0f0      	beq.n	8001f28 <HAL_RCC_OscConfig+0xc0>
 8001f46:	e014      	b.n	8001f72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f48:	f7ff f812 	bl	8000f70 <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f50:	f7ff f80e 	bl	8000f70 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b64      	cmp	r3, #100	; 0x64
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e1f3      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f62:	4b51      	ldr	r3, [pc, #324]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0xe8>
 8001f6e:	e000      	b.n	8001f72 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d063      	beq.n	8002046 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f7e:	4b4a      	ldr	r3, [pc, #296]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f003 030c 	and.w	r3, r3, #12
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00b      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f8a:	4b47      	ldr	r3, [pc, #284]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f92:	2b08      	cmp	r3, #8
 8001f94:	d11c      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f96:	4b44      	ldr	r3, [pc, #272]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d116      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa2:	4b41      	ldr	r3, [pc, #260]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d005      	beq.n	8001fba <HAL_RCC_OscConfig+0x152>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d001      	beq.n	8001fba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e1c7      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fba:	4b3b      	ldr	r3, [pc, #236]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	691b      	ldr	r3, [r3, #16]
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	4937      	ldr	r1, [pc, #220]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fce:	e03a      	b.n	8002046 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d020      	beq.n	800201a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fd8:	4b34      	ldr	r3, [pc, #208]	; (80020ac <HAL_RCC_OscConfig+0x244>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fde:	f7fe ffc7 	bl	8000f70 <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fe6:	f7fe ffc3 	bl	8000f70 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e1a8      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff8:	4b2b      	ldr	r3, [pc, #172]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0f0      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002004:	4b28      	ldr	r3, [pc, #160]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	691b      	ldr	r3, [r3, #16]
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	4925      	ldr	r1, [pc, #148]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8002014:	4313      	orrs	r3, r2
 8002016:	600b      	str	r3, [r1, #0]
 8002018:	e015      	b.n	8002046 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800201a:	4b24      	ldr	r3, [pc, #144]	; (80020ac <HAL_RCC_OscConfig+0x244>)
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002020:	f7fe ffa6 	bl	8000f70 <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002028:	f7fe ffa2 	bl	8000f70 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b02      	cmp	r3, #2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e187      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800203a:	4b1b      	ldr	r3, [pc, #108]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f0      	bne.n	8002028 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0308 	and.w	r3, r3, #8
 800204e:	2b00      	cmp	r3, #0
 8002050:	d036      	beq.n	80020c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d016      	beq.n	8002088 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800205a:	4b15      	ldr	r3, [pc, #84]	; (80020b0 <HAL_RCC_OscConfig+0x248>)
 800205c:	2201      	movs	r2, #1
 800205e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002060:	f7fe ff86 	bl	8000f70 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002068:	f7fe ff82 	bl	8000f70 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e167      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800207a:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 800207c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d0f0      	beq.n	8002068 <HAL_RCC_OscConfig+0x200>
 8002086:	e01b      	b.n	80020c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002088:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <HAL_RCC_OscConfig+0x248>)
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800208e:	f7fe ff6f 	bl	8000f70 <HAL_GetTick>
 8002092:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002094:	e00e      	b.n	80020b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002096:	f7fe ff6b 	bl	8000f70 <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d907      	bls.n	80020b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e150      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
 80020a8:	40023800 	.word	0x40023800
 80020ac:	42470000 	.word	0x42470000
 80020b0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020b4:	4b88      	ldr	r3, [pc, #544]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80020b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1ea      	bne.n	8002096 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0304 	and.w	r3, r3, #4
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f000 8097 	beq.w	80021fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ce:	2300      	movs	r3, #0
 80020d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020d2:	4b81      	ldr	r3, [pc, #516]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80020d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10f      	bne.n	80020fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	60bb      	str	r3, [r7, #8]
 80020e2:	4b7d      	ldr	r3, [pc, #500]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e6:	4a7c      	ldr	r2, [pc, #496]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80020e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ec:	6413      	str	r3, [r2, #64]	; 0x40
 80020ee:	4b7a      	ldr	r3, [pc, #488]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f6:	60bb      	str	r3, [r7, #8]
 80020f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020fa:	2301      	movs	r3, #1
 80020fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020fe:	4b77      	ldr	r3, [pc, #476]	; (80022dc <HAL_RCC_OscConfig+0x474>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002106:	2b00      	cmp	r3, #0
 8002108:	d118      	bne.n	800213c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800210a:	4b74      	ldr	r3, [pc, #464]	; (80022dc <HAL_RCC_OscConfig+0x474>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a73      	ldr	r2, [pc, #460]	; (80022dc <HAL_RCC_OscConfig+0x474>)
 8002110:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002114:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002116:	f7fe ff2b 	bl	8000f70 <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800211c:	e008      	b.n	8002130 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800211e:	f7fe ff27 	bl	8000f70 <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e10c      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002130:	4b6a      	ldr	r3, [pc, #424]	; (80022dc <HAL_RCC_OscConfig+0x474>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0f0      	beq.n	800211e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d106      	bne.n	8002152 <HAL_RCC_OscConfig+0x2ea>
 8002144:	4b64      	ldr	r3, [pc, #400]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002148:	4a63      	ldr	r2, [pc, #396]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800214a:	f043 0301 	orr.w	r3, r3, #1
 800214e:	6713      	str	r3, [r2, #112]	; 0x70
 8002150:	e01c      	b.n	800218c <HAL_RCC_OscConfig+0x324>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2b05      	cmp	r3, #5
 8002158:	d10c      	bne.n	8002174 <HAL_RCC_OscConfig+0x30c>
 800215a:	4b5f      	ldr	r3, [pc, #380]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800215c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800215e:	4a5e      	ldr	r2, [pc, #376]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002160:	f043 0304 	orr.w	r3, r3, #4
 8002164:	6713      	str	r3, [r2, #112]	; 0x70
 8002166:	4b5c      	ldr	r3, [pc, #368]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800216a:	4a5b      	ldr	r2, [pc, #364]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6713      	str	r3, [r2, #112]	; 0x70
 8002172:	e00b      	b.n	800218c <HAL_RCC_OscConfig+0x324>
 8002174:	4b58      	ldr	r3, [pc, #352]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002178:	4a57      	ldr	r2, [pc, #348]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800217a:	f023 0301 	bic.w	r3, r3, #1
 800217e:	6713      	str	r3, [r2, #112]	; 0x70
 8002180:	4b55      	ldr	r3, [pc, #340]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002184:	4a54      	ldr	r2, [pc, #336]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002186:	f023 0304 	bic.w	r3, r3, #4
 800218a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d015      	beq.n	80021c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002194:	f7fe feec 	bl	8000f70 <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800219a:	e00a      	b.n	80021b2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800219c:	f7fe fee8 	bl	8000f70 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e0cb      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b2:	4b49      	ldr	r3, [pc, #292]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80021b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d0ee      	beq.n	800219c <HAL_RCC_OscConfig+0x334>
 80021be:	e014      	b.n	80021ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c0:	f7fe fed6 	bl	8000f70 <HAL_GetTick>
 80021c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021c6:	e00a      	b.n	80021de <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c8:	f7fe fed2 	bl	8000f70 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e0b5      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021de:	4b3e      	ldr	r3, [pc, #248]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80021e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1ee      	bne.n	80021c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021ea:	7dfb      	ldrb	r3, [r7, #23]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d105      	bne.n	80021fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f0:	4b39      	ldr	r3, [pc, #228]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80021f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f4:	4a38      	ldr	r2, [pc, #224]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80021f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 80a1 	beq.w	8002348 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002206:	4b34      	ldr	r3, [pc, #208]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 030c 	and.w	r3, r3, #12
 800220e:	2b08      	cmp	r3, #8
 8002210:	d05c      	beq.n	80022cc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	2b02      	cmp	r3, #2
 8002218:	d141      	bne.n	800229e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800221a:	4b31      	ldr	r3, [pc, #196]	; (80022e0 <HAL_RCC_OscConfig+0x478>)
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002220:	f7fe fea6 	bl	8000f70 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002228:	f7fe fea2 	bl	8000f70 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e087      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800223a:	4b27      	ldr	r3, [pc, #156]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d1f0      	bne.n	8002228 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	69da      	ldr	r2, [r3, #28]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	431a      	orrs	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002254:	019b      	lsls	r3, r3, #6
 8002256:	431a      	orrs	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225c:	085b      	lsrs	r3, r3, #1
 800225e:	3b01      	subs	r3, #1
 8002260:	041b      	lsls	r3, r3, #16
 8002262:	431a      	orrs	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002268:	061b      	lsls	r3, r3, #24
 800226a:	491b      	ldr	r1, [pc, #108]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800226c:	4313      	orrs	r3, r2
 800226e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002270:	4b1b      	ldr	r3, [pc, #108]	; (80022e0 <HAL_RCC_OscConfig+0x478>)
 8002272:	2201      	movs	r2, #1
 8002274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002276:	f7fe fe7b 	bl	8000f70 <HAL_GetTick>
 800227a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800227c:	e008      	b.n	8002290 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800227e:	f7fe fe77 	bl	8000f70 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d901      	bls.n	8002290 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e05c      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002290:	4b11      	ldr	r3, [pc, #68]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d0f0      	beq.n	800227e <HAL_RCC_OscConfig+0x416>
 800229c:	e054      	b.n	8002348 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800229e:	4b10      	ldr	r3, [pc, #64]	; (80022e0 <HAL_RCC_OscConfig+0x478>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a4:	f7fe fe64 	bl	8000f70 <HAL_GetTick>
 80022a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022aa:	e008      	b.n	80022be <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ac:	f7fe fe60 	bl	8000f70 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e045      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022be:	4b06      	ldr	r3, [pc, #24]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1f0      	bne.n	80022ac <HAL_RCC_OscConfig+0x444>
 80022ca:	e03d      	b.n	8002348 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d107      	bne.n	80022e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e038      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
 80022d8:	40023800 	.word	0x40023800
 80022dc:	40007000 	.word	0x40007000
 80022e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022e4:	4b1b      	ldr	r3, [pc, #108]	; (8002354 <HAL_RCC_OscConfig+0x4ec>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d028      	beq.n	8002344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d121      	bne.n	8002344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230a:	429a      	cmp	r2, r3
 800230c:	d11a      	bne.n	8002344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002314:	4013      	ands	r3, r2
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800231a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800231c:	4293      	cmp	r3, r2
 800231e:	d111      	bne.n	8002344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232a:	085b      	lsrs	r3, r3, #1
 800232c:	3b01      	subs	r3, #1
 800232e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002330:	429a      	cmp	r2, r3
 8002332:	d107      	bne.n	8002344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800233e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002340:	429a      	cmp	r2, r3
 8002342:	d001      	beq.n	8002348 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e000      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3718      	adds	r7, #24
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40023800 	.word	0x40023800

08002358 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d101      	bne.n	800236c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e0cc      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800236c:	4b68      	ldr	r3, [pc, #416]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0307 	and.w	r3, r3, #7
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	429a      	cmp	r2, r3
 8002378:	d90c      	bls.n	8002394 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800237a:	4b65      	ldr	r3, [pc, #404]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	b2d2      	uxtb	r2, r2
 8002380:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002382:	4b63      	ldr	r3, [pc, #396]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	429a      	cmp	r2, r3
 800238e:	d001      	beq.n	8002394 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e0b8      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d020      	beq.n	80023e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d005      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023ac:	4b59      	ldr	r3, [pc, #356]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	4a58      	ldr	r2, [pc, #352]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80023b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0308 	and.w	r3, r3, #8
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023c4:	4b53      	ldr	r3, [pc, #332]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	4a52      	ldr	r2, [pc, #328]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80023ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023d0:	4b50      	ldr	r3, [pc, #320]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	494d      	ldr	r1, [pc, #308]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023de:	4313      	orrs	r3, r2
 80023e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d044      	beq.n	8002478 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d107      	bne.n	8002406 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023f6:	4b47      	ldr	r3, [pc, #284]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d119      	bne.n	8002436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e07f      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	2b02      	cmp	r3, #2
 800240c:	d003      	beq.n	8002416 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002412:	2b03      	cmp	r3, #3
 8002414:	d107      	bne.n	8002426 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002416:	4b3f      	ldr	r3, [pc, #252]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d109      	bne.n	8002436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e06f      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002426:	4b3b      	ldr	r3, [pc, #236]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e067      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002436:	4b37      	ldr	r3, [pc, #220]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f023 0203 	bic.w	r2, r3, #3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	4934      	ldr	r1, [pc, #208]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 8002444:	4313      	orrs	r3, r2
 8002446:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002448:	f7fe fd92 	bl	8000f70 <HAL_GetTick>
 800244c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800244e:	e00a      	b.n	8002466 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002450:	f7fe fd8e 	bl	8000f70 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	f241 3288 	movw	r2, #5000	; 0x1388
 800245e:	4293      	cmp	r3, r2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e04f      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002466:	4b2b      	ldr	r3, [pc, #172]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 020c 	and.w	r2, r3, #12
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	429a      	cmp	r2, r3
 8002476:	d1eb      	bne.n	8002450 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002478:	4b25      	ldr	r3, [pc, #148]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0307 	and.w	r3, r3, #7
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	429a      	cmp	r2, r3
 8002484:	d20c      	bcs.n	80024a0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002486:	4b22      	ldr	r3, [pc, #136]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 8002488:	683a      	ldr	r2, [r7, #0]
 800248a:	b2d2      	uxtb	r2, r2
 800248c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800248e:	4b20      	ldr	r3, [pc, #128]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	683a      	ldr	r2, [r7, #0]
 8002498:	429a      	cmp	r2, r3
 800249a:	d001      	beq.n	80024a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e032      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d008      	beq.n	80024be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024ac:	4b19      	ldr	r3, [pc, #100]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	4916      	ldr	r1, [pc, #88]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0308 	and.w	r3, r3, #8
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d009      	beq.n	80024de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024ca:	4b12      	ldr	r3, [pc, #72]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	490e      	ldr	r1, [pc, #56]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024de:	f000 f821 	bl	8002524 <HAL_RCC_GetSysClockFreq>
 80024e2:	4602      	mov	r2, r0
 80024e4:	4b0b      	ldr	r3, [pc, #44]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	091b      	lsrs	r3, r3, #4
 80024ea:	f003 030f 	and.w	r3, r3, #15
 80024ee:	490a      	ldr	r1, [pc, #40]	; (8002518 <HAL_RCC_ClockConfig+0x1c0>)
 80024f0:	5ccb      	ldrb	r3, [r1, r3]
 80024f2:	fa22 f303 	lsr.w	r3, r2, r3
 80024f6:	4a09      	ldr	r2, [pc, #36]	; (800251c <HAL_RCC_ClockConfig+0x1c4>)
 80024f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80024fa:	4b09      	ldr	r3, [pc, #36]	; (8002520 <HAL_RCC_ClockConfig+0x1c8>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fe fcf2 	bl	8000ee8 <HAL_InitTick>

  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	40023c00 	.word	0x40023c00
 8002514:	40023800 	.word	0x40023800
 8002518:	08004b98 	.word	0x08004b98
 800251c:	20000000 	.word	0x20000000
 8002520:	20000004 	.word	0x20000004

08002524 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002528:	b094      	sub	sp, #80	; 0x50
 800252a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8002534:	2300      	movs	r3, #0
 8002536:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002538:	2300      	movs	r3, #0
 800253a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800253c:	4b79      	ldr	r3, [pc, #484]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f003 030c 	and.w	r3, r3, #12
 8002544:	2b08      	cmp	r3, #8
 8002546:	d00d      	beq.n	8002564 <HAL_RCC_GetSysClockFreq+0x40>
 8002548:	2b08      	cmp	r3, #8
 800254a:	f200 80e1 	bhi.w	8002710 <HAL_RCC_GetSysClockFreq+0x1ec>
 800254e:	2b00      	cmp	r3, #0
 8002550:	d002      	beq.n	8002558 <HAL_RCC_GetSysClockFreq+0x34>
 8002552:	2b04      	cmp	r3, #4
 8002554:	d003      	beq.n	800255e <HAL_RCC_GetSysClockFreq+0x3a>
 8002556:	e0db      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002558:	4b73      	ldr	r3, [pc, #460]	; (8002728 <HAL_RCC_GetSysClockFreq+0x204>)
 800255a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800255c:	e0db      	b.n	8002716 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800255e:	4b73      	ldr	r3, [pc, #460]	; (800272c <HAL_RCC_GetSysClockFreq+0x208>)
 8002560:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002562:	e0d8      	b.n	8002716 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002564:	4b6f      	ldr	r3, [pc, #444]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800256c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800256e:	4b6d      	ldr	r3, [pc, #436]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d063      	beq.n	8002642 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800257a:	4b6a      	ldr	r3, [pc, #424]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	099b      	lsrs	r3, r3, #6
 8002580:	2200      	movs	r2, #0
 8002582:	63bb      	str	r3, [r7, #56]	; 0x38
 8002584:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002588:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800258c:	633b      	str	r3, [r7, #48]	; 0x30
 800258e:	2300      	movs	r3, #0
 8002590:	637b      	str	r3, [r7, #52]	; 0x34
 8002592:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002596:	4622      	mov	r2, r4
 8002598:	462b      	mov	r3, r5
 800259a:	f04f 0000 	mov.w	r0, #0
 800259e:	f04f 0100 	mov.w	r1, #0
 80025a2:	0159      	lsls	r1, r3, #5
 80025a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025a8:	0150      	lsls	r0, r2, #5
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4621      	mov	r1, r4
 80025b0:	1a51      	subs	r1, r2, r1
 80025b2:	6139      	str	r1, [r7, #16]
 80025b4:	4629      	mov	r1, r5
 80025b6:	eb63 0301 	sbc.w	r3, r3, r1
 80025ba:	617b      	str	r3, [r7, #20]
 80025bc:	f04f 0200 	mov.w	r2, #0
 80025c0:	f04f 0300 	mov.w	r3, #0
 80025c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80025c8:	4659      	mov	r1, fp
 80025ca:	018b      	lsls	r3, r1, #6
 80025cc:	4651      	mov	r1, sl
 80025ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025d2:	4651      	mov	r1, sl
 80025d4:	018a      	lsls	r2, r1, #6
 80025d6:	4651      	mov	r1, sl
 80025d8:	ebb2 0801 	subs.w	r8, r2, r1
 80025dc:	4659      	mov	r1, fp
 80025de:	eb63 0901 	sbc.w	r9, r3, r1
 80025e2:	f04f 0200 	mov.w	r2, #0
 80025e6:	f04f 0300 	mov.w	r3, #0
 80025ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025f6:	4690      	mov	r8, r2
 80025f8:	4699      	mov	r9, r3
 80025fa:	4623      	mov	r3, r4
 80025fc:	eb18 0303 	adds.w	r3, r8, r3
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	462b      	mov	r3, r5
 8002604:	eb49 0303 	adc.w	r3, r9, r3
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	f04f 0200 	mov.w	r2, #0
 800260e:	f04f 0300 	mov.w	r3, #0
 8002612:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002616:	4629      	mov	r1, r5
 8002618:	024b      	lsls	r3, r1, #9
 800261a:	4621      	mov	r1, r4
 800261c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002620:	4621      	mov	r1, r4
 8002622:	024a      	lsls	r2, r1, #9
 8002624:	4610      	mov	r0, r2
 8002626:	4619      	mov	r1, r3
 8002628:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800262a:	2200      	movs	r2, #0
 800262c:	62bb      	str	r3, [r7, #40]	; 0x28
 800262e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002630:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002634:	f7fd fe24 	bl	8000280 <__aeabi_uldivmod>
 8002638:	4602      	mov	r2, r0
 800263a:	460b      	mov	r3, r1
 800263c:	4613      	mov	r3, r2
 800263e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002640:	e058      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002642:	4b38      	ldr	r3, [pc, #224]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	099b      	lsrs	r3, r3, #6
 8002648:	2200      	movs	r2, #0
 800264a:	4618      	mov	r0, r3
 800264c:	4611      	mov	r1, r2
 800264e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002652:	623b      	str	r3, [r7, #32]
 8002654:	2300      	movs	r3, #0
 8002656:	627b      	str	r3, [r7, #36]	; 0x24
 8002658:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800265c:	4642      	mov	r2, r8
 800265e:	464b      	mov	r3, r9
 8002660:	f04f 0000 	mov.w	r0, #0
 8002664:	f04f 0100 	mov.w	r1, #0
 8002668:	0159      	lsls	r1, r3, #5
 800266a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800266e:	0150      	lsls	r0, r2, #5
 8002670:	4602      	mov	r2, r0
 8002672:	460b      	mov	r3, r1
 8002674:	4641      	mov	r1, r8
 8002676:	ebb2 0a01 	subs.w	sl, r2, r1
 800267a:	4649      	mov	r1, r9
 800267c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002680:	f04f 0200 	mov.w	r2, #0
 8002684:	f04f 0300 	mov.w	r3, #0
 8002688:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800268c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002690:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002694:	ebb2 040a 	subs.w	r4, r2, sl
 8002698:	eb63 050b 	sbc.w	r5, r3, fp
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	f04f 0300 	mov.w	r3, #0
 80026a4:	00eb      	lsls	r3, r5, #3
 80026a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026aa:	00e2      	lsls	r2, r4, #3
 80026ac:	4614      	mov	r4, r2
 80026ae:	461d      	mov	r5, r3
 80026b0:	4643      	mov	r3, r8
 80026b2:	18e3      	adds	r3, r4, r3
 80026b4:	603b      	str	r3, [r7, #0]
 80026b6:	464b      	mov	r3, r9
 80026b8:	eb45 0303 	adc.w	r3, r5, r3
 80026bc:	607b      	str	r3, [r7, #4]
 80026be:	f04f 0200 	mov.w	r2, #0
 80026c2:	f04f 0300 	mov.w	r3, #0
 80026c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026ca:	4629      	mov	r1, r5
 80026cc:	028b      	lsls	r3, r1, #10
 80026ce:	4621      	mov	r1, r4
 80026d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026d4:	4621      	mov	r1, r4
 80026d6:	028a      	lsls	r2, r1, #10
 80026d8:	4610      	mov	r0, r2
 80026da:	4619      	mov	r1, r3
 80026dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026de:	2200      	movs	r2, #0
 80026e0:	61bb      	str	r3, [r7, #24]
 80026e2:	61fa      	str	r2, [r7, #28]
 80026e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026e8:	f7fd fdca 	bl	8000280 <__aeabi_uldivmod>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4613      	mov	r3, r2
 80026f2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80026f4:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	0c1b      	lsrs	r3, r3, #16
 80026fa:	f003 0303 	and.w	r3, r3, #3
 80026fe:	3301      	adds	r3, #1
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002704:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002706:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002708:	fbb2 f3f3 	udiv	r3, r2, r3
 800270c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800270e:	e002      	b.n	8002716 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002710:	4b05      	ldr	r3, [pc, #20]	; (8002728 <HAL_RCC_GetSysClockFreq+0x204>)
 8002712:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002714:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002716:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002718:	4618      	mov	r0, r3
 800271a:	3750      	adds	r7, #80	; 0x50
 800271c:	46bd      	mov	sp, r7
 800271e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002722:	bf00      	nop
 8002724:	40023800 	.word	0x40023800
 8002728:	00f42400 	.word	0x00f42400
 800272c:	007a1200 	.word	0x007a1200

08002730 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002734:	4b03      	ldr	r3, [pc, #12]	; (8002744 <HAL_RCC_GetHCLKFreq+0x14>)
 8002736:	681b      	ldr	r3, [r3, #0]
}
 8002738:	4618      	mov	r0, r3
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	20000000 	.word	0x20000000

08002748 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800274c:	f7ff fff0 	bl	8002730 <HAL_RCC_GetHCLKFreq>
 8002750:	4602      	mov	r2, r0
 8002752:	4b05      	ldr	r3, [pc, #20]	; (8002768 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	0a9b      	lsrs	r3, r3, #10
 8002758:	f003 0307 	and.w	r3, r3, #7
 800275c:	4903      	ldr	r1, [pc, #12]	; (800276c <HAL_RCC_GetPCLK1Freq+0x24>)
 800275e:	5ccb      	ldrb	r3, [r1, r3]
 8002760:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002764:	4618      	mov	r0, r3
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40023800 	.word	0x40023800
 800276c:	08004ba8 	.word	0x08004ba8

08002770 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002774:	f7ff ffdc 	bl	8002730 <HAL_RCC_GetHCLKFreq>
 8002778:	4602      	mov	r2, r0
 800277a:	4b05      	ldr	r3, [pc, #20]	; (8002790 <HAL_RCC_GetPCLK2Freq+0x20>)
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	0b5b      	lsrs	r3, r3, #13
 8002780:	f003 0307 	and.w	r3, r3, #7
 8002784:	4903      	ldr	r1, [pc, #12]	; (8002794 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002786:	5ccb      	ldrb	r3, [r1, r3]
 8002788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800278c:	4618      	mov	r0, r3
 800278e:	bd80      	pop	{r7, pc}
 8002790:	40023800 	.word	0x40023800
 8002794:	08004ba8 	.word	0x08004ba8

08002798 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e041      	b.n	800282e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d106      	bne.n	80027c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f7fe f9e2 	bl	8000b88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2202      	movs	r2, #2
 80027c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3304      	adds	r3, #4
 80027d4:	4619      	mov	r1, r3
 80027d6:	4610      	mov	r0, r2
 80027d8:	f000 fa70 	bl	8002cbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
	...

08002838 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002846:	b2db      	uxtb	r3, r3
 8002848:	2b01      	cmp	r3, #1
 800284a:	d001      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e044      	b.n	80028da <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2202      	movs	r2, #2
 8002854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	68da      	ldr	r2, [r3, #12]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f042 0201 	orr.w	r2, r2, #1
 8002866:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a1e      	ldr	r2, [pc, #120]	; (80028e8 <HAL_TIM_Base_Start_IT+0xb0>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d018      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x6c>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800287a:	d013      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x6c>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a1a      	ldr	r2, [pc, #104]	; (80028ec <HAL_TIM_Base_Start_IT+0xb4>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d00e      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x6c>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a19      	ldr	r2, [pc, #100]	; (80028f0 <HAL_TIM_Base_Start_IT+0xb8>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d009      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x6c>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a17      	ldr	r2, [pc, #92]	; (80028f4 <HAL_TIM_Base_Start_IT+0xbc>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d004      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x6c>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a16      	ldr	r2, [pc, #88]	; (80028f8 <HAL_TIM_Base_Start_IT+0xc0>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d111      	bne.n	80028c8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2b06      	cmp	r3, #6
 80028b4:	d010      	beq.n	80028d8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f042 0201 	orr.w	r2, r2, #1
 80028c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028c6:	e007      	b.n	80028d8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0201 	orr.w	r2, r2, #1
 80028d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	40010000 	.word	0x40010000
 80028ec:	40000400 	.word	0x40000400
 80028f0:	40000800 	.word	0x40000800
 80028f4:	40000c00 	.word	0x40000c00
 80028f8:	40014000 	.word	0x40014000

080028fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	2b00      	cmp	r3, #0
 800291c:	d020      	beq.n	8002960 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d01b      	beq.n	8002960 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f06f 0202 	mvn.w	r2, #2
 8002930:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	f003 0303 	and.w	r3, r3, #3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 f999 	bl	8002c7e <HAL_TIM_IC_CaptureCallback>
 800294c:	e005      	b.n	800295a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f98b 	bl	8002c6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f000 f99c 	bl	8002c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	2b00      	cmp	r3, #0
 8002968:	d020      	beq.n	80029ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f003 0304 	and.w	r3, r3, #4
 8002970:	2b00      	cmp	r3, #0
 8002972:	d01b      	beq.n	80029ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f06f 0204 	mvn.w	r2, #4
 800297c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2202      	movs	r2, #2
 8002982:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 f973 	bl	8002c7e <HAL_TIM_IC_CaptureCallback>
 8002998:	e005      	b.n	80029a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 f965 	bl	8002c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f000 f976 	bl	8002c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	f003 0308 	and.w	r3, r3, #8
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d020      	beq.n	80029f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f003 0308 	and.w	r3, r3, #8
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d01b      	beq.n	80029f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f06f 0208 	mvn.w	r2, #8
 80029c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2204      	movs	r2, #4
 80029ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	69db      	ldr	r3, [r3, #28]
 80029d6:	f003 0303 	and.w	r3, r3, #3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f94d 	bl	8002c7e <HAL_TIM_IC_CaptureCallback>
 80029e4:	e005      	b.n	80029f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f93f 	bl	8002c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 f950 	bl	8002c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	f003 0310 	and.w	r3, r3, #16
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d020      	beq.n	8002a44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f003 0310 	and.w	r3, r3, #16
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d01b      	beq.n	8002a44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0210 	mvn.w	r2, #16
 8002a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2208      	movs	r2, #8
 8002a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 f927 	bl	8002c7e <HAL_TIM_IC_CaptureCallback>
 8002a30:	e005      	b.n	8002a3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f919 	bl	8002c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f92a 	bl	8002c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d00c      	beq.n	8002a68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d007      	beq.n	8002a68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f06f 0201 	mvn.w	r2, #1
 8002a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7fd fd8a 	bl	800057c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00c      	beq.n	8002a8c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d007      	beq.n	8002a8c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 fab6 	bl	8002ff8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00c      	beq.n	8002ab0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d007      	beq.n	8002ab0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002aa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f000 f8fb 	bl	8002ca6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	f003 0320 	and.w	r3, r3, #32
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00c      	beq.n	8002ad4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f003 0320 	and.w	r3, r3, #32
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d007      	beq.n	8002ad4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f06f 0220 	mvn.w	r2, #32
 8002acc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 fa88 	bl	8002fe4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ad4:	bf00      	nop
 8002ad6:	3710      	adds	r7, #16
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d101      	bne.n	8002af8 <HAL_TIM_ConfigClockSource+0x1c>
 8002af4:	2302      	movs	r3, #2
 8002af6:	e0b4      	b.n	8002c62 <HAL_TIM_ConfigClockSource+0x186>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2202      	movs	r2, #2
 8002b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68ba      	ldr	r2, [r7, #8]
 8002b26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b30:	d03e      	beq.n	8002bb0 <HAL_TIM_ConfigClockSource+0xd4>
 8002b32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b36:	f200 8087 	bhi.w	8002c48 <HAL_TIM_ConfigClockSource+0x16c>
 8002b3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b3e:	f000 8086 	beq.w	8002c4e <HAL_TIM_ConfigClockSource+0x172>
 8002b42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b46:	d87f      	bhi.n	8002c48 <HAL_TIM_ConfigClockSource+0x16c>
 8002b48:	2b70      	cmp	r3, #112	; 0x70
 8002b4a:	d01a      	beq.n	8002b82 <HAL_TIM_ConfigClockSource+0xa6>
 8002b4c:	2b70      	cmp	r3, #112	; 0x70
 8002b4e:	d87b      	bhi.n	8002c48 <HAL_TIM_ConfigClockSource+0x16c>
 8002b50:	2b60      	cmp	r3, #96	; 0x60
 8002b52:	d050      	beq.n	8002bf6 <HAL_TIM_ConfigClockSource+0x11a>
 8002b54:	2b60      	cmp	r3, #96	; 0x60
 8002b56:	d877      	bhi.n	8002c48 <HAL_TIM_ConfigClockSource+0x16c>
 8002b58:	2b50      	cmp	r3, #80	; 0x50
 8002b5a:	d03c      	beq.n	8002bd6 <HAL_TIM_ConfigClockSource+0xfa>
 8002b5c:	2b50      	cmp	r3, #80	; 0x50
 8002b5e:	d873      	bhi.n	8002c48 <HAL_TIM_ConfigClockSource+0x16c>
 8002b60:	2b40      	cmp	r3, #64	; 0x40
 8002b62:	d058      	beq.n	8002c16 <HAL_TIM_ConfigClockSource+0x13a>
 8002b64:	2b40      	cmp	r3, #64	; 0x40
 8002b66:	d86f      	bhi.n	8002c48 <HAL_TIM_ConfigClockSource+0x16c>
 8002b68:	2b30      	cmp	r3, #48	; 0x30
 8002b6a:	d064      	beq.n	8002c36 <HAL_TIM_ConfigClockSource+0x15a>
 8002b6c:	2b30      	cmp	r3, #48	; 0x30
 8002b6e:	d86b      	bhi.n	8002c48 <HAL_TIM_ConfigClockSource+0x16c>
 8002b70:	2b20      	cmp	r3, #32
 8002b72:	d060      	beq.n	8002c36 <HAL_TIM_ConfigClockSource+0x15a>
 8002b74:	2b20      	cmp	r3, #32
 8002b76:	d867      	bhi.n	8002c48 <HAL_TIM_ConfigClockSource+0x16c>
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d05c      	beq.n	8002c36 <HAL_TIM_ConfigClockSource+0x15a>
 8002b7c:	2b10      	cmp	r3, #16
 8002b7e:	d05a      	beq.n	8002c36 <HAL_TIM_ConfigClockSource+0x15a>
 8002b80:	e062      	b.n	8002c48 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b92:	f000 f999 	bl	8002ec8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002ba4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68ba      	ldr	r2, [r7, #8]
 8002bac:	609a      	str	r2, [r3, #8]
      break;
 8002bae:	e04f      	b.n	8002c50 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002bc0:	f000 f982 	bl	8002ec8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	689a      	ldr	r2, [r3, #8]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bd2:	609a      	str	r2, [r3, #8]
      break;
 8002bd4:	e03c      	b.n	8002c50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002be2:	461a      	mov	r2, r3
 8002be4:	f000 f8f6 	bl	8002dd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2150      	movs	r1, #80	; 0x50
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f000 f94f 	bl	8002e92 <TIM_ITRx_SetConfig>
      break;
 8002bf4:	e02c      	b.n	8002c50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c02:	461a      	mov	r2, r3
 8002c04:	f000 f915 	bl	8002e32 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2160      	movs	r1, #96	; 0x60
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f000 f93f 	bl	8002e92 <TIM_ITRx_SetConfig>
      break;
 8002c14:	e01c      	b.n	8002c50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c22:	461a      	mov	r2, r3
 8002c24:	f000 f8d6 	bl	8002dd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2140      	movs	r1, #64	; 0x40
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f000 f92f 	bl	8002e92 <TIM_ITRx_SetConfig>
      break;
 8002c34:	e00c      	b.n	8002c50 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4619      	mov	r1, r3
 8002c40:	4610      	mov	r0, r2
 8002c42:	f000 f926 	bl	8002e92 <TIM_ITRx_SetConfig>
      break;
 8002c46:	e003      	b.n	8002c50 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c4c:	e000      	b.n	8002c50 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3710      	adds	r7, #16
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr

08002c92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b083      	sub	sp, #12
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cae:	bf00      	nop
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
	...

08002cbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a3a      	ldr	r2, [pc, #232]	; (8002db8 <TIM_Base_SetConfig+0xfc>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d00f      	beq.n	8002cf4 <TIM_Base_SetConfig+0x38>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cda:	d00b      	beq.n	8002cf4 <TIM_Base_SetConfig+0x38>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a37      	ldr	r2, [pc, #220]	; (8002dbc <TIM_Base_SetConfig+0x100>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d007      	beq.n	8002cf4 <TIM_Base_SetConfig+0x38>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a36      	ldr	r2, [pc, #216]	; (8002dc0 <TIM_Base_SetConfig+0x104>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d003      	beq.n	8002cf4 <TIM_Base_SetConfig+0x38>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a35      	ldr	r2, [pc, #212]	; (8002dc4 <TIM_Base_SetConfig+0x108>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d108      	bne.n	8002d06 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a2b      	ldr	r2, [pc, #172]	; (8002db8 <TIM_Base_SetConfig+0xfc>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d01b      	beq.n	8002d46 <TIM_Base_SetConfig+0x8a>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d14:	d017      	beq.n	8002d46 <TIM_Base_SetConfig+0x8a>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a28      	ldr	r2, [pc, #160]	; (8002dbc <TIM_Base_SetConfig+0x100>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d013      	beq.n	8002d46 <TIM_Base_SetConfig+0x8a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a27      	ldr	r2, [pc, #156]	; (8002dc0 <TIM_Base_SetConfig+0x104>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d00f      	beq.n	8002d46 <TIM_Base_SetConfig+0x8a>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a26      	ldr	r2, [pc, #152]	; (8002dc4 <TIM_Base_SetConfig+0x108>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d00b      	beq.n	8002d46 <TIM_Base_SetConfig+0x8a>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a25      	ldr	r2, [pc, #148]	; (8002dc8 <TIM_Base_SetConfig+0x10c>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d007      	beq.n	8002d46 <TIM_Base_SetConfig+0x8a>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a24      	ldr	r2, [pc, #144]	; (8002dcc <TIM_Base_SetConfig+0x110>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d003      	beq.n	8002d46 <TIM_Base_SetConfig+0x8a>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a23      	ldr	r2, [pc, #140]	; (8002dd0 <TIM_Base_SetConfig+0x114>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d108      	bne.n	8002d58 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	695b      	ldr	r3, [r3, #20]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a0e      	ldr	r2, [pc, #56]	; (8002db8 <TIM_Base_SetConfig+0xfc>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d103      	bne.n	8002d8c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	691a      	ldr	r2, [r3, #16]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d105      	bne.n	8002daa <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	691b      	ldr	r3, [r3, #16]
 8002da2:	f023 0201 	bic.w	r2, r3, #1
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	611a      	str	r2, [r3, #16]
  }
}
 8002daa:	bf00      	nop
 8002dac:	3714      	adds	r7, #20
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	40010000 	.word	0x40010000
 8002dbc:	40000400 	.word	0x40000400
 8002dc0:	40000800 	.word	0x40000800
 8002dc4:	40000c00 	.word	0x40000c00
 8002dc8:	40014000 	.word	0x40014000
 8002dcc:	40014400 	.word	0x40014400
 8002dd0:	40014800 	.word	0x40014800

08002dd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b087      	sub	sp, #28
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	f023 0201 	bic.w	r2, r3, #1
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	011b      	lsls	r3, r3, #4
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f023 030a 	bic.w	r3, r3, #10
 8002e10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	693a      	ldr	r2, [r7, #16]
 8002e1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	621a      	str	r2, [r3, #32]
}
 8002e26:	bf00      	nop
 8002e28:	371c      	adds	r7, #28
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b087      	sub	sp, #28
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	60f8      	str	r0, [r7, #12]
 8002e3a:	60b9      	str	r1, [r7, #8]
 8002e3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6a1b      	ldr	r3, [r3, #32]
 8002e42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	f023 0210 	bic.w	r2, r3, #16
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	031b      	lsls	r3, r3, #12
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e6e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	011b      	lsls	r3, r3, #4
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	697a      	ldr	r2, [r7, #20]
 8002e84:	621a      	str	r2, [r3, #32]
}
 8002e86:	bf00      	nop
 8002e88:	371c      	adds	r7, #28
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b085      	sub	sp, #20
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
 8002e9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ea8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	f043 0307 	orr.w	r3, r3, #7
 8002eb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	609a      	str	r2, [r3, #8]
}
 8002ebc:	bf00      	nop
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b087      	sub	sp, #28
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
 8002ed4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ee2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	021a      	lsls	r2, r3, #8
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	431a      	orrs	r2, r3
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	609a      	str	r2, [r3, #8]
}
 8002efc:	bf00      	nop
 8002efe:	371c      	adds	r7, #28
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d101      	bne.n	8002f20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	e050      	b.n	8002fc2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	68fa      	ldr	r2, [r7, #12]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a1c      	ldr	r2, [pc, #112]	; (8002fd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d018      	beq.n	8002f96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f6c:	d013      	beq.n	8002f96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a18      	ldr	r2, [pc, #96]	; (8002fd4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d00e      	beq.n	8002f96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a16      	ldr	r2, [pc, #88]	; (8002fd8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d009      	beq.n	8002f96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a15      	ldr	r2, [pc, #84]	; (8002fdc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d004      	beq.n	8002f96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a13      	ldr	r2, [pc, #76]	; (8002fe0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d10c      	bne.n	8002fb0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	68ba      	ldr	r2, [r7, #8]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68ba      	ldr	r2, [r7, #8]
 8002fae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3714      	adds	r7, #20
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	40010000 	.word	0x40010000
 8002fd4:	40000400 	.word	0x40000400
 8002fd8:	40000800 	.word	0x40000800
 8002fdc:	40000c00 	.word	0x40000c00
 8002fe0:	40014000 	.word	0x40014000

08002fe4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e042      	b.n	80030a4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d106      	bne.n	8003038 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f7fd fdd0 	bl	8000bd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2224      	movs	r2, #36	; 0x24
 800303c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68da      	ldr	r2, [r3, #12]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800304e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f000 f973 	bl	800333c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	691a      	ldr	r2, [r3, #16]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003064:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	695a      	ldr	r2, [r3, #20]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003074:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	68da      	ldr	r2, [r3, #12]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003084:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2220      	movs	r2, #32
 8003090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2220      	movs	r2, #32
 8003098:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3708      	adds	r7, #8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b08a      	sub	sp, #40	; 0x28
 80030b0:	af02      	add	r7, sp, #8
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	603b      	str	r3, [r7, #0]
 80030b8:	4613      	mov	r3, r2
 80030ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80030bc:	2300      	movs	r3, #0
 80030be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b20      	cmp	r3, #32
 80030ca:	d175      	bne.n	80031b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d002      	beq.n	80030d8 <HAL_UART_Transmit+0x2c>
 80030d2:	88fb      	ldrh	r3, [r7, #6]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e06e      	b.n	80031ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2221      	movs	r2, #33	; 0x21
 80030e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030ea:	f7fd ff41 	bl	8000f70 <HAL_GetTick>
 80030ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	88fa      	ldrh	r2, [r7, #6]
 80030f4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	88fa      	ldrh	r2, [r7, #6]
 80030fa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003104:	d108      	bne.n	8003118 <HAL_UART_Transmit+0x6c>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d104      	bne.n	8003118 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800310e:	2300      	movs	r3, #0
 8003110:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	61bb      	str	r3, [r7, #24]
 8003116:	e003      	b.n	8003120 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800311c:	2300      	movs	r3, #0
 800311e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003120:	e02e      	b.n	8003180 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	2200      	movs	r2, #0
 800312a:	2180      	movs	r1, #128	; 0x80
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 f848 	bl	80031c2 <UART_WaitOnFlagUntilTimeout>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d005      	beq.n	8003144 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2220      	movs	r2, #32
 800313c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e03a      	b.n	80031ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d10b      	bne.n	8003162 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	881b      	ldrh	r3, [r3, #0]
 800314e:	461a      	mov	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003158:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	3302      	adds	r3, #2
 800315e:	61bb      	str	r3, [r7, #24]
 8003160:	e007      	b.n	8003172 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	781a      	ldrb	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	3301      	adds	r3, #1
 8003170:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003176:	b29b      	uxth	r3, r3
 8003178:	3b01      	subs	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003184:	b29b      	uxth	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1cb      	bne.n	8003122 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	9300      	str	r3, [sp, #0]
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	2200      	movs	r2, #0
 8003192:	2140      	movs	r1, #64	; 0x40
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f000 f814 	bl	80031c2 <UART_WaitOnFlagUntilTimeout>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2220      	movs	r2, #32
 80031a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e006      	b.n	80031ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2220      	movs	r2, #32
 80031b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	e000      	b.n	80031ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80031b8:	2302      	movs	r3, #2
  }
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3720      	adds	r7, #32
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b086      	sub	sp, #24
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	60f8      	str	r0, [r7, #12]
 80031ca:	60b9      	str	r1, [r7, #8]
 80031cc:	603b      	str	r3, [r7, #0]
 80031ce:	4613      	mov	r3, r2
 80031d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031d2:	e03b      	b.n	800324c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031d4:	6a3b      	ldr	r3, [r7, #32]
 80031d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031da:	d037      	beq.n	800324c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031dc:	f7fd fec8 	bl	8000f70 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	6a3a      	ldr	r2, [r7, #32]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d302      	bcc.n	80031f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80031ec:	6a3b      	ldr	r3, [r7, #32]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e03a      	b.n	800326c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	f003 0304 	and.w	r3, r3, #4
 8003200:	2b00      	cmp	r3, #0
 8003202:	d023      	beq.n	800324c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	2b80      	cmp	r3, #128	; 0x80
 8003208:	d020      	beq.n	800324c <UART_WaitOnFlagUntilTimeout+0x8a>
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	2b40      	cmp	r3, #64	; 0x40
 800320e:	d01d      	beq.n	800324c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b08      	cmp	r3, #8
 800321c:	d116      	bne.n	800324c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800321e:	2300      	movs	r3, #0
 8003220:	617b      	str	r3, [r7, #20]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	617b      	str	r3, [r7, #20]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	617b      	str	r3, [r7, #20]
 8003232:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003234:	68f8      	ldr	r0, [r7, #12]
 8003236:	f000 f81d 	bl	8003274 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2208      	movs	r2, #8
 800323e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e00f      	b.n	800326c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	4013      	ands	r3, r2
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	429a      	cmp	r2, r3
 800325a:	bf0c      	ite	eq
 800325c:	2301      	moveq	r3, #1
 800325e:	2300      	movne	r3, #0
 8003260:	b2db      	uxtb	r3, r3
 8003262:	461a      	mov	r2, r3
 8003264:	79fb      	ldrb	r3, [r7, #7]
 8003266:	429a      	cmp	r2, r3
 8003268:	d0b4      	beq.n	80031d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	4618      	mov	r0, r3
 800326e:	3718      	adds	r7, #24
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003274:	b480      	push	{r7}
 8003276:	b095      	sub	sp, #84	; 0x54
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	330c      	adds	r3, #12
 8003282:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003286:	e853 3f00 	ldrex	r3, [r3]
 800328a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800328c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800328e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003292:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	330c      	adds	r3, #12
 800329a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800329c:	643a      	str	r2, [r7, #64]	; 0x40
 800329e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80032a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80032a4:	e841 2300 	strex	r3, r2, [r1]
 80032a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80032aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1e5      	bne.n	800327c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	3314      	adds	r3, #20
 80032b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b8:	6a3b      	ldr	r3, [r7, #32]
 80032ba:	e853 3f00 	ldrex	r3, [r3]
 80032be:	61fb      	str	r3, [r7, #28]
   return(result);
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	f023 0301 	bic.w	r3, r3, #1
 80032c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	3314      	adds	r3, #20
 80032ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80032d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80032d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80032d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032d8:	e841 2300 	strex	r3, r2, [r1]
 80032dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80032de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1e5      	bne.n	80032b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d119      	bne.n	8003320 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	330c      	adds	r3, #12
 80032f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	e853 3f00 	ldrex	r3, [r3]
 80032fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	f023 0310 	bic.w	r3, r3, #16
 8003302:	647b      	str	r3, [r7, #68]	; 0x44
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	330c      	adds	r3, #12
 800330a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800330c:	61ba      	str	r2, [r7, #24]
 800330e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003310:	6979      	ldr	r1, [r7, #20]
 8003312:	69ba      	ldr	r2, [r7, #24]
 8003314:	e841 2300 	strex	r3, r2, [r1]
 8003318:	613b      	str	r3, [r7, #16]
   return(result);
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1e5      	bne.n	80032ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2220      	movs	r2, #32
 8003324:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800332e:	bf00      	nop
 8003330:	3754      	adds	r7, #84	; 0x54
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
	...

0800333c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800333c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003340:	b0c0      	sub	sp, #256	; 0x100
 8003342:	af00      	add	r7, sp, #0
 8003344:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003358:	68d9      	ldr	r1, [r3, #12]
 800335a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	ea40 0301 	orr.w	r3, r0, r1
 8003364:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	431a      	orrs	r2, r3
 8003374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	431a      	orrs	r2, r3
 800337c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	4313      	orrs	r3, r2
 8003384:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003394:	f021 010c 	bic.w	r1, r1, #12
 8003398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80033a2:	430b      	orrs	r3, r1
 80033a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80033b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033b6:	6999      	ldr	r1, [r3, #24]
 80033b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	ea40 0301 	orr.w	r3, r0, r1
 80033c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80033c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	4b8f      	ldr	r3, [pc, #572]	; (8003608 <UART_SetConfig+0x2cc>)
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d005      	beq.n	80033dc <UART_SetConfig+0xa0>
 80033d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	4b8d      	ldr	r3, [pc, #564]	; (800360c <UART_SetConfig+0x2d0>)
 80033d8:	429a      	cmp	r2, r3
 80033da:	d104      	bne.n	80033e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80033dc:	f7ff f9c8 	bl	8002770 <HAL_RCC_GetPCLK2Freq>
 80033e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80033e4:	e003      	b.n	80033ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80033e6:	f7ff f9af 	bl	8002748 <HAL_RCC_GetPCLK1Freq>
 80033ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033f2:	69db      	ldr	r3, [r3, #28]
 80033f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033f8:	f040 810c 	bne.w	8003614 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80033fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003400:	2200      	movs	r2, #0
 8003402:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003406:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800340a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800340e:	4622      	mov	r2, r4
 8003410:	462b      	mov	r3, r5
 8003412:	1891      	adds	r1, r2, r2
 8003414:	65b9      	str	r1, [r7, #88]	; 0x58
 8003416:	415b      	adcs	r3, r3
 8003418:	65fb      	str	r3, [r7, #92]	; 0x5c
 800341a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800341e:	4621      	mov	r1, r4
 8003420:	eb12 0801 	adds.w	r8, r2, r1
 8003424:	4629      	mov	r1, r5
 8003426:	eb43 0901 	adc.w	r9, r3, r1
 800342a:	f04f 0200 	mov.w	r2, #0
 800342e:	f04f 0300 	mov.w	r3, #0
 8003432:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003436:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800343a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800343e:	4690      	mov	r8, r2
 8003440:	4699      	mov	r9, r3
 8003442:	4623      	mov	r3, r4
 8003444:	eb18 0303 	adds.w	r3, r8, r3
 8003448:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800344c:	462b      	mov	r3, r5
 800344e:	eb49 0303 	adc.w	r3, r9, r3
 8003452:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003462:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003466:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800346a:	460b      	mov	r3, r1
 800346c:	18db      	adds	r3, r3, r3
 800346e:	653b      	str	r3, [r7, #80]	; 0x50
 8003470:	4613      	mov	r3, r2
 8003472:	eb42 0303 	adc.w	r3, r2, r3
 8003476:	657b      	str	r3, [r7, #84]	; 0x54
 8003478:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800347c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003480:	f7fc fefe 	bl	8000280 <__aeabi_uldivmod>
 8003484:	4602      	mov	r2, r0
 8003486:	460b      	mov	r3, r1
 8003488:	4b61      	ldr	r3, [pc, #388]	; (8003610 <UART_SetConfig+0x2d4>)
 800348a:	fba3 2302 	umull	r2, r3, r3, r2
 800348e:	095b      	lsrs	r3, r3, #5
 8003490:	011c      	lsls	r4, r3, #4
 8003492:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003496:	2200      	movs	r2, #0
 8003498:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800349c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80034a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80034a4:	4642      	mov	r2, r8
 80034a6:	464b      	mov	r3, r9
 80034a8:	1891      	adds	r1, r2, r2
 80034aa:	64b9      	str	r1, [r7, #72]	; 0x48
 80034ac:	415b      	adcs	r3, r3
 80034ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80034b4:	4641      	mov	r1, r8
 80034b6:	eb12 0a01 	adds.w	sl, r2, r1
 80034ba:	4649      	mov	r1, r9
 80034bc:	eb43 0b01 	adc.w	fp, r3, r1
 80034c0:	f04f 0200 	mov.w	r2, #0
 80034c4:	f04f 0300 	mov.w	r3, #0
 80034c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80034cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80034d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034d4:	4692      	mov	sl, r2
 80034d6:	469b      	mov	fp, r3
 80034d8:	4643      	mov	r3, r8
 80034da:	eb1a 0303 	adds.w	r3, sl, r3
 80034de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80034e2:	464b      	mov	r3, r9
 80034e4:	eb4b 0303 	adc.w	r3, fp, r3
 80034e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80034ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80034f8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80034fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003500:	460b      	mov	r3, r1
 8003502:	18db      	adds	r3, r3, r3
 8003504:	643b      	str	r3, [r7, #64]	; 0x40
 8003506:	4613      	mov	r3, r2
 8003508:	eb42 0303 	adc.w	r3, r2, r3
 800350c:	647b      	str	r3, [r7, #68]	; 0x44
 800350e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003512:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003516:	f7fc feb3 	bl	8000280 <__aeabi_uldivmod>
 800351a:	4602      	mov	r2, r0
 800351c:	460b      	mov	r3, r1
 800351e:	4611      	mov	r1, r2
 8003520:	4b3b      	ldr	r3, [pc, #236]	; (8003610 <UART_SetConfig+0x2d4>)
 8003522:	fba3 2301 	umull	r2, r3, r3, r1
 8003526:	095b      	lsrs	r3, r3, #5
 8003528:	2264      	movs	r2, #100	; 0x64
 800352a:	fb02 f303 	mul.w	r3, r2, r3
 800352e:	1acb      	subs	r3, r1, r3
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003536:	4b36      	ldr	r3, [pc, #216]	; (8003610 <UART_SetConfig+0x2d4>)
 8003538:	fba3 2302 	umull	r2, r3, r3, r2
 800353c:	095b      	lsrs	r3, r3, #5
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003544:	441c      	add	r4, r3
 8003546:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800354a:	2200      	movs	r2, #0
 800354c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003550:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003554:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003558:	4642      	mov	r2, r8
 800355a:	464b      	mov	r3, r9
 800355c:	1891      	adds	r1, r2, r2
 800355e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003560:	415b      	adcs	r3, r3
 8003562:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003564:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003568:	4641      	mov	r1, r8
 800356a:	1851      	adds	r1, r2, r1
 800356c:	6339      	str	r1, [r7, #48]	; 0x30
 800356e:	4649      	mov	r1, r9
 8003570:	414b      	adcs	r3, r1
 8003572:	637b      	str	r3, [r7, #52]	; 0x34
 8003574:	f04f 0200 	mov.w	r2, #0
 8003578:	f04f 0300 	mov.w	r3, #0
 800357c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003580:	4659      	mov	r1, fp
 8003582:	00cb      	lsls	r3, r1, #3
 8003584:	4651      	mov	r1, sl
 8003586:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800358a:	4651      	mov	r1, sl
 800358c:	00ca      	lsls	r2, r1, #3
 800358e:	4610      	mov	r0, r2
 8003590:	4619      	mov	r1, r3
 8003592:	4603      	mov	r3, r0
 8003594:	4642      	mov	r2, r8
 8003596:	189b      	adds	r3, r3, r2
 8003598:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800359c:	464b      	mov	r3, r9
 800359e:	460a      	mov	r2, r1
 80035a0:	eb42 0303 	adc.w	r3, r2, r3
 80035a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80035a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80035b4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80035b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80035bc:	460b      	mov	r3, r1
 80035be:	18db      	adds	r3, r3, r3
 80035c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80035c2:	4613      	mov	r3, r2
 80035c4:	eb42 0303 	adc.w	r3, r2, r3
 80035c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80035ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80035d2:	f7fc fe55 	bl	8000280 <__aeabi_uldivmod>
 80035d6:	4602      	mov	r2, r0
 80035d8:	460b      	mov	r3, r1
 80035da:	4b0d      	ldr	r3, [pc, #52]	; (8003610 <UART_SetConfig+0x2d4>)
 80035dc:	fba3 1302 	umull	r1, r3, r3, r2
 80035e0:	095b      	lsrs	r3, r3, #5
 80035e2:	2164      	movs	r1, #100	; 0x64
 80035e4:	fb01 f303 	mul.w	r3, r1, r3
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	00db      	lsls	r3, r3, #3
 80035ec:	3332      	adds	r3, #50	; 0x32
 80035ee:	4a08      	ldr	r2, [pc, #32]	; (8003610 <UART_SetConfig+0x2d4>)
 80035f0:	fba2 2303 	umull	r2, r3, r2, r3
 80035f4:	095b      	lsrs	r3, r3, #5
 80035f6:	f003 0207 	and.w	r2, r3, #7
 80035fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4422      	add	r2, r4
 8003602:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003604:	e106      	b.n	8003814 <UART_SetConfig+0x4d8>
 8003606:	bf00      	nop
 8003608:	40011000 	.word	0x40011000
 800360c:	40011400 	.word	0x40011400
 8003610:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003614:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003618:	2200      	movs	r2, #0
 800361a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800361e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003622:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003626:	4642      	mov	r2, r8
 8003628:	464b      	mov	r3, r9
 800362a:	1891      	adds	r1, r2, r2
 800362c:	6239      	str	r1, [r7, #32]
 800362e:	415b      	adcs	r3, r3
 8003630:	627b      	str	r3, [r7, #36]	; 0x24
 8003632:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003636:	4641      	mov	r1, r8
 8003638:	1854      	adds	r4, r2, r1
 800363a:	4649      	mov	r1, r9
 800363c:	eb43 0501 	adc.w	r5, r3, r1
 8003640:	f04f 0200 	mov.w	r2, #0
 8003644:	f04f 0300 	mov.w	r3, #0
 8003648:	00eb      	lsls	r3, r5, #3
 800364a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800364e:	00e2      	lsls	r2, r4, #3
 8003650:	4614      	mov	r4, r2
 8003652:	461d      	mov	r5, r3
 8003654:	4643      	mov	r3, r8
 8003656:	18e3      	adds	r3, r4, r3
 8003658:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800365c:	464b      	mov	r3, r9
 800365e:	eb45 0303 	adc.w	r3, r5, r3
 8003662:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003672:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003676:	f04f 0200 	mov.w	r2, #0
 800367a:	f04f 0300 	mov.w	r3, #0
 800367e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003682:	4629      	mov	r1, r5
 8003684:	008b      	lsls	r3, r1, #2
 8003686:	4621      	mov	r1, r4
 8003688:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800368c:	4621      	mov	r1, r4
 800368e:	008a      	lsls	r2, r1, #2
 8003690:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003694:	f7fc fdf4 	bl	8000280 <__aeabi_uldivmod>
 8003698:	4602      	mov	r2, r0
 800369a:	460b      	mov	r3, r1
 800369c:	4b60      	ldr	r3, [pc, #384]	; (8003820 <UART_SetConfig+0x4e4>)
 800369e:	fba3 2302 	umull	r2, r3, r3, r2
 80036a2:	095b      	lsrs	r3, r3, #5
 80036a4:	011c      	lsls	r4, r3, #4
 80036a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036aa:	2200      	movs	r2, #0
 80036ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80036b0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80036b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80036b8:	4642      	mov	r2, r8
 80036ba:	464b      	mov	r3, r9
 80036bc:	1891      	adds	r1, r2, r2
 80036be:	61b9      	str	r1, [r7, #24]
 80036c0:	415b      	adcs	r3, r3
 80036c2:	61fb      	str	r3, [r7, #28]
 80036c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036c8:	4641      	mov	r1, r8
 80036ca:	1851      	adds	r1, r2, r1
 80036cc:	6139      	str	r1, [r7, #16]
 80036ce:	4649      	mov	r1, r9
 80036d0:	414b      	adcs	r3, r1
 80036d2:	617b      	str	r3, [r7, #20]
 80036d4:	f04f 0200 	mov.w	r2, #0
 80036d8:	f04f 0300 	mov.w	r3, #0
 80036dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036e0:	4659      	mov	r1, fp
 80036e2:	00cb      	lsls	r3, r1, #3
 80036e4:	4651      	mov	r1, sl
 80036e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036ea:	4651      	mov	r1, sl
 80036ec:	00ca      	lsls	r2, r1, #3
 80036ee:	4610      	mov	r0, r2
 80036f0:	4619      	mov	r1, r3
 80036f2:	4603      	mov	r3, r0
 80036f4:	4642      	mov	r2, r8
 80036f6:	189b      	adds	r3, r3, r2
 80036f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80036fc:	464b      	mov	r3, r9
 80036fe:	460a      	mov	r2, r1
 8003700:	eb42 0303 	adc.w	r3, r2, r3
 8003704:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	67bb      	str	r3, [r7, #120]	; 0x78
 8003712:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003714:	f04f 0200 	mov.w	r2, #0
 8003718:	f04f 0300 	mov.w	r3, #0
 800371c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003720:	4649      	mov	r1, r9
 8003722:	008b      	lsls	r3, r1, #2
 8003724:	4641      	mov	r1, r8
 8003726:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800372a:	4641      	mov	r1, r8
 800372c:	008a      	lsls	r2, r1, #2
 800372e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003732:	f7fc fda5 	bl	8000280 <__aeabi_uldivmod>
 8003736:	4602      	mov	r2, r0
 8003738:	460b      	mov	r3, r1
 800373a:	4611      	mov	r1, r2
 800373c:	4b38      	ldr	r3, [pc, #224]	; (8003820 <UART_SetConfig+0x4e4>)
 800373e:	fba3 2301 	umull	r2, r3, r3, r1
 8003742:	095b      	lsrs	r3, r3, #5
 8003744:	2264      	movs	r2, #100	; 0x64
 8003746:	fb02 f303 	mul.w	r3, r2, r3
 800374a:	1acb      	subs	r3, r1, r3
 800374c:	011b      	lsls	r3, r3, #4
 800374e:	3332      	adds	r3, #50	; 0x32
 8003750:	4a33      	ldr	r2, [pc, #204]	; (8003820 <UART_SetConfig+0x4e4>)
 8003752:	fba2 2303 	umull	r2, r3, r2, r3
 8003756:	095b      	lsrs	r3, r3, #5
 8003758:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800375c:	441c      	add	r4, r3
 800375e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003762:	2200      	movs	r2, #0
 8003764:	673b      	str	r3, [r7, #112]	; 0x70
 8003766:	677a      	str	r2, [r7, #116]	; 0x74
 8003768:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800376c:	4642      	mov	r2, r8
 800376e:	464b      	mov	r3, r9
 8003770:	1891      	adds	r1, r2, r2
 8003772:	60b9      	str	r1, [r7, #8]
 8003774:	415b      	adcs	r3, r3
 8003776:	60fb      	str	r3, [r7, #12]
 8003778:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800377c:	4641      	mov	r1, r8
 800377e:	1851      	adds	r1, r2, r1
 8003780:	6039      	str	r1, [r7, #0]
 8003782:	4649      	mov	r1, r9
 8003784:	414b      	adcs	r3, r1
 8003786:	607b      	str	r3, [r7, #4]
 8003788:	f04f 0200 	mov.w	r2, #0
 800378c:	f04f 0300 	mov.w	r3, #0
 8003790:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003794:	4659      	mov	r1, fp
 8003796:	00cb      	lsls	r3, r1, #3
 8003798:	4651      	mov	r1, sl
 800379a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800379e:	4651      	mov	r1, sl
 80037a0:	00ca      	lsls	r2, r1, #3
 80037a2:	4610      	mov	r0, r2
 80037a4:	4619      	mov	r1, r3
 80037a6:	4603      	mov	r3, r0
 80037a8:	4642      	mov	r2, r8
 80037aa:	189b      	adds	r3, r3, r2
 80037ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80037ae:	464b      	mov	r3, r9
 80037b0:	460a      	mov	r2, r1
 80037b2:	eb42 0303 	adc.w	r3, r2, r3
 80037b6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80037b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	663b      	str	r3, [r7, #96]	; 0x60
 80037c2:	667a      	str	r2, [r7, #100]	; 0x64
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	f04f 0300 	mov.w	r3, #0
 80037cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80037d0:	4649      	mov	r1, r9
 80037d2:	008b      	lsls	r3, r1, #2
 80037d4:	4641      	mov	r1, r8
 80037d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037da:	4641      	mov	r1, r8
 80037dc:	008a      	lsls	r2, r1, #2
 80037de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80037e2:	f7fc fd4d 	bl	8000280 <__aeabi_uldivmod>
 80037e6:	4602      	mov	r2, r0
 80037e8:	460b      	mov	r3, r1
 80037ea:	4b0d      	ldr	r3, [pc, #52]	; (8003820 <UART_SetConfig+0x4e4>)
 80037ec:	fba3 1302 	umull	r1, r3, r3, r2
 80037f0:	095b      	lsrs	r3, r3, #5
 80037f2:	2164      	movs	r1, #100	; 0x64
 80037f4:	fb01 f303 	mul.w	r3, r1, r3
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	011b      	lsls	r3, r3, #4
 80037fc:	3332      	adds	r3, #50	; 0x32
 80037fe:	4a08      	ldr	r2, [pc, #32]	; (8003820 <UART_SetConfig+0x4e4>)
 8003800:	fba2 2303 	umull	r2, r3, r2, r3
 8003804:	095b      	lsrs	r3, r3, #5
 8003806:	f003 020f 	and.w	r2, r3, #15
 800380a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4422      	add	r2, r4
 8003812:	609a      	str	r2, [r3, #8]
}
 8003814:	bf00      	nop
 8003816:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800381a:	46bd      	mov	sp, r7
 800381c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003820:	51eb851f 	.word	0x51eb851f

08003824 <std>:
 8003824:	2300      	movs	r3, #0
 8003826:	b510      	push	{r4, lr}
 8003828:	4604      	mov	r4, r0
 800382a:	e9c0 3300 	strd	r3, r3, [r0]
 800382e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003832:	6083      	str	r3, [r0, #8]
 8003834:	8181      	strh	r1, [r0, #12]
 8003836:	6643      	str	r3, [r0, #100]	; 0x64
 8003838:	81c2      	strh	r2, [r0, #14]
 800383a:	6183      	str	r3, [r0, #24]
 800383c:	4619      	mov	r1, r3
 800383e:	2208      	movs	r2, #8
 8003840:	305c      	adds	r0, #92	; 0x5c
 8003842:	f000 fa17 	bl	8003c74 <memset>
 8003846:	4b0d      	ldr	r3, [pc, #52]	; (800387c <std+0x58>)
 8003848:	6263      	str	r3, [r4, #36]	; 0x24
 800384a:	4b0d      	ldr	r3, [pc, #52]	; (8003880 <std+0x5c>)
 800384c:	62a3      	str	r3, [r4, #40]	; 0x28
 800384e:	4b0d      	ldr	r3, [pc, #52]	; (8003884 <std+0x60>)
 8003850:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003852:	4b0d      	ldr	r3, [pc, #52]	; (8003888 <std+0x64>)
 8003854:	6323      	str	r3, [r4, #48]	; 0x30
 8003856:	4b0d      	ldr	r3, [pc, #52]	; (800388c <std+0x68>)
 8003858:	6224      	str	r4, [r4, #32]
 800385a:	429c      	cmp	r4, r3
 800385c:	d006      	beq.n	800386c <std+0x48>
 800385e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003862:	4294      	cmp	r4, r2
 8003864:	d002      	beq.n	800386c <std+0x48>
 8003866:	33d0      	adds	r3, #208	; 0xd0
 8003868:	429c      	cmp	r4, r3
 800386a:	d105      	bne.n	8003878 <std+0x54>
 800386c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003874:	f000 ba76 	b.w	8003d64 <__retarget_lock_init_recursive>
 8003878:	bd10      	pop	{r4, pc}
 800387a:	bf00      	nop
 800387c:	08003ac5 	.word	0x08003ac5
 8003880:	08003ae7 	.word	0x08003ae7
 8003884:	08003b1f 	.word	0x08003b1f
 8003888:	08003b43 	.word	0x08003b43
 800388c:	20000170 	.word	0x20000170

08003890 <stdio_exit_handler>:
 8003890:	4a02      	ldr	r2, [pc, #8]	; (800389c <stdio_exit_handler+0xc>)
 8003892:	4903      	ldr	r1, [pc, #12]	; (80038a0 <stdio_exit_handler+0x10>)
 8003894:	4803      	ldr	r0, [pc, #12]	; (80038a4 <stdio_exit_handler+0x14>)
 8003896:	f000 b869 	b.w	800396c <_fwalk_sglue>
 800389a:	bf00      	nop
 800389c:	2000000c 	.word	0x2000000c
 80038a0:	080048c1 	.word	0x080048c1
 80038a4:	20000018 	.word	0x20000018

080038a8 <cleanup_stdio>:
 80038a8:	6841      	ldr	r1, [r0, #4]
 80038aa:	4b0c      	ldr	r3, [pc, #48]	; (80038dc <cleanup_stdio+0x34>)
 80038ac:	4299      	cmp	r1, r3
 80038ae:	b510      	push	{r4, lr}
 80038b0:	4604      	mov	r4, r0
 80038b2:	d001      	beq.n	80038b8 <cleanup_stdio+0x10>
 80038b4:	f001 f804 	bl	80048c0 <_fflush_r>
 80038b8:	68a1      	ldr	r1, [r4, #8]
 80038ba:	4b09      	ldr	r3, [pc, #36]	; (80038e0 <cleanup_stdio+0x38>)
 80038bc:	4299      	cmp	r1, r3
 80038be:	d002      	beq.n	80038c6 <cleanup_stdio+0x1e>
 80038c0:	4620      	mov	r0, r4
 80038c2:	f000 fffd 	bl	80048c0 <_fflush_r>
 80038c6:	68e1      	ldr	r1, [r4, #12]
 80038c8:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <cleanup_stdio+0x3c>)
 80038ca:	4299      	cmp	r1, r3
 80038cc:	d004      	beq.n	80038d8 <cleanup_stdio+0x30>
 80038ce:	4620      	mov	r0, r4
 80038d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038d4:	f000 bff4 	b.w	80048c0 <_fflush_r>
 80038d8:	bd10      	pop	{r4, pc}
 80038da:	bf00      	nop
 80038dc:	20000170 	.word	0x20000170
 80038e0:	200001d8 	.word	0x200001d8
 80038e4:	20000240 	.word	0x20000240

080038e8 <global_stdio_init.part.0>:
 80038e8:	b510      	push	{r4, lr}
 80038ea:	4b0b      	ldr	r3, [pc, #44]	; (8003918 <global_stdio_init.part.0+0x30>)
 80038ec:	4c0b      	ldr	r4, [pc, #44]	; (800391c <global_stdio_init.part.0+0x34>)
 80038ee:	4a0c      	ldr	r2, [pc, #48]	; (8003920 <global_stdio_init.part.0+0x38>)
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	4620      	mov	r0, r4
 80038f4:	2200      	movs	r2, #0
 80038f6:	2104      	movs	r1, #4
 80038f8:	f7ff ff94 	bl	8003824 <std>
 80038fc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003900:	2201      	movs	r2, #1
 8003902:	2109      	movs	r1, #9
 8003904:	f7ff ff8e 	bl	8003824 <std>
 8003908:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800390c:	2202      	movs	r2, #2
 800390e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003912:	2112      	movs	r1, #18
 8003914:	f7ff bf86 	b.w	8003824 <std>
 8003918:	200002a8 	.word	0x200002a8
 800391c:	20000170 	.word	0x20000170
 8003920:	08003891 	.word	0x08003891

08003924 <__sfp_lock_acquire>:
 8003924:	4801      	ldr	r0, [pc, #4]	; (800392c <__sfp_lock_acquire+0x8>)
 8003926:	f000 ba1e 	b.w	8003d66 <__retarget_lock_acquire_recursive>
 800392a:	bf00      	nop
 800392c:	200002b1 	.word	0x200002b1

08003930 <__sfp_lock_release>:
 8003930:	4801      	ldr	r0, [pc, #4]	; (8003938 <__sfp_lock_release+0x8>)
 8003932:	f000 ba19 	b.w	8003d68 <__retarget_lock_release_recursive>
 8003936:	bf00      	nop
 8003938:	200002b1 	.word	0x200002b1

0800393c <__sinit>:
 800393c:	b510      	push	{r4, lr}
 800393e:	4604      	mov	r4, r0
 8003940:	f7ff fff0 	bl	8003924 <__sfp_lock_acquire>
 8003944:	6a23      	ldr	r3, [r4, #32]
 8003946:	b11b      	cbz	r3, 8003950 <__sinit+0x14>
 8003948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800394c:	f7ff bff0 	b.w	8003930 <__sfp_lock_release>
 8003950:	4b04      	ldr	r3, [pc, #16]	; (8003964 <__sinit+0x28>)
 8003952:	6223      	str	r3, [r4, #32]
 8003954:	4b04      	ldr	r3, [pc, #16]	; (8003968 <__sinit+0x2c>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1f5      	bne.n	8003948 <__sinit+0xc>
 800395c:	f7ff ffc4 	bl	80038e8 <global_stdio_init.part.0>
 8003960:	e7f2      	b.n	8003948 <__sinit+0xc>
 8003962:	bf00      	nop
 8003964:	080038a9 	.word	0x080038a9
 8003968:	200002a8 	.word	0x200002a8

0800396c <_fwalk_sglue>:
 800396c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003970:	4607      	mov	r7, r0
 8003972:	4688      	mov	r8, r1
 8003974:	4614      	mov	r4, r2
 8003976:	2600      	movs	r6, #0
 8003978:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800397c:	f1b9 0901 	subs.w	r9, r9, #1
 8003980:	d505      	bpl.n	800398e <_fwalk_sglue+0x22>
 8003982:	6824      	ldr	r4, [r4, #0]
 8003984:	2c00      	cmp	r4, #0
 8003986:	d1f7      	bne.n	8003978 <_fwalk_sglue+0xc>
 8003988:	4630      	mov	r0, r6
 800398a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800398e:	89ab      	ldrh	r3, [r5, #12]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d907      	bls.n	80039a4 <_fwalk_sglue+0x38>
 8003994:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003998:	3301      	adds	r3, #1
 800399a:	d003      	beq.n	80039a4 <_fwalk_sglue+0x38>
 800399c:	4629      	mov	r1, r5
 800399e:	4638      	mov	r0, r7
 80039a0:	47c0      	blx	r8
 80039a2:	4306      	orrs	r6, r0
 80039a4:	3568      	adds	r5, #104	; 0x68
 80039a6:	e7e9      	b.n	800397c <_fwalk_sglue+0x10>

080039a8 <iprintf>:
 80039a8:	b40f      	push	{r0, r1, r2, r3}
 80039aa:	b507      	push	{r0, r1, r2, lr}
 80039ac:	4906      	ldr	r1, [pc, #24]	; (80039c8 <iprintf+0x20>)
 80039ae:	ab04      	add	r3, sp, #16
 80039b0:	6808      	ldr	r0, [r1, #0]
 80039b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80039b6:	6881      	ldr	r1, [r0, #8]
 80039b8:	9301      	str	r3, [sp, #4]
 80039ba:	f000 fc51 	bl	8004260 <_vfiprintf_r>
 80039be:	b003      	add	sp, #12
 80039c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80039c4:	b004      	add	sp, #16
 80039c6:	4770      	bx	lr
 80039c8:	20000064 	.word	0x20000064

080039cc <_puts_r>:
 80039cc:	6a03      	ldr	r3, [r0, #32]
 80039ce:	b570      	push	{r4, r5, r6, lr}
 80039d0:	6884      	ldr	r4, [r0, #8]
 80039d2:	4605      	mov	r5, r0
 80039d4:	460e      	mov	r6, r1
 80039d6:	b90b      	cbnz	r3, 80039dc <_puts_r+0x10>
 80039d8:	f7ff ffb0 	bl	800393c <__sinit>
 80039dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80039de:	07db      	lsls	r3, r3, #31
 80039e0:	d405      	bmi.n	80039ee <_puts_r+0x22>
 80039e2:	89a3      	ldrh	r3, [r4, #12]
 80039e4:	0598      	lsls	r0, r3, #22
 80039e6:	d402      	bmi.n	80039ee <_puts_r+0x22>
 80039e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80039ea:	f000 f9bc 	bl	8003d66 <__retarget_lock_acquire_recursive>
 80039ee:	89a3      	ldrh	r3, [r4, #12]
 80039f0:	0719      	lsls	r1, r3, #28
 80039f2:	d513      	bpl.n	8003a1c <_puts_r+0x50>
 80039f4:	6923      	ldr	r3, [r4, #16]
 80039f6:	b18b      	cbz	r3, 8003a1c <_puts_r+0x50>
 80039f8:	3e01      	subs	r6, #1
 80039fa:	68a3      	ldr	r3, [r4, #8]
 80039fc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003a00:	3b01      	subs	r3, #1
 8003a02:	60a3      	str	r3, [r4, #8]
 8003a04:	b9e9      	cbnz	r1, 8003a42 <_puts_r+0x76>
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	da2e      	bge.n	8003a68 <_puts_r+0x9c>
 8003a0a:	4622      	mov	r2, r4
 8003a0c:	210a      	movs	r1, #10
 8003a0e:	4628      	mov	r0, r5
 8003a10:	f000 f89b 	bl	8003b4a <__swbuf_r>
 8003a14:	3001      	adds	r0, #1
 8003a16:	d007      	beq.n	8003a28 <_puts_r+0x5c>
 8003a18:	250a      	movs	r5, #10
 8003a1a:	e007      	b.n	8003a2c <_puts_r+0x60>
 8003a1c:	4621      	mov	r1, r4
 8003a1e:	4628      	mov	r0, r5
 8003a20:	f000 f8d0 	bl	8003bc4 <__swsetup_r>
 8003a24:	2800      	cmp	r0, #0
 8003a26:	d0e7      	beq.n	80039f8 <_puts_r+0x2c>
 8003a28:	f04f 35ff 	mov.w	r5, #4294967295
 8003a2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a2e:	07da      	lsls	r2, r3, #31
 8003a30:	d405      	bmi.n	8003a3e <_puts_r+0x72>
 8003a32:	89a3      	ldrh	r3, [r4, #12]
 8003a34:	059b      	lsls	r3, r3, #22
 8003a36:	d402      	bmi.n	8003a3e <_puts_r+0x72>
 8003a38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a3a:	f000 f995 	bl	8003d68 <__retarget_lock_release_recursive>
 8003a3e:	4628      	mov	r0, r5
 8003a40:	bd70      	pop	{r4, r5, r6, pc}
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	da04      	bge.n	8003a50 <_puts_r+0x84>
 8003a46:	69a2      	ldr	r2, [r4, #24]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	dc06      	bgt.n	8003a5a <_puts_r+0x8e>
 8003a4c:	290a      	cmp	r1, #10
 8003a4e:	d004      	beq.n	8003a5a <_puts_r+0x8e>
 8003a50:	6823      	ldr	r3, [r4, #0]
 8003a52:	1c5a      	adds	r2, r3, #1
 8003a54:	6022      	str	r2, [r4, #0]
 8003a56:	7019      	strb	r1, [r3, #0]
 8003a58:	e7cf      	b.n	80039fa <_puts_r+0x2e>
 8003a5a:	4622      	mov	r2, r4
 8003a5c:	4628      	mov	r0, r5
 8003a5e:	f000 f874 	bl	8003b4a <__swbuf_r>
 8003a62:	3001      	adds	r0, #1
 8003a64:	d1c9      	bne.n	80039fa <_puts_r+0x2e>
 8003a66:	e7df      	b.n	8003a28 <_puts_r+0x5c>
 8003a68:	6823      	ldr	r3, [r4, #0]
 8003a6a:	250a      	movs	r5, #10
 8003a6c:	1c5a      	adds	r2, r3, #1
 8003a6e:	6022      	str	r2, [r4, #0]
 8003a70:	701d      	strb	r5, [r3, #0]
 8003a72:	e7db      	b.n	8003a2c <_puts_r+0x60>

08003a74 <puts>:
 8003a74:	4b02      	ldr	r3, [pc, #8]	; (8003a80 <puts+0xc>)
 8003a76:	4601      	mov	r1, r0
 8003a78:	6818      	ldr	r0, [r3, #0]
 8003a7a:	f7ff bfa7 	b.w	80039cc <_puts_r>
 8003a7e:	bf00      	nop
 8003a80:	20000064 	.word	0x20000064

08003a84 <siprintf>:
 8003a84:	b40e      	push	{r1, r2, r3}
 8003a86:	b500      	push	{lr}
 8003a88:	b09c      	sub	sp, #112	; 0x70
 8003a8a:	ab1d      	add	r3, sp, #116	; 0x74
 8003a8c:	9002      	str	r0, [sp, #8]
 8003a8e:	9006      	str	r0, [sp, #24]
 8003a90:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003a94:	4809      	ldr	r0, [pc, #36]	; (8003abc <siprintf+0x38>)
 8003a96:	9107      	str	r1, [sp, #28]
 8003a98:	9104      	str	r1, [sp, #16]
 8003a9a:	4909      	ldr	r1, [pc, #36]	; (8003ac0 <siprintf+0x3c>)
 8003a9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003aa0:	9105      	str	r1, [sp, #20]
 8003aa2:	6800      	ldr	r0, [r0, #0]
 8003aa4:	9301      	str	r3, [sp, #4]
 8003aa6:	a902      	add	r1, sp, #8
 8003aa8:	f000 fab2 	bl	8004010 <_svfiprintf_r>
 8003aac:	9b02      	ldr	r3, [sp, #8]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	701a      	strb	r2, [r3, #0]
 8003ab2:	b01c      	add	sp, #112	; 0x70
 8003ab4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ab8:	b003      	add	sp, #12
 8003aba:	4770      	bx	lr
 8003abc:	20000064 	.word	0x20000064
 8003ac0:	ffff0208 	.word	0xffff0208

08003ac4 <__sread>:
 8003ac4:	b510      	push	{r4, lr}
 8003ac6:	460c      	mov	r4, r1
 8003ac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003acc:	f000 f8fc 	bl	8003cc8 <_read_r>
 8003ad0:	2800      	cmp	r0, #0
 8003ad2:	bfab      	itete	ge
 8003ad4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003ad6:	89a3      	ldrhlt	r3, [r4, #12]
 8003ad8:	181b      	addge	r3, r3, r0
 8003ada:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003ade:	bfac      	ite	ge
 8003ae0:	6563      	strge	r3, [r4, #84]	; 0x54
 8003ae2:	81a3      	strhlt	r3, [r4, #12]
 8003ae4:	bd10      	pop	{r4, pc}

08003ae6 <__swrite>:
 8003ae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003aea:	461f      	mov	r7, r3
 8003aec:	898b      	ldrh	r3, [r1, #12]
 8003aee:	05db      	lsls	r3, r3, #23
 8003af0:	4605      	mov	r5, r0
 8003af2:	460c      	mov	r4, r1
 8003af4:	4616      	mov	r6, r2
 8003af6:	d505      	bpl.n	8003b04 <__swrite+0x1e>
 8003af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003afc:	2302      	movs	r3, #2
 8003afe:	2200      	movs	r2, #0
 8003b00:	f000 f8d0 	bl	8003ca4 <_lseek_r>
 8003b04:	89a3      	ldrh	r3, [r4, #12]
 8003b06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b0e:	81a3      	strh	r3, [r4, #12]
 8003b10:	4632      	mov	r2, r6
 8003b12:	463b      	mov	r3, r7
 8003b14:	4628      	mov	r0, r5
 8003b16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b1a:	f000 b8e7 	b.w	8003cec <_write_r>

08003b1e <__sseek>:
 8003b1e:	b510      	push	{r4, lr}
 8003b20:	460c      	mov	r4, r1
 8003b22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b26:	f000 f8bd 	bl	8003ca4 <_lseek_r>
 8003b2a:	1c43      	adds	r3, r0, #1
 8003b2c:	89a3      	ldrh	r3, [r4, #12]
 8003b2e:	bf15      	itete	ne
 8003b30:	6560      	strne	r0, [r4, #84]	; 0x54
 8003b32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003b36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003b3a:	81a3      	strheq	r3, [r4, #12]
 8003b3c:	bf18      	it	ne
 8003b3e:	81a3      	strhne	r3, [r4, #12]
 8003b40:	bd10      	pop	{r4, pc}

08003b42 <__sclose>:
 8003b42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b46:	f000 b89d 	b.w	8003c84 <_close_r>

08003b4a <__swbuf_r>:
 8003b4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b4c:	460e      	mov	r6, r1
 8003b4e:	4614      	mov	r4, r2
 8003b50:	4605      	mov	r5, r0
 8003b52:	b118      	cbz	r0, 8003b5c <__swbuf_r+0x12>
 8003b54:	6a03      	ldr	r3, [r0, #32]
 8003b56:	b90b      	cbnz	r3, 8003b5c <__swbuf_r+0x12>
 8003b58:	f7ff fef0 	bl	800393c <__sinit>
 8003b5c:	69a3      	ldr	r3, [r4, #24]
 8003b5e:	60a3      	str	r3, [r4, #8]
 8003b60:	89a3      	ldrh	r3, [r4, #12]
 8003b62:	071a      	lsls	r2, r3, #28
 8003b64:	d525      	bpl.n	8003bb2 <__swbuf_r+0x68>
 8003b66:	6923      	ldr	r3, [r4, #16]
 8003b68:	b31b      	cbz	r3, 8003bb2 <__swbuf_r+0x68>
 8003b6a:	6823      	ldr	r3, [r4, #0]
 8003b6c:	6922      	ldr	r2, [r4, #16]
 8003b6e:	1a98      	subs	r0, r3, r2
 8003b70:	6963      	ldr	r3, [r4, #20]
 8003b72:	b2f6      	uxtb	r6, r6
 8003b74:	4283      	cmp	r3, r0
 8003b76:	4637      	mov	r7, r6
 8003b78:	dc04      	bgt.n	8003b84 <__swbuf_r+0x3a>
 8003b7a:	4621      	mov	r1, r4
 8003b7c:	4628      	mov	r0, r5
 8003b7e:	f000 fe9f 	bl	80048c0 <_fflush_r>
 8003b82:	b9e0      	cbnz	r0, 8003bbe <__swbuf_r+0x74>
 8003b84:	68a3      	ldr	r3, [r4, #8]
 8003b86:	3b01      	subs	r3, #1
 8003b88:	60a3      	str	r3, [r4, #8]
 8003b8a:	6823      	ldr	r3, [r4, #0]
 8003b8c:	1c5a      	adds	r2, r3, #1
 8003b8e:	6022      	str	r2, [r4, #0]
 8003b90:	701e      	strb	r6, [r3, #0]
 8003b92:	6962      	ldr	r2, [r4, #20]
 8003b94:	1c43      	adds	r3, r0, #1
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d004      	beq.n	8003ba4 <__swbuf_r+0x5a>
 8003b9a:	89a3      	ldrh	r3, [r4, #12]
 8003b9c:	07db      	lsls	r3, r3, #31
 8003b9e:	d506      	bpl.n	8003bae <__swbuf_r+0x64>
 8003ba0:	2e0a      	cmp	r6, #10
 8003ba2:	d104      	bne.n	8003bae <__swbuf_r+0x64>
 8003ba4:	4621      	mov	r1, r4
 8003ba6:	4628      	mov	r0, r5
 8003ba8:	f000 fe8a 	bl	80048c0 <_fflush_r>
 8003bac:	b938      	cbnz	r0, 8003bbe <__swbuf_r+0x74>
 8003bae:	4638      	mov	r0, r7
 8003bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bb2:	4621      	mov	r1, r4
 8003bb4:	4628      	mov	r0, r5
 8003bb6:	f000 f805 	bl	8003bc4 <__swsetup_r>
 8003bba:	2800      	cmp	r0, #0
 8003bbc:	d0d5      	beq.n	8003b6a <__swbuf_r+0x20>
 8003bbe:	f04f 37ff 	mov.w	r7, #4294967295
 8003bc2:	e7f4      	b.n	8003bae <__swbuf_r+0x64>

08003bc4 <__swsetup_r>:
 8003bc4:	b538      	push	{r3, r4, r5, lr}
 8003bc6:	4b2a      	ldr	r3, [pc, #168]	; (8003c70 <__swsetup_r+0xac>)
 8003bc8:	4605      	mov	r5, r0
 8003bca:	6818      	ldr	r0, [r3, #0]
 8003bcc:	460c      	mov	r4, r1
 8003bce:	b118      	cbz	r0, 8003bd8 <__swsetup_r+0x14>
 8003bd0:	6a03      	ldr	r3, [r0, #32]
 8003bd2:	b90b      	cbnz	r3, 8003bd8 <__swsetup_r+0x14>
 8003bd4:	f7ff feb2 	bl	800393c <__sinit>
 8003bd8:	89a3      	ldrh	r3, [r4, #12]
 8003bda:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003bde:	0718      	lsls	r0, r3, #28
 8003be0:	d422      	bmi.n	8003c28 <__swsetup_r+0x64>
 8003be2:	06d9      	lsls	r1, r3, #27
 8003be4:	d407      	bmi.n	8003bf6 <__swsetup_r+0x32>
 8003be6:	2309      	movs	r3, #9
 8003be8:	602b      	str	r3, [r5, #0]
 8003bea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003bee:	81a3      	strh	r3, [r4, #12]
 8003bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf4:	e034      	b.n	8003c60 <__swsetup_r+0x9c>
 8003bf6:	0758      	lsls	r0, r3, #29
 8003bf8:	d512      	bpl.n	8003c20 <__swsetup_r+0x5c>
 8003bfa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003bfc:	b141      	cbz	r1, 8003c10 <__swsetup_r+0x4c>
 8003bfe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c02:	4299      	cmp	r1, r3
 8003c04:	d002      	beq.n	8003c0c <__swsetup_r+0x48>
 8003c06:	4628      	mov	r0, r5
 8003c08:	f000 f8b0 	bl	8003d6c <_free_r>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	6363      	str	r3, [r4, #52]	; 0x34
 8003c10:	89a3      	ldrh	r3, [r4, #12]
 8003c12:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003c16:	81a3      	strh	r3, [r4, #12]
 8003c18:	2300      	movs	r3, #0
 8003c1a:	6063      	str	r3, [r4, #4]
 8003c1c:	6923      	ldr	r3, [r4, #16]
 8003c1e:	6023      	str	r3, [r4, #0]
 8003c20:	89a3      	ldrh	r3, [r4, #12]
 8003c22:	f043 0308 	orr.w	r3, r3, #8
 8003c26:	81a3      	strh	r3, [r4, #12]
 8003c28:	6923      	ldr	r3, [r4, #16]
 8003c2a:	b94b      	cbnz	r3, 8003c40 <__swsetup_r+0x7c>
 8003c2c:	89a3      	ldrh	r3, [r4, #12]
 8003c2e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003c32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c36:	d003      	beq.n	8003c40 <__swsetup_r+0x7c>
 8003c38:	4621      	mov	r1, r4
 8003c3a:	4628      	mov	r0, r5
 8003c3c:	f000 fe8e 	bl	800495c <__smakebuf_r>
 8003c40:	89a0      	ldrh	r0, [r4, #12]
 8003c42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c46:	f010 0301 	ands.w	r3, r0, #1
 8003c4a:	d00a      	beq.n	8003c62 <__swsetup_r+0x9e>
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	60a3      	str	r3, [r4, #8]
 8003c50:	6963      	ldr	r3, [r4, #20]
 8003c52:	425b      	negs	r3, r3
 8003c54:	61a3      	str	r3, [r4, #24]
 8003c56:	6923      	ldr	r3, [r4, #16]
 8003c58:	b943      	cbnz	r3, 8003c6c <__swsetup_r+0xa8>
 8003c5a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003c5e:	d1c4      	bne.n	8003bea <__swsetup_r+0x26>
 8003c60:	bd38      	pop	{r3, r4, r5, pc}
 8003c62:	0781      	lsls	r1, r0, #30
 8003c64:	bf58      	it	pl
 8003c66:	6963      	ldrpl	r3, [r4, #20]
 8003c68:	60a3      	str	r3, [r4, #8]
 8003c6a:	e7f4      	b.n	8003c56 <__swsetup_r+0x92>
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	e7f7      	b.n	8003c60 <__swsetup_r+0x9c>
 8003c70:	20000064 	.word	0x20000064

08003c74 <memset>:
 8003c74:	4402      	add	r2, r0
 8003c76:	4603      	mov	r3, r0
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d100      	bne.n	8003c7e <memset+0xa>
 8003c7c:	4770      	bx	lr
 8003c7e:	f803 1b01 	strb.w	r1, [r3], #1
 8003c82:	e7f9      	b.n	8003c78 <memset+0x4>

08003c84 <_close_r>:
 8003c84:	b538      	push	{r3, r4, r5, lr}
 8003c86:	4d06      	ldr	r5, [pc, #24]	; (8003ca0 <_close_r+0x1c>)
 8003c88:	2300      	movs	r3, #0
 8003c8a:	4604      	mov	r4, r0
 8003c8c:	4608      	mov	r0, r1
 8003c8e:	602b      	str	r3, [r5, #0]
 8003c90:	f7fd f861 	bl	8000d56 <_close>
 8003c94:	1c43      	adds	r3, r0, #1
 8003c96:	d102      	bne.n	8003c9e <_close_r+0x1a>
 8003c98:	682b      	ldr	r3, [r5, #0]
 8003c9a:	b103      	cbz	r3, 8003c9e <_close_r+0x1a>
 8003c9c:	6023      	str	r3, [r4, #0]
 8003c9e:	bd38      	pop	{r3, r4, r5, pc}
 8003ca0:	200002ac 	.word	0x200002ac

08003ca4 <_lseek_r>:
 8003ca4:	b538      	push	{r3, r4, r5, lr}
 8003ca6:	4d07      	ldr	r5, [pc, #28]	; (8003cc4 <_lseek_r+0x20>)
 8003ca8:	4604      	mov	r4, r0
 8003caa:	4608      	mov	r0, r1
 8003cac:	4611      	mov	r1, r2
 8003cae:	2200      	movs	r2, #0
 8003cb0:	602a      	str	r2, [r5, #0]
 8003cb2:	461a      	mov	r2, r3
 8003cb4:	f7fd f876 	bl	8000da4 <_lseek>
 8003cb8:	1c43      	adds	r3, r0, #1
 8003cba:	d102      	bne.n	8003cc2 <_lseek_r+0x1e>
 8003cbc:	682b      	ldr	r3, [r5, #0]
 8003cbe:	b103      	cbz	r3, 8003cc2 <_lseek_r+0x1e>
 8003cc0:	6023      	str	r3, [r4, #0]
 8003cc2:	bd38      	pop	{r3, r4, r5, pc}
 8003cc4:	200002ac 	.word	0x200002ac

08003cc8 <_read_r>:
 8003cc8:	b538      	push	{r3, r4, r5, lr}
 8003cca:	4d07      	ldr	r5, [pc, #28]	; (8003ce8 <_read_r+0x20>)
 8003ccc:	4604      	mov	r4, r0
 8003cce:	4608      	mov	r0, r1
 8003cd0:	4611      	mov	r1, r2
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	602a      	str	r2, [r5, #0]
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	f7fd f804 	bl	8000ce4 <_read>
 8003cdc:	1c43      	adds	r3, r0, #1
 8003cde:	d102      	bne.n	8003ce6 <_read_r+0x1e>
 8003ce0:	682b      	ldr	r3, [r5, #0]
 8003ce2:	b103      	cbz	r3, 8003ce6 <_read_r+0x1e>
 8003ce4:	6023      	str	r3, [r4, #0]
 8003ce6:	bd38      	pop	{r3, r4, r5, pc}
 8003ce8:	200002ac 	.word	0x200002ac

08003cec <_write_r>:
 8003cec:	b538      	push	{r3, r4, r5, lr}
 8003cee:	4d07      	ldr	r5, [pc, #28]	; (8003d0c <_write_r+0x20>)
 8003cf0:	4604      	mov	r4, r0
 8003cf2:	4608      	mov	r0, r1
 8003cf4:	4611      	mov	r1, r2
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	602a      	str	r2, [r5, #0]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	f7fd f80f 	bl	8000d1e <_write>
 8003d00:	1c43      	adds	r3, r0, #1
 8003d02:	d102      	bne.n	8003d0a <_write_r+0x1e>
 8003d04:	682b      	ldr	r3, [r5, #0]
 8003d06:	b103      	cbz	r3, 8003d0a <_write_r+0x1e>
 8003d08:	6023      	str	r3, [r4, #0]
 8003d0a:	bd38      	pop	{r3, r4, r5, pc}
 8003d0c:	200002ac 	.word	0x200002ac

08003d10 <__errno>:
 8003d10:	4b01      	ldr	r3, [pc, #4]	; (8003d18 <__errno+0x8>)
 8003d12:	6818      	ldr	r0, [r3, #0]
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	20000064 	.word	0x20000064

08003d1c <__libc_init_array>:
 8003d1c:	b570      	push	{r4, r5, r6, lr}
 8003d1e:	4d0d      	ldr	r5, [pc, #52]	; (8003d54 <__libc_init_array+0x38>)
 8003d20:	4c0d      	ldr	r4, [pc, #52]	; (8003d58 <__libc_init_array+0x3c>)
 8003d22:	1b64      	subs	r4, r4, r5
 8003d24:	10a4      	asrs	r4, r4, #2
 8003d26:	2600      	movs	r6, #0
 8003d28:	42a6      	cmp	r6, r4
 8003d2a:	d109      	bne.n	8003d40 <__libc_init_array+0x24>
 8003d2c:	4d0b      	ldr	r5, [pc, #44]	; (8003d5c <__libc_init_array+0x40>)
 8003d2e:	4c0c      	ldr	r4, [pc, #48]	; (8003d60 <__libc_init_array+0x44>)
 8003d30:	f000 fee2 	bl	8004af8 <_init>
 8003d34:	1b64      	subs	r4, r4, r5
 8003d36:	10a4      	asrs	r4, r4, #2
 8003d38:	2600      	movs	r6, #0
 8003d3a:	42a6      	cmp	r6, r4
 8003d3c:	d105      	bne.n	8003d4a <__libc_init_array+0x2e>
 8003d3e:	bd70      	pop	{r4, r5, r6, pc}
 8003d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d44:	4798      	blx	r3
 8003d46:	3601      	adds	r6, #1
 8003d48:	e7ee      	b.n	8003d28 <__libc_init_array+0xc>
 8003d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d4e:	4798      	blx	r3
 8003d50:	3601      	adds	r6, #1
 8003d52:	e7f2      	b.n	8003d3a <__libc_init_array+0x1e>
 8003d54:	08004bec 	.word	0x08004bec
 8003d58:	08004bec 	.word	0x08004bec
 8003d5c:	08004bec 	.word	0x08004bec
 8003d60:	08004bf0 	.word	0x08004bf0

08003d64 <__retarget_lock_init_recursive>:
 8003d64:	4770      	bx	lr

08003d66 <__retarget_lock_acquire_recursive>:
 8003d66:	4770      	bx	lr

08003d68 <__retarget_lock_release_recursive>:
 8003d68:	4770      	bx	lr
	...

08003d6c <_free_r>:
 8003d6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003d6e:	2900      	cmp	r1, #0
 8003d70:	d044      	beq.n	8003dfc <_free_r+0x90>
 8003d72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d76:	9001      	str	r0, [sp, #4]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f1a1 0404 	sub.w	r4, r1, #4
 8003d7e:	bfb8      	it	lt
 8003d80:	18e4      	addlt	r4, r4, r3
 8003d82:	f000 f8df 	bl	8003f44 <__malloc_lock>
 8003d86:	4a1e      	ldr	r2, [pc, #120]	; (8003e00 <_free_r+0x94>)
 8003d88:	9801      	ldr	r0, [sp, #4]
 8003d8a:	6813      	ldr	r3, [r2, #0]
 8003d8c:	b933      	cbnz	r3, 8003d9c <_free_r+0x30>
 8003d8e:	6063      	str	r3, [r4, #4]
 8003d90:	6014      	str	r4, [r2, #0]
 8003d92:	b003      	add	sp, #12
 8003d94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003d98:	f000 b8da 	b.w	8003f50 <__malloc_unlock>
 8003d9c:	42a3      	cmp	r3, r4
 8003d9e:	d908      	bls.n	8003db2 <_free_r+0x46>
 8003da0:	6825      	ldr	r5, [r4, #0]
 8003da2:	1961      	adds	r1, r4, r5
 8003da4:	428b      	cmp	r3, r1
 8003da6:	bf01      	itttt	eq
 8003da8:	6819      	ldreq	r1, [r3, #0]
 8003daa:	685b      	ldreq	r3, [r3, #4]
 8003dac:	1949      	addeq	r1, r1, r5
 8003dae:	6021      	streq	r1, [r4, #0]
 8003db0:	e7ed      	b.n	8003d8e <_free_r+0x22>
 8003db2:	461a      	mov	r2, r3
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	b10b      	cbz	r3, 8003dbc <_free_r+0x50>
 8003db8:	42a3      	cmp	r3, r4
 8003dba:	d9fa      	bls.n	8003db2 <_free_r+0x46>
 8003dbc:	6811      	ldr	r1, [r2, #0]
 8003dbe:	1855      	adds	r5, r2, r1
 8003dc0:	42a5      	cmp	r5, r4
 8003dc2:	d10b      	bne.n	8003ddc <_free_r+0x70>
 8003dc4:	6824      	ldr	r4, [r4, #0]
 8003dc6:	4421      	add	r1, r4
 8003dc8:	1854      	adds	r4, r2, r1
 8003dca:	42a3      	cmp	r3, r4
 8003dcc:	6011      	str	r1, [r2, #0]
 8003dce:	d1e0      	bne.n	8003d92 <_free_r+0x26>
 8003dd0:	681c      	ldr	r4, [r3, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	6053      	str	r3, [r2, #4]
 8003dd6:	440c      	add	r4, r1
 8003dd8:	6014      	str	r4, [r2, #0]
 8003dda:	e7da      	b.n	8003d92 <_free_r+0x26>
 8003ddc:	d902      	bls.n	8003de4 <_free_r+0x78>
 8003dde:	230c      	movs	r3, #12
 8003de0:	6003      	str	r3, [r0, #0]
 8003de2:	e7d6      	b.n	8003d92 <_free_r+0x26>
 8003de4:	6825      	ldr	r5, [r4, #0]
 8003de6:	1961      	adds	r1, r4, r5
 8003de8:	428b      	cmp	r3, r1
 8003dea:	bf04      	itt	eq
 8003dec:	6819      	ldreq	r1, [r3, #0]
 8003dee:	685b      	ldreq	r3, [r3, #4]
 8003df0:	6063      	str	r3, [r4, #4]
 8003df2:	bf04      	itt	eq
 8003df4:	1949      	addeq	r1, r1, r5
 8003df6:	6021      	streq	r1, [r4, #0]
 8003df8:	6054      	str	r4, [r2, #4]
 8003dfa:	e7ca      	b.n	8003d92 <_free_r+0x26>
 8003dfc:	b003      	add	sp, #12
 8003dfe:	bd30      	pop	{r4, r5, pc}
 8003e00:	200002b4 	.word	0x200002b4

08003e04 <sbrk_aligned>:
 8003e04:	b570      	push	{r4, r5, r6, lr}
 8003e06:	4e0e      	ldr	r6, [pc, #56]	; (8003e40 <sbrk_aligned+0x3c>)
 8003e08:	460c      	mov	r4, r1
 8003e0a:	6831      	ldr	r1, [r6, #0]
 8003e0c:	4605      	mov	r5, r0
 8003e0e:	b911      	cbnz	r1, 8003e16 <sbrk_aligned+0x12>
 8003e10:	f000 fe1c 	bl	8004a4c <_sbrk_r>
 8003e14:	6030      	str	r0, [r6, #0]
 8003e16:	4621      	mov	r1, r4
 8003e18:	4628      	mov	r0, r5
 8003e1a:	f000 fe17 	bl	8004a4c <_sbrk_r>
 8003e1e:	1c43      	adds	r3, r0, #1
 8003e20:	d00a      	beq.n	8003e38 <sbrk_aligned+0x34>
 8003e22:	1cc4      	adds	r4, r0, #3
 8003e24:	f024 0403 	bic.w	r4, r4, #3
 8003e28:	42a0      	cmp	r0, r4
 8003e2a:	d007      	beq.n	8003e3c <sbrk_aligned+0x38>
 8003e2c:	1a21      	subs	r1, r4, r0
 8003e2e:	4628      	mov	r0, r5
 8003e30:	f000 fe0c 	bl	8004a4c <_sbrk_r>
 8003e34:	3001      	adds	r0, #1
 8003e36:	d101      	bne.n	8003e3c <sbrk_aligned+0x38>
 8003e38:	f04f 34ff 	mov.w	r4, #4294967295
 8003e3c:	4620      	mov	r0, r4
 8003e3e:	bd70      	pop	{r4, r5, r6, pc}
 8003e40:	200002b8 	.word	0x200002b8

08003e44 <_malloc_r>:
 8003e44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e48:	1ccd      	adds	r5, r1, #3
 8003e4a:	f025 0503 	bic.w	r5, r5, #3
 8003e4e:	3508      	adds	r5, #8
 8003e50:	2d0c      	cmp	r5, #12
 8003e52:	bf38      	it	cc
 8003e54:	250c      	movcc	r5, #12
 8003e56:	2d00      	cmp	r5, #0
 8003e58:	4607      	mov	r7, r0
 8003e5a:	db01      	blt.n	8003e60 <_malloc_r+0x1c>
 8003e5c:	42a9      	cmp	r1, r5
 8003e5e:	d905      	bls.n	8003e6c <_malloc_r+0x28>
 8003e60:	230c      	movs	r3, #12
 8003e62:	603b      	str	r3, [r7, #0]
 8003e64:	2600      	movs	r6, #0
 8003e66:	4630      	mov	r0, r6
 8003e68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e6c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003f40 <_malloc_r+0xfc>
 8003e70:	f000 f868 	bl	8003f44 <__malloc_lock>
 8003e74:	f8d8 3000 	ldr.w	r3, [r8]
 8003e78:	461c      	mov	r4, r3
 8003e7a:	bb5c      	cbnz	r4, 8003ed4 <_malloc_r+0x90>
 8003e7c:	4629      	mov	r1, r5
 8003e7e:	4638      	mov	r0, r7
 8003e80:	f7ff ffc0 	bl	8003e04 <sbrk_aligned>
 8003e84:	1c43      	adds	r3, r0, #1
 8003e86:	4604      	mov	r4, r0
 8003e88:	d155      	bne.n	8003f36 <_malloc_r+0xf2>
 8003e8a:	f8d8 4000 	ldr.w	r4, [r8]
 8003e8e:	4626      	mov	r6, r4
 8003e90:	2e00      	cmp	r6, #0
 8003e92:	d145      	bne.n	8003f20 <_malloc_r+0xdc>
 8003e94:	2c00      	cmp	r4, #0
 8003e96:	d048      	beq.n	8003f2a <_malloc_r+0xe6>
 8003e98:	6823      	ldr	r3, [r4, #0]
 8003e9a:	4631      	mov	r1, r6
 8003e9c:	4638      	mov	r0, r7
 8003e9e:	eb04 0903 	add.w	r9, r4, r3
 8003ea2:	f000 fdd3 	bl	8004a4c <_sbrk_r>
 8003ea6:	4581      	cmp	r9, r0
 8003ea8:	d13f      	bne.n	8003f2a <_malloc_r+0xe6>
 8003eaa:	6821      	ldr	r1, [r4, #0]
 8003eac:	1a6d      	subs	r5, r5, r1
 8003eae:	4629      	mov	r1, r5
 8003eb0:	4638      	mov	r0, r7
 8003eb2:	f7ff ffa7 	bl	8003e04 <sbrk_aligned>
 8003eb6:	3001      	adds	r0, #1
 8003eb8:	d037      	beq.n	8003f2a <_malloc_r+0xe6>
 8003eba:	6823      	ldr	r3, [r4, #0]
 8003ebc:	442b      	add	r3, r5
 8003ebe:	6023      	str	r3, [r4, #0]
 8003ec0:	f8d8 3000 	ldr.w	r3, [r8]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d038      	beq.n	8003f3a <_malloc_r+0xf6>
 8003ec8:	685a      	ldr	r2, [r3, #4]
 8003eca:	42a2      	cmp	r2, r4
 8003ecc:	d12b      	bne.n	8003f26 <_malloc_r+0xe2>
 8003ece:	2200      	movs	r2, #0
 8003ed0:	605a      	str	r2, [r3, #4]
 8003ed2:	e00f      	b.n	8003ef4 <_malloc_r+0xb0>
 8003ed4:	6822      	ldr	r2, [r4, #0]
 8003ed6:	1b52      	subs	r2, r2, r5
 8003ed8:	d41f      	bmi.n	8003f1a <_malloc_r+0xd6>
 8003eda:	2a0b      	cmp	r2, #11
 8003edc:	d917      	bls.n	8003f0e <_malloc_r+0xca>
 8003ede:	1961      	adds	r1, r4, r5
 8003ee0:	42a3      	cmp	r3, r4
 8003ee2:	6025      	str	r5, [r4, #0]
 8003ee4:	bf18      	it	ne
 8003ee6:	6059      	strne	r1, [r3, #4]
 8003ee8:	6863      	ldr	r3, [r4, #4]
 8003eea:	bf08      	it	eq
 8003eec:	f8c8 1000 	streq.w	r1, [r8]
 8003ef0:	5162      	str	r2, [r4, r5]
 8003ef2:	604b      	str	r3, [r1, #4]
 8003ef4:	4638      	mov	r0, r7
 8003ef6:	f104 060b 	add.w	r6, r4, #11
 8003efa:	f000 f829 	bl	8003f50 <__malloc_unlock>
 8003efe:	f026 0607 	bic.w	r6, r6, #7
 8003f02:	1d23      	adds	r3, r4, #4
 8003f04:	1af2      	subs	r2, r6, r3
 8003f06:	d0ae      	beq.n	8003e66 <_malloc_r+0x22>
 8003f08:	1b9b      	subs	r3, r3, r6
 8003f0a:	50a3      	str	r3, [r4, r2]
 8003f0c:	e7ab      	b.n	8003e66 <_malloc_r+0x22>
 8003f0e:	42a3      	cmp	r3, r4
 8003f10:	6862      	ldr	r2, [r4, #4]
 8003f12:	d1dd      	bne.n	8003ed0 <_malloc_r+0x8c>
 8003f14:	f8c8 2000 	str.w	r2, [r8]
 8003f18:	e7ec      	b.n	8003ef4 <_malloc_r+0xb0>
 8003f1a:	4623      	mov	r3, r4
 8003f1c:	6864      	ldr	r4, [r4, #4]
 8003f1e:	e7ac      	b.n	8003e7a <_malloc_r+0x36>
 8003f20:	4634      	mov	r4, r6
 8003f22:	6876      	ldr	r6, [r6, #4]
 8003f24:	e7b4      	b.n	8003e90 <_malloc_r+0x4c>
 8003f26:	4613      	mov	r3, r2
 8003f28:	e7cc      	b.n	8003ec4 <_malloc_r+0x80>
 8003f2a:	230c      	movs	r3, #12
 8003f2c:	603b      	str	r3, [r7, #0]
 8003f2e:	4638      	mov	r0, r7
 8003f30:	f000 f80e 	bl	8003f50 <__malloc_unlock>
 8003f34:	e797      	b.n	8003e66 <_malloc_r+0x22>
 8003f36:	6025      	str	r5, [r4, #0]
 8003f38:	e7dc      	b.n	8003ef4 <_malloc_r+0xb0>
 8003f3a:	605b      	str	r3, [r3, #4]
 8003f3c:	deff      	udf	#255	; 0xff
 8003f3e:	bf00      	nop
 8003f40:	200002b4 	.word	0x200002b4

08003f44 <__malloc_lock>:
 8003f44:	4801      	ldr	r0, [pc, #4]	; (8003f4c <__malloc_lock+0x8>)
 8003f46:	f7ff bf0e 	b.w	8003d66 <__retarget_lock_acquire_recursive>
 8003f4a:	bf00      	nop
 8003f4c:	200002b0 	.word	0x200002b0

08003f50 <__malloc_unlock>:
 8003f50:	4801      	ldr	r0, [pc, #4]	; (8003f58 <__malloc_unlock+0x8>)
 8003f52:	f7ff bf09 	b.w	8003d68 <__retarget_lock_release_recursive>
 8003f56:	bf00      	nop
 8003f58:	200002b0 	.word	0x200002b0

08003f5c <__ssputs_r>:
 8003f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f60:	688e      	ldr	r6, [r1, #8]
 8003f62:	461f      	mov	r7, r3
 8003f64:	42be      	cmp	r6, r7
 8003f66:	680b      	ldr	r3, [r1, #0]
 8003f68:	4682      	mov	sl, r0
 8003f6a:	460c      	mov	r4, r1
 8003f6c:	4690      	mov	r8, r2
 8003f6e:	d82c      	bhi.n	8003fca <__ssputs_r+0x6e>
 8003f70:	898a      	ldrh	r2, [r1, #12]
 8003f72:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003f76:	d026      	beq.n	8003fc6 <__ssputs_r+0x6a>
 8003f78:	6965      	ldr	r5, [r4, #20]
 8003f7a:	6909      	ldr	r1, [r1, #16]
 8003f7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003f80:	eba3 0901 	sub.w	r9, r3, r1
 8003f84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003f88:	1c7b      	adds	r3, r7, #1
 8003f8a:	444b      	add	r3, r9
 8003f8c:	106d      	asrs	r5, r5, #1
 8003f8e:	429d      	cmp	r5, r3
 8003f90:	bf38      	it	cc
 8003f92:	461d      	movcc	r5, r3
 8003f94:	0553      	lsls	r3, r2, #21
 8003f96:	d527      	bpl.n	8003fe8 <__ssputs_r+0x8c>
 8003f98:	4629      	mov	r1, r5
 8003f9a:	f7ff ff53 	bl	8003e44 <_malloc_r>
 8003f9e:	4606      	mov	r6, r0
 8003fa0:	b360      	cbz	r0, 8003ffc <__ssputs_r+0xa0>
 8003fa2:	6921      	ldr	r1, [r4, #16]
 8003fa4:	464a      	mov	r2, r9
 8003fa6:	f000 fd61 	bl	8004a6c <memcpy>
 8003faa:	89a3      	ldrh	r3, [r4, #12]
 8003fac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fb4:	81a3      	strh	r3, [r4, #12]
 8003fb6:	6126      	str	r6, [r4, #16]
 8003fb8:	6165      	str	r5, [r4, #20]
 8003fba:	444e      	add	r6, r9
 8003fbc:	eba5 0509 	sub.w	r5, r5, r9
 8003fc0:	6026      	str	r6, [r4, #0]
 8003fc2:	60a5      	str	r5, [r4, #8]
 8003fc4:	463e      	mov	r6, r7
 8003fc6:	42be      	cmp	r6, r7
 8003fc8:	d900      	bls.n	8003fcc <__ssputs_r+0x70>
 8003fca:	463e      	mov	r6, r7
 8003fcc:	6820      	ldr	r0, [r4, #0]
 8003fce:	4632      	mov	r2, r6
 8003fd0:	4641      	mov	r1, r8
 8003fd2:	f000 fcff 	bl	80049d4 <memmove>
 8003fd6:	68a3      	ldr	r3, [r4, #8]
 8003fd8:	1b9b      	subs	r3, r3, r6
 8003fda:	60a3      	str	r3, [r4, #8]
 8003fdc:	6823      	ldr	r3, [r4, #0]
 8003fde:	4433      	add	r3, r6
 8003fe0:	6023      	str	r3, [r4, #0]
 8003fe2:	2000      	movs	r0, #0
 8003fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fe8:	462a      	mov	r2, r5
 8003fea:	f000 fd4d 	bl	8004a88 <_realloc_r>
 8003fee:	4606      	mov	r6, r0
 8003ff0:	2800      	cmp	r0, #0
 8003ff2:	d1e0      	bne.n	8003fb6 <__ssputs_r+0x5a>
 8003ff4:	6921      	ldr	r1, [r4, #16]
 8003ff6:	4650      	mov	r0, sl
 8003ff8:	f7ff feb8 	bl	8003d6c <_free_r>
 8003ffc:	230c      	movs	r3, #12
 8003ffe:	f8ca 3000 	str.w	r3, [sl]
 8004002:	89a3      	ldrh	r3, [r4, #12]
 8004004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004008:	81a3      	strh	r3, [r4, #12]
 800400a:	f04f 30ff 	mov.w	r0, #4294967295
 800400e:	e7e9      	b.n	8003fe4 <__ssputs_r+0x88>

08004010 <_svfiprintf_r>:
 8004010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004014:	4698      	mov	r8, r3
 8004016:	898b      	ldrh	r3, [r1, #12]
 8004018:	061b      	lsls	r3, r3, #24
 800401a:	b09d      	sub	sp, #116	; 0x74
 800401c:	4607      	mov	r7, r0
 800401e:	460d      	mov	r5, r1
 8004020:	4614      	mov	r4, r2
 8004022:	d50e      	bpl.n	8004042 <_svfiprintf_r+0x32>
 8004024:	690b      	ldr	r3, [r1, #16]
 8004026:	b963      	cbnz	r3, 8004042 <_svfiprintf_r+0x32>
 8004028:	2140      	movs	r1, #64	; 0x40
 800402a:	f7ff ff0b 	bl	8003e44 <_malloc_r>
 800402e:	6028      	str	r0, [r5, #0]
 8004030:	6128      	str	r0, [r5, #16]
 8004032:	b920      	cbnz	r0, 800403e <_svfiprintf_r+0x2e>
 8004034:	230c      	movs	r3, #12
 8004036:	603b      	str	r3, [r7, #0]
 8004038:	f04f 30ff 	mov.w	r0, #4294967295
 800403c:	e0d0      	b.n	80041e0 <_svfiprintf_r+0x1d0>
 800403e:	2340      	movs	r3, #64	; 0x40
 8004040:	616b      	str	r3, [r5, #20]
 8004042:	2300      	movs	r3, #0
 8004044:	9309      	str	r3, [sp, #36]	; 0x24
 8004046:	2320      	movs	r3, #32
 8004048:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800404c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004050:	2330      	movs	r3, #48	; 0x30
 8004052:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80041f8 <_svfiprintf_r+0x1e8>
 8004056:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800405a:	f04f 0901 	mov.w	r9, #1
 800405e:	4623      	mov	r3, r4
 8004060:	469a      	mov	sl, r3
 8004062:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004066:	b10a      	cbz	r2, 800406c <_svfiprintf_r+0x5c>
 8004068:	2a25      	cmp	r2, #37	; 0x25
 800406a:	d1f9      	bne.n	8004060 <_svfiprintf_r+0x50>
 800406c:	ebba 0b04 	subs.w	fp, sl, r4
 8004070:	d00b      	beq.n	800408a <_svfiprintf_r+0x7a>
 8004072:	465b      	mov	r3, fp
 8004074:	4622      	mov	r2, r4
 8004076:	4629      	mov	r1, r5
 8004078:	4638      	mov	r0, r7
 800407a:	f7ff ff6f 	bl	8003f5c <__ssputs_r>
 800407e:	3001      	adds	r0, #1
 8004080:	f000 80a9 	beq.w	80041d6 <_svfiprintf_r+0x1c6>
 8004084:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004086:	445a      	add	r2, fp
 8004088:	9209      	str	r2, [sp, #36]	; 0x24
 800408a:	f89a 3000 	ldrb.w	r3, [sl]
 800408e:	2b00      	cmp	r3, #0
 8004090:	f000 80a1 	beq.w	80041d6 <_svfiprintf_r+0x1c6>
 8004094:	2300      	movs	r3, #0
 8004096:	f04f 32ff 	mov.w	r2, #4294967295
 800409a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800409e:	f10a 0a01 	add.w	sl, sl, #1
 80040a2:	9304      	str	r3, [sp, #16]
 80040a4:	9307      	str	r3, [sp, #28]
 80040a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80040aa:	931a      	str	r3, [sp, #104]	; 0x68
 80040ac:	4654      	mov	r4, sl
 80040ae:	2205      	movs	r2, #5
 80040b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040b4:	4850      	ldr	r0, [pc, #320]	; (80041f8 <_svfiprintf_r+0x1e8>)
 80040b6:	f7fc f893 	bl	80001e0 <memchr>
 80040ba:	9a04      	ldr	r2, [sp, #16]
 80040bc:	b9d8      	cbnz	r0, 80040f6 <_svfiprintf_r+0xe6>
 80040be:	06d0      	lsls	r0, r2, #27
 80040c0:	bf44      	itt	mi
 80040c2:	2320      	movmi	r3, #32
 80040c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80040c8:	0711      	lsls	r1, r2, #28
 80040ca:	bf44      	itt	mi
 80040cc:	232b      	movmi	r3, #43	; 0x2b
 80040ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80040d2:	f89a 3000 	ldrb.w	r3, [sl]
 80040d6:	2b2a      	cmp	r3, #42	; 0x2a
 80040d8:	d015      	beq.n	8004106 <_svfiprintf_r+0xf6>
 80040da:	9a07      	ldr	r2, [sp, #28]
 80040dc:	4654      	mov	r4, sl
 80040de:	2000      	movs	r0, #0
 80040e0:	f04f 0c0a 	mov.w	ip, #10
 80040e4:	4621      	mov	r1, r4
 80040e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040ea:	3b30      	subs	r3, #48	; 0x30
 80040ec:	2b09      	cmp	r3, #9
 80040ee:	d94d      	bls.n	800418c <_svfiprintf_r+0x17c>
 80040f0:	b1b0      	cbz	r0, 8004120 <_svfiprintf_r+0x110>
 80040f2:	9207      	str	r2, [sp, #28]
 80040f4:	e014      	b.n	8004120 <_svfiprintf_r+0x110>
 80040f6:	eba0 0308 	sub.w	r3, r0, r8
 80040fa:	fa09 f303 	lsl.w	r3, r9, r3
 80040fe:	4313      	orrs	r3, r2
 8004100:	9304      	str	r3, [sp, #16]
 8004102:	46a2      	mov	sl, r4
 8004104:	e7d2      	b.n	80040ac <_svfiprintf_r+0x9c>
 8004106:	9b03      	ldr	r3, [sp, #12]
 8004108:	1d19      	adds	r1, r3, #4
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	9103      	str	r1, [sp, #12]
 800410e:	2b00      	cmp	r3, #0
 8004110:	bfbb      	ittet	lt
 8004112:	425b      	neglt	r3, r3
 8004114:	f042 0202 	orrlt.w	r2, r2, #2
 8004118:	9307      	strge	r3, [sp, #28]
 800411a:	9307      	strlt	r3, [sp, #28]
 800411c:	bfb8      	it	lt
 800411e:	9204      	strlt	r2, [sp, #16]
 8004120:	7823      	ldrb	r3, [r4, #0]
 8004122:	2b2e      	cmp	r3, #46	; 0x2e
 8004124:	d10c      	bne.n	8004140 <_svfiprintf_r+0x130>
 8004126:	7863      	ldrb	r3, [r4, #1]
 8004128:	2b2a      	cmp	r3, #42	; 0x2a
 800412a:	d134      	bne.n	8004196 <_svfiprintf_r+0x186>
 800412c:	9b03      	ldr	r3, [sp, #12]
 800412e:	1d1a      	adds	r2, r3, #4
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	9203      	str	r2, [sp, #12]
 8004134:	2b00      	cmp	r3, #0
 8004136:	bfb8      	it	lt
 8004138:	f04f 33ff 	movlt.w	r3, #4294967295
 800413c:	3402      	adds	r4, #2
 800413e:	9305      	str	r3, [sp, #20]
 8004140:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004208 <_svfiprintf_r+0x1f8>
 8004144:	7821      	ldrb	r1, [r4, #0]
 8004146:	2203      	movs	r2, #3
 8004148:	4650      	mov	r0, sl
 800414a:	f7fc f849 	bl	80001e0 <memchr>
 800414e:	b138      	cbz	r0, 8004160 <_svfiprintf_r+0x150>
 8004150:	9b04      	ldr	r3, [sp, #16]
 8004152:	eba0 000a 	sub.w	r0, r0, sl
 8004156:	2240      	movs	r2, #64	; 0x40
 8004158:	4082      	lsls	r2, r0
 800415a:	4313      	orrs	r3, r2
 800415c:	3401      	adds	r4, #1
 800415e:	9304      	str	r3, [sp, #16]
 8004160:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004164:	4825      	ldr	r0, [pc, #148]	; (80041fc <_svfiprintf_r+0x1ec>)
 8004166:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800416a:	2206      	movs	r2, #6
 800416c:	f7fc f838 	bl	80001e0 <memchr>
 8004170:	2800      	cmp	r0, #0
 8004172:	d038      	beq.n	80041e6 <_svfiprintf_r+0x1d6>
 8004174:	4b22      	ldr	r3, [pc, #136]	; (8004200 <_svfiprintf_r+0x1f0>)
 8004176:	bb1b      	cbnz	r3, 80041c0 <_svfiprintf_r+0x1b0>
 8004178:	9b03      	ldr	r3, [sp, #12]
 800417a:	3307      	adds	r3, #7
 800417c:	f023 0307 	bic.w	r3, r3, #7
 8004180:	3308      	adds	r3, #8
 8004182:	9303      	str	r3, [sp, #12]
 8004184:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004186:	4433      	add	r3, r6
 8004188:	9309      	str	r3, [sp, #36]	; 0x24
 800418a:	e768      	b.n	800405e <_svfiprintf_r+0x4e>
 800418c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004190:	460c      	mov	r4, r1
 8004192:	2001      	movs	r0, #1
 8004194:	e7a6      	b.n	80040e4 <_svfiprintf_r+0xd4>
 8004196:	2300      	movs	r3, #0
 8004198:	3401      	adds	r4, #1
 800419a:	9305      	str	r3, [sp, #20]
 800419c:	4619      	mov	r1, r3
 800419e:	f04f 0c0a 	mov.w	ip, #10
 80041a2:	4620      	mov	r0, r4
 80041a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041a8:	3a30      	subs	r2, #48	; 0x30
 80041aa:	2a09      	cmp	r2, #9
 80041ac:	d903      	bls.n	80041b6 <_svfiprintf_r+0x1a6>
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d0c6      	beq.n	8004140 <_svfiprintf_r+0x130>
 80041b2:	9105      	str	r1, [sp, #20]
 80041b4:	e7c4      	b.n	8004140 <_svfiprintf_r+0x130>
 80041b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80041ba:	4604      	mov	r4, r0
 80041bc:	2301      	movs	r3, #1
 80041be:	e7f0      	b.n	80041a2 <_svfiprintf_r+0x192>
 80041c0:	ab03      	add	r3, sp, #12
 80041c2:	9300      	str	r3, [sp, #0]
 80041c4:	462a      	mov	r2, r5
 80041c6:	4b0f      	ldr	r3, [pc, #60]	; (8004204 <_svfiprintf_r+0x1f4>)
 80041c8:	a904      	add	r1, sp, #16
 80041ca:	4638      	mov	r0, r7
 80041cc:	f3af 8000 	nop.w
 80041d0:	1c42      	adds	r2, r0, #1
 80041d2:	4606      	mov	r6, r0
 80041d4:	d1d6      	bne.n	8004184 <_svfiprintf_r+0x174>
 80041d6:	89ab      	ldrh	r3, [r5, #12]
 80041d8:	065b      	lsls	r3, r3, #25
 80041da:	f53f af2d 	bmi.w	8004038 <_svfiprintf_r+0x28>
 80041de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80041e0:	b01d      	add	sp, #116	; 0x74
 80041e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041e6:	ab03      	add	r3, sp, #12
 80041e8:	9300      	str	r3, [sp, #0]
 80041ea:	462a      	mov	r2, r5
 80041ec:	4b05      	ldr	r3, [pc, #20]	; (8004204 <_svfiprintf_r+0x1f4>)
 80041ee:	a904      	add	r1, sp, #16
 80041f0:	4638      	mov	r0, r7
 80041f2:	f000 f9bd 	bl	8004570 <_printf_i>
 80041f6:	e7eb      	b.n	80041d0 <_svfiprintf_r+0x1c0>
 80041f8:	08004bb0 	.word	0x08004bb0
 80041fc:	08004bba 	.word	0x08004bba
 8004200:	00000000 	.word	0x00000000
 8004204:	08003f5d 	.word	0x08003f5d
 8004208:	08004bb6 	.word	0x08004bb6

0800420c <__sfputc_r>:
 800420c:	6893      	ldr	r3, [r2, #8]
 800420e:	3b01      	subs	r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	b410      	push	{r4}
 8004214:	6093      	str	r3, [r2, #8]
 8004216:	da08      	bge.n	800422a <__sfputc_r+0x1e>
 8004218:	6994      	ldr	r4, [r2, #24]
 800421a:	42a3      	cmp	r3, r4
 800421c:	db01      	blt.n	8004222 <__sfputc_r+0x16>
 800421e:	290a      	cmp	r1, #10
 8004220:	d103      	bne.n	800422a <__sfputc_r+0x1e>
 8004222:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004226:	f7ff bc90 	b.w	8003b4a <__swbuf_r>
 800422a:	6813      	ldr	r3, [r2, #0]
 800422c:	1c58      	adds	r0, r3, #1
 800422e:	6010      	str	r0, [r2, #0]
 8004230:	7019      	strb	r1, [r3, #0]
 8004232:	4608      	mov	r0, r1
 8004234:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004238:	4770      	bx	lr

0800423a <__sfputs_r>:
 800423a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800423c:	4606      	mov	r6, r0
 800423e:	460f      	mov	r7, r1
 8004240:	4614      	mov	r4, r2
 8004242:	18d5      	adds	r5, r2, r3
 8004244:	42ac      	cmp	r4, r5
 8004246:	d101      	bne.n	800424c <__sfputs_r+0x12>
 8004248:	2000      	movs	r0, #0
 800424a:	e007      	b.n	800425c <__sfputs_r+0x22>
 800424c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004250:	463a      	mov	r2, r7
 8004252:	4630      	mov	r0, r6
 8004254:	f7ff ffda 	bl	800420c <__sfputc_r>
 8004258:	1c43      	adds	r3, r0, #1
 800425a:	d1f3      	bne.n	8004244 <__sfputs_r+0xa>
 800425c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004260 <_vfiprintf_r>:
 8004260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004264:	460d      	mov	r5, r1
 8004266:	b09d      	sub	sp, #116	; 0x74
 8004268:	4614      	mov	r4, r2
 800426a:	4698      	mov	r8, r3
 800426c:	4606      	mov	r6, r0
 800426e:	b118      	cbz	r0, 8004278 <_vfiprintf_r+0x18>
 8004270:	6a03      	ldr	r3, [r0, #32]
 8004272:	b90b      	cbnz	r3, 8004278 <_vfiprintf_r+0x18>
 8004274:	f7ff fb62 	bl	800393c <__sinit>
 8004278:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800427a:	07d9      	lsls	r1, r3, #31
 800427c:	d405      	bmi.n	800428a <_vfiprintf_r+0x2a>
 800427e:	89ab      	ldrh	r3, [r5, #12]
 8004280:	059a      	lsls	r2, r3, #22
 8004282:	d402      	bmi.n	800428a <_vfiprintf_r+0x2a>
 8004284:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004286:	f7ff fd6e 	bl	8003d66 <__retarget_lock_acquire_recursive>
 800428a:	89ab      	ldrh	r3, [r5, #12]
 800428c:	071b      	lsls	r3, r3, #28
 800428e:	d501      	bpl.n	8004294 <_vfiprintf_r+0x34>
 8004290:	692b      	ldr	r3, [r5, #16]
 8004292:	b99b      	cbnz	r3, 80042bc <_vfiprintf_r+0x5c>
 8004294:	4629      	mov	r1, r5
 8004296:	4630      	mov	r0, r6
 8004298:	f7ff fc94 	bl	8003bc4 <__swsetup_r>
 800429c:	b170      	cbz	r0, 80042bc <_vfiprintf_r+0x5c>
 800429e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80042a0:	07dc      	lsls	r4, r3, #31
 80042a2:	d504      	bpl.n	80042ae <_vfiprintf_r+0x4e>
 80042a4:	f04f 30ff 	mov.w	r0, #4294967295
 80042a8:	b01d      	add	sp, #116	; 0x74
 80042aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042ae:	89ab      	ldrh	r3, [r5, #12]
 80042b0:	0598      	lsls	r0, r3, #22
 80042b2:	d4f7      	bmi.n	80042a4 <_vfiprintf_r+0x44>
 80042b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80042b6:	f7ff fd57 	bl	8003d68 <__retarget_lock_release_recursive>
 80042ba:	e7f3      	b.n	80042a4 <_vfiprintf_r+0x44>
 80042bc:	2300      	movs	r3, #0
 80042be:	9309      	str	r3, [sp, #36]	; 0x24
 80042c0:	2320      	movs	r3, #32
 80042c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80042ca:	2330      	movs	r3, #48	; 0x30
 80042cc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004480 <_vfiprintf_r+0x220>
 80042d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80042d4:	f04f 0901 	mov.w	r9, #1
 80042d8:	4623      	mov	r3, r4
 80042da:	469a      	mov	sl, r3
 80042dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042e0:	b10a      	cbz	r2, 80042e6 <_vfiprintf_r+0x86>
 80042e2:	2a25      	cmp	r2, #37	; 0x25
 80042e4:	d1f9      	bne.n	80042da <_vfiprintf_r+0x7a>
 80042e6:	ebba 0b04 	subs.w	fp, sl, r4
 80042ea:	d00b      	beq.n	8004304 <_vfiprintf_r+0xa4>
 80042ec:	465b      	mov	r3, fp
 80042ee:	4622      	mov	r2, r4
 80042f0:	4629      	mov	r1, r5
 80042f2:	4630      	mov	r0, r6
 80042f4:	f7ff ffa1 	bl	800423a <__sfputs_r>
 80042f8:	3001      	adds	r0, #1
 80042fa:	f000 80a9 	beq.w	8004450 <_vfiprintf_r+0x1f0>
 80042fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004300:	445a      	add	r2, fp
 8004302:	9209      	str	r2, [sp, #36]	; 0x24
 8004304:	f89a 3000 	ldrb.w	r3, [sl]
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 80a1 	beq.w	8004450 <_vfiprintf_r+0x1f0>
 800430e:	2300      	movs	r3, #0
 8004310:	f04f 32ff 	mov.w	r2, #4294967295
 8004314:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004318:	f10a 0a01 	add.w	sl, sl, #1
 800431c:	9304      	str	r3, [sp, #16]
 800431e:	9307      	str	r3, [sp, #28]
 8004320:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004324:	931a      	str	r3, [sp, #104]	; 0x68
 8004326:	4654      	mov	r4, sl
 8004328:	2205      	movs	r2, #5
 800432a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800432e:	4854      	ldr	r0, [pc, #336]	; (8004480 <_vfiprintf_r+0x220>)
 8004330:	f7fb ff56 	bl	80001e0 <memchr>
 8004334:	9a04      	ldr	r2, [sp, #16]
 8004336:	b9d8      	cbnz	r0, 8004370 <_vfiprintf_r+0x110>
 8004338:	06d1      	lsls	r1, r2, #27
 800433a:	bf44      	itt	mi
 800433c:	2320      	movmi	r3, #32
 800433e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004342:	0713      	lsls	r3, r2, #28
 8004344:	bf44      	itt	mi
 8004346:	232b      	movmi	r3, #43	; 0x2b
 8004348:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800434c:	f89a 3000 	ldrb.w	r3, [sl]
 8004350:	2b2a      	cmp	r3, #42	; 0x2a
 8004352:	d015      	beq.n	8004380 <_vfiprintf_r+0x120>
 8004354:	9a07      	ldr	r2, [sp, #28]
 8004356:	4654      	mov	r4, sl
 8004358:	2000      	movs	r0, #0
 800435a:	f04f 0c0a 	mov.w	ip, #10
 800435e:	4621      	mov	r1, r4
 8004360:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004364:	3b30      	subs	r3, #48	; 0x30
 8004366:	2b09      	cmp	r3, #9
 8004368:	d94d      	bls.n	8004406 <_vfiprintf_r+0x1a6>
 800436a:	b1b0      	cbz	r0, 800439a <_vfiprintf_r+0x13a>
 800436c:	9207      	str	r2, [sp, #28]
 800436e:	e014      	b.n	800439a <_vfiprintf_r+0x13a>
 8004370:	eba0 0308 	sub.w	r3, r0, r8
 8004374:	fa09 f303 	lsl.w	r3, r9, r3
 8004378:	4313      	orrs	r3, r2
 800437a:	9304      	str	r3, [sp, #16]
 800437c:	46a2      	mov	sl, r4
 800437e:	e7d2      	b.n	8004326 <_vfiprintf_r+0xc6>
 8004380:	9b03      	ldr	r3, [sp, #12]
 8004382:	1d19      	adds	r1, r3, #4
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	9103      	str	r1, [sp, #12]
 8004388:	2b00      	cmp	r3, #0
 800438a:	bfbb      	ittet	lt
 800438c:	425b      	neglt	r3, r3
 800438e:	f042 0202 	orrlt.w	r2, r2, #2
 8004392:	9307      	strge	r3, [sp, #28]
 8004394:	9307      	strlt	r3, [sp, #28]
 8004396:	bfb8      	it	lt
 8004398:	9204      	strlt	r2, [sp, #16]
 800439a:	7823      	ldrb	r3, [r4, #0]
 800439c:	2b2e      	cmp	r3, #46	; 0x2e
 800439e:	d10c      	bne.n	80043ba <_vfiprintf_r+0x15a>
 80043a0:	7863      	ldrb	r3, [r4, #1]
 80043a2:	2b2a      	cmp	r3, #42	; 0x2a
 80043a4:	d134      	bne.n	8004410 <_vfiprintf_r+0x1b0>
 80043a6:	9b03      	ldr	r3, [sp, #12]
 80043a8:	1d1a      	adds	r2, r3, #4
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	9203      	str	r2, [sp, #12]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	bfb8      	it	lt
 80043b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80043b6:	3402      	adds	r4, #2
 80043b8:	9305      	str	r3, [sp, #20]
 80043ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004490 <_vfiprintf_r+0x230>
 80043be:	7821      	ldrb	r1, [r4, #0]
 80043c0:	2203      	movs	r2, #3
 80043c2:	4650      	mov	r0, sl
 80043c4:	f7fb ff0c 	bl	80001e0 <memchr>
 80043c8:	b138      	cbz	r0, 80043da <_vfiprintf_r+0x17a>
 80043ca:	9b04      	ldr	r3, [sp, #16]
 80043cc:	eba0 000a 	sub.w	r0, r0, sl
 80043d0:	2240      	movs	r2, #64	; 0x40
 80043d2:	4082      	lsls	r2, r0
 80043d4:	4313      	orrs	r3, r2
 80043d6:	3401      	adds	r4, #1
 80043d8:	9304      	str	r3, [sp, #16]
 80043da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043de:	4829      	ldr	r0, [pc, #164]	; (8004484 <_vfiprintf_r+0x224>)
 80043e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80043e4:	2206      	movs	r2, #6
 80043e6:	f7fb fefb 	bl	80001e0 <memchr>
 80043ea:	2800      	cmp	r0, #0
 80043ec:	d03f      	beq.n	800446e <_vfiprintf_r+0x20e>
 80043ee:	4b26      	ldr	r3, [pc, #152]	; (8004488 <_vfiprintf_r+0x228>)
 80043f0:	bb1b      	cbnz	r3, 800443a <_vfiprintf_r+0x1da>
 80043f2:	9b03      	ldr	r3, [sp, #12]
 80043f4:	3307      	adds	r3, #7
 80043f6:	f023 0307 	bic.w	r3, r3, #7
 80043fa:	3308      	adds	r3, #8
 80043fc:	9303      	str	r3, [sp, #12]
 80043fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004400:	443b      	add	r3, r7
 8004402:	9309      	str	r3, [sp, #36]	; 0x24
 8004404:	e768      	b.n	80042d8 <_vfiprintf_r+0x78>
 8004406:	fb0c 3202 	mla	r2, ip, r2, r3
 800440a:	460c      	mov	r4, r1
 800440c:	2001      	movs	r0, #1
 800440e:	e7a6      	b.n	800435e <_vfiprintf_r+0xfe>
 8004410:	2300      	movs	r3, #0
 8004412:	3401      	adds	r4, #1
 8004414:	9305      	str	r3, [sp, #20]
 8004416:	4619      	mov	r1, r3
 8004418:	f04f 0c0a 	mov.w	ip, #10
 800441c:	4620      	mov	r0, r4
 800441e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004422:	3a30      	subs	r2, #48	; 0x30
 8004424:	2a09      	cmp	r2, #9
 8004426:	d903      	bls.n	8004430 <_vfiprintf_r+0x1d0>
 8004428:	2b00      	cmp	r3, #0
 800442a:	d0c6      	beq.n	80043ba <_vfiprintf_r+0x15a>
 800442c:	9105      	str	r1, [sp, #20]
 800442e:	e7c4      	b.n	80043ba <_vfiprintf_r+0x15a>
 8004430:	fb0c 2101 	mla	r1, ip, r1, r2
 8004434:	4604      	mov	r4, r0
 8004436:	2301      	movs	r3, #1
 8004438:	e7f0      	b.n	800441c <_vfiprintf_r+0x1bc>
 800443a:	ab03      	add	r3, sp, #12
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	462a      	mov	r2, r5
 8004440:	4b12      	ldr	r3, [pc, #72]	; (800448c <_vfiprintf_r+0x22c>)
 8004442:	a904      	add	r1, sp, #16
 8004444:	4630      	mov	r0, r6
 8004446:	f3af 8000 	nop.w
 800444a:	4607      	mov	r7, r0
 800444c:	1c78      	adds	r0, r7, #1
 800444e:	d1d6      	bne.n	80043fe <_vfiprintf_r+0x19e>
 8004450:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004452:	07d9      	lsls	r1, r3, #31
 8004454:	d405      	bmi.n	8004462 <_vfiprintf_r+0x202>
 8004456:	89ab      	ldrh	r3, [r5, #12]
 8004458:	059a      	lsls	r2, r3, #22
 800445a:	d402      	bmi.n	8004462 <_vfiprintf_r+0x202>
 800445c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800445e:	f7ff fc83 	bl	8003d68 <__retarget_lock_release_recursive>
 8004462:	89ab      	ldrh	r3, [r5, #12]
 8004464:	065b      	lsls	r3, r3, #25
 8004466:	f53f af1d 	bmi.w	80042a4 <_vfiprintf_r+0x44>
 800446a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800446c:	e71c      	b.n	80042a8 <_vfiprintf_r+0x48>
 800446e:	ab03      	add	r3, sp, #12
 8004470:	9300      	str	r3, [sp, #0]
 8004472:	462a      	mov	r2, r5
 8004474:	4b05      	ldr	r3, [pc, #20]	; (800448c <_vfiprintf_r+0x22c>)
 8004476:	a904      	add	r1, sp, #16
 8004478:	4630      	mov	r0, r6
 800447a:	f000 f879 	bl	8004570 <_printf_i>
 800447e:	e7e4      	b.n	800444a <_vfiprintf_r+0x1ea>
 8004480:	08004bb0 	.word	0x08004bb0
 8004484:	08004bba 	.word	0x08004bba
 8004488:	00000000 	.word	0x00000000
 800448c:	0800423b 	.word	0x0800423b
 8004490:	08004bb6 	.word	0x08004bb6

08004494 <_printf_common>:
 8004494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004498:	4616      	mov	r6, r2
 800449a:	4699      	mov	r9, r3
 800449c:	688a      	ldr	r2, [r1, #8]
 800449e:	690b      	ldr	r3, [r1, #16]
 80044a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044a4:	4293      	cmp	r3, r2
 80044a6:	bfb8      	it	lt
 80044a8:	4613      	movlt	r3, r2
 80044aa:	6033      	str	r3, [r6, #0]
 80044ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044b0:	4607      	mov	r7, r0
 80044b2:	460c      	mov	r4, r1
 80044b4:	b10a      	cbz	r2, 80044ba <_printf_common+0x26>
 80044b6:	3301      	adds	r3, #1
 80044b8:	6033      	str	r3, [r6, #0]
 80044ba:	6823      	ldr	r3, [r4, #0]
 80044bc:	0699      	lsls	r1, r3, #26
 80044be:	bf42      	ittt	mi
 80044c0:	6833      	ldrmi	r3, [r6, #0]
 80044c2:	3302      	addmi	r3, #2
 80044c4:	6033      	strmi	r3, [r6, #0]
 80044c6:	6825      	ldr	r5, [r4, #0]
 80044c8:	f015 0506 	ands.w	r5, r5, #6
 80044cc:	d106      	bne.n	80044dc <_printf_common+0x48>
 80044ce:	f104 0a19 	add.w	sl, r4, #25
 80044d2:	68e3      	ldr	r3, [r4, #12]
 80044d4:	6832      	ldr	r2, [r6, #0]
 80044d6:	1a9b      	subs	r3, r3, r2
 80044d8:	42ab      	cmp	r3, r5
 80044da:	dc26      	bgt.n	800452a <_printf_common+0x96>
 80044dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044e0:	1e13      	subs	r3, r2, #0
 80044e2:	6822      	ldr	r2, [r4, #0]
 80044e4:	bf18      	it	ne
 80044e6:	2301      	movne	r3, #1
 80044e8:	0692      	lsls	r2, r2, #26
 80044ea:	d42b      	bmi.n	8004544 <_printf_common+0xb0>
 80044ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044f0:	4649      	mov	r1, r9
 80044f2:	4638      	mov	r0, r7
 80044f4:	47c0      	blx	r8
 80044f6:	3001      	adds	r0, #1
 80044f8:	d01e      	beq.n	8004538 <_printf_common+0xa4>
 80044fa:	6823      	ldr	r3, [r4, #0]
 80044fc:	6922      	ldr	r2, [r4, #16]
 80044fe:	f003 0306 	and.w	r3, r3, #6
 8004502:	2b04      	cmp	r3, #4
 8004504:	bf02      	ittt	eq
 8004506:	68e5      	ldreq	r5, [r4, #12]
 8004508:	6833      	ldreq	r3, [r6, #0]
 800450a:	1aed      	subeq	r5, r5, r3
 800450c:	68a3      	ldr	r3, [r4, #8]
 800450e:	bf0c      	ite	eq
 8004510:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004514:	2500      	movne	r5, #0
 8004516:	4293      	cmp	r3, r2
 8004518:	bfc4      	itt	gt
 800451a:	1a9b      	subgt	r3, r3, r2
 800451c:	18ed      	addgt	r5, r5, r3
 800451e:	2600      	movs	r6, #0
 8004520:	341a      	adds	r4, #26
 8004522:	42b5      	cmp	r5, r6
 8004524:	d11a      	bne.n	800455c <_printf_common+0xc8>
 8004526:	2000      	movs	r0, #0
 8004528:	e008      	b.n	800453c <_printf_common+0xa8>
 800452a:	2301      	movs	r3, #1
 800452c:	4652      	mov	r2, sl
 800452e:	4649      	mov	r1, r9
 8004530:	4638      	mov	r0, r7
 8004532:	47c0      	blx	r8
 8004534:	3001      	adds	r0, #1
 8004536:	d103      	bne.n	8004540 <_printf_common+0xac>
 8004538:	f04f 30ff 	mov.w	r0, #4294967295
 800453c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004540:	3501      	adds	r5, #1
 8004542:	e7c6      	b.n	80044d2 <_printf_common+0x3e>
 8004544:	18e1      	adds	r1, r4, r3
 8004546:	1c5a      	adds	r2, r3, #1
 8004548:	2030      	movs	r0, #48	; 0x30
 800454a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800454e:	4422      	add	r2, r4
 8004550:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004554:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004558:	3302      	adds	r3, #2
 800455a:	e7c7      	b.n	80044ec <_printf_common+0x58>
 800455c:	2301      	movs	r3, #1
 800455e:	4622      	mov	r2, r4
 8004560:	4649      	mov	r1, r9
 8004562:	4638      	mov	r0, r7
 8004564:	47c0      	blx	r8
 8004566:	3001      	adds	r0, #1
 8004568:	d0e6      	beq.n	8004538 <_printf_common+0xa4>
 800456a:	3601      	adds	r6, #1
 800456c:	e7d9      	b.n	8004522 <_printf_common+0x8e>
	...

08004570 <_printf_i>:
 8004570:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004574:	7e0f      	ldrb	r7, [r1, #24]
 8004576:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004578:	2f78      	cmp	r7, #120	; 0x78
 800457a:	4691      	mov	r9, r2
 800457c:	4680      	mov	r8, r0
 800457e:	460c      	mov	r4, r1
 8004580:	469a      	mov	sl, r3
 8004582:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004586:	d807      	bhi.n	8004598 <_printf_i+0x28>
 8004588:	2f62      	cmp	r7, #98	; 0x62
 800458a:	d80a      	bhi.n	80045a2 <_printf_i+0x32>
 800458c:	2f00      	cmp	r7, #0
 800458e:	f000 80d4 	beq.w	800473a <_printf_i+0x1ca>
 8004592:	2f58      	cmp	r7, #88	; 0x58
 8004594:	f000 80c0 	beq.w	8004718 <_printf_i+0x1a8>
 8004598:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800459c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80045a0:	e03a      	b.n	8004618 <_printf_i+0xa8>
 80045a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80045a6:	2b15      	cmp	r3, #21
 80045a8:	d8f6      	bhi.n	8004598 <_printf_i+0x28>
 80045aa:	a101      	add	r1, pc, #4	; (adr r1, 80045b0 <_printf_i+0x40>)
 80045ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045b0:	08004609 	.word	0x08004609
 80045b4:	0800461d 	.word	0x0800461d
 80045b8:	08004599 	.word	0x08004599
 80045bc:	08004599 	.word	0x08004599
 80045c0:	08004599 	.word	0x08004599
 80045c4:	08004599 	.word	0x08004599
 80045c8:	0800461d 	.word	0x0800461d
 80045cc:	08004599 	.word	0x08004599
 80045d0:	08004599 	.word	0x08004599
 80045d4:	08004599 	.word	0x08004599
 80045d8:	08004599 	.word	0x08004599
 80045dc:	08004721 	.word	0x08004721
 80045e0:	08004649 	.word	0x08004649
 80045e4:	080046db 	.word	0x080046db
 80045e8:	08004599 	.word	0x08004599
 80045ec:	08004599 	.word	0x08004599
 80045f0:	08004743 	.word	0x08004743
 80045f4:	08004599 	.word	0x08004599
 80045f8:	08004649 	.word	0x08004649
 80045fc:	08004599 	.word	0x08004599
 8004600:	08004599 	.word	0x08004599
 8004604:	080046e3 	.word	0x080046e3
 8004608:	682b      	ldr	r3, [r5, #0]
 800460a:	1d1a      	adds	r2, r3, #4
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	602a      	str	r2, [r5, #0]
 8004610:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004614:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004618:	2301      	movs	r3, #1
 800461a:	e09f      	b.n	800475c <_printf_i+0x1ec>
 800461c:	6820      	ldr	r0, [r4, #0]
 800461e:	682b      	ldr	r3, [r5, #0]
 8004620:	0607      	lsls	r7, r0, #24
 8004622:	f103 0104 	add.w	r1, r3, #4
 8004626:	6029      	str	r1, [r5, #0]
 8004628:	d501      	bpl.n	800462e <_printf_i+0xbe>
 800462a:	681e      	ldr	r6, [r3, #0]
 800462c:	e003      	b.n	8004636 <_printf_i+0xc6>
 800462e:	0646      	lsls	r6, r0, #25
 8004630:	d5fb      	bpl.n	800462a <_printf_i+0xba>
 8004632:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004636:	2e00      	cmp	r6, #0
 8004638:	da03      	bge.n	8004642 <_printf_i+0xd2>
 800463a:	232d      	movs	r3, #45	; 0x2d
 800463c:	4276      	negs	r6, r6
 800463e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004642:	485a      	ldr	r0, [pc, #360]	; (80047ac <_printf_i+0x23c>)
 8004644:	230a      	movs	r3, #10
 8004646:	e012      	b.n	800466e <_printf_i+0xfe>
 8004648:	682b      	ldr	r3, [r5, #0]
 800464a:	6820      	ldr	r0, [r4, #0]
 800464c:	1d19      	adds	r1, r3, #4
 800464e:	6029      	str	r1, [r5, #0]
 8004650:	0605      	lsls	r5, r0, #24
 8004652:	d501      	bpl.n	8004658 <_printf_i+0xe8>
 8004654:	681e      	ldr	r6, [r3, #0]
 8004656:	e002      	b.n	800465e <_printf_i+0xee>
 8004658:	0641      	lsls	r1, r0, #25
 800465a:	d5fb      	bpl.n	8004654 <_printf_i+0xe4>
 800465c:	881e      	ldrh	r6, [r3, #0]
 800465e:	4853      	ldr	r0, [pc, #332]	; (80047ac <_printf_i+0x23c>)
 8004660:	2f6f      	cmp	r7, #111	; 0x6f
 8004662:	bf0c      	ite	eq
 8004664:	2308      	moveq	r3, #8
 8004666:	230a      	movne	r3, #10
 8004668:	2100      	movs	r1, #0
 800466a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800466e:	6865      	ldr	r5, [r4, #4]
 8004670:	60a5      	str	r5, [r4, #8]
 8004672:	2d00      	cmp	r5, #0
 8004674:	bfa2      	ittt	ge
 8004676:	6821      	ldrge	r1, [r4, #0]
 8004678:	f021 0104 	bicge.w	r1, r1, #4
 800467c:	6021      	strge	r1, [r4, #0]
 800467e:	b90e      	cbnz	r6, 8004684 <_printf_i+0x114>
 8004680:	2d00      	cmp	r5, #0
 8004682:	d04b      	beq.n	800471c <_printf_i+0x1ac>
 8004684:	4615      	mov	r5, r2
 8004686:	fbb6 f1f3 	udiv	r1, r6, r3
 800468a:	fb03 6711 	mls	r7, r3, r1, r6
 800468e:	5dc7      	ldrb	r7, [r0, r7]
 8004690:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004694:	4637      	mov	r7, r6
 8004696:	42bb      	cmp	r3, r7
 8004698:	460e      	mov	r6, r1
 800469a:	d9f4      	bls.n	8004686 <_printf_i+0x116>
 800469c:	2b08      	cmp	r3, #8
 800469e:	d10b      	bne.n	80046b8 <_printf_i+0x148>
 80046a0:	6823      	ldr	r3, [r4, #0]
 80046a2:	07de      	lsls	r6, r3, #31
 80046a4:	d508      	bpl.n	80046b8 <_printf_i+0x148>
 80046a6:	6923      	ldr	r3, [r4, #16]
 80046a8:	6861      	ldr	r1, [r4, #4]
 80046aa:	4299      	cmp	r1, r3
 80046ac:	bfde      	ittt	le
 80046ae:	2330      	movle	r3, #48	; 0x30
 80046b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80046b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80046b8:	1b52      	subs	r2, r2, r5
 80046ba:	6122      	str	r2, [r4, #16]
 80046bc:	f8cd a000 	str.w	sl, [sp]
 80046c0:	464b      	mov	r3, r9
 80046c2:	aa03      	add	r2, sp, #12
 80046c4:	4621      	mov	r1, r4
 80046c6:	4640      	mov	r0, r8
 80046c8:	f7ff fee4 	bl	8004494 <_printf_common>
 80046cc:	3001      	adds	r0, #1
 80046ce:	d14a      	bne.n	8004766 <_printf_i+0x1f6>
 80046d0:	f04f 30ff 	mov.w	r0, #4294967295
 80046d4:	b004      	add	sp, #16
 80046d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046da:	6823      	ldr	r3, [r4, #0]
 80046dc:	f043 0320 	orr.w	r3, r3, #32
 80046e0:	6023      	str	r3, [r4, #0]
 80046e2:	4833      	ldr	r0, [pc, #204]	; (80047b0 <_printf_i+0x240>)
 80046e4:	2778      	movs	r7, #120	; 0x78
 80046e6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80046ea:	6823      	ldr	r3, [r4, #0]
 80046ec:	6829      	ldr	r1, [r5, #0]
 80046ee:	061f      	lsls	r7, r3, #24
 80046f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80046f4:	d402      	bmi.n	80046fc <_printf_i+0x18c>
 80046f6:	065f      	lsls	r7, r3, #25
 80046f8:	bf48      	it	mi
 80046fa:	b2b6      	uxthmi	r6, r6
 80046fc:	07df      	lsls	r7, r3, #31
 80046fe:	bf48      	it	mi
 8004700:	f043 0320 	orrmi.w	r3, r3, #32
 8004704:	6029      	str	r1, [r5, #0]
 8004706:	bf48      	it	mi
 8004708:	6023      	strmi	r3, [r4, #0]
 800470a:	b91e      	cbnz	r6, 8004714 <_printf_i+0x1a4>
 800470c:	6823      	ldr	r3, [r4, #0]
 800470e:	f023 0320 	bic.w	r3, r3, #32
 8004712:	6023      	str	r3, [r4, #0]
 8004714:	2310      	movs	r3, #16
 8004716:	e7a7      	b.n	8004668 <_printf_i+0xf8>
 8004718:	4824      	ldr	r0, [pc, #144]	; (80047ac <_printf_i+0x23c>)
 800471a:	e7e4      	b.n	80046e6 <_printf_i+0x176>
 800471c:	4615      	mov	r5, r2
 800471e:	e7bd      	b.n	800469c <_printf_i+0x12c>
 8004720:	682b      	ldr	r3, [r5, #0]
 8004722:	6826      	ldr	r6, [r4, #0]
 8004724:	6961      	ldr	r1, [r4, #20]
 8004726:	1d18      	adds	r0, r3, #4
 8004728:	6028      	str	r0, [r5, #0]
 800472a:	0635      	lsls	r5, r6, #24
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	d501      	bpl.n	8004734 <_printf_i+0x1c4>
 8004730:	6019      	str	r1, [r3, #0]
 8004732:	e002      	b.n	800473a <_printf_i+0x1ca>
 8004734:	0670      	lsls	r0, r6, #25
 8004736:	d5fb      	bpl.n	8004730 <_printf_i+0x1c0>
 8004738:	8019      	strh	r1, [r3, #0]
 800473a:	2300      	movs	r3, #0
 800473c:	6123      	str	r3, [r4, #16]
 800473e:	4615      	mov	r5, r2
 8004740:	e7bc      	b.n	80046bc <_printf_i+0x14c>
 8004742:	682b      	ldr	r3, [r5, #0]
 8004744:	1d1a      	adds	r2, r3, #4
 8004746:	602a      	str	r2, [r5, #0]
 8004748:	681d      	ldr	r5, [r3, #0]
 800474a:	6862      	ldr	r2, [r4, #4]
 800474c:	2100      	movs	r1, #0
 800474e:	4628      	mov	r0, r5
 8004750:	f7fb fd46 	bl	80001e0 <memchr>
 8004754:	b108      	cbz	r0, 800475a <_printf_i+0x1ea>
 8004756:	1b40      	subs	r0, r0, r5
 8004758:	6060      	str	r0, [r4, #4]
 800475a:	6863      	ldr	r3, [r4, #4]
 800475c:	6123      	str	r3, [r4, #16]
 800475e:	2300      	movs	r3, #0
 8004760:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004764:	e7aa      	b.n	80046bc <_printf_i+0x14c>
 8004766:	6923      	ldr	r3, [r4, #16]
 8004768:	462a      	mov	r2, r5
 800476a:	4649      	mov	r1, r9
 800476c:	4640      	mov	r0, r8
 800476e:	47d0      	blx	sl
 8004770:	3001      	adds	r0, #1
 8004772:	d0ad      	beq.n	80046d0 <_printf_i+0x160>
 8004774:	6823      	ldr	r3, [r4, #0]
 8004776:	079b      	lsls	r3, r3, #30
 8004778:	d413      	bmi.n	80047a2 <_printf_i+0x232>
 800477a:	68e0      	ldr	r0, [r4, #12]
 800477c:	9b03      	ldr	r3, [sp, #12]
 800477e:	4298      	cmp	r0, r3
 8004780:	bfb8      	it	lt
 8004782:	4618      	movlt	r0, r3
 8004784:	e7a6      	b.n	80046d4 <_printf_i+0x164>
 8004786:	2301      	movs	r3, #1
 8004788:	4632      	mov	r2, r6
 800478a:	4649      	mov	r1, r9
 800478c:	4640      	mov	r0, r8
 800478e:	47d0      	blx	sl
 8004790:	3001      	adds	r0, #1
 8004792:	d09d      	beq.n	80046d0 <_printf_i+0x160>
 8004794:	3501      	adds	r5, #1
 8004796:	68e3      	ldr	r3, [r4, #12]
 8004798:	9903      	ldr	r1, [sp, #12]
 800479a:	1a5b      	subs	r3, r3, r1
 800479c:	42ab      	cmp	r3, r5
 800479e:	dcf2      	bgt.n	8004786 <_printf_i+0x216>
 80047a0:	e7eb      	b.n	800477a <_printf_i+0x20a>
 80047a2:	2500      	movs	r5, #0
 80047a4:	f104 0619 	add.w	r6, r4, #25
 80047a8:	e7f5      	b.n	8004796 <_printf_i+0x226>
 80047aa:	bf00      	nop
 80047ac:	08004bc1 	.word	0x08004bc1
 80047b0:	08004bd2 	.word	0x08004bd2

080047b4 <__sflush_r>:
 80047b4:	898a      	ldrh	r2, [r1, #12]
 80047b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047ba:	4605      	mov	r5, r0
 80047bc:	0710      	lsls	r0, r2, #28
 80047be:	460c      	mov	r4, r1
 80047c0:	d458      	bmi.n	8004874 <__sflush_r+0xc0>
 80047c2:	684b      	ldr	r3, [r1, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	dc05      	bgt.n	80047d4 <__sflush_r+0x20>
 80047c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	dc02      	bgt.n	80047d4 <__sflush_r+0x20>
 80047ce:	2000      	movs	r0, #0
 80047d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80047d6:	2e00      	cmp	r6, #0
 80047d8:	d0f9      	beq.n	80047ce <__sflush_r+0x1a>
 80047da:	2300      	movs	r3, #0
 80047dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80047e0:	682f      	ldr	r7, [r5, #0]
 80047e2:	6a21      	ldr	r1, [r4, #32]
 80047e4:	602b      	str	r3, [r5, #0]
 80047e6:	d032      	beq.n	800484e <__sflush_r+0x9a>
 80047e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80047ea:	89a3      	ldrh	r3, [r4, #12]
 80047ec:	075a      	lsls	r2, r3, #29
 80047ee:	d505      	bpl.n	80047fc <__sflush_r+0x48>
 80047f0:	6863      	ldr	r3, [r4, #4]
 80047f2:	1ac0      	subs	r0, r0, r3
 80047f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80047f6:	b10b      	cbz	r3, 80047fc <__sflush_r+0x48>
 80047f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80047fa:	1ac0      	subs	r0, r0, r3
 80047fc:	2300      	movs	r3, #0
 80047fe:	4602      	mov	r2, r0
 8004800:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004802:	6a21      	ldr	r1, [r4, #32]
 8004804:	4628      	mov	r0, r5
 8004806:	47b0      	blx	r6
 8004808:	1c43      	adds	r3, r0, #1
 800480a:	89a3      	ldrh	r3, [r4, #12]
 800480c:	d106      	bne.n	800481c <__sflush_r+0x68>
 800480e:	6829      	ldr	r1, [r5, #0]
 8004810:	291d      	cmp	r1, #29
 8004812:	d82b      	bhi.n	800486c <__sflush_r+0xb8>
 8004814:	4a29      	ldr	r2, [pc, #164]	; (80048bc <__sflush_r+0x108>)
 8004816:	410a      	asrs	r2, r1
 8004818:	07d6      	lsls	r6, r2, #31
 800481a:	d427      	bmi.n	800486c <__sflush_r+0xb8>
 800481c:	2200      	movs	r2, #0
 800481e:	6062      	str	r2, [r4, #4]
 8004820:	04d9      	lsls	r1, r3, #19
 8004822:	6922      	ldr	r2, [r4, #16]
 8004824:	6022      	str	r2, [r4, #0]
 8004826:	d504      	bpl.n	8004832 <__sflush_r+0x7e>
 8004828:	1c42      	adds	r2, r0, #1
 800482a:	d101      	bne.n	8004830 <__sflush_r+0x7c>
 800482c:	682b      	ldr	r3, [r5, #0]
 800482e:	b903      	cbnz	r3, 8004832 <__sflush_r+0x7e>
 8004830:	6560      	str	r0, [r4, #84]	; 0x54
 8004832:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004834:	602f      	str	r7, [r5, #0]
 8004836:	2900      	cmp	r1, #0
 8004838:	d0c9      	beq.n	80047ce <__sflush_r+0x1a>
 800483a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800483e:	4299      	cmp	r1, r3
 8004840:	d002      	beq.n	8004848 <__sflush_r+0x94>
 8004842:	4628      	mov	r0, r5
 8004844:	f7ff fa92 	bl	8003d6c <_free_r>
 8004848:	2000      	movs	r0, #0
 800484a:	6360      	str	r0, [r4, #52]	; 0x34
 800484c:	e7c0      	b.n	80047d0 <__sflush_r+0x1c>
 800484e:	2301      	movs	r3, #1
 8004850:	4628      	mov	r0, r5
 8004852:	47b0      	blx	r6
 8004854:	1c41      	adds	r1, r0, #1
 8004856:	d1c8      	bne.n	80047ea <__sflush_r+0x36>
 8004858:	682b      	ldr	r3, [r5, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d0c5      	beq.n	80047ea <__sflush_r+0x36>
 800485e:	2b1d      	cmp	r3, #29
 8004860:	d001      	beq.n	8004866 <__sflush_r+0xb2>
 8004862:	2b16      	cmp	r3, #22
 8004864:	d101      	bne.n	800486a <__sflush_r+0xb6>
 8004866:	602f      	str	r7, [r5, #0]
 8004868:	e7b1      	b.n	80047ce <__sflush_r+0x1a>
 800486a:	89a3      	ldrh	r3, [r4, #12]
 800486c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004870:	81a3      	strh	r3, [r4, #12]
 8004872:	e7ad      	b.n	80047d0 <__sflush_r+0x1c>
 8004874:	690f      	ldr	r7, [r1, #16]
 8004876:	2f00      	cmp	r7, #0
 8004878:	d0a9      	beq.n	80047ce <__sflush_r+0x1a>
 800487a:	0793      	lsls	r3, r2, #30
 800487c:	680e      	ldr	r6, [r1, #0]
 800487e:	bf08      	it	eq
 8004880:	694b      	ldreq	r3, [r1, #20]
 8004882:	600f      	str	r7, [r1, #0]
 8004884:	bf18      	it	ne
 8004886:	2300      	movne	r3, #0
 8004888:	eba6 0807 	sub.w	r8, r6, r7
 800488c:	608b      	str	r3, [r1, #8]
 800488e:	f1b8 0f00 	cmp.w	r8, #0
 8004892:	dd9c      	ble.n	80047ce <__sflush_r+0x1a>
 8004894:	6a21      	ldr	r1, [r4, #32]
 8004896:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004898:	4643      	mov	r3, r8
 800489a:	463a      	mov	r2, r7
 800489c:	4628      	mov	r0, r5
 800489e:	47b0      	blx	r6
 80048a0:	2800      	cmp	r0, #0
 80048a2:	dc06      	bgt.n	80048b2 <__sflush_r+0xfe>
 80048a4:	89a3      	ldrh	r3, [r4, #12]
 80048a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048aa:	81a3      	strh	r3, [r4, #12]
 80048ac:	f04f 30ff 	mov.w	r0, #4294967295
 80048b0:	e78e      	b.n	80047d0 <__sflush_r+0x1c>
 80048b2:	4407      	add	r7, r0
 80048b4:	eba8 0800 	sub.w	r8, r8, r0
 80048b8:	e7e9      	b.n	800488e <__sflush_r+0xda>
 80048ba:	bf00      	nop
 80048bc:	dfbffffe 	.word	0xdfbffffe

080048c0 <_fflush_r>:
 80048c0:	b538      	push	{r3, r4, r5, lr}
 80048c2:	690b      	ldr	r3, [r1, #16]
 80048c4:	4605      	mov	r5, r0
 80048c6:	460c      	mov	r4, r1
 80048c8:	b913      	cbnz	r3, 80048d0 <_fflush_r+0x10>
 80048ca:	2500      	movs	r5, #0
 80048cc:	4628      	mov	r0, r5
 80048ce:	bd38      	pop	{r3, r4, r5, pc}
 80048d0:	b118      	cbz	r0, 80048da <_fflush_r+0x1a>
 80048d2:	6a03      	ldr	r3, [r0, #32]
 80048d4:	b90b      	cbnz	r3, 80048da <_fflush_r+0x1a>
 80048d6:	f7ff f831 	bl	800393c <__sinit>
 80048da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d0f3      	beq.n	80048ca <_fflush_r+0xa>
 80048e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80048e4:	07d0      	lsls	r0, r2, #31
 80048e6:	d404      	bmi.n	80048f2 <_fflush_r+0x32>
 80048e8:	0599      	lsls	r1, r3, #22
 80048ea:	d402      	bmi.n	80048f2 <_fflush_r+0x32>
 80048ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80048ee:	f7ff fa3a 	bl	8003d66 <__retarget_lock_acquire_recursive>
 80048f2:	4628      	mov	r0, r5
 80048f4:	4621      	mov	r1, r4
 80048f6:	f7ff ff5d 	bl	80047b4 <__sflush_r>
 80048fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80048fc:	07da      	lsls	r2, r3, #31
 80048fe:	4605      	mov	r5, r0
 8004900:	d4e4      	bmi.n	80048cc <_fflush_r+0xc>
 8004902:	89a3      	ldrh	r3, [r4, #12]
 8004904:	059b      	lsls	r3, r3, #22
 8004906:	d4e1      	bmi.n	80048cc <_fflush_r+0xc>
 8004908:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800490a:	f7ff fa2d 	bl	8003d68 <__retarget_lock_release_recursive>
 800490e:	e7dd      	b.n	80048cc <_fflush_r+0xc>

08004910 <__swhatbuf_r>:
 8004910:	b570      	push	{r4, r5, r6, lr}
 8004912:	460c      	mov	r4, r1
 8004914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004918:	2900      	cmp	r1, #0
 800491a:	b096      	sub	sp, #88	; 0x58
 800491c:	4615      	mov	r5, r2
 800491e:	461e      	mov	r6, r3
 8004920:	da0d      	bge.n	800493e <__swhatbuf_r+0x2e>
 8004922:	89a3      	ldrh	r3, [r4, #12]
 8004924:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004928:	f04f 0100 	mov.w	r1, #0
 800492c:	bf0c      	ite	eq
 800492e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004932:	2340      	movne	r3, #64	; 0x40
 8004934:	2000      	movs	r0, #0
 8004936:	6031      	str	r1, [r6, #0]
 8004938:	602b      	str	r3, [r5, #0]
 800493a:	b016      	add	sp, #88	; 0x58
 800493c:	bd70      	pop	{r4, r5, r6, pc}
 800493e:	466a      	mov	r2, sp
 8004940:	f000 f862 	bl	8004a08 <_fstat_r>
 8004944:	2800      	cmp	r0, #0
 8004946:	dbec      	blt.n	8004922 <__swhatbuf_r+0x12>
 8004948:	9901      	ldr	r1, [sp, #4]
 800494a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800494e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004952:	4259      	negs	r1, r3
 8004954:	4159      	adcs	r1, r3
 8004956:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800495a:	e7eb      	b.n	8004934 <__swhatbuf_r+0x24>

0800495c <__smakebuf_r>:
 800495c:	898b      	ldrh	r3, [r1, #12]
 800495e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004960:	079d      	lsls	r5, r3, #30
 8004962:	4606      	mov	r6, r0
 8004964:	460c      	mov	r4, r1
 8004966:	d507      	bpl.n	8004978 <__smakebuf_r+0x1c>
 8004968:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800496c:	6023      	str	r3, [r4, #0]
 800496e:	6123      	str	r3, [r4, #16]
 8004970:	2301      	movs	r3, #1
 8004972:	6163      	str	r3, [r4, #20]
 8004974:	b002      	add	sp, #8
 8004976:	bd70      	pop	{r4, r5, r6, pc}
 8004978:	ab01      	add	r3, sp, #4
 800497a:	466a      	mov	r2, sp
 800497c:	f7ff ffc8 	bl	8004910 <__swhatbuf_r>
 8004980:	9900      	ldr	r1, [sp, #0]
 8004982:	4605      	mov	r5, r0
 8004984:	4630      	mov	r0, r6
 8004986:	f7ff fa5d 	bl	8003e44 <_malloc_r>
 800498a:	b948      	cbnz	r0, 80049a0 <__smakebuf_r+0x44>
 800498c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004990:	059a      	lsls	r2, r3, #22
 8004992:	d4ef      	bmi.n	8004974 <__smakebuf_r+0x18>
 8004994:	f023 0303 	bic.w	r3, r3, #3
 8004998:	f043 0302 	orr.w	r3, r3, #2
 800499c:	81a3      	strh	r3, [r4, #12]
 800499e:	e7e3      	b.n	8004968 <__smakebuf_r+0xc>
 80049a0:	89a3      	ldrh	r3, [r4, #12]
 80049a2:	6020      	str	r0, [r4, #0]
 80049a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049a8:	81a3      	strh	r3, [r4, #12]
 80049aa:	9b00      	ldr	r3, [sp, #0]
 80049ac:	6163      	str	r3, [r4, #20]
 80049ae:	9b01      	ldr	r3, [sp, #4]
 80049b0:	6120      	str	r0, [r4, #16]
 80049b2:	b15b      	cbz	r3, 80049cc <__smakebuf_r+0x70>
 80049b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80049b8:	4630      	mov	r0, r6
 80049ba:	f000 f837 	bl	8004a2c <_isatty_r>
 80049be:	b128      	cbz	r0, 80049cc <__smakebuf_r+0x70>
 80049c0:	89a3      	ldrh	r3, [r4, #12]
 80049c2:	f023 0303 	bic.w	r3, r3, #3
 80049c6:	f043 0301 	orr.w	r3, r3, #1
 80049ca:	81a3      	strh	r3, [r4, #12]
 80049cc:	89a3      	ldrh	r3, [r4, #12]
 80049ce:	431d      	orrs	r5, r3
 80049d0:	81a5      	strh	r5, [r4, #12]
 80049d2:	e7cf      	b.n	8004974 <__smakebuf_r+0x18>

080049d4 <memmove>:
 80049d4:	4288      	cmp	r0, r1
 80049d6:	b510      	push	{r4, lr}
 80049d8:	eb01 0402 	add.w	r4, r1, r2
 80049dc:	d902      	bls.n	80049e4 <memmove+0x10>
 80049de:	4284      	cmp	r4, r0
 80049e0:	4623      	mov	r3, r4
 80049e2:	d807      	bhi.n	80049f4 <memmove+0x20>
 80049e4:	1e43      	subs	r3, r0, #1
 80049e6:	42a1      	cmp	r1, r4
 80049e8:	d008      	beq.n	80049fc <memmove+0x28>
 80049ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80049ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80049f2:	e7f8      	b.n	80049e6 <memmove+0x12>
 80049f4:	4402      	add	r2, r0
 80049f6:	4601      	mov	r1, r0
 80049f8:	428a      	cmp	r2, r1
 80049fa:	d100      	bne.n	80049fe <memmove+0x2a>
 80049fc:	bd10      	pop	{r4, pc}
 80049fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004a02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004a06:	e7f7      	b.n	80049f8 <memmove+0x24>

08004a08 <_fstat_r>:
 8004a08:	b538      	push	{r3, r4, r5, lr}
 8004a0a:	4d07      	ldr	r5, [pc, #28]	; (8004a28 <_fstat_r+0x20>)
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	4604      	mov	r4, r0
 8004a10:	4608      	mov	r0, r1
 8004a12:	4611      	mov	r1, r2
 8004a14:	602b      	str	r3, [r5, #0]
 8004a16:	f7fc f9aa 	bl	8000d6e <_fstat>
 8004a1a:	1c43      	adds	r3, r0, #1
 8004a1c:	d102      	bne.n	8004a24 <_fstat_r+0x1c>
 8004a1e:	682b      	ldr	r3, [r5, #0]
 8004a20:	b103      	cbz	r3, 8004a24 <_fstat_r+0x1c>
 8004a22:	6023      	str	r3, [r4, #0]
 8004a24:	bd38      	pop	{r3, r4, r5, pc}
 8004a26:	bf00      	nop
 8004a28:	200002ac 	.word	0x200002ac

08004a2c <_isatty_r>:
 8004a2c:	b538      	push	{r3, r4, r5, lr}
 8004a2e:	4d06      	ldr	r5, [pc, #24]	; (8004a48 <_isatty_r+0x1c>)
 8004a30:	2300      	movs	r3, #0
 8004a32:	4604      	mov	r4, r0
 8004a34:	4608      	mov	r0, r1
 8004a36:	602b      	str	r3, [r5, #0]
 8004a38:	f7fc f9a9 	bl	8000d8e <_isatty>
 8004a3c:	1c43      	adds	r3, r0, #1
 8004a3e:	d102      	bne.n	8004a46 <_isatty_r+0x1a>
 8004a40:	682b      	ldr	r3, [r5, #0]
 8004a42:	b103      	cbz	r3, 8004a46 <_isatty_r+0x1a>
 8004a44:	6023      	str	r3, [r4, #0]
 8004a46:	bd38      	pop	{r3, r4, r5, pc}
 8004a48:	200002ac 	.word	0x200002ac

08004a4c <_sbrk_r>:
 8004a4c:	b538      	push	{r3, r4, r5, lr}
 8004a4e:	4d06      	ldr	r5, [pc, #24]	; (8004a68 <_sbrk_r+0x1c>)
 8004a50:	2300      	movs	r3, #0
 8004a52:	4604      	mov	r4, r0
 8004a54:	4608      	mov	r0, r1
 8004a56:	602b      	str	r3, [r5, #0]
 8004a58:	f7fc f9b2 	bl	8000dc0 <_sbrk>
 8004a5c:	1c43      	adds	r3, r0, #1
 8004a5e:	d102      	bne.n	8004a66 <_sbrk_r+0x1a>
 8004a60:	682b      	ldr	r3, [r5, #0]
 8004a62:	b103      	cbz	r3, 8004a66 <_sbrk_r+0x1a>
 8004a64:	6023      	str	r3, [r4, #0]
 8004a66:	bd38      	pop	{r3, r4, r5, pc}
 8004a68:	200002ac 	.word	0x200002ac

08004a6c <memcpy>:
 8004a6c:	440a      	add	r2, r1
 8004a6e:	4291      	cmp	r1, r2
 8004a70:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a74:	d100      	bne.n	8004a78 <memcpy+0xc>
 8004a76:	4770      	bx	lr
 8004a78:	b510      	push	{r4, lr}
 8004a7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a82:	4291      	cmp	r1, r2
 8004a84:	d1f9      	bne.n	8004a7a <memcpy+0xe>
 8004a86:	bd10      	pop	{r4, pc}

08004a88 <_realloc_r>:
 8004a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a8c:	4680      	mov	r8, r0
 8004a8e:	4614      	mov	r4, r2
 8004a90:	460e      	mov	r6, r1
 8004a92:	b921      	cbnz	r1, 8004a9e <_realloc_r+0x16>
 8004a94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a98:	4611      	mov	r1, r2
 8004a9a:	f7ff b9d3 	b.w	8003e44 <_malloc_r>
 8004a9e:	b92a      	cbnz	r2, 8004aac <_realloc_r+0x24>
 8004aa0:	f7ff f964 	bl	8003d6c <_free_r>
 8004aa4:	4625      	mov	r5, r4
 8004aa6:	4628      	mov	r0, r5
 8004aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004aac:	f000 f81b 	bl	8004ae6 <_malloc_usable_size_r>
 8004ab0:	4284      	cmp	r4, r0
 8004ab2:	4607      	mov	r7, r0
 8004ab4:	d802      	bhi.n	8004abc <_realloc_r+0x34>
 8004ab6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004aba:	d812      	bhi.n	8004ae2 <_realloc_r+0x5a>
 8004abc:	4621      	mov	r1, r4
 8004abe:	4640      	mov	r0, r8
 8004ac0:	f7ff f9c0 	bl	8003e44 <_malloc_r>
 8004ac4:	4605      	mov	r5, r0
 8004ac6:	2800      	cmp	r0, #0
 8004ac8:	d0ed      	beq.n	8004aa6 <_realloc_r+0x1e>
 8004aca:	42bc      	cmp	r4, r7
 8004acc:	4622      	mov	r2, r4
 8004ace:	4631      	mov	r1, r6
 8004ad0:	bf28      	it	cs
 8004ad2:	463a      	movcs	r2, r7
 8004ad4:	f7ff ffca 	bl	8004a6c <memcpy>
 8004ad8:	4631      	mov	r1, r6
 8004ada:	4640      	mov	r0, r8
 8004adc:	f7ff f946 	bl	8003d6c <_free_r>
 8004ae0:	e7e1      	b.n	8004aa6 <_realloc_r+0x1e>
 8004ae2:	4635      	mov	r5, r6
 8004ae4:	e7df      	b.n	8004aa6 <_realloc_r+0x1e>

08004ae6 <_malloc_usable_size_r>:
 8004ae6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004aea:	1f18      	subs	r0, r3, #4
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	bfbc      	itt	lt
 8004af0:	580b      	ldrlt	r3, [r1, r0]
 8004af2:	18c0      	addlt	r0, r0, r3
 8004af4:	4770      	bx	lr
	...

08004af8 <_init>:
 8004af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004afa:	bf00      	nop
 8004afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004afe:	bc08      	pop	{r3}
 8004b00:	469e      	mov	lr, r3
 8004b02:	4770      	bx	lr

08004b04 <_fini>:
 8004b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b06:	bf00      	nop
 8004b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b0a:	bc08      	pop	{r3}
 8004b0c:	469e      	mov	lr, r3
 8004b0e:	4770      	bx	lr
