Project Information                                       z:\lab20\lab20_4.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 02/09/21 05:30:10

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


LAB20_4


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

lab20_4   EPF10K30ETC144-1 11     0      10   0         0  %    221      12 %

User Pins:                 11     0      10 



Project Information                                       z:\lab20\lab20_4.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF10K30ETC144-1 are preliminary


Project Information                                       z:\lab20\lab20_4.rpt

** FILE HIERARCHY **



|lpm_add_sub:350|
|lpm_add_sub:350|addcore:adder|
|lpm_add_sub:350|altshift:result_ext_latency_ffs|
|lpm_add_sub:350|altshift:carry_ext_latency_ffs|
|lpm_add_sub:350|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:4030|
|lpm_add_sub:4030|addcore:adder|
|lpm_add_sub:4030|altshift:result_ext_latency_ffs|
|lpm_add_sub:4030|altshift:carry_ext_latency_ffs|
|lpm_add_sub:4030|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:5573|
|lpm_add_sub:5573|addcore:adder|
|lpm_add_sub:5573|altshift:result_ext_latency_ffs|
|lpm_add_sub:5573|altshift:carry_ext_latency_ffs|
|lpm_add_sub:5573|altshift:oflow_ext_latency_ffs|


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

***** Logic for device 'lab20_4' compiled without errors.




Device: EPF10K30ETC144-1

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF




           ---------------------------------------------------------
            Report File contains advance information.    
            Specifications for 'EPF10K30ETC144-1' are subject to change.       
            Contact Altera Marketing for availability.    
           ---------------------------------------------------------
                                                                                         
                                                                                         
                R R R R R   R R R R   R R R R   R           R R R R R R R   R R R R R    
                E E E E E   E E E E   E E E E   E           E E E E E E E   E E E E E    
                S S S S S   S S S S   S S S S   S         V S S S S S S S   S S S S S    
                E E E E E   E E E E V E E E E   E         C E E E E E E E V E E E E E    
                R R R R R   R R R R C R R R R   R         C R R R R R R R C R R R R R    
                V V V V V G V V V V C V V V V G V G D   D I V V V V V V V C V V V V V D  
                E E E E E N E E E E I E E E E N E N I R I N E E E E E E E I E E E E E I  
                D D D D D D D D D D O D D D D D D D 0 D 6 T D D D D D D D O D D D D D 1  
              --------------------------------------------------------------------------_ 
             / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
            /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
      #TCK |  1                                                                         108 | ^DATA0 
^CONF_DONE |  2                                                                         107 | ^DCLK 
     ^nCEO |  3                                                                         106 | ^nCE 
      #TDO |  4                                                                         105 | #TDI 
     VCCIO |  5                                                                         104 | GND 
    VCCINT |  6                                                                         103 | GND 
  RESERVED |  7                                                                         102 | RESERVED 
  RESERVED |  8                                                                         101 | RESERVED 
       DO6 |  9                                                                         100 | RESERVED 
  RESERVED | 10                                                                          99 | DO4 
       DI7 | 11                                                                          98 | DO0 
  RESERVED | 12                                                                          97 | FULL 
  RESERVED | 13                                                                          96 | DO7 
  RESERVED | 14                                                                          95 | EMPTY 
       GND | 15                                                                          94 | VCCIO 
       GND | 16                                                                          93 | VCCINT 
  RESERVED | 17                                                                          92 | RESERVED 
  RESERVED | 18                                                                          91 | RESERVED 
  RESERVED | 19                            EPF10K30ETC144-1                              90 | RESERVED 
  RESERVED | 20                                                                          89 | RESERVED 
  RESERVED | 21                                                                          88 | RESERVED 
  RESERVED | 22                                                                          87 | RESERVED 
  RESERVED | 23                                                                          86 | DO3 
     VCCIO | 24                                                                          85 | GND 
    VCCINT | 25                                                                          84 | GND 
       DI5 | 26                                                                          83 | DO5 
  RESERVED | 27                                                                          82 | RESERVED 
  RESERVED | 28                                                                          81 | RESERVED 
  RESERVED | 29                                                                          80 | RESERVED 
       DI2 | 30                                                                          79 | DO1 
  RESERVED | 31                                                                          78 | DO2 
  RESERVED | 32                                                                          77 | ^MSEL0 
  RESERVED | 33                                                                          76 | ^MSEL1 
      #TMS | 34                                                                          75 | VCCINT 
  ^nSTATUS | 35                                                                          74 | ^nCONFIG 
  RESERVED | 36                                                                          73 | DI4 
           |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
            \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
             \--------------------------------------------------------------------------- 
                R R R G R R R R V R R R R G R V V D W R G G R R V R R R R G R R R R V R  
                E E E N E E E E C E E E E N E C C I R e N N E E C E E E E N E E E E C E  
                S S S D S S S S C S S S S D S C C 3   s D D S S C S S S S D S S S S C S  
                E E E   E E E E I E E E E   E I I     e     E E I E E E E   E E E E I E  
                R R R   R R R R O R R R R   R N N     t     R R O R R R R   R R R R O R  
                V V V   V V V V   V V V V   V T T           V V   V V V V   V V V V   V  
                E E E   E E E E   E E E E   E               E E   E E E E   E E E E   E  
                D D D   D D D D   D D D D   D               D D   D D D D   D D D D   D  
                                                                                         
                                                                                         


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A5       7/ 8( 87%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       6/22( 27%)   
A6       8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2       8/22( 36%)   
A7       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
A12      7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       9/22( 40%)   
A15      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       8/22( 36%)   
A16      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       9/22( 40%)   
B8       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
B9       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       9/22( 40%)   
B14      6/ 8( 75%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       7/22( 31%)   
B15      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2       8/22( 36%)   
B16      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2      14/22( 63%)   
B17      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2      13/22( 59%)   
C1       3/ 8( 37%)   3/ 8( 37%)   3/ 8( 37%)    0/2    0/2       4/22( 18%)   
C2       8/ 8(100%)   2/ 8( 25%)   5/ 8( 62%)    1/2    1/2       3/22( 13%)   
C3       6/ 8( 75%)   2/ 8( 25%)   2/ 8( 25%)    1/2    1/2       6/22( 27%)   
C5       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    1/2       2/22(  9%)   
C6       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
C8       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
C9       7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       9/22( 40%)   
C10      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
C11      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
C12      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    1/2       1/22(  4%)   
C13      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      15/22( 68%)   
C14      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       6/22( 27%)   
C18      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
E4       3/ 8( 37%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       7/22( 31%)   
E5       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
E8       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
E9       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       1/22(  4%)   
E10      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       7/22( 31%)   
E11      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
E13      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      10/22( 45%)   
E14      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      11/22( 50%)   
E17      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2      10/22( 45%)   
F6       7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       8/22( 36%)   
F7       7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2      13/22( 59%)   
F8       6/ 8( 75%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       8/22( 36%)   
F9       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
F12      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       7/22( 31%)   
F13      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
F14      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
F15      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
F18      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2       8/22( 36%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            15/96     ( 15%)
Total logic cells used:                        221/1728   ( 12%)
Total embedded cells used:                       0/96     (  0%)
Total EABs used:                                 0/6      (  0%)
Average fan-in:                                 3.28/4    ( 82%)
Total fan-in:                                 725/6912    ( 10%)

Total input pins required:                      11
Total input I/O cell registers required:         0
Total output pins required:                      0
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:              10
Total reserved pins required                     0
Total logic cells required:                    221
Total flipflops required:                       80
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        51/1728   (  2%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  EA  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  Total(LC/EC)
 A:      0   0   0   0   7   8   1   0   0   0   0   7   0   0   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     39/0  
 B:      0   0   0   0   0   0   0   8   8   0   0   0   0   6   7   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     45/0  
 C:      3   8   6   0   1   1   0   1   7   1   1   1   8   7   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     46/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   0   0   3   1   0   0   8   1   8   1   0   8   7   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     45/0  
 F:      0   0   0   0   0   7   7   6   8   0   0   8   1   1   1   0   0   7   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     46/0  

Total:   3   8   6   3   9  16   8  23  24   9   2  16  17  21  16  16  16   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    221/0  



Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 126      -     -    -    --      INPUT                 0    0    0    8  DI0
 109      -     -    -    01      INPUT                 0    0    0    8  DI1
  30      -     -    F    --      INPUT                 0    0    0    8  DI2
  54      -     -    -    --      INPUT                 0    0    0    8  DI3
  73      -     -    -    01      INPUT                 0    0    0    8  DI4
  26      -     -    E    --      INPUT                 0    0    0    8  DI5
 124      -     -    -    --      INPUT                 0    0    0    8  DI6
  11      -     -    C    --      INPUT                 0    0    0    8  DI7
  98      -     -    B    --      BIDIR                 0    1    0    0  DO0
  79      -     -    F    --      BIDIR                 0    1    0    0  DO1
  78      -     -    F    --      BIDIR                 0    1    0    0  DO2
  86      -     -    E    --      BIDIR                 0    1    0    0  DO3
  99      -     -    B    --      BIDIR                 0    1    0    0  DO4
  83      -     -    E    --      BIDIR                 0    1    0    0  DO5
   9      -     -    B    --      BIDIR                 0    1    0    0  DO6
  96      -     -    C    --      BIDIR                 0    1    0    0  DO7
  95      -     -    C    --      BIDIR                 0    1    0    0  EMPTY
  97      -     -    C    --      BIDIR                 0    1    0    0  FULL
 125      -     -    -    --      INPUT  G              0    0    0    0  RD
  56      -     -    -    --      INPUT  G              0    0    0    1  Reset
  55      -     -    -    --      INPUT  G              0    0    0    0  WR


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  98      -     -    B    --        TRI                 0    1    0    0  DO0
  79      -     -    F    --        TRI                 0    1    0    0  DO1
  78      -     -    F    --        TRI                 0    1    0    0  DO2
  86      -     -    E    --        TRI                 0    1    0    0  DO3
  99      -     -    B    --        TRI                 0    1    0    0  DO4
  83      -     -    E    --        TRI                 0    1    0    0  DO5
   9      -     -    B    --        TRI                 0    1    0    0  DO6
  96      -     -    C    --        TRI                 0    1    0    0  DO7
  95      -     -    C    --        TRI                 0    1    0    0  EMPTY
  97      -     -    C    --        TRI                 0    1    0    0  FULL


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      7     -    C    02        OR2                0    4    0    2  |LPM_ADD_SUB:350|addcore:adder|pcarry1
   -      1     -    C    03        OR2                0    3    0    1  |LPM_ADD_SUB:350|addcore:adder|pcarry2
   -      2     -    C    02        OR2                0    2    0  103  |LPM_ADD_SUB:350|addcore:adder|:289
   -      3     -    C    02        OR2                0    4    0   30  |LPM_ADD_SUB:350|addcore:adder|:322
   -      4     -    C    03        OR2                0    3    0   14  |LPM_ADD_SUB:350|addcore:adder|:323
   -      3     -    C    03        OR2                0    3    0   14  |LPM_ADD_SUB:350|addcore:adder|:324
   -      2     -    C    03       AND2                0    2    0    1  |LPM_ADD_SUB:4030|addcore:adder|:167
   -      1     -    C    02       AND2                0    2    0    1  |LPM_ADD_SUB:5573|addcore:adder|:167
   -      1     -    E    09       SOFT    s   !       1    0    0   72  Reset~1
   -      3     -    C    18       DFFE   +            0    2    1    0  :14
   -      3     -    B    16       DFFE   +            0    2    1    0  :16
   -      8     -    E    17       DFFE   +            0    2    1    0  :18
   -      3     -    B    17       DFFE   +            0    2    1    0  :20
   -      4     -    E    04       DFFE   +            0    2    1    0  :22
   -      8     -    F    07       DFFE   +            0    2    1    0  :24
   -      5     -    F    18       DFFE   +            0    2    1    0  :26
   -      6     -    B    15       DFFE   +            0    2    1    0  :28
   -      7     -    C    09       DFFE   +            0    2    0    2  buff7_7 (:30)
   -      5     -    B    14       DFFE   +            0    2    0    2  buff7_6 (:31)
   -      8     -    E    08       DFFE   +            0    2    0    2  buff7_5 (:32)
   -      7     -    B    09       DFFE   +            0    2    0    2  buff7_4 (:33)
   -      6     -    E    14       DFFE   +            0    2    0    2  buff7_3 (:34)
   -      6     -    F    07       DFFE   +            0    2    0    2  buff7_2 (:35)
   -      7     -    F    09       DFFE   +            0    2    0    2  buff7_1 (:36)
   -      7     -    B    08       DFFE   +            0    2    0    2  buff7_0 (:37)
   -      6     -    C    09       DFFE   +            0    3    0    1  buff6_7 (:38)
   -      5     -    B    09       DFFE   +            0    3    0    1  buff6_6 (:39)
   -      7     -    E    08       DFFE   +            0    3    0    1  buff6_5 (:40)
   -      3     -    B    09       DFFE   +            0    3    0    1  buff6_4 (:41)
   -      7     -    E    13       DFFE   +            0    3    0    1  buff6_3 (:42)
   -      5     -    F    07       DFFE   +            0    3    0    1  buff6_2 (:43)
   -      3     -    F    08       DFFE   +            0    3    0    1  buff6_1 (:44)
   -      6     -    B    08       DFFE   +            0    3    0    1  buff6_0 (:45)
   -      6     -    C    13       DFFE   +            0    3    0    1  buff5_7 (:46)
   -      4     -    B    14       DFFE   +            0    3    0    1  buff5_6 (:47)
   -      6     -    E    08       DFFE   +            0    3    0    1  buff5_5 (:48)
   -      6     -    B    17       DFFE   +            0    3    0    1  buff5_4 (:49)
   -      5     -    E    14       DFFE   +            0    3    0    1  buff5_3 (:50)
   -      2     -    F    06       DFFE   +            0    3    0    1  buff5_2 (:51)
   -      1     -    F    06       DFFE   +            0    3    0    1  buff5_1 (:52)
   -      2     -    B    14       DFFE   +            0    3    0    1  buff5_0 (:53)
   -      3     -    C    09       DFFE   +            0    3    0    1  buff4_7 (:54)
   -      7     -    B    16       DFFE   +            0    3    0    1  buff4_6 (:55)
   -      2     -    E    13       DFFE   +            0    3    0    1  buff4_5 (:56)
   -      5     -    B    17       DFFE   +            0    3    0    1  buff4_4 (:57)
   -      5     -    E    13       DFFE   +            0    3    0    1  buff4_3 (:58)
   -      3     -    F    06       DFFE   +            0    3    0    1  buff4_2 (:59)
   -      6     -    F    09       DFFE   +            0    3    0    1  buff4_1 (:60)
   -      2     -    B    16       DFFE   +            0    3    0    1  buff4_0 (:61)
   -      4     -    C    14       DFFE   +            0    2    0    2  buff3_7 (:62)
   -      6     -    A    15       DFFE   +            0    2    0    2  buff3_6 (:63)
   -      6     -    E    10       DFFE   +            0    2    0    2  buff3_5 (:64)
   -      6     -    A    06       DFFE   +            0    2    0    2  buff3_4 (:65)
   -      4     -    A    12       DFFE   +            0    2    0    2  buff3_3 (:66)
   -      5     -    F    12       DFFE   +            0    2    0    2  buff3_2 (:67)
   -      4     -    E    10       DFFE   +            0    2    0    2  buff3_1 (:68)
   -      2     -    A    16       DFFE   +            0    2    0    2  buff3_0 (:69)
   -      6     -    C    14       DFFE   +            0    3    0    1  buff2_7 (:70)
   -      5     -    A    15       DFFE   +            0    3    0    1  buff2_6 (:71)
   -      6     -    E    13       DFFE   +            0    3    0    1  buff2_5 (:72)
   -      7     -    A    06       DFFE   +            0    3    0    1  buff2_4 (:73)
   -      3     -    A    15       DFFE   +            0    3    0    1  buff2_3 (:74)
   -      7     -    F    12       DFFE   +            0    3    0    1  buff2_2 (:75)
   -      7     -    E    10       DFFE   +            0    3    0    1  buff2_1 (:76)
   -      7     -    A    16       DFFE   +            0    3    0    1  buff2_0 (:77)
   -      8     -    C    13       DFFE   +            0    3    0    1  buff1_7 (:78)
   -      7     -    A    05       DFFE   +            0    3    0    1  buff1_6 (:79)
   -      7     -    E    17       DFFE   +            0    3    0    1  buff1_5 (:80)
   -      6     -    A    16       DFFE   +            0    3    0    1  buff1_4 (:81)
   -      7     -    A    12       DFFE   +            0    3    0    1  buff1_3 (:82)
   -      2     -    F    08       DFFE   +            0    3    0    1  buff1_2 (:83)
   -      4     -    F    18       DFFE   +            0    3    0    1  buff1_1 (:84)
   -      3     -    B    15       DFFE   +            0    3    0    1  buff1_0 (:85)
   -      5     -    C    14       DFFE   +            0    2    0    3  buff0_7 (:86)
   -      2     -    A    05       DFFE   +            0    2    0    3  buff0_6 (:87)
   -      6     -    E    17       DFFE   +            0    2    0    3  buff0_5 (:88)
   -      1     -    A    06       DFFE   +            0    2    0    3  buff0_4 (:89)
   -      1     -    A    05       DFFE   +            0    2    0    3  buff0_3 (:90)
   -      1     -    F    08       DFFE   +            0    2    0    3  buff0_2 (:91)
   -      6     -    F    18       DFFE   +            0    2    0    3  buff0_1 (:92)
   -      4     -    B    15       DFFE   +            0    2    0    3  buff0_0 (:93)
   -      5     -    C    03       DFFE   +            0    3    0    1  increase3 (:162)
   -      6     -    C    03       DFFE   +            0    3    0    3  increase2 (:163)
   -      1     -    C    05       DFFE   +            0    2    0    4  increase1 (:164)
   -      1     -    C    12       DFFE   +            0    1    0    6  increase0 (:165)
   -      6     -    C    02       DFFE   +            0    3    0    1  decrease3 (:196)
   -      8     -    C    02       DFFE   +            0    3    0    3  decrease2 (:197)
   -      5     -    C    02       DFFE   +            0    2    0    4  decrease1 (:198)
   -      4     -    C    02       DFFE   +            0    1    0    6  decrease0 (:199)
   -      3     -    F    13       AND2    s           0    3    0    9  ~440~1
   -      5     -    B    15       AND2    s           1    2    0    1  ~440~2
   -      8     -    A    16       AND2    s           1    2    0    1  ~440~3
   -      7     -    F    18       AND2    s           1    2    0    1  ~440~4
   -      8     -    E    10       AND2    s           1    2    0    1  ~440~5
   -      6     -    F    08       AND2    s           1    2    0    1  ~440~6
   -      8     -    F    12       AND2    s           1    2    0    1  ~440~7
   -      5     -    A    12       AND2    s           1    2    0    1  ~440~8
   -      8     -    A    15       AND2    s           1    2    0    1  ~440~9
   -      5     -    A    16       AND2    s           1    2    0    1  ~440~10
   -      8     -    A    06       AND2    s           1    2    0    1  ~440~11
   -      5     -    E    17       AND2    s           1    2    0    1  ~440~12
   -      1     -    E    13       AND2    s           1    2    0    1  ~440~13
   -      6     -    A    05       AND2    s           1    2    0    1  ~440~14
   -      7     -    A    15       AND2    s           1    2    0    1  ~440~15
   -      1     -    C    06       AND2    s           1    2    0    1  ~440~16
   -      7     -    C    14       AND2    s           1    2    0    1  ~440~17
   -      1     -    C    10       AND2    s           0    4    0   18  ~440~18
   -      8     -    B    16       AND2    s           1    2    0    1  ~440~19
   -      6     -    B    14       AND2    s           1    2    0    1  ~440~20
   -      8     -    C    01       AND2    s           0    4    0    9  ~440~21
   -      8     -    B    08       AND2    s           1    2    0    1  ~440~22
   -      8     -    F    09       AND2    s           1    2    0    1  ~440~23
   -      4     -    F    06       AND2    s           1    2    0    1  ~440~24
   -      5     -    F    08       AND2    s           1    2    0    1  ~440~25
   -      7     -    F    06       AND2    s           1    2    0    1  ~440~26
   -      6     -    F    06       AND2    s           1    2    0    1  ~440~27
   -      2     -    F    15       AND2    s           1    2    0    1  ~440~28
   -      8     -    E    13       AND2    s           1    2    0    1  ~440~29
   -      7     -    E    14       AND2    s           1    2    0    1  ~440~30
   -      4     -    E    13       AND2    s           1    2    0    1  ~440~31
   -      8     -    B    17       AND2    s           1    2    0    1  ~440~32
   -      7     -    B    17       AND2    s           1    2    0    1  ~440~33
   -      8     -    B    09       AND2    s           1    2    0    1  ~440~34
   -      3     -    E    13       AND2    s           1    2    0    1  ~440~35
   -      1     -    E    05       AND2    s           1    2    0    1  ~440~36
   -      5     -    E    08       AND2    s           1    2    0    1  ~440~37
   -      6     -    B    16       AND2    s           1    2    0    1  ~440~38
   -      1     -    B    14       AND2    s           1    2    0    1  ~440~39
   -      1     -    B    09       AND2    s           1    2    0    1  ~440~40
   -      5     -    C    09       AND2    s           1    2    0    1  ~440~41
   -      1     -    C    13       AND2    s           1    2    0    1  ~440~42
   -      2     -    C    09       AND2    s           1    2    0    1  ~440~43
   -      1     -    C    11       AND2                0    2    1    8  :440
   -      1     -    C    09        OR2                1    3    0    1  :4104
   -      3     -    B    14        OR2                1    3    0    1  :4110
   -      1     -    E    08        OR2                1    3    0    1  :4116
   -      2     -    B    09        OR2                1    3    0    1  :4122
   -      2     -    E    14        OR2                1    3    0    1  :4128
   -      1     -    F    07        OR2                1    3    0    1  :4134
   -      1     -    F    09        OR2                1    3    0    1  :4140
   -      1     -    B    08        OR2                1    3    0    1  :4146
   -      1     -    F    14        OR2    s           0    2    0    8  ~4194~1
   -      4     -    E    11        OR2    s           0    2    0    8  ~4242~1
   -      7     -    E    04        OR2    s           0    2    0    8  ~4290~1
   -      3     -    C    14        OR2                1    3    0    1  :4296
   -      1     -    A    15        OR2                1    3    0    1  :4302
   -      1     -    E    10        OR2                1    3    0    1  :4308
   -      2     -    A    06        OR2                1    3    0    1  :4314
   -      1     -    A    12        OR2                1    3    0    1  :4320
   -      2     -    F    12        OR2                1    3    0    1  :4326
   -      2     -    E    10        OR2                1    3    0    1  :4332
   -      5     -    C    01       AND2    s   !       0    4    0   17  ~4338~1
   -      1     -    A    16        OR2                1    3    0    1  :4338
   -      1     -    F    12        OR2    s           0    2    0    8  ~4386~1
   -      4     -    C    01       AND2    s   !       0    4    0   17  ~4434~1
   -      1     -    A    07        OR2    s           0    2    0    8  ~4434~2
   -      2     -    C    14        OR2                1    3    0    1  :4440
   -      4     -    A    05        OR2                1    3    0    1  :4446
   -      1     -    E    17        OR2                1    3    0    1  :4452
   -      4     -    A    06        OR2                1    3    0    1  :4458
   -      5     -    A    05        OR2                1    3    0    1  :4464
   -      4     -    F    08        OR2                1    3    0    1  :4470
   -      3     -    F    18        OR2                1    3    0    1  :4476
   -      2     -    B    15        OR2                1    3    0    1  :4482
   -      8     -    C    08       AND2                0    4    1   12  :4871
   -      2     -    C    13        OR2                0    4    0    1  :5208
   -      3     -    C    13        OR2                0    3    0    1  :5211
   -      4     -    C    13        OR2                0    3    0    1  :5214
   -      1     -    C    14        OR2                0    3    0    1  :5217
   -      5     -    C    13        OR2                0    4    0    1  :5221
   -      4     -    C    09        OR2                0    4    0    1  :5222
   -      4     -    B    16        OR2                0    4    0    1  :5253
   -      2     -    A    15        OR2                0    3    0    1  :5256
   -      3     -    A    05        OR2                0    3    0    1  :5259
   -      4     -    A    15        OR2                0    3    0    1  :5262
   -      5     -    B    16        OR2                0    4    0    1  :5266
   -      6     -    B    09        OR2                0    4    0    1  :5267
   -      2     -    E    08        OR2                0    4    0    1  :5298
   -      3     -    E    17        OR2                0    3    0    1  :5301
   -      4     -    E    17        OR2                0    3    0    1  :5304
   -      5     -    E    10        OR2                0    3    0    1  :5307
   -      3     -    E    08        OR2                0    4    0    1  :5311
   -      4     -    E    08        OR2                0    4    0    1  :5312
   -      2     -    B    17        OR2                0    4    0    1  :5343
   -      3     -    A    06        OR2                0    3    0    1  :5346
   -      3     -    A    16        OR2                0    3    0    1  :5349
   -      5     -    A    06        OR2                0    3    0    1  :5352
   -      4     -    B    17        OR2                0    4    0    1  :5356
   -      4     -    B    09        OR2                0    4    0    1  :5357
   -      1     -    E    14        OR2                0    4    0    1  :5388
   -      6     -    A    12        OR2                0    3    0    1  :5391
   -      3     -    A    12        OR2                0    3    0    1  :5394
   -      2     -    A    12        OR2                0    3    0    1  :5397
   -      4     -    E    14        OR2                0    4    0    1  :5401
   -      3     -    E    14        OR2                0    4    0    1  :5402
   -      2     -    F    07        OR2                0    4    0    1  :5433
   -      6     -    F    12        OR2                0    3    0    1  :5436
   -      3     -    F    12        OR2                0    3    0    1  :5439
   -      4     -    F    12        OR2                0    3    0    1  :5442
   -      5     -    F    06        OR2                0    4    0    1  :5446
   -      3     -    F    07        OR2                0    4    0    1  :5447
   -      3     -    F    09        OR2                0    4    0    1  :5478
   -      2     -    F    09        OR2                0    3    0    1  :5481
   -      2     -    F    18        OR2                0    3    0    1  :5484
   -      3     -    E    10        OR2                0    3    0    1  :5487
   -      4     -    F    09        OR2                0    4    0    1  :5491
   -      5     -    F    09        OR2                0    4    0    1  :5492
   -      3     -    B    08        OR2                0    4    0    1  :5523
   -      2     -    B    08        OR2                0    3    0    1  :5526
   -      1     -    B    15        OR2                0    3    0    1  :5529
   -      4     -    A    16        OR2                0    3    0    1  :5532
   -      4     -    B    08        OR2                0    4    0    1  :5536
   -      5     -    B    08        OR2                0    4    0    1  :5537
   -      7     -    C    13        OR2                0    4    0    1  :5591
   -      1     -    B    16        OR2                0    4    0    1  :5597
   -      2     -    E    17        OR2                0    4    0    1  :5603
   -      1     -    B    17        OR2                0    4    0    1  :5609
   -      1     -    E    04        OR2                0    4    0    1  :5615
   -      4     -    F    07        OR2                0    4    0    1  :5621
   -      1     -    F    18        OR2                0    4    0    1  :5627
   -      7     -    B    15        OR2                0    4    0    1  :5633


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/144(  0%)    13/ 72( 18%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
B:       1/144(  0%)    30/ 72( 41%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     3/16( 18%)
C:       1/144(  0%)    29/ 72( 40%)     0/ 72(  0%)    1/16(  6%)      0/16(  0%)     3/16( 18%)
D:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
E:       1/144(  0%)    30/ 72( 41%)     0/ 72(  0%)    1/16(  6%)      0/16(  0%)     2/16( 12%)
F:       1/144(  0%)    28/ 72( 38%)     0/ 72(  0%)    1/16(  6%)      0/16(  0%)     2/16( 12%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       68         WR
INPUT       12         RD


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT        9         Reset


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** EQUATIONS **

DI0      : INPUT;
DI1      : INPUT;
DI2      : INPUT;
DI3      : INPUT;
DI4      : INPUT;
DI5      : INPUT;
DI6      : INPUT;
DI7      : INPUT;
RD       : INPUT;
Reset    : INPUT;
WR       : INPUT;

-- Node name is ':93' = 'buff0_0' 
-- Equation name is 'buff0_0', location is LC4_B15, type is buried.
buff0_0  = DFFE( _LC2_B15, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':92' = 'buff0_1' 
-- Equation name is 'buff0_1', location is LC6_F18, type is buried.
buff0_1  = DFFE( _LC3_F18, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':91' = 'buff0_2' 
-- Equation name is 'buff0_2', location is LC1_F8, type is buried.
buff0_2  = DFFE( _LC4_F8, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':90' = 'buff0_3' 
-- Equation name is 'buff0_3', location is LC1_A5, type is buried.
buff0_3  = DFFE( _LC5_A5, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':89' = 'buff0_4' 
-- Equation name is 'buff0_4', location is LC1_A6, type is buried.
buff0_4  = DFFE( _LC4_A6, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':88' = 'buff0_5' 
-- Equation name is 'buff0_5', location is LC6_E17, type is buried.
buff0_5  = DFFE( _LC1_E17, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':87' = 'buff0_6' 
-- Equation name is 'buff0_6', location is LC2_A5, type is buried.
buff0_6  = DFFE( _LC4_A5, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':86' = 'buff0_7' 
-- Equation name is 'buff0_7', location is LC5_C14, type is buried.
buff0_7  = DFFE( _LC2_C14, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':85' = 'buff1_0' 
-- Equation name is 'buff1_0', location is LC3_B15, type is buried.
buff1_0  = DFFE( _EQ001, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ001 =  buff1_0 &  _LC1_A7
         #  _LC5_B15;

-- Node name is ':84' = 'buff1_1' 
-- Equation name is 'buff1_1', location is LC4_F18, type is buried.
buff1_1  = DFFE( _EQ002, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ002 =  buff1_1 &  _LC1_A7
         #  _LC7_F18;

-- Node name is ':83' = 'buff1_2' 
-- Equation name is 'buff1_2', location is LC2_F8, type is buried.
buff1_2  = DFFE( _EQ003, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ003 =  buff1_2 &  _LC1_A7
         #  _LC6_F8;

-- Node name is ':82' = 'buff1_3' 
-- Equation name is 'buff1_3', location is LC7_A12, type is buried.
buff1_3  = DFFE( _EQ004, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ004 =  buff1_3 &  _LC1_A7
         #  _LC5_A12;

-- Node name is ':81' = 'buff1_4' 
-- Equation name is 'buff1_4', location is LC6_A16, type is buried.
buff1_4  = DFFE( _EQ005, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ005 =  buff1_4 &  _LC1_A7
         #  _LC5_A16;

-- Node name is ':80' = 'buff1_5' 
-- Equation name is 'buff1_5', location is LC7_E17, type is buried.
buff1_5  = DFFE( _EQ006, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ006 =  buff1_5 &  _LC1_A7
         #  _LC5_E17;

-- Node name is ':79' = 'buff1_6' 
-- Equation name is 'buff1_6', location is LC7_A5, type is buried.
buff1_6  = DFFE( _EQ007, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ007 =  buff1_6 &  _LC1_A7
         #  _LC6_A5;

-- Node name is ':78' = 'buff1_7' 
-- Equation name is 'buff1_7', location is LC8_C13, type is buried.
buff1_7  = DFFE( _EQ008, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ008 =  buff1_7 &  _LC1_A7
         #  _LC1_C6;

-- Node name is ':77' = 'buff2_0' 
-- Equation name is 'buff2_0', location is LC7_A16, type is buried.
buff2_0  = DFFE( _EQ009, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ009 =  buff2_0 &  _LC1_F12
         #  _LC8_A16;

-- Node name is ':76' = 'buff2_1' 
-- Equation name is 'buff2_1', location is LC7_E10, type is buried.
buff2_1  = DFFE( _EQ010, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ010 =  buff2_1 &  _LC1_F12
         #  _LC8_E10;

-- Node name is ':75' = 'buff2_2' 
-- Equation name is 'buff2_2', location is LC7_F12, type is buried.
buff2_2  = DFFE( _EQ011, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ011 =  buff2_2 &  _LC1_F12
         #  _LC8_F12;

-- Node name is ':74' = 'buff2_3' 
-- Equation name is 'buff2_3', location is LC3_A15, type is buried.
buff2_3  = DFFE( _EQ012, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ012 =  buff2_3 &  _LC1_F12
         #  _LC8_A15;

-- Node name is ':73' = 'buff2_4' 
-- Equation name is 'buff2_4', location is LC7_A6, type is buried.
buff2_4  = DFFE( _EQ013, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ013 =  buff2_4 &  _LC1_F12
         #  _LC8_A6;

-- Node name is ':72' = 'buff2_5' 
-- Equation name is 'buff2_5', location is LC6_E13, type is buried.
buff2_5  = DFFE( _EQ014, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ014 =  buff2_5 &  _LC1_F12
         #  _LC1_E13;

-- Node name is ':71' = 'buff2_6' 
-- Equation name is 'buff2_6', location is LC5_A15, type is buried.
buff2_6  = DFFE( _EQ015, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ015 =  buff2_6 &  _LC1_F12
         #  _LC7_A15;

-- Node name is ':70' = 'buff2_7' 
-- Equation name is 'buff2_7', location is LC6_C14, type is buried.
buff2_7  = DFFE( _EQ016, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ016 =  buff2_7 &  _LC1_F12
         #  _LC7_C14;

-- Node name is ':69' = 'buff3_0' 
-- Equation name is 'buff3_0', location is LC2_A16, type is buried.
buff3_0  = DFFE( _LC1_A16, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':68' = 'buff3_1' 
-- Equation name is 'buff3_1', location is LC4_E10, type is buried.
buff3_1  = DFFE( _LC2_E10, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':67' = 'buff3_2' 
-- Equation name is 'buff3_2', location is LC5_F12, type is buried.
buff3_2  = DFFE( _LC2_F12, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':66' = 'buff3_3' 
-- Equation name is 'buff3_3', location is LC4_A12, type is buried.
buff3_3  = DFFE( _LC1_A12, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':65' = 'buff3_4' 
-- Equation name is 'buff3_4', location is LC6_A6, type is buried.
buff3_4  = DFFE( _LC2_A6, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':64' = 'buff3_5' 
-- Equation name is 'buff3_5', location is LC6_E10, type is buried.
buff3_5  = DFFE( _LC1_E10, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':63' = 'buff3_6' 
-- Equation name is 'buff3_6', location is LC6_A15, type is buried.
buff3_6  = DFFE( _LC1_A15, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':62' = 'buff3_7' 
-- Equation name is 'buff3_7', location is LC4_C14, type is buried.
buff3_7  = DFFE( _LC3_C14, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':61' = 'buff4_0' 
-- Equation name is 'buff4_0', location is LC2_B16, type is buried.
buff4_0  = DFFE( _EQ017, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ017 =  buff4_0 &  _LC7_E4
         #  _LC8_B16;

-- Node name is ':60' = 'buff4_1' 
-- Equation name is 'buff4_1', location is LC6_F9, type is buried.
buff4_1  = DFFE( _EQ018, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ018 =  buff4_1 &  _LC7_E4
         #  _LC8_F9;

-- Node name is ':59' = 'buff4_2' 
-- Equation name is 'buff4_2', location is LC3_F6, type is buried.
buff4_2  = DFFE( _EQ019, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ019 =  buff4_2 &  _LC7_E4
         #  _LC7_F6;

-- Node name is ':58' = 'buff4_3' 
-- Equation name is 'buff4_3', location is LC5_E13, type is buried.
buff4_3  = DFFE( _EQ020, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ020 =  buff4_3 &  _LC7_E4
         #  _LC8_E13;

-- Node name is ':57' = 'buff4_4' 
-- Equation name is 'buff4_4', location is LC5_B17, type is buried.
buff4_4  = DFFE( _EQ021, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ021 =  buff4_4 &  _LC7_E4
         #  _LC8_B17;

-- Node name is ':56' = 'buff4_5' 
-- Equation name is 'buff4_5', location is LC2_E13, type is buried.
buff4_5  = DFFE( _EQ022, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ022 =  buff4_5 &  _LC7_E4
         #  _LC3_E13;

-- Node name is ':55' = 'buff4_6' 
-- Equation name is 'buff4_6', location is LC7_B16, type is buried.
buff4_6  = DFFE( _EQ023, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ023 =  buff4_6 &  _LC7_E4
         #  _LC6_B16;

-- Node name is ':54' = 'buff4_7' 
-- Equation name is 'buff4_7', location is LC3_C9, type is buried.
buff4_7  = DFFE( _EQ024, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ024 =  buff4_7 &  _LC7_E4
         #  _LC5_C9;

-- Node name is ':53' = 'buff5_0' 
-- Equation name is 'buff5_0', location is LC2_B14, type is buried.
buff5_0  = DFFE( _EQ025, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ025 =  buff5_0 &  _LC4_E11
         #  _LC6_B14;

-- Node name is ':52' = 'buff5_1' 
-- Equation name is 'buff5_1', location is LC1_F6, type is buried.
buff5_1  = DFFE( _EQ026, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ026 =  buff5_1 &  _LC4_E11
         #  _LC4_F6;

-- Node name is ':51' = 'buff5_2' 
-- Equation name is 'buff5_2', location is LC2_F6, type is buried.
buff5_2  = DFFE( _EQ027, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ027 =  buff5_2 &  _LC4_E11
         #  _LC6_F6;

-- Node name is ':50' = 'buff5_3' 
-- Equation name is 'buff5_3', location is LC5_E14, type is buried.
buff5_3  = DFFE( _EQ028, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ028 =  buff5_3 &  _LC4_E11
         #  _LC7_E14;

-- Node name is ':49' = 'buff5_4' 
-- Equation name is 'buff5_4', location is LC6_B17, type is buried.
buff5_4  = DFFE( _EQ029, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ029 =  buff5_4 &  _LC4_E11
         #  _LC7_B17;

-- Node name is ':48' = 'buff5_5' 
-- Equation name is 'buff5_5', location is LC6_E8, type is buried.
buff5_5  = DFFE( _EQ030, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ030 =  buff5_5 &  _LC4_E11
         #  _LC1_E5;

-- Node name is ':47' = 'buff5_6' 
-- Equation name is 'buff5_6', location is LC4_B14, type is buried.
buff5_6  = DFFE( _EQ031, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ031 =  buff5_6 &  _LC4_E11
         #  _LC1_B14;

-- Node name is ':46' = 'buff5_7' 
-- Equation name is 'buff5_7', location is LC6_C13, type is buried.
buff5_7  = DFFE( _EQ032, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ032 =  buff5_7 &  _LC4_E11
         #  _LC1_C13;

-- Node name is ':45' = 'buff6_0' 
-- Equation name is 'buff6_0', location is LC6_B8, type is buried.
buff6_0  = DFFE( _EQ033, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ033 =  buff6_0 &  _LC1_F14
         #  _LC8_B8;

-- Node name is ':44' = 'buff6_1' 
-- Equation name is 'buff6_1', location is LC3_F8, type is buried.
buff6_1  = DFFE( _EQ034, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ034 =  buff6_1 &  _LC1_F14
         #  _LC5_F8;

-- Node name is ':43' = 'buff6_2' 
-- Equation name is 'buff6_2', location is LC5_F7, type is buried.
buff6_2  = DFFE( _EQ035, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ035 =  buff6_2 &  _LC1_F14
         #  _LC2_F15;

-- Node name is ':42' = 'buff6_3' 
-- Equation name is 'buff6_3', location is LC7_E13, type is buried.
buff6_3  = DFFE( _EQ036, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ036 =  buff6_3 &  _LC1_F14
         #  _LC4_E13;

-- Node name is ':41' = 'buff6_4' 
-- Equation name is 'buff6_4', location is LC3_B9, type is buried.
buff6_4  = DFFE( _EQ037, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ037 =  buff6_4 &  _LC1_F14
         #  _LC8_B9;

-- Node name is ':40' = 'buff6_5' 
-- Equation name is 'buff6_5', location is LC7_E8, type is buried.
buff6_5  = DFFE( _EQ038, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ038 =  buff6_5 &  _LC1_F14
         #  _LC5_E8;

-- Node name is ':39' = 'buff6_6' 
-- Equation name is 'buff6_6', location is LC5_B9, type is buried.
buff6_6  = DFFE( _EQ039, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ039 =  buff6_6 &  _LC1_F14
         #  _LC1_B9;

-- Node name is ':38' = 'buff6_7' 
-- Equation name is 'buff6_7', location is LC6_C9, type is buried.
buff6_7  = DFFE( _EQ040, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);
  _EQ040 =  buff6_7 &  _LC1_F14
         #  _LC2_C9;

-- Node name is ':37' = 'buff7_0' 
-- Equation name is 'buff7_0', location is LC7_B8, type is buried.
buff7_0  = DFFE( _LC1_B8, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':36' = 'buff7_1' 
-- Equation name is 'buff7_1', location is LC7_F9, type is buried.
buff7_1  = DFFE( _LC1_F9, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':35' = 'buff7_2' 
-- Equation name is 'buff7_2', location is LC6_F7, type is buried.
buff7_2  = DFFE( _LC1_F7, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':34' = 'buff7_3' 
-- Equation name is 'buff7_3', location is LC6_E14, type is buried.
buff7_3  = DFFE( _LC2_E14, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':33' = 'buff7_4' 
-- Equation name is 'buff7_4', location is LC7_B9, type is buried.
buff7_4  = DFFE( _LC2_B9, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':32' = 'buff7_5' 
-- Equation name is 'buff7_5', location is LC8_E8, type is buried.
buff7_5  = DFFE( _LC1_E8, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':31' = 'buff7_6' 
-- Equation name is 'buff7_6', location is LC5_B14, type is buried.
buff7_6  = DFFE( _LC3_B14, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':30' = 'buff7_7' 
-- Equation name is 'buff7_7', location is LC7_C9, type is buried.
buff7_7  = DFFE( _LC1_C9, GLOBAL( WR),  VCC,  VCC, !_LC1_E9);

-- Node name is ':199' = 'decrease0' 
-- Equation name is 'decrease0', location is LC4_C2, type is buried.
decrease0 = DFFE( _EQ041, GLOBAL( RD), GLOBAL(!Reset),  VCC,  VCC);
  _EQ041 = !decrease0 & !_LC8_C8
         #  decrease0 &  _LC8_C8;

-- Node name is ':198' = 'decrease1' 
-- Equation name is 'decrease1', location is LC5_C2, type is buried.
decrease1 = DFFE( _EQ042, GLOBAL( RD), GLOBAL(!Reset),  VCC,  VCC);
  _EQ042 =  decrease0 & !decrease1 & !_LC8_C8
         # !decrease0 &  decrease1
         #  decrease1 &  _LC8_C8;

-- Node name is ':197' = 'decrease2' 
-- Equation name is 'decrease2', location is LC8_C2, type is buried.
decrease2 = DFFE( _EQ043, GLOBAL( RD), GLOBAL(!Reset),  VCC,  VCC);
  _EQ043 = !decrease0 &  decrease2
         # !decrease1 &  decrease2
         #  decrease0 &  decrease1 & !decrease2 & !_LC8_C8
         #  decrease2 &  _LC8_C8;

-- Node name is ':196' = 'decrease3' 
-- Equation name is 'decrease3', location is LC6_C2, type is buried.
decrease3 = DFFE( _EQ044, GLOBAL( RD), GLOBAL(!Reset),  VCC,  VCC);
  _EQ044 = !decrease2 &  decrease3
         #  decrease3 & !_LC1_C2
         #  decrease2 & !decrease3 &  _LC1_C2 & !_LC8_C8
         #  decrease3 &  _LC8_C8;

-- Node name is 'DO0' 
-- Equation name is 'DO0', type is bidir 
DO0      = TRI(_LC6_B15,  VCC);

-- Node name is 'DO1' 
-- Equation name is 'DO1', type is bidir 
DO1      = TRI(_LC5_F18,  VCC);

-- Node name is 'DO2' 
-- Equation name is 'DO2', type is bidir 
DO2      = TRI(_LC8_F7,  VCC);

-- Node name is 'DO3' 
-- Equation name is 'DO3', type is bidir 
DO3      = TRI(_LC4_E4,  VCC);

-- Node name is 'DO4' 
-- Equation name is 'DO4', type is bidir 
DO4      = TRI(_LC3_B17,  VCC);

-- Node name is 'DO5' 
-- Equation name is 'DO5', type is bidir 
DO5      = TRI(_LC8_E17,  VCC);

-- Node name is 'DO6' 
-- Equation name is 'DO6', type is bidir 
DO6      = TRI(_LC3_B16,  VCC);

-- Node name is 'DO7' 
-- Equation name is 'DO7', type is bidir 
DO7      = TRI(_LC3_C18,  VCC);

-- Node name is 'EMPTY' 
-- Equation name is 'EMPTY', type is bidir 
EMPTY    = TRI(_LC8_C8,  VCC);

-- Node name is 'FULL' 
-- Equation name is 'FULL', type is bidir 
FULL     = TRI(_LC1_C11,  VCC);

-- Node name is ':165' = 'increase0' 
-- Equation name is 'increase0', location is LC1_C12, type is buried.
increase0 = DFFE( _EQ045, GLOBAL( WR), GLOBAL(!Reset),  VCC,  VCC);
  _EQ045 = !increase0 & !_LC1_C11
         #  increase0 &  _LC1_C11;

-- Node name is ':164' = 'increase1' 
-- Equation name is 'increase1', location is LC1_C5, type is buried.
increase1 = DFFE( _EQ046, GLOBAL( WR), GLOBAL(!Reset),  VCC,  VCC);
  _EQ046 =  increase0 & !increase1 & !_LC1_C11
         # !increase0 &  increase1
         #  increase1 &  _LC1_C11;

-- Node name is ':163' = 'increase2' 
-- Equation name is 'increase2', location is LC6_C3, type is buried.
increase2 = DFFE( _EQ047, GLOBAL( WR), GLOBAL(!Reset),  VCC,  VCC);
  _EQ047 = !increase0 &  increase2
         # !increase1 &  increase2
         #  increase0 &  increase1 & !increase2 & !_LC1_C11
         #  increase2 &  _LC1_C11;

-- Node name is ':162' = 'increase3' 
-- Equation name is 'increase3', location is LC5_C3, type is buried.
increase3 = DFFE( _EQ048, GLOBAL( WR), GLOBAL(!Reset),  VCC,  VCC);
  _EQ048 = !increase2 &  increase3
         #  increase3 & !_LC2_C3
         #  increase2 & !increase3 & !_LC1_C11 &  _LC2_C3
         #  increase3 &  _LC1_C11;

-- Node name is 'Reset~1' 
-- Equation name is 'Reset~1', location is LC1_E9, type is buried.
-- synthesized logic cell 
!_LC1_E9 = _LC1_E9~NOT;
_LC1_E9~NOT = LCELL(!Reset);

-- Node name is '|LPM_ADD_SUB:350|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_C2', type is buried 
_LC7_C2  = LCELL( _EQ049);
  _EQ049 = !decrease1 &  increase1
         #  increase0 &  increase1
         # !decrease0 &  increase1
         # !decrease1 &  increase0
         # !decrease0 & !decrease1;

-- Node name is '|LPM_ADD_SUB:350|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = LCELL( _EQ050);
  _EQ050 =  increase2 &  _LC7_C2
         # !decrease2 &  _LC7_C2
         # !decrease2 &  increase2;

-- Node name is '|LPM_ADD_SUB:350|addcore:adder|:289' from file "addcore.tdf" line 315, column 26
-- Equation name is '_LC2_C2', type is buried 
_LC2_C2  = LCELL( _EQ051);
  _EQ051 =  decrease0 &  increase0
         # !decrease0 & !increase0;

-- Node name is '|LPM_ADD_SUB:350|addcore:adder|:322' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C2', type is buried 
_LC3_C2  = LCELL( _EQ052);
  _EQ052 = !decrease1 &  increase0 &  increase1
         # !decrease0 & !decrease1 &  increase1
         #  decrease0 &  decrease1 & !increase0 &  increase1
         #  decrease0 & !decrease1 & !increase0 & !increase1
         #  decrease1 &  increase0 & !increase1
         # !decrease0 &  decrease1 & !increase1;

-- Node name is '|LPM_ADD_SUB:350|addcore:adder|:323' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_C3', type is buried 
_LC4_C3  = LCELL( _EQ053);
  _EQ053 =  decrease2 &  increase2 & !_LC7_C2
         # !decrease2 & !increase2 & !_LC7_C2
         # !decrease2 &  increase2 &  _LC7_C2
         #  decrease2 & !increase2 &  _LC7_C2;

-- Node name is '|LPM_ADD_SUB:350|addcore:adder|:324' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C3', type is buried 
_LC3_C3  = LCELL( _EQ054);
  _EQ054 = !decrease3 &  increase3 &  _LC1_C3
         #  decrease3 & !increase3 &  _LC1_C3
         #  decrease3 &  increase3 & !_LC1_C3
         # !decrease3 & !increase3 & !_LC1_C3;

-- Node name is '|LPM_ADD_SUB:4030|addcore:adder|:167' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = LCELL( _EQ055);
  _EQ055 =  increase0 &  increase1;

-- Node name is '|LPM_ADD_SUB:5573|addcore:adder|:167' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_C2', type is buried 
_LC1_C2  = LCELL( _EQ056);
  _EQ056 =  decrease0 &  decrease1;

-- Node name is ':14' 
-- Equation name is '_LC3_C18', type is buried 
_LC3_C18 = DFFE( _LC7_C13, GLOBAL( RD),  VCC,  VCC, !_LC1_E9);

-- Node name is ':16' 
-- Equation name is '_LC3_B16', type is buried 
_LC3_B16 = DFFE( _LC1_B16, GLOBAL( RD),  VCC,  VCC, !_LC1_E9);

-- Node name is ':18' 
-- Equation name is '_LC8_E17', type is buried 
_LC8_E17 = DFFE( _LC2_E17, GLOBAL( RD),  VCC,  VCC, !_LC1_E9);

-- Node name is ':20' 
-- Equation name is '_LC3_B17', type is buried 
_LC3_B17 = DFFE( _LC1_B17, GLOBAL( RD),  VCC,  VCC, !_LC1_E9);

-- Node name is ':22' 
-- Equation name is '_LC4_E4', type is buried 
_LC4_E4  = DFFE( _LC1_E4, GLOBAL( RD),  VCC,  VCC, !_LC1_E9);

-- Node name is ':24' 
-- Equation name is '_LC8_F7', type is buried 
_LC8_F7  = DFFE( _LC4_F7, GLOBAL( RD),  VCC,  VCC, !_LC1_E9);

-- Node name is ':26' 
-- Equation name is '_LC5_F18', type is buried 
_LC5_F18 = DFFE( _LC1_F18, GLOBAL( RD),  VCC,  VCC, !_LC1_E9);

-- Node name is ':28' 
-- Equation name is '_LC6_B15', type is buried 
_LC6_B15 = DFFE( _LC7_B15, GLOBAL( RD),  VCC,  VCC, !_LC1_E9);

-- Node name is '~440~1' 
-- Equation name is '~440~1', location is LC3_F13, type is buried.
-- synthesized logic cell 
_LC3_F13 = LCELL( _EQ057);
  _EQ057 =  _LC3_C2 & !_LC3_C3 &  _LC4_C3;

-- Node name is '~440~2' 
-- Equation name is '~440~2', location is LC5_B15, type is buried.
-- synthesized logic cell 
_LC5_B15 = LCELL( _EQ058);
  _EQ058 =  DI0 & !_LC2_C2 & !_LC4_C1;

-- Node name is '~440~3' 
-- Equation name is '~440~3', location is LC8_A16, type is buried.
-- synthesized logic cell 
_LC8_A16 = LCELL( _EQ059);
  _EQ059 =  DI0 &  _LC2_C2 & !_LC5_C1;

-- Node name is '~440~4' 
-- Equation name is '~440~4', location is LC7_F18, type is buried.
-- synthesized logic cell 
_LC7_F18 = LCELL( _EQ060);
  _EQ060 =  DI1 & !_LC2_C2 & !_LC4_C1;

-- Node name is '~440~5' 
-- Equation name is '~440~5', location is LC8_E10, type is buried.
-- synthesized logic cell 
_LC8_E10 = LCELL( _EQ061);
  _EQ061 =  DI1 &  _LC2_C2 & !_LC5_C1;

-- Node name is '~440~6' 
-- Equation name is '~440~6', location is LC6_F8, type is buried.
-- synthesized logic cell 
_LC6_F8  = LCELL( _EQ062);
  _EQ062 =  DI2 & !_LC2_C2 & !_LC4_C1;

-- Node name is '~440~7' 
-- Equation name is '~440~7', location is LC8_F12, type is buried.
-- synthesized logic cell 
_LC8_F12 = LCELL( _EQ063);
  _EQ063 =  DI2 &  _LC2_C2 & !_LC5_C1;

-- Node name is '~440~8' 
-- Equation name is '~440~8', location is LC5_A12, type is buried.
-- synthesized logic cell 
_LC5_A12 = LCELL( _EQ064);
  _EQ064 =  DI3 & !_LC2_C2 & !_LC4_C1;

-- Node name is '~440~9' 
-- Equation name is '~440~9', location is LC8_A15, type is buried.
-- synthesized logic cell 
_LC8_A15 = LCELL( _EQ065);
  _EQ065 =  DI3 &  _LC2_C2 & !_LC5_C1;

-- Node name is '~440~10' 
-- Equation name is '~440~10', location is LC5_A16, type is buried.
-- synthesized logic cell 
_LC5_A16 = LCELL( _EQ066);
  _EQ066 =  DI4 & !_LC2_C2 & !_LC4_C1;

-- Node name is '~440~11' 
-- Equation name is '~440~11', location is LC8_A6, type is buried.
-- synthesized logic cell 
_LC8_A6  = LCELL( _EQ067);
  _EQ067 =  DI4 &  _LC2_C2 & !_LC5_C1;

-- Node name is '~440~12' 
-- Equation name is '~440~12', location is LC5_E17, type is buried.
-- synthesized logic cell 
_LC5_E17 = LCELL( _EQ068);
  _EQ068 =  DI5 & !_LC2_C2 & !_LC4_C1;

-- Node name is '~440~13' 
-- Equation name is '~440~13', location is LC1_E13, type is buried.
-- synthesized logic cell 
_LC1_E13 = LCELL( _EQ069);
  _EQ069 =  DI5 &  _LC2_C2 & !_LC5_C1;

-- Node name is '~440~14' 
-- Equation name is '~440~14', location is LC6_A5, type is buried.
-- synthesized logic cell 
_LC6_A5  = LCELL( _EQ070);
  _EQ070 =  DI6 & !_LC2_C2 & !_LC4_C1;

-- Node name is '~440~15' 
-- Equation name is '~440~15', location is LC7_A15, type is buried.
-- synthesized logic cell 
_LC7_A15 = LCELL( _EQ071);
  _EQ071 =  DI6 &  _LC2_C2 & !_LC5_C1;

-- Node name is '~440~16' 
-- Equation name is '~440~16', location is LC1_C6, type is buried.
-- synthesized logic cell 
_LC1_C6  = LCELL( _EQ072);
  _EQ072 =  DI7 & !_LC2_C2 & !_LC4_C1;

-- Node name is '~440~17' 
-- Equation name is '~440~17', location is LC7_C14, type is buried.
-- synthesized logic cell 
_LC7_C14 = LCELL( _EQ073);
  _EQ073 =  DI7 &  _LC2_C2 & !_LC5_C1;

-- Node name is '~440~18' 
-- Equation name is '~440~18', location is LC1_C10, type is buried.
-- synthesized logic cell 
_LC1_C10 = LCELL( _EQ074);
  _EQ074 = !_LC1_C11 & !_LC3_C2 & !_LC3_C3 &  _LC4_C3;

-- Node name is '~440~19' 
-- Equation name is '~440~19', location is LC8_B16, type is buried.
-- synthesized logic cell 
_LC8_B16 = LCELL( _EQ075);
  _EQ075 =  DI0 &  _LC1_C10 &  _LC2_C2;

-- Node name is '~440~20' 
-- Equation name is '~440~20', location is LC6_B14, type is buried.
-- synthesized logic cell 
_LC6_B14 = LCELL( _EQ076);
  _EQ076 =  DI0 &  _LC1_C10 & !_LC2_C2;

-- Node name is '~440~21' 
-- Equation name is '~440~21', location is LC8_C1, type is buried.
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ077);
  _EQ077 = !_LC1_C11 &  _LC3_C2 & !_LC3_C3 &  _LC4_C3;

-- Node name is '~440~22' 
-- Equation name is '~440~22', location is LC8_B8, type is buried.
-- synthesized logic cell 
_LC8_B8  = LCELL( _EQ078);
  _EQ078 =  DI0 &  _LC2_C2 &  _LC8_C1;

-- Node name is '~440~23' 
-- Equation name is '~440~23', location is LC8_F9, type is buried.
-- synthesized logic cell 
_LC8_F9  = LCELL( _EQ079);
  _EQ079 =  DI1 &  _LC1_C10 &  _LC2_C2;

-- Node name is '~440~24' 
-- Equation name is '~440~24', location is LC4_F6, type is buried.
-- synthesized logic cell 
_LC4_F6  = LCELL( _EQ080);
  _EQ080 =  DI1 &  _LC1_C10 & !_LC2_C2;

-- Node name is '~440~25' 
-- Equation name is '~440~25', location is LC5_F8, type is buried.
-- synthesized logic cell 
_LC5_F8  = LCELL( _EQ081);
  _EQ081 =  DI1 &  _LC2_C2 &  _LC8_C1;

-- Node name is '~440~26' 
-- Equation name is '~440~26', location is LC7_F6, type is buried.
-- synthesized logic cell 
_LC7_F6  = LCELL( _EQ082);
  _EQ082 =  DI2 &  _LC1_C10 &  _LC2_C2;

-- Node name is '~440~27' 
-- Equation name is '~440~27', location is LC6_F6, type is buried.
-- synthesized logic cell 
_LC6_F6  = LCELL( _EQ083);
  _EQ083 =  DI2 &  _LC1_C10 & !_LC2_C2;

-- Node name is '~440~28' 
-- Equation name is '~440~28', location is LC2_F15, type is buried.
-- synthesized logic cell 
_LC2_F15 = LCELL( _EQ084);
  _EQ084 =  DI2 &  _LC2_C2 &  _LC8_C1;

-- Node name is '~440~29' 
-- Equation name is '~440~29', location is LC8_E13, type is buried.
-- synthesized logic cell 
_LC8_E13 = LCELL( _EQ085);
  _EQ085 =  DI3 &  _LC1_C10 &  _LC2_C2;

-- Node name is '~440~30' 
-- Equation name is '~440~30', location is LC7_E14, type is buried.
-- synthesized logic cell 
_LC7_E14 = LCELL( _EQ086);
  _EQ086 =  DI3 &  _LC1_C10 & !_LC2_C2;

-- Node name is '~440~31' 
-- Equation name is '~440~31', location is LC4_E13, type is buried.
-- synthesized logic cell 
_LC4_E13 = LCELL( _EQ087);
  _EQ087 =  DI3 &  _LC2_C2 &  _LC8_C1;

-- Node name is '~440~32' 
-- Equation name is '~440~32', location is LC8_B17, type is buried.
-- synthesized logic cell 
_LC8_B17 = LCELL( _EQ088);
  _EQ088 =  DI4 &  _LC1_C10 &  _LC2_C2;

-- Node name is '~440~33' 
-- Equation name is '~440~33', location is LC7_B17, type is buried.
-- synthesized logic cell 
_LC7_B17 = LCELL( _EQ089);
  _EQ089 =  DI4 &  _LC1_C10 & !_LC2_C2;

-- Node name is '~440~34' 
-- Equation name is '~440~34', location is LC8_B9, type is buried.
-- synthesized logic cell 
_LC8_B9  = LCELL( _EQ090);
  _EQ090 =  DI4 &  _LC2_C2 &  _LC8_C1;

-- Node name is '~440~35' 
-- Equation name is '~440~35', location is LC3_E13, type is buried.
-- synthesized logic cell 
_LC3_E13 = LCELL( _EQ091);
  _EQ091 =  DI5 &  _LC1_C10 &  _LC2_C2;

-- Node name is '~440~36' 
-- Equation name is '~440~36', location is LC1_E5, type is buried.
-- synthesized logic cell 
_LC1_E5  = LCELL( _EQ092);
  _EQ092 =  DI5 &  _LC1_C10 & !_LC2_C2;

-- Node name is '~440~37' 
-- Equation name is '~440~37', location is LC5_E8, type is buried.
-- synthesized logic cell 
_LC5_E8  = LCELL( _EQ093);
  _EQ093 =  DI5 &  _LC2_C2 &  _LC8_C1;

-- Node name is '~440~38' 
-- Equation name is '~440~38', location is LC6_B16, type is buried.
-- synthesized logic cell 
_LC6_B16 = LCELL( _EQ094);
  _EQ094 =  DI6 &  _LC1_C10 &  _LC2_C2;

-- Node name is '~440~39' 
-- Equation name is '~440~39', location is LC1_B14, type is buried.
-- synthesized logic cell 
_LC1_B14 = LCELL( _EQ095);
  _EQ095 =  DI6 &  _LC1_C10 & !_LC2_C2;

-- Node name is '~440~40' 
-- Equation name is '~440~40', location is LC1_B9, type is buried.
-- synthesized logic cell 
_LC1_B9  = LCELL( _EQ096);
  _EQ096 =  DI6 &  _LC2_C2 &  _LC8_C1;

-- Node name is '~440~41' 
-- Equation name is '~440~41', location is LC5_C9, type is buried.
-- synthesized logic cell 
_LC5_C9  = LCELL( _EQ097);
  _EQ097 =  DI7 &  _LC1_C10 &  _LC2_C2;

-- Node name is '~440~42' 
-- Equation name is '~440~42', location is LC1_C13, type is buried.
-- synthesized logic cell 
_LC1_C13 = LCELL( _EQ098);
  _EQ098 =  DI7 &  _LC1_C10 & !_LC2_C2;

-- Node name is '~440~43' 
-- Equation name is '~440~43', location is LC2_C9, type is buried.
-- synthesized logic cell 
_LC2_C9  = LCELL( _EQ099);
  _EQ099 =  DI7 &  _LC2_C2 &  _LC8_C1;

-- Node name is ':440' 
-- Equation name is '_LC1_C11', type is buried 
_LC1_C11 = LCELL( _EQ100);
  _EQ100 = !_LC2_C2 &  _LC3_F13;

-- Node name is ':4104' 
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = LCELL( _EQ101);
  _EQ101 =  buff7_7 & !_LC3_F13
         #  buff7_7 &  _LC2_C2
         #  DI7 & !_LC2_C2 &  _LC3_F13;

-- Node name is ':4110' 
-- Equation name is '_LC3_B14', type is buried 
_LC3_B14 = LCELL( _EQ102);
  _EQ102 =  buff7_6 & !_LC3_F13
         #  buff7_6 &  _LC2_C2
         #  DI6 & !_LC2_C2 &  _LC3_F13;

-- Node name is ':4116' 
-- Equation name is '_LC1_E8', type is buried 
_LC1_E8  = LCELL( _EQ103);
  _EQ103 =  buff7_5 & !_LC3_F13
         #  buff7_5 &  _LC2_C2
         #  DI5 & !_LC2_C2 &  _LC3_F13;

-- Node name is ':4122' 
-- Equation name is '_LC2_B9', type is buried 
_LC2_B9  = LCELL( _EQ104);
  _EQ104 =  buff7_4 & !_LC3_F13
         #  buff7_4 &  _LC2_C2
         #  DI4 & !_LC2_C2 &  _LC3_F13;

-- Node name is ':4128' 
-- Equation name is '_LC2_E14', type is buried 
_LC2_E14 = LCELL( _EQ105);
  _EQ105 =  buff7_3 & !_LC3_F13
         #  buff7_3 &  _LC2_C2
         #  DI3 & !_LC2_C2 &  _LC3_F13;

-- Node name is ':4134' 
-- Equation name is '_LC1_F7', type is buried 
_LC1_F7  = LCELL( _EQ106);
  _EQ106 =  buff7_2 & !_LC3_F13
         #  buff7_2 &  _LC2_C2
         #  DI2 & !_LC2_C2 &  _LC3_F13;

-- Node name is ':4140' 
-- Equation name is '_LC1_F9', type is buried 
_LC1_F9  = LCELL( _EQ107);
  _EQ107 =  buff7_1 & !_LC3_F13
         #  buff7_1 &  _LC2_C2
         #  DI1 & !_LC2_C2 &  _LC3_F13;

-- Node name is ':4146' 
-- Equation name is '_LC1_B8', type is buried 
_LC1_B8  = LCELL( _EQ108);
  _EQ108 =  buff7_0 & !_LC3_F13
         #  buff7_0 &  _LC2_C2
         #  DI0 & !_LC2_C2 &  _LC3_F13;

-- Node name is '~4194~1' 
-- Equation name is '~4194~1', location is LC1_F14, type is buried.
-- synthesized logic cell 
_LC1_F14 = LCELL( _EQ109);
  _EQ109 = !_LC8_C1
         # !_LC2_C2;

-- Node name is '~4242~1' 
-- Equation name is '~4242~1', location is LC4_E11, type is buried.
-- synthesized logic cell 
_LC4_E11 = LCELL( _EQ110);
  _EQ110 = !_LC1_C10
         #  _LC2_C2;

-- Node name is '~4290~1' 
-- Equation name is '~4290~1', location is LC7_E4, type is buried.
-- synthesized logic cell 
_LC7_E4  = LCELL( _EQ111);
  _EQ111 = !_LC1_C10
         # !_LC2_C2;

-- Node name is ':4296' 
-- Equation name is '_LC3_C14', type is buried 
_LC3_C14 = LCELL( _EQ112);
  _EQ112 =  buff3_7 &  _LC5_C1
         #  buff3_7 &  _LC2_C2
         #  DI7 & !_LC2_C2 & !_LC5_C1;

-- Node name is ':4302' 
-- Equation name is '_LC1_A15', type is buried 
_LC1_A15 = LCELL( _EQ113);
  _EQ113 =  buff3_6 &  _LC5_C1
         #  buff3_6 &  _LC2_C2
         #  DI6 & !_LC2_C2 & !_LC5_C1;

-- Node name is ':4308' 
-- Equation name is '_LC1_E10', type is buried 
_LC1_E10 = LCELL( _EQ114);
  _EQ114 =  buff3_5 &  _LC5_C1
         #  buff3_5 &  _LC2_C2
         #  DI5 & !_LC2_C2 & !_LC5_C1;

-- Node name is ':4314' 
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = LCELL( _EQ115);
  _EQ115 =  buff3_4 &  _LC5_C1
         #  buff3_4 &  _LC2_C2
         #  DI4 & !_LC2_C2 & !_LC5_C1;

-- Node name is ':4320' 
-- Equation name is '_LC1_A12', type is buried 
_LC1_A12 = LCELL( _EQ116);
  _EQ116 =  buff3_3 &  _LC5_C1
         #  buff3_3 &  _LC2_C2
         #  DI3 & !_LC2_C2 & !_LC5_C1;

-- Node name is ':4326' 
-- Equation name is '_LC2_F12', type is buried 
_LC2_F12 = LCELL( _EQ117);
  _EQ117 =  buff3_2 &  _LC5_C1
         #  buff3_2 &  _LC2_C2
         #  DI2 & !_LC2_C2 & !_LC5_C1;

-- Node name is ':4332' 
-- Equation name is '_LC2_E10', type is buried 
_LC2_E10 = LCELL( _EQ118);
  _EQ118 =  buff3_1 &  _LC5_C1
         #  buff3_1 &  _LC2_C2
         #  DI1 & !_LC2_C2 & !_LC5_C1;

-- Node name is '~4338~1' 
-- Equation name is '~4338~1', location is LC5_C1, type is buried.
-- synthesized logic cell 
!_LC5_C1 = _LC5_C1~NOT;
_LC5_C1~NOT = LCELL( _EQ119);
  _EQ119 = !_LC1_C11 &  _LC3_C2 & !_LC3_C3 & !_LC4_C3;

-- Node name is ':4338' 
-- Equation name is '_LC1_A16', type is buried 
_LC1_A16 = LCELL( _EQ120);
  _EQ120 =  buff3_0 &  _LC5_C1
         #  buff3_0 &  _LC2_C2
         #  DI0 & !_LC2_C2 & !_LC5_C1;

-- Node name is '~4386~1' 
-- Equation name is '~4386~1', location is LC1_F12, type is buried.
-- synthesized logic cell 
_LC1_F12 = LCELL( _EQ121);
  _EQ121 =  _LC5_C1
         # !_LC2_C2;

-- Node name is '~4434~1' 
-- Equation name is '~4434~1', location is LC4_C1, type is buried.
-- synthesized logic cell 
!_LC4_C1 = _LC4_C1~NOT;
_LC4_C1~NOT = LCELL( _EQ122);
  _EQ122 = !_LC1_C11 & !_LC3_C2 & !_LC3_C3 & !_LC4_C3;

-- Node name is '~4434~2' 
-- Equation name is '~4434~2', location is LC1_A7, type is buried.
-- synthesized logic cell 
_LC1_A7  = LCELL( _EQ123);
  _EQ123 =  _LC4_C1
         #  _LC2_C2;

-- Node name is ':4440' 
-- Equation name is '_LC2_C14', type is buried 
_LC2_C14 = LCELL( _EQ124);
  _EQ124 =  buff0_7 &  _LC4_C1
         #  buff0_7 & !_LC2_C2
         #  DI7 &  _LC2_C2 & !_LC4_C1;

-- Node name is ':4446' 
-- Equation name is '_LC4_A5', type is buried 
_LC4_A5  = LCELL( _EQ125);
  _EQ125 =  buff0_6 &  _LC4_C1
         #  buff0_6 & !_LC2_C2
         #  DI6 &  _LC2_C2 & !_LC4_C1;

-- Node name is ':4452' 
-- Equation name is '_LC1_E17', type is buried 
_LC1_E17 = LCELL( _EQ126);
  _EQ126 =  buff0_5 &  _LC4_C1
         #  buff0_5 & !_LC2_C2
         #  DI5 &  _LC2_C2 & !_LC4_C1;

-- Node name is ':4458' 
-- Equation name is '_LC4_A6', type is buried 
_LC4_A6  = LCELL( _EQ127);
  _EQ127 =  buff0_4 &  _LC4_C1
         #  buff0_4 & !_LC2_C2
         #  DI4 &  _LC2_C2 & !_LC4_C1;

-- Node name is ':4464' 
-- Equation name is '_LC5_A5', type is buried 
_LC5_A5  = LCELL( _EQ128);
  _EQ128 =  buff0_3 &  _LC4_C1
         #  buff0_3 & !_LC2_C2
         #  DI3 &  _LC2_C2 & !_LC4_C1;

-- Node name is ':4470' 
-- Equation name is '_LC4_F8', type is buried 
_LC4_F8  = LCELL( _EQ129);
  _EQ129 =  buff0_2 &  _LC4_C1
         #  buff0_2 & !_LC2_C2
         #  DI2 &  _LC2_C2 & !_LC4_C1;

-- Node name is ':4476' 
-- Equation name is '_LC3_F18', type is buried 
_LC3_F18 = LCELL( _EQ130);
  _EQ130 =  buff0_1 &  _LC4_C1
         #  buff0_1 & !_LC2_C2
         #  DI1 &  _LC2_C2 & !_LC4_C1;

-- Node name is ':4482' 
-- Equation name is '_LC2_B15', type is buried 
_LC2_B15 = LCELL( _EQ131);
  _EQ131 =  buff0_0 &  _LC4_C1
         #  buff0_0 & !_LC2_C2
         #  DI0 &  _LC2_C2 & !_LC4_C1;

-- Node name is ':4871' 
-- Equation name is '_LC8_C8', type is buried 
_LC8_C8  = LCELL( _EQ132);
  _EQ132 =  _LC2_C2 & !_LC3_C2 & !_LC3_C3 & !_LC4_C3;

-- Node name is ':5208' 
-- Equation name is '_LC2_C13', type is buried 
_LC2_C13 = LCELL( _EQ133);
  _EQ133 =  _LC4_C3 &  _LC5_C13
         #  _LC4_C3 &  _LC4_C9
         #  _LC3_C13 & !_LC4_C3;

-- Node name is ':5211' 
-- Equation name is '_LC3_C13', type is buried 
_LC3_C13 = LCELL( _EQ134);
  _EQ134 = !_LC3_C2 &  _LC4_C13
         #  _LC1_C14 &  _LC3_C2;

-- Node name is ':5214' 
-- Equation name is '_LC4_C13', type is buried 
_LC4_C13 = LCELL( _EQ135);
  _EQ135 =  buff0_7 &  _LC2_C2
         #  buff1_7 & !_LC2_C2;

-- Node name is ':5217' 
-- Equation name is '_LC1_C14', type is buried 
_LC1_C14 = LCELL( _EQ136);
  _EQ136 =  buff2_7 &  _LC2_C2
         #  buff3_7 & !_LC2_C2;

-- Node name is ':5221' 
-- Equation name is '_LC5_C13', type is buried 
_LC5_C13 = LCELL( _EQ137);
  _EQ137 =  buff4_7 &  _LC2_C2 & !_LC3_C2
         #  buff5_7 & !_LC2_C2 & !_LC3_C2;

-- Node name is ':5222' 
-- Equation name is '_LC4_C9', type is buried 
_LC4_C9  = LCELL( _EQ138);
  _EQ138 =  buff6_7 &  _LC2_C2 &  _LC3_C2
         #  buff7_7 & !_LC2_C2 &  _LC3_C2;

-- Node name is ':5253' 
-- Equation name is '_LC4_B16', type is buried 
_LC4_B16 = LCELL( _EQ139);
  _EQ139 =  _LC4_C3 &  _LC5_B16
         #  _LC4_C3 &  _LC6_B9
         #  _LC2_A15 & !_LC4_C3;

-- Node name is ':5256' 
-- Equation name is '_LC2_A15', type is buried 
_LC2_A15 = LCELL( _EQ140);
  _EQ140 =  _LC3_A5 & !_LC3_C2
         #  _LC3_C2 &  _LC4_A15;

-- Node name is ':5259' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = LCELL( _EQ141);
  _EQ141 =  buff0_6 &  _LC2_C2
         #  buff1_6 & !_LC2_C2;

-- Node name is ':5262' 
-- Equation name is '_LC4_A15', type is buried 
_LC4_A15 = LCELL( _EQ142);
  _EQ142 =  buff2_6 &  _LC2_C2
         #  buff3_6 & !_LC2_C2;

-- Node name is ':5266' 
-- Equation name is '_LC5_B16', type is buried 
_LC5_B16 = LCELL( _EQ143);
  _EQ143 =  buff4_6 &  _LC2_C2 & !_LC3_C2
         #  buff5_6 & !_LC2_C2 & !_LC3_C2;

-- Node name is ':5267' 
-- Equation name is '_LC6_B9', type is buried 
_LC6_B9  = LCELL( _EQ144);
  _EQ144 =  buff6_6 &  _LC2_C2 &  _LC3_C2
         #  buff7_6 & !_LC2_C2 &  _LC3_C2;

-- Node name is ':5298' 
-- Equation name is '_LC2_E8', type is buried 
_LC2_E8  = LCELL( _EQ145);
  _EQ145 =  _LC3_E8 &  _LC4_C3
         #  _LC4_C3 &  _LC4_E8
         #  _LC3_E17 & !_LC4_C3;

-- Node name is ':5301' 
-- Equation name is '_LC3_E17', type is buried 
_LC3_E17 = LCELL( _EQ146);
  _EQ146 = !_LC3_C2 &  _LC4_E17
         #  _LC3_C2 &  _LC5_E10;

-- Node name is ':5304' 
-- Equation name is '_LC4_E17', type is buried 
_LC4_E17 = LCELL( _EQ147);
  _EQ147 =  buff0_5 &  _LC2_C2
         #  buff1_5 & !_LC2_C2;

-- Node name is ':5307' 
-- Equation name is '_LC5_E10', type is buried 
_LC5_E10 = LCELL( _EQ148);
  _EQ148 =  buff2_5 &  _LC2_C2
         #  buff3_5 & !_LC2_C2;

-- Node name is ':5311' 
-- Equation name is '_LC3_E8', type is buried 
_LC3_E8  = LCELL( _EQ149);
  _EQ149 =  buff4_5 &  _LC2_C2 & !_LC3_C2
         #  buff5_5 & !_LC2_C2 & !_LC3_C2;

-- Node name is ':5312' 
-- Equation name is '_LC4_E8', type is buried 
_LC4_E8  = LCELL( _EQ150);
  _EQ150 =  buff6_5 &  _LC2_C2 &  _LC3_C2
         #  buff7_5 & !_LC2_C2 &  _LC3_C2;

-- Node name is ':5343' 
-- Equation name is '_LC2_B17', type is buried 
_LC2_B17 = LCELL( _EQ151);
  _EQ151 =  _LC4_B17 &  _LC4_C3
         #  _LC4_B9 &  _LC4_C3
         #  _LC3_A6 & !_LC4_C3;

-- Node name is ':5346' 
-- Equation name is '_LC3_A6', type is buried 
_LC3_A6  = LCELL( _EQ152);
  _EQ152 =  _LC3_A16 & !_LC3_C2
         #  _LC3_C2 &  _LC5_A6;

-- Node name is ':5349' 
-- Equation name is '_LC3_A16', type is buried 
_LC3_A16 = LCELL( _EQ153);
  _EQ153 =  buff0_4 &  _LC2_C2
         #  buff1_4 & !_LC2_C2;

-- Node name is ':5352' 
-- Equation name is '_LC5_A6', type is buried 
_LC5_A6  = LCELL( _EQ154);
  _EQ154 =  buff2_4 &  _LC2_C2
         #  buff3_4 & !_LC2_C2;

-- Node name is ':5356' 
-- Equation name is '_LC4_B17', type is buried 
_LC4_B17 = LCELL( _EQ155);
  _EQ155 =  buff4_4 &  _LC2_C2 & !_LC3_C2
         #  buff5_4 & !_LC2_C2 & !_LC3_C2;

-- Node name is ':5357' 
-- Equation name is '_LC4_B9', type is buried 
_LC4_B9  = LCELL( _EQ156);
  _EQ156 =  buff6_4 &  _LC2_C2 &  _LC3_C2
         #  buff7_4 & !_LC2_C2 &  _LC3_C2;

-- Node name is ':5388' 
-- Equation name is '_LC1_E14', type is buried 
_LC1_E14 = LCELL( _EQ157);
  _EQ157 =  _LC4_C3 &  _LC4_E14
         #  _LC3_E14 &  _LC4_C3
         # !_LC4_C3 &  _LC6_A12;

-- Node name is ':5391' 
-- Equation name is '_LC6_A12', type is buried 
_LC6_A12 = LCELL( _EQ158);
  _EQ158 =  _LC3_A12 & !_LC3_C2
         #  _LC2_A12 &  _LC3_C2;

-- Node name is ':5394' 
-- Equation name is '_LC3_A12', type is buried 
_LC3_A12 = LCELL( _EQ159);
  _EQ159 =  buff0_3 &  _LC2_C2
         #  buff1_3 & !_LC2_C2;

-- Node name is ':5397' 
-- Equation name is '_LC2_A12', type is buried 
_LC2_A12 = LCELL( _EQ160);
  _EQ160 =  buff2_3 &  _LC2_C2
         #  buff3_3 & !_LC2_C2;

-- Node name is ':5401' 
-- Equation name is '_LC4_E14', type is buried 
_LC4_E14 = LCELL( _EQ161);
  _EQ161 =  buff4_3 &  _LC2_C2 & !_LC3_C2
         #  buff5_3 & !_LC2_C2 & !_LC3_C2;

-- Node name is ':5402' 
-- Equation name is '_LC3_E14', type is buried 
_LC3_E14 = LCELL( _EQ162);
  _EQ162 =  buff6_3 &  _LC2_C2 &  _LC3_C2
         #  buff7_3 & !_LC2_C2 &  _LC3_C2;

-- Node name is ':5433' 
-- Equation name is '_LC2_F7', type is buried 
_LC2_F7  = LCELL( _EQ163);
  _EQ163 =  _LC4_C3 &  _LC5_F6
         #  _LC3_F7 &  _LC4_C3
         # !_LC4_C3 &  _LC6_F12;

-- Node name is ':5436' 
-- Equation name is '_LC6_F12', type is buried 
_LC6_F12 = LCELL( _EQ164);
  _EQ164 = !_LC3_C2 &  _LC3_F12
         #  _LC3_C2 &  _LC4_F12;

-- Node name is ':5439' 
-- Equation name is '_LC3_F12', type is buried 
_LC3_F12 = LCELL( _EQ165);
  _EQ165 =  buff0_2 &  _LC2_C2
         #  buff1_2 & !_LC2_C2;

-- Node name is ':5442' 
-- Equation name is '_LC4_F12', type is buried 
_LC4_F12 = LCELL( _EQ166);
  _EQ166 =  buff2_2 &  _LC2_C2
         #  buff3_2 & !_LC2_C2;

-- Node name is ':5446' 
-- Equation name is '_LC5_F6', type is buried 
_LC5_F6  = LCELL( _EQ167);
  _EQ167 =  buff4_2 &  _LC2_C2 & !_LC3_C2
         #  buff5_2 & !_LC2_C2 & !_LC3_C2;

-- Node name is ':5447' 
-- Equation name is '_LC3_F7', type is buried 
_LC3_F7  = LCELL( _EQ168);
  _EQ168 =  buff6_2 &  _LC2_C2 &  _LC3_C2
         #  buff7_2 & !_LC2_C2 &  _LC3_C2;

-- Node name is ':5478' 
-- Equation name is '_LC3_F9', type is buried 
_LC3_F9  = LCELL( _EQ169);
  _EQ169 =  _LC4_C3 &  _LC4_F9
         #  _LC4_C3 &  _LC5_F9
         #  _LC2_F9 & !_LC4_C3;

-- Node name is ':5481' 
-- Equation name is '_LC2_F9', type is buried 
_LC2_F9  = LCELL( _EQ170);
  _EQ170 =  _LC2_F18 & !_LC3_C2
         #  _LC3_C2 &  _LC3_E10;

-- Node name is ':5484' 
-- Equation name is '_LC2_F18', type is buried 
_LC2_F18 = LCELL( _EQ171);
  _EQ171 =  buff0_1 &  _LC2_C2
         #  buff1_1 & !_LC2_C2;

-- Node name is ':5487' 
-- Equation name is '_LC3_E10', type is buried 
_LC3_E10 = LCELL( _EQ172);
  _EQ172 =  buff2_1 &  _LC2_C2
         #  buff3_1 & !_LC2_C2;

-- Node name is ':5491' 
-- Equation name is '_LC4_F9', type is buried 
_LC4_F9  = LCELL( _EQ173);
  _EQ173 =  buff4_1 &  _LC2_C2 & !_LC3_C2
         #  buff5_1 & !_LC2_C2 & !_LC3_C2;

-- Node name is ':5492' 
-- Equation name is '_LC5_F9', type is buried 
_LC5_F9  = LCELL( _EQ174);
  _EQ174 =  buff6_1 &  _LC2_C2 &  _LC3_C2
         #  buff7_1 & !_LC2_C2 &  _LC3_C2;

-- Node name is ':5523' 
-- Equation name is '_LC3_B8', type is buried 
_LC3_B8  = LCELL( _EQ175);
  _EQ175 =  _LC4_B8 &  _LC4_C3
         #  _LC4_C3 &  _LC5_B8
         #  _LC2_B8 & !_LC4_C3;

-- Node name is ':5526' 
-- Equation name is '_LC2_B8', type is buried 
_LC2_B8  = LCELL( _EQ176);
  _EQ176 =  _LC1_B15 & !_LC3_C2
         #  _LC3_C2 &  _LC4_A16;

-- Node name is ':5529' 
-- Equation name is '_LC1_B15', type is buried 
_LC1_B15 = LCELL( _EQ177);
  _EQ177 =  buff0_0 &  _LC2_C2
         #  buff1_0 & !_LC2_C2;

-- Node name is ':5532' 
-- Equation name is '_LC4_A16', type is buried 
_LC4_A16 = LCELL( _EQ178);
  _EQ178 =  buff2_0 &  _LC2_C2
         #  buff3_0 & !_LC2_C2;

-- Node name is ':5536' 
-- Equation name is '_LC4_B8', type is buried 
_LC4_B8  = LCELL( _EQ179);
  _EQ179 =  buff4_0 &  _LC2_C2 & !_LC3_C2
         #  buff5_0 & !_LC2_C2 & !_LC3_C2;

-- Node name is ':5537' 
-- Equation name is '_LC5_B8', type is buried 
_LC5_B8  = LCELL( _EQ180);
  _EQ180 =  buff6_0 &  _LC2_C2 &  _LC3_C2
         #  buff7_0 & !_LC2_C2 &  _LC3_C2;

-- Node name is ':5591' 
-- Equation name is '_LC7_C13', type is buried 
_LC7_C13 = LCELL( _EQ181);
  _EQ181 =  buff0_7 &  _LC8_C8
         #  _LC2_C13 & !_LC3_C3 & !_LC8_C8;

-- Node name is ':5597' 
-- Equation name is '_LC1_B16', type is buried 
_LC1_B16 = LCELL( _EQ182);
  _EQ182 =  buff0_6 &  _LC8_C8
         # !_LC3_C3 &  _LC4_B16 & !_LC8_C8;

-- Node name is ':5603' 
-- Equation name is '_LC2_E17', type is buried 
_LC2_E17 = LCELL( _EQ183);
  _EQ183 =  buff0_5 &  _LC8_C8
         #  _LC2_E8 & !_LC3_C3 & !_LC8_C8;

-- Node name is ':5609' 
-- Equation name is '_LC1_B17', type is buried 
_LC1_B17 = LCELL( _EQ184);
  _EQ184 =  buff0_4 &  _LC8_C8
         #  _LC2_B17 & !_LC3_C3 & !_LC8_C8;

-- Node name is ':5615' 
-- Equation name is '_LC1_E4', type is buried 
_LC1_E4  = LCELL( _EQ185);
  _EQ185 =  buff0_3 &  _LC8_C8
         #  _LC1_E14 & !_LC3_C3 & !_LC8_C8;

-- Node name is ':5621' 
-- Equation name is '_LC4_F7', type is buried 
_LC4_F7  = LCELL( _EQ186);
  _EQ186 =  buff0_2 &  _LC8_C8
         #  _LC2_F7 & !_LC3_C3 & !_LC8_C8;

-- Node name is ':5627' 
-- Equation name is '_LC1_F18', type is buried 
_LC1_F18 = LCELL( _EQ187);
  _EQ187 =  buff0_1 &  _LC8_C8
         # !_LC3_C3 &  _LC3_F9 & !_LC8_C8;

-- Node name is ':5633' 
-- Equation name is '_LC7_B15', type is buried 
_LC7_B15 = LCELL( _EQ188);
  _EQ188 =  buff0_0 &  _LC8_C8
         #  _LC3_B8 & !_LC3_C3 & !_LC8_C8;



Project Information                                       z:\lab20\lab20_4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10KE' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 24,450K
