#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  8 08:43:09 2019
# Process ID: 9512
# Current directory: E:/archlabs/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10000 E:\archlabs\lab6\lab6.xpr
# Log file: E:/archlabs/lab6/vivado.log
# Journal file: E:/archlabs/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/archlabs/lab6/lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 723.879 ; gain = 116.945
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/archlabs/lab6/lab6.srcs/sim_1/new/top2_tb.v w ]
add_files -fileset sim_1 E:/archlabs/lab6/lab6.srcs/sim_1/new/top2_tb.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  8 08:50:00 2019] Launched synth_1...
Run output will be captured here: E:/archlabs/lab6/lab6.runs/synth_1/runme.log
[Wed May  8 08:50:00 2019] Launched impl_1...
Run output will be captured here: E:/archlabs/lab6/lab6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201612300081
set_property PROGRAM.FILE {E:\archlabs\lab06_board\lab06.runs\impl_2\top2.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/archlabs/lab06_board/lab06.runs/impl_2/top2.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1763.715 ; gain = 0.051
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  8 08:54:55 2019] Launched synth_1...
Run output will be captured here: E:/archlabs/lab6/lab6.runs/synth_1/runme.log
[Wed May  8 08:54:55 2019] Launched impl_1...
Run output will be captured here: E:/archlabs/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/archlabs/lab06_board/lab06.runs/impl_2/top2.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1787.965 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg676-2
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dis/led_clk' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dis/led_do' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dis/seg_clk' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dis/seg_do' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
Parsing XDC File [E:/archlabs/lab6/lab6.srcs/constrs_1/imports/new/lab06.xdc]
Finished Parsing XDC File [E:/archlabs/lab6/lab6.srcs/constrs_1/imports/new/lab06.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2138.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2359.797 ; gain = 322.500
export_ip_user_files -of_objects  [get_files E:/archlabs/lab06_board/lab06.srcs/sim_1/new/top_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/archlabs/lab06_board/lab06.srcs/sim_1/new/top_tb.v
export_ip_user_files -of_objects  [get_files E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/archlabs/lab06_board/lab06.srcs/sources_1/new/Detect.v] -no_script -reset -force -quiet
remove_files  {E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top2.v E:/archlabs/lab06_board/lab06.srcs/sources_1/new/Detect.v}
export_ip_user_files -of_objects  [get_files E:/archlabs/lab6/lab6.srcs/sim_1/new/top2_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/archlabs/lab6/lab6.srcs/sim_1/new/top2_tb.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed May  8 09:04:02 2019] Launched synth_1...
Run output will be captured here: E:/archlabs/lab6/lab6.runs/synth_1/runme.log
[Wed May  8 09:04:02 2019] Launched impl_1...
Run output will be captured here: E:/archlabs/lab6/lab6.runs/impl_1/runme.log
close_design
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201612300081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201612300081
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/201612300081}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/201612300081
disconnect_hw_server localhost:3121
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  8 09:27:08 2019...
