# CPU Core

Verilog Defines:
- `SOC` Compile with internal BRAM memory interface instead
- `SIM` Compile for simulations
- `PROG` Compile for SRAM programmer

See [HOWTO.md](HOWTO.md) for more details.
