/* (c) Copyright 2020 Xilinx, Inc.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 * 
 * 		http://www.apache.org/licenses/LICENSE-2.0
 * 
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License. 
 */

#ifndef __SUBSYS_H__
#define __SUBSYS_H__

#include <adf.h>
#include "include.h"
#include "kernels.h"

using namespace adf;

//-------------------------------------
//  Beamforming Cascading Chain
//-------------------------------------
template <int xoff, int yoff, int len> 
class bfCascadeChain: public graph {
private:
  kernel core[len];
public:
  port<input> din[len];
  port<input> cin[len];
  port<output> out;
  
  bfCascadeChain() {
  
		// First kernel in the chain
		core[(yoff&1)*(len-1)]     = kernel::create(bf8x8_fst);   source(core[(yoff&1)*(len-1)])      = "bf8x8_fst.cc" ;
		
		// Middle kernels
		for(unsigned i=1;i<len-1;i++){
			core[i] = kernel::create(bf8x8_mid); source(core[i])  = "bf8x8_mid.cc" ;
		}
		
		// Last kernel in the chain
		core[(len-1)*(1-(yoff&1))] = kernel::create(bf8x8_lst);   source(core[(len-1)*(1-(yoff&1))])  = "bf8x8_lst.cc" ;
		initialization_function(core[(len-1)*(1-(yoff&1))]) = "bf8x8_init";
				
		// Define run-time ratio
		for(unsigned i=0;i<len;i++) runtime<ratio>(core[i])=0.8;
	
	
		// Make connections for input data and coefficient
		for(unsigned i=0;i<len;i++){
			connect<window<IN_COEF_WINSZ>>(cin[i], core[i].in[0]);
			connect<window<IN_DATA_WINSZ>>(din[i], core[i].in[1]);
		}

		// Connect Output
		connect<window<OUT_DATA_WINSZ>>(core[(len-1)*(1-(yoff&1))].out[0], out);			
			
		// Connect Cascading Bus
		for(unsigned i=0; i<len-1; i++){
			// from:  i   or (len-1)-i
			// to:    i+1 or (len-1)-(i+1)
			connect<cascade>s(core[(yoff&1)*(len-1)+(1-(yoff&1)*2)*i].out[0], core[(yoff&1)*(len-1)+(1-(yoff&1)*2)*(i+1)].in[2]); 
		}	
			
		
		// location constraints
		for(int i=0;i<len;i++){
			location<kernel>(core[i])        =  tile(xoff+i, yoff);
			location<stack>(core[i])         =  bank(xoff+i, yoff, 0);
			location<buffer>(core[i].in[0])  = {bank(xoff+i, yoff, 0), bank(xoff+i, yoff, 1)};
			location<buffer>(core[i].in[1])  = {bank(xoff+i, yoff, 2), bank(xoff+i, yoff, 3)};
		}
		
		// specify last stage output buffer location
		location<buffer>(core[(len-1)*(1-(yoff&1))].out[0]) = {bank(xoff+ (len-1)*(1-(yoff&1)), yoff, 2), bank(xoff+ (len-1)*(1-(yoff&1)), yoff, 3)};
	
   } ; 

};  // end of bfcore





//-------------------------------------
//  DL 64 Antenna 32 Layer
//-------------------------------------
template <int xoff, int yoff> 
class DL64A32L: public graph {
private:
  bfCascadeChain<xoff,   yoff+0, 4> bf0;
  bfCascadeChain<xoff,   yoff+1, 4> bf1;
  bfCascadeChain<xoff,   yoff+2, 4> bf2;
  bfCascadeChain<xoff,   yoff+3, 4> bf3;
  bfCascadeChain<xoff+4, yoff+0, 4> bf4;
  bfCascadeChain<xoff+4, yoff+1, 4> bf5;
  bfCascadeChain<xoff+4, yoff+2, 4> bf6;
  bfCascadeChain<xoff+4, yoff+3, 4> bf7;
public:
  port<input> din[4];
  port<input> cin[32];
  port<output> out[8];
  
  DL64A32L(){
  
		// connect input data
		for(unsigned k=0;k<4;k++){
			connect<>(din[k],bf0.din[k]); connect<>(din[k],bf1.din[k]);
			connect<>(din[k],bf2.din[k]); connect<>(din[k],bf3.din[k]);
			connect<>(din[k],bf4.din[k]); connect<>(din[k],bf5.din[k]);
			connect<>(din[k],bf6.din[k]); connect<>(din[k],bf7.din[k]);			
		}
		
		// connect coefficients
		for(unsigned k=0;k<4;k++){
			connect<>(cin[4*0+k],bf0.cin[k]);
			connect<>(cin[4*1+k],bf1.cin[k]);
			connect<>(cin[4*2+k],bf2.cin[k]);
			connect<>(cin[4*3+k],bf3.cin[k]);
			connect<>(cin[4*4+k],bf4.cin[k]);
			connect<>(cin[4*5+k],bf5.cin[k]);
			connect<>(cin[4*6+k],bf6.cin[k]);
			connect<>(cin[4*7+k],bf7.cin[k]);			
		}		

		// connect output
		connect<>(bf0.out,out[0]); connect<>(bf1.out,out[1]);
		connect<>(bf2.out,out[2]); connect<>(bf3.out,out[3]);
		connect<>(bf4.out,out[4]); connect<>(bf5.out,out[5]);
		connect<>(bf6.out,out[6]); connect<>(bf7.out,out[7]);	
	
  }; 

};  // end of DL64A32L



//-------------------------------------
//  UL 64 Antenna 32 Layer
//-------------------------------------
template <int xoff, int yoff> 
class UL64A32L: public graph {
private:
  bfCascadeChain<xoff,   yoff+0, 8> bf0;
  bfCascadeChain<xoff,   yoff+1, 8> bf1;
  bfCascadeChain<xoff,   yoff+2, 8> bf2;
  bfCascadeChain<xoff,   yoff+3, 8> bf3;
public:
  port<input> din[8];
  port<input> cin[32];
  port<output> out[4];
  
  UL64A32L(){
  
		// connect input data
		for(unsigned k=0;k<8;k++){
			connect<>(din[k],bf0.din[k]);
			connect<>(din[k],bf1.din[k]);
			connect<>(din[k],bf2.din[k]);
			connect<>(din[k],bf3.din[k]);		
		}
		
		// connect coefficients
		for(unsigned k=0;k<8;k++){
			connect<>(cin[8*0+k],bf0.cin[k]);
			connect<>(cin[8*1+k],bf1.cin[k]);
			connect<>(cin[8*2+k],bf2.cin[k]);
			connect<>(cin[8*3+k],bf3.cin[k]);	
		}

		// connect output
		connect<>(bf0.out,out[0]); connect<>(bf1.out,out[1]);
		connect<>(bf2.out,out[2]); connect<>(bf3.out,out[3]);
	
  }; 

};  // end of UL64A32L



#endif //__SUBSYS_H__
