.include "macros.inc"

.section .text, "ax" # 8020714C


.global func_8020714C
func_8020714C:
/* 8020714C 0020408C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80207150 00204090  7C 08 02 A6 */	mflr r0
/* 80207154 00204094  90 01 00 14 */	stw r0, 0x14(r1)
/* 80207158 00204098  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8020715C 0020409C  7C 7F 1B 78 */	mr r31, r3
/* 80207160 002040A0  80 63 00 24 */	lwz r3, 0x24(r3)
/* 80207164 002040A4  48 04 E6 C5 */	bl func_80255828
/* 80207168 002040A8  C0 02 AD 48 */	lfs f0, lbl_80454748-_SDA2_BASE_(r2)
/* 8020716C 002040AC  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80207170 002040B0  41 82 00 58 */	beq lbl_802071C8
/* 80207174 002040B4  A8 1F 04 86 */	lha r0, 0x486(r31)
/* 80207178 002040B8  2C 00 00 00 */	cmpwi r0, 0
/* 8020717C 002040BC  40 82 00 0C */	bne lbl_80207188
/* 80207180 002040C0  38 00 00 1E */	li r0, 0x1e
/* 80207184 002040C4  B0 1F 04 86 */	sth r0, 0x486(r31)
.global lbl_80207188
lbl_80207188:
/* 80207188 002040C8  80 7F 00 24 */	lwz r3, 0x24(r31)
/* 8020718C 002040CC  C0 22 AD 48 */	lfs f1, lbl_80454748-_SDA2_BASE_(r2)
/* 80207190 002040D0  48 04 E6 41 */	bl func_802557D0
/* 80207194 002040D4  38 00 00 00 */	li r0, 0
/* 80207198 002040D8  80 7F 00 24 */	lwz r3, 0x24(r31)
/* 8020719C 002040DC  B0 03 00 16 */	sth r0, 0x16(r3)
/* 802071A0 002040E0  80 7F 00 24 */	lwz r3, 0x24(r31)
/* 802071A4 002040E4  48 04 E6 85 */	bl func_80255828
/* 802071A8 002040E8  C0 02 AD 48 */	lfs f0, lbl_80454748-_SDA2_BASE_(r2)
/* 802071AC 002040EC  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 802071B0 002040F0  40 82 00 18 */	bne lbl_802071C8
/* 802071B4 002040F4  7F E3 FB 78 */	mr r3, r31
/* 802071B8 002040F8  38 80 00 01 */	li r4, 1
/* 802071BC 002040FC  48 00 37 91 */	bl func_8020A94C
/* 802071C0 00204100  38 00 00 00 */	li r0, 0
/* 802071C4 00204104  98 1F 04 C1 */	stb r0, 0x4c1(r31)
.global lbl_802071C8
lbl_802071C8:
/* 802071C8 00204108  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 802071CC 0020410C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 802071D0 00204110  7C 08 03 A6 */	mtlr r0
/* 802071D4 00204114  38 21 00 10 */	addi r1, r1, 0x10
/* 802071D8 00204118  4E 80 00 20 */	blr 
