/*
 * RDA8810PL SoC
 *
 * Copyright (c) 2017 Andreas FÃ¤rber
 *
 * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 */

/ {
	compatible = "rda,8810pl";
	interrupt-parent = <&intc>;
	#address-cells = <1>;
	#size-cells = <1>;

	aliases {
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a5";
			reg = <0x0>;
		};
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x0 0x80000000>;

		sram@100000 {
			compatible = "mmio-sram";
			reg = <0x100000 0x10000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
		};

		apb@20800000 {
			compatible = "simple-bus";
			reg = <0x20800000 0x100000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x20800000 0x100000>;

			intc: interrupt-controller {
				compatible = "rda,8810pl-intc";
				reg = <0x0 0x1000>;
				interrupt-controller;
				#interrupt-cells = <2>;
			};
		};

		apb@20900000 {
			compatible = "simple-bus";
			reg = <0x20900000 0x100000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x20900000 0x100000>;
		};

		apb@20a00000 {
			compatible = "simple-bus";
			reg = <0x20a00000 0x100000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x20a00000 0x100000>;

			uart1: serial@0 {
				compatible = "rda,8810pl-uart";
				reg = <0x0 0x1000>;
				status = "disabled";
			};

			uart2: serial@10000 {
				compatible = "rda,8810pl-uart";
				reg = <0x10000 0x1000>;
				status = "disabled";
			};

			uart3: serial@90000 {
				compatible = "rda,8810pl-uart";
				reg = <0x90000 0x1000>;
				status = "disabled";
			};
		};

		l2: cache-controller@21100000 {
			compatible = "arm,pl310-cache";
			reg = <0x21100000 0x1000>;
			cache-unified;
			cache-level = <2>;
		};
	};
};
