{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@145:155@HdlIdDef", "wire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d2;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@151:161", "reg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d2;\nwire lmfc_edge_synced;\nwire lmc_edge;\nwire lmc_quarter_edge;\nwire eoemb;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@143:153", "wire tx_ready_64b_next;\nreg tx_ready_64b = 1'b0;\nwire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d1;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@142:152", "wire eof_gen_reset;\nwire tx_ready_64b_next;\nreg tx_ready_64b = 1'b0;\nwire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@150:160", "reg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d2;\nwire lmfc_edge_synced;\nwire lmc_edge;\nwire lmc_quarter_edge;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@149:159", "wire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d2;\nwire lmfc_edge_synced;\nwire lmc_edge;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@146:156", "wire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d2;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@148:158", "wire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d2;\nwire lmfc_edge_synced;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@147:157", "wire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d2;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d2;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@144:154", "reg tx_ready_64b = 1'b0;\nwire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d2;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@141:151", "\nwire eof_gen_reset;\nwire tx_ready_64b_next;\nreg tx_ready_64b = 1'b0;\nwire frame_mark_reset;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\n"]], "Diff Content": {"Delete": [[150, "reg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\n"]], "Add": []}}