digraph "CFG for 'c_strncasecmp' function" {
	label="CFG for 'c_strncasecmp' function";

	Node0x1c24750 [shape=record,label="{%3:\l  %4 = alloca i32, align 4\l  %5 = alloca i8*, align 8\l  %6 = alloca i8*, align 8\l  %7 = alloca i64, align 8\l  %8 = alloca i8*, align 8\l  %9 = alloca i8*, align 8\l  %10 = alloca i8, align 1\l  %11 = alloca i8, align 1\l  %12 = alloca i32, align 4\l  store i8* %0, i8** %5, align 8, !tbaa !1745\l  call void @llvm.dbg.declare(metadata i8** %5, metadata !1738, metadata\l... !DIExpression()), !dbg !1749\l  store i8* %1, i8** %6, align 8, !tbaa !1745\l  call void @llvm.dbg.declare(metadata i8** %6, metadata !1739, metadata\l... !DIExpression()), !dbg !1750\l  store i64 %2, i64* %7, align 8, !tbaa !1751\l  call void @llvm.dbg.declare(metadata i64* %7, metadata !1740, metadata\l... !DIExpression()), !dbg !1753\l  %13 = bitcast i8** %8 to i8*, !dbg !1754\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %13) #15, !dbg !1754\l  call void @llvm.dbg.declare(metadata i8** %8, metadata !1741, metadata\l... !DIExpression()), !dbg !1755\l  %14 = load i8*, i8** %5, align 8, !dbg !1756, !tbaa !1745\l  store i8* %14, i8** %8, align 8, !dbg !1755, !tbaa !1745\l  %15 = bitcast i8** %9 to i8*, !dbg !1757\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %15) #15, !dbg !1757\l  call void @llvm.dbg.declare(metadata i8** %9, metadata !1742, metadata\l... !DIExpression()), !dbg !1758\l  %16 = load i8*, i8** %6, align 8, !dbg !1759, !tbaa !1745\l  store i8* %16, i8** %9, align 8, !dbg !1758, !tbaa !1745\l  call void @llvm.lifetime.start.p0i8(i64 1, i8* %10) #15, !dbg !1760\l  call void @llvm.dbg.declare(metadata i8* %10, metadata !1743, metadata\l... !DIExpression()), !dbg !1761\l  call void @llvm.lifetime.start.p0i8(i64 1, i8* %11) #15, !dbg !1760\l  call void @llvm.dbg.declare(metadata i8* %11, metadata !1744, metadata\l... !DIExpression()), !dbg !1762\l  %17 = load i8*, i8** %8, align 8, !dbg !1763, !tbaa !1745\l  %18 = load i8*, i8** %9, align 8, !dbg !1765, !tbaa !1745\l  %19 = icmp eq i8* %17, %18, !dbg !1766\l  br i1 %19, label %23, label %20, !dbg !1767\l|{<s0>T|<s1>F}}"];
	Node0x1c24750:s0 -> Node0x1c248d0;
	Node0x1c24750:s1 -> Node0x1c24880;
	Node0x1c24880 [shape=record,label="{%20:\l\l  %21 = load i64, i64* %7, align 8, !dbg !1768, !tbaa !1751\l  %22 = icmp eq i64 %21, 0, !dbg !1769\l  br i1 %22, label %23, label %24, !dbg !1770\l|{<s0>T|<s1>F}}"];
	Node0x1c24880:s0 -> Node0x1c248d0;
	Node0x1c24880:s1 -> Node0x1c24920;
	Node0x1c248d0 [shape=record,label="{%23:\l\l  store i32 0, i32* %4, align 4, !dbg !1771\l  store i32 1, i32* %12, align 4\l  br label %61, !dbg !1771\l}"];
	Node0x1c248d0 -> Node0x1c24b50;
	Node0x1c24920 [shape=record,label="{%24:\l\l  br label %25, !dbg !1772\l}"];
	Node0x1c24920 -> Node0x1c24970;
	Node0x1c24970 [shape=record,label="{%25:\l\l  %26 = load i8*, i8** %8, align 8, !dbg !1773, !tbaa !1745\l  %27 = load i8, i8* %26, align 1, !dbg !1775, !tbaa !1776\l  %28 = zext i8 %27 to i32, !dbg !1775\l  %29 = call i32 @c_tolower(i32 %28), !dbg !1777\l  %30 = trunc i32 %29 to i8, !dbg !1777\l  store i8 %30, i8* %10, align 1, !dbg !1778, !tbaa !1776\l  %31 = load i8*, i8** %9, align 8, !dbg !1779, !tbaa !1745\l  %32 = load i8, i8* %31, align 1, !dbg !1780, !tbaa !1776\l  %33 = zext i8 %32 to i32, !dbg !1780\l  %34 = call i32 @c_tolower(i32 %33), !dbg !1781\l  %35 = trunc i32 %34 to i8, !dbg !1781\l  store i8 %35, i8* %11, align 1, !dbg !1782, !tbaa !1776\l  %36 = load i64, i64* %7, align 8, !dbg !1783, !tbaa !1751\l  %37 = add i64 %36, -1, !dbg !1783\l  store i64 %37, i64* %7, align 8, !dbg !1783, !tbaa !1751\l  %38 = icmp eq i64 %37, 0, !dbg !1785\l  br i1 %38, label %43, label %39, !dbg !1786\l|{<s0>T|<s1>F}}"];
	Node0x1c24970:s0 -> Node0x1c24a10;
	Node0x1c24970:s1 -> Node0x1c249c0;
	Node0x1c249c0 [shape=record,label="{%39:\l\l  %40 = load i8, i8* %10, align 1, !dbg !1787, !tbaa !1776\l  %41 = zext i8 %40 to i32, !dbg !1787\l  %42 = icmp eq i32 %41, 0, !dbg !1788\l  br i1 %42, label %43, label %44, !dbg !1789\l|{<s0>T|<s1>F}}"];
	Node0x1c249c0:s0 -> Node0x1c24a10;
	Node0x1c249c0:s1 -> Node0x1c24a60;
	Node0x1c24a10 [shape=record,label="{%43:\l\l  br label %55, !dbg !1790\l}"];
	Node0x1c24a10 -> Node0x1c24b00;
	Node0x1c24a60 [shape=record,label="{%44:\l\l  %45 = load i8*, i8** %8, align 8, !dbg !1791, !tbaa !1745\l  %46 = getelementptr inbounds i8, i8* %45, i32 1, !dbg !1791\l  store i8* %46, i8** %8, align 8, !dbg !1791, !tbaa !1745\l  %47 = load i8*, i8** %9, align 8, !dbg !1792, !tbaa !1745\l  %48 = getelementptr inbounds i8, i8* %47, i32 1, !dbg !1792\l  store i8* %48, i8** %9, align 8, !dbg !1792, !tbaa !1745\l  br label %49, !dbg !1793\l}"];
	Node0x1c24a60 -> Node0x1c24ab0;
	Node0x1c24ab0 [shape=record,label="{%49:\l\l  %50 = load i8, i8* %10, align 1, !dbg !1794, !tbaa !1776\l  %51 = zext i8 %50 to i32, !dbg !1794\l  %52 = load i8, i8* %11, align 1, !dbg !1795, !tbaa !1776\l  %53 = zext i8 %52 to i32, !dbg !1795\l  %54 = icmp eq i32 %51, %53, !dbg !1796\l  br i1 %54, label %25, label %55, !dbg !1793, !llvm.loop !1797\l|{<s0>T|<s1>F}}"];
	Node0x1c24ab0:s0 -> Node0x1c24970;
	Node0x1c24ab0:s1 -> Node0x1c24b00;
	Node0x1c24b00 [shape=record,label="{%55:\l\l  %56 = load i8, i8* %10, align 1, !dbg !1799, !tbaa !1776\l  %57 = zext i8 %56 to i32, !dbg !1799\l  %58 = load i8, i8* %11, align 1, !dbg !1801, !tbaa !1776\l  %59 = zext i8 %58 to i32, !dbg !1801\l  %60 = sub nsw i32 %57, %59, !dbg !1802\l  store i32 %60, i32* %4, align 4, !dbg !1803\l  store i32 1, i32* %12, align 4\l  br label %61, !dbg !1803\l}"];
	Node0x1c24b00 -> Node0x1c24b50;
	Node0x1c24b50 [shape=record,label="{%61:\l\l  call void @llvm.lifetime.end.p0i8(i64 1, i8* %11) #15, !dbg !1804\l  call void @llvm.lifetime.end.p0i8(i64 1, i8* %10) #15, !dbg !1804\l  %62 = bitcast i8** %9 to i8*, !dbg !1804\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %62) #15, !dbg !1804\l  %63 = bitcast i8** %8 to i8*, !dbg !1804\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %63) #15, !dbg !1804\l  %64 = load i32, i32* %4, align 4, !dbg !1804\l  ret i32 %64, !dbg !1804\l}"];
}
