#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar  6 16:17:10 2025
# Process ID: 8396
# Current directory: C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.runs/synth_1
# Command line: vivado.exe -log calculator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculator.tcl
# Log file: C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.runs/synth_1/calculator.vds
# Journal file: C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source calculator.tcl -notrace
Command: synth_design -top calculator -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6916
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1104.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/calculator.v:1]
INFO: [Synth 8-6157] synthesizing module 'hmsms_counter' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/counter_10k.v:1]
INFO: [Synth 8-6157] synthesizing module 'hundred_Hz_divider' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/counter_10k.v:55]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hundred_Hz_divider' (1#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/counter_10k.v:55]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/counter_10k.v:28]
INFO: [Synth 8-6155] done synthesizing module 'hmsms_counter' (2#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/counter_10k.v:1]
INFO: [Synth 8-6157] synthesizing module 'five_SM' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/FSM_prac/FSM_prac.srcs/sources_1/new/five_SM.v:1]
	Parameter STAY bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter H_M_Mod1 bound to: 2'b10 
	Parameter H_M_Mod2 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/FSM_prac/FSM_prac.srcs/sources_1/new/five_SM.v:19]
INFO: [Synth 8-6155] done synthesizing module 'five_SM' (3#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/FSM_prac/FSM_prac.srcs/sources_1/new/five_SM.v:1]
INFO: [Synth 8-6157] synthesizing module 'fnd_ctrl' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/fnd_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'time_divide' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/fnd_ctrl.v:135]
INFO: [Synth 8-6155] done synthesizing module 'time_divide' (4#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/fnd_ctrl.v:135]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/fnd_ctrl.v:106]
	Parameter FCOUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (5#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/fnd_ctrl.v:106]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ctrl' (6#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/fnd_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (7#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/sources_1/imports/workspace/counter_10k/project_1.srcs/sources_1/new/calculator.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1104.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1104.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1104.816 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1104.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/constrs_1/imports/workspace/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/constrs_1/imports/workspace/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.srcs/constrs_1/imports/workspace/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1169.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.586 ; gain = 64.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.586 ; gain = 64.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.586 ; gain = 64.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'five_SM'
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'fnd_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STAY |                               00 |                               00
                H_M_Mod1 |                               01 |                               10
                H_M_Mod2 |                               10 |                               11
                   START |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'five_SM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                             1110
                 iSTATE1 |                               01 |                             1101
                 iSTATE2 |                               10 |                             1011
                  iSTATE |                               11 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'fnd_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.586 ; gain = 64.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1169.586 ; gain = 64.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1169.586 ; gain = 64.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1187.359 ; gain = 82.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1192.992 ; gain = 88.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.813 ; gain = 103.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.813 ; gain = 103.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.813 ; gain = 103.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.813 ; gain = 103.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.813 ; gain = 103.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.813 ; gain = 103.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |    14|
|4     |LUT2   |    57|
|5     |LUT3   |     9|
|6     |LUT4   |    19|
|7     |LUT5   |    28|
|8     |LUT6   |    93|
|9     |FDCE   |    70|
|10    |FDRE   |     9|
|11    |IBUF   |     4|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.813 ; gain = 103.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1208.813 ; gain = 39.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.813 ; gain = 103.996
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1220.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1223.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.863 ; gain = 119.047
INFO: [Common 17-1381] The checkpoint 'C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/Timer/Timer.runs/synth_1/calculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calculator_utilization_synth.rpt -pb calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 16:17:35 2025...
