{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574224351383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574224351383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 01:32:31 2019 " "Processing started: Wed Nov 20 01:32:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574224351383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1574224351383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pocessor_arm -c pocessor_arm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pocessor_arm -c pocessor_arm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1574224351383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1574224351552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1574224351552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "Modulos/writeback.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "Modulos/sl2.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 signext_tb.sv(9) " "Verilog HDL Expression warning at signext_tb.sv(9): truncated literal to match 9 bits" {  } { { "Modulos/signext_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/signext_tb.sv" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574224360130 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 signext_tb.sv(15) " "Verilog HDL Expression warning at signext_tb.sv(15): truncated literal to match 9 bits" {  } { { "Modulos/signext_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/signext_tb.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574224360130 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 signext_tb.sv(26) " "Verilog HDL Expression warning at signext_tb.sv(26): truncated literal to match 10 bits" {  } { { "Modulos/signext_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/signext_tb.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1574224360130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/signext_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/signext_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext_tb " "Found entity 1: signext_tb" {  } { { "Modulos/signext_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/signext_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "Modulos/signext.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "Modulos/regfile_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/regfile_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Modulos/regfile.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "Modulos/processor_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/processor_arm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/processor_arm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm_tb " "Found entity 1: processor_arm_tb" {  } { { "Modulos/processor_arm_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "Modulos/processor_arm.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Modulos/mux2.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Modulos/memory.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/maindec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/maindec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec_tb " "Found entity 1: maindec_tb" {  } { { "Modulos/maindec_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/maindec_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "Modulos/maindec.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/maindec.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "Modulos/imem_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/imem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360135 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" imem.sv(6) " "Verilog HDL syntax error at imem.sv(6) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Modulos/imem.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/imem.sv" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574224360135 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "imem imem.sv(1) " "Ignored design unit \"imem\" at imem.sv(1) due to previous errors" {  } { { "Modulos/imem.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/imem.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574224360136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/imem.sv 0 0 " "Found 0 design units, including 0 entities, in source file Modulos/imem.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360136 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CLK_TIME Modulos/regfile_tb.sv 2 flopr_tb.sv(2) " "Verilog HDL macro warning at flopr_tb.sv(2): overriding existing definition for macro \"CLK_TIME\", which was defined in \"Modulos/regfile_tb.sv\", line 2" {  } { { "Modulos/flopr_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/flopr_tb.sv" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1574224360136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "Modulos/flopr_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/flopr_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Modulos/flopr.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360137 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CLK_TIME Modulos/regfile_tb.sv 2 fetch_tb.sv(2) " "Verilog HDL macro warning at fetch_tb.sv(2): overriding existing definition for macro \"CLK_TIME\", which was defined in \"Modulos/regfile_tb.sv\", line 2" {  } { { "Modulos/fetch_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/fetch_tb.sv" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1574224360137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "Modulos/fetch_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/fetch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "Modulos/fetch.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/execute_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/execute_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_tb " "Found entity 1: execute_tb" {  } { { "Modulos/execute_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/execute_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "Modulos/execute.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Modulos/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "Modulos/dmem.vhd" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360446 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "Modulos/dmem.vhd" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "Modulos/decode.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Modulos/datapath.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Modulos/controller.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "Modulos/aludec.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "Modulos/alu_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Modulos/alu.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "Modulos/adder_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Modulos/adder.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574224360450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574224360450 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1274 " "Peak virtual memory: 1274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574224360495 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 20 01:32:40 2019 " "Processing ended: Wed Nov 20 01:32:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574224360495 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574224360495 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574224360495 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1574224360495 ""}
