
*** Running vivado
    with args -log DCM_ctrl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DCM_ctrl.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DCM_ctrl.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MW/RTT/VVD/S/S_2/repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/MW/RTT/VVD/S/S_2/repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top DCM_ctrl -part xc7s75fgga676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8604 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 469.359 ; gain = 102.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DCM_ctrl' [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl.vhd:60]
	Parameter PRESENT bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl.vhd:50]
INFO: [Synth 8-3491] module 'DCM_ctrl_real' declared at 'D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl_real.vhd:30' bound to instance 'DCM_ctrl_i' of component 'DCM_ctrl_real' [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl.vhd:115]
INFO: [Synth 8-638] synthesizing module 'DCM_ctrl_real' [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl_real.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element resetn_reg was removed.  [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl_real.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element resetn_200_reg was removed.  [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl_real.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element run_off_reg was removed.  [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl_real.vhd:156]
WARNING: [Synth 8-6014] Unused sequential element brake_on_reg was removed.  [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl_real.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element brake_off_reg was removed.  [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl_real.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'DCM_ctrl_real' (1#1) [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl_real.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'DCM_ctrl' (2#1) [D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl.vhd:60]
WARNING: [Synth 8-3331] design DCM_ctrl_real has unconnected port vld_out
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 524.340 ; gain = 157.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 524.340 ; gain = 157.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s75fgga676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 524.340 ; gain = 157.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s75fgga676-1
INFO: [Synth 8-5587] ROM size for "pwm_ena_loc" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 524.340 ; gain = 157.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	  21 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DCM_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module DCM_ctrl_real 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	  21 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 140 (col length:80)
BRAMs: 180 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "R.DCM_ctrl_i/pwm_ena_loc" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design DCM_ctrl has unconnected port vld_out
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 668.934 ; gain = 301.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 668.934 ; gain = 301.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 668.934 ; gain = 301.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 668.934 ; gain = 301.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 668.934 ; gain = 301.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 668.934 ; gain = 301.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 668.934 ; gain = 301.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 668.934 ; gain = 301.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 668.934 ; gain = 301.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     2|
|3     |LUT1   |     3|
|4     |LUT2   |     4|
|5     |LUT3   |     7|
|6     |LUT4   |    19|
|7     |LUT5   |     9|
|8     |LUT6   |    33|
|9     |MUXF7  |     9|
|10    |FDRE   |    64|
|11    |FDSE   |    17|
|12    |IBUF   |    21|
|13    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   196|
|2     |  \R.DCM_ctrl_i  |DCM_ctrl_real |   164|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 668.934 ; gain = 301.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 668.934 ; gain = 301.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 668.934 ; gain = 301.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 767.676 ; gain = 413.719
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.676 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.runs/synth_1/DCM_ctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DCM_ctrl_utilization_synth.rpt -pb DCM_ctrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 11:06:47 2020...
