$comment
	File created using the following command:
		vcd file arch.msim.vcd -direction
$end
$date
	Sun Mar 09 17:13:19 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module adder_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # Ci $end
$var wire 1 $ Co $end
$var wire 1 % S [3] $end
$var wire 1 & S [2] $end
$var wire 1 ' S [1] $end
$var wire 1 ( S [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 Ci~combout $end
$var wire 1 1 inst|inst2~1_combout $end
$var wire 1 2 inst|inst2~0_combout $end
$var wire 1 3 inst1|inst2~0_combout $end
$var wire 1 4 inst2|inst2~0_combout $end
$var wire 1 5 inst2|inst2~1_combout $end
$var wire 1 6 inst3|inst2~0_combout $end
$var wire 1 7 inst3|inst1|inst2~combout $end
$var wire 1 8 inst2|inst1|inst2~0_combout $end
$var wire 1 9 inst1|inst1|inst2~combout $end
$var wire 1 : inst|inst1|inst2~0_combout $end
$var wire 1 ; A~combout [3] $end
$var wire 1 < A~combout [2] $end
$var wire 1 = A~combout [1] $end
$var wire 1 > A~combout [0] $end
$var wire 1 ? B~combout [3] $end
$var wire 1 @ B~combout [2] $end
$var wire 1 A B~combout [1] $end
$var wire 1 B B~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
b1010 "
0#
1$
1(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
13
14
05
16
07
08
09
1:
1>
1=
1<
0;
0B
1A
0@
1?
$end
#10000
b1000 "
b1001 "
1B
0A
0)
0:
11
19
03
09
13
18
04
0(
1'
08
14
17
06
0'
1&
07
16
0&
1%
0$
0%
1$
#20000
b1111 !
b1011 !
b1010 !
b1 "
b101 "
1#
1@
0?
0>
0<
1;
10
1)
15
04
#30000
b1000 !
b111 "
b110 "
b0 !
b100 !
0B
1A
0=
1<
0;
0)
1:
01
18
14
17
06
19
03
1(
1&
1%
0$
08
04
1'
0&
#40000
b10 "
0#
b0 "
b0 !
00
0<
0A
0@
1)
0:
05
09
07
0(
0'
0%
#1000000
