INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/HWLAB/Lab02/Lab02.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clkDivide' is not allowed [C:/Users/USER/Desktop/HWLAB/Lab02/Lab02.srcs/sources_1/new/clockDivider.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/HWLAB/Lab02/Lab02.srcs/sources_1/new/quadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/HWLAB/Lab02/Lab02.srcs/sources_1/new/segmentDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segmentDecoder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'segments' is not allowed [C:/Users/USER/Desktop/HWLAB/Lab02/Lab02.srcs/sources_1/new/segmentDecoder.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/HWLAB/Lab02/Lab02.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
