--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mt9v034_top.twx mt9v034_top.ncd -o mt9v034_top.twr
mt9v034_top.pcf -ucf mt9v034_top.ucf

Design file:              mt9v034_top.ncd
Physical constraint file: mt9v034_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clk0" derived from  NET 
"CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  
HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 103197 paths analyzed, 2960 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.145ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF (SLICE_X27Y34.D4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1 (RAM)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.973ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.444 - 0.481)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOB1     Trcko_DOB             1.850   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1
    SLICE_X23Y37.C3      net (fanout=1)        2.719   mcs_0/U0/dlmb_port_BRAM_Din<4>
    SLICE_X23Y37.C       Tilo                  0.259   mcs_0/U0/dlmb_LMB_ReadDBus<20>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<4>1
    SLICE_X23Y42.A4      net (fanout=3)        0.681   mcs_0/U0/dlmb_LMB_ReadDBus<4>
    SLICE_X23Y42.A       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[3].BYTESTEER_LUT6/LUT6
    SLICE_X20Y35.D4      net (fanout=1)        0.849   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<28>
    SLICE_X20Y35.D       Tilo                  0.205   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X27Y34.D4      net (fanout=5)        0.829   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<28>
    SLICE_X27Y34.CLK     Tas                   0.322   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.973ns (2.895ns logic, 5.078ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1 (RAM)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.179ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.357 - 0.398)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y30.DOB1    Trcko_DOB             1.850   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1
    SLICE_X23Y42.C1      net (fanout=1)        2.161   mcs_0/U0/dlmb_port_BRAM_Din<12>
    SLICE_X23Y42.C       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<12>1
    SLICE_X23Y42.A2      net (fanout=2)        0.445   mcs_0/U0/dlmb_LMB_ReadDBus<12>
    SLICE_X23Y42.A       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[3].BYTESTEER_LUT6/LUT6
    SLICE_X20Y35.D4      net (fanout=1)        0.849   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<28>
    SLICE_X20Y35.D       Tilo                  0.205   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X27Y34.D4      net (fanout=5)        0.829   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<28>
    SLICE_X27Y34.CLK     Tas                   0.322   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.179ns (2.895ns logic, 4.284ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1 (RAM)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.093ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.444 - 0.491)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB1     Trcko_DOB             1.850   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1
    SLICE_X23Y42.B6      net (fanout=1)        2.333   mcs_0/U0/dlmb_port_BRAM_Din<28>
    SLICE_X23Y42.B       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<28>
    SLICE_X23Y42.A5      net (fanout=1)        0.187   mcs_0/U0/dlmb_LMB_ReadDBus<28>
    SLICE_X23Y42.A       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[3].BYTESTEER_LUT6/LUT6
    SLICE_X20Y35.D4      net (fanout=1)        0.849   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<28>
    SLICE_X20Y35.D       Tilo                  0.205   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X27Y34.D4      net (fanout=5)        0.829   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<28>
    SLICE_X27Y34.CLK     Tas                   0.322   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (2.895ns logic, 4.198ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF (SLICE_X27Y34.D4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1 (RAM)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.444 - 0.481)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOB1     Trcko_DOB             1.850   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1
    SLICE_X23Y37.C3      net (fanout=1)        2.719   mcs_0/U0/dlmb_port_BRAM_Din<4>
    SLICE_X23Y37.C       Tilo                  0.259   mcs_0/U0/dlmb_LMB_ReadDBus<20>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<4>1
    SLICE_X23Y42.A4      net (fanout=3)        0.681   mcs_0/U0/dlmb_LMB_ReadDBus<4>
    SLICE_X23Y42.A       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[3].BYTESTEER_LUT6/LUT6
    SLICE_X20Y35.D4      net (fanout=1)        0.849   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<28>
    SLICE_X20Y35.D       Tilo                  0.205   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X27Y34.D4      net (fanout=5)        0.829   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<28>
    SLICE_X27Y34.CLK     Tas                   0.227   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.878ns (2.800ns logic, 5.078ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1 (RAM)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.084ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.357 - 0.398)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y30.DOB1    Trcko_DOB             1.850   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1
    SLICE_X23Y42.C1      net (fanout=1)        2.161   mcs_0/U0/dlmb_port_BRAM_Din<12>
    SLICE_X23Y42.C       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<12>1
    SLICE_X23Y42.A2      net (fanout=2)        0.445   mcs_0/U0/dlmb_LMB_ReadDBus<12>
    SLICE_X23Y42.A       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[3].BYTESTEER_LUT6/LUT6
    SLICE_X20Y35.D4      net (fanout=1)        0.849   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<28>
    SLICE_X20Y35.D       Tilo                  0.205   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X27Y34.D4      net (fanout=5)        0.829   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<28>
    SLICE_X27Y34.CLK     Tas                   0.227   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.084ns (2.800ns logic, 4.284ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1 (RAM)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.998ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.444 - 0.491)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB1     Trcko_DOB             1.850   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1
    SLICE_X23Y42.B6      net (fanout=1)        2.333   mcs_0/U0/dlmb_port_BRAM_Din<28>
    SLICE_X23Y42.B       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<28>
    SLICE_X23Y42.A5      net (fanout=1)        0.187   mcs_0/U0/dlmb_LMB_ReadDBus<28>
    SLICE_X23Y42.A       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[3].BYTESTEER_LUT6/LUT6
    SLICE_X20Y35.D4      net (fanout=1)        0.849   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<28>
    SLICE_X20Y35.D       Tilo                  0.205   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X27Y34.D4      net (fanout=5)        0.829   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<28>
    SLICE_X27Y34.CLK     Tas                   0.227   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF
    -------------------------------------------------  ---------------------------
    Total                                      6.998ns (2.800ns logic, 4.198ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF (SLICE_X20Y34.A2), 47 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1 (RAM)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.833ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.338 - 0.395)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOB1    Trcko_DOB             1.850   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1
    SLICE_X27Y37.D3      net (fanout=1)        2.135   mcs_0/U0/dlmb_port_BRAM_Din<22>
    SLICE_X27Y37.D       Tilo                  0.259   mcs_0/U0/dlmb_LMB_ReadDBus<22>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<22>1
    SLICE_X23Y35.A1      net (fanout=2)        1.568   mcs_0/U0/dlmb_LMB_ReadDBus<22>
    SLICE_X23Y35.A       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[1].BYTESTEER_LUT6/LUT6
    SLICE_X18Y34.D5      net (fanout=1)        0.626   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<30>
    SLICE_X18Y34.D       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<30>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X20Y34.A2      net (fanout=5)        0.592   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<30>
    SLICE_X20Y34.CLK     Tas                   0.341   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<31>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.833ns (2.912ns logic, 4.921ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1 (RAM)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.425 - 0.481)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB1    Trcko_DOB             1.850   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    SLICE_X23Y35.B1      net (fanout=1)        1.942   mcs_0/U0/dlmb_port_BRAM_Din<30>
    SLICE_X23Y35.B       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<3>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<30>1
    SLICE_X23Y35.A5      net (fanout=1)        0.187   mcs_0/U0/dlmb_LMB_ReadDBus<30>
    SLICE_X23Y35.A       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[1].BYTESTEER_LUT6/LUT6
    SLICE_X18Y34.D5      net (fanout=1)        0.626   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<30>
    SLICE_X18Y34.D       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<30>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X20Y34.A2      net (fanout=5)        0.592   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<30>
    SLICE_X20Y34.CLK     Tas                   0.341   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<31>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (2.912ns logic, 3.347ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1 (RAM)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.026ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.248 - 0.295)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB1    Trcko_DOB             1.850   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1
    SLICE_X27Y37.C4      net (fanout=1)        1.189   mcs_0/U0/dlmb_port_BRAM_Din<6>
    SLICE_X27Y37.C       Tilo                  0.259   mcs_0/U0/dlmb_LMB_ReadDBus<22>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<6>1
    SLICE_X23Y35.A4      net (fanout=3)        0.707   mcs_0/U0/dlmb_LMB_ReadDBus<6>
    SLICE_X23Y35.A       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[1].BYTESTEER_LUT6/LUT6
    SLICE_X18Y34.D5      net (fanout=1)        0.626   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<30>
    SLICE_X18Y34.D       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<30>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X20Y34.A2      net (fanout=5)        0.592   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<30>
    SLICE_X20Y34.CLK     Tas                   0.341   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<31>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      6.026ns (2.912ns logic, 3.114ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clk0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0 (SLICE_X22Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.CQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I
    SLICE_X22Y28.CE      net (fanout=5)        0.139   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable
    SLICE_X22Y28.CLK     Tckce       (-Th)     0.104   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel<0>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.130ns logic, 0.139ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1 (SLICE_X22Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.CQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I
    SLICE_X22Y28.CE      net (fanout=5)        0.139   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable
    SLICE_X22Y28.CLK     Tckce       (-Th)     0.102   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel<0>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.132ns logic, 0.139ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2 (SLICE_X22Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.CQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I
    SLICE_X22Y28.CE      net (fanout=5)        0.139   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable
    SLICE_X22Y28.CLK     Tckce       (-Th)     0.092   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel<0>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.142ns logic, 0.139ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clk0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLK0
  Logical resource: CLK_24MHz/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: CLK_24MHz/clk0
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: clk_100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkfx" derived from  NET 
"CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.17 to 41.667 nS 
and duty cycle corrected to HIGH 20.833 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1161 paths analyzed, 180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.700ns.
--------------------------------------------------------------------------------

Paths for end point clks/bounce_count_20 (SLICE_X24Y32.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/bounce_count_19 (FF)
  Destination:          clks/bounce_count_20 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.436 - 0.461)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/bounce_count_19 to clks/bounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.DQ      Tcko                  0.408   clks/bounce_count<19>
                                                       clks/bounce_count_19
    SLICE_X25Y31.D2      net (fanout=2)        0.594   clks/bounce_count<19>
    SLICE_X25Y31.D       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_I
                                                       clks/GND_6_o_GND_6_o_equal_2_o<20>1_SW0
    SLICE_X26Y29.A3      net (fanout=1)        0.719   N01
    SLICE_X26Y29.A       Tilo                  0.203   clks/Mcount_bounce_count_val2
                                                       clks/GND_6_o_GND_6_o_equal_2_o<20>1
    SLICE_X26Y29.C1      net (fanout=2)        0.456   clks/GND_6_o_GND_6_o_equal_2_o<20>1
    SLICE_X26Y29.C       Tilo                  0.204   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val3
    SLICE_X24Y32.SR      net (fanout=6)        0.836   clks/Mcount_bounce_count_val
    SLICE_X24Y32.CLK     Tsrck                 0.444   clks/bounce_count<20>
                                                       clks/bounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (1.518ns logic, 2.605ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/bounce_count_18 (FF)
  Destination:          clks/bounce_count_20 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.745ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.436 - 0.461)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/bounce_count_18 to clks/bounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.CQ      Tcko                  0.408   clks/bounce_count<19>
                                                       clks/bounce_count_18
    SLICE_X25Y31.D5      net (fanout=2)        0.216   clks/bounce_count<18>
    SLICE_X25Y31.D       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_I
                                                       clks/GND_6_o_GND_6_o_equal_2_o<20>1_SW0
    SLICE_X26Y29.A3      net (fanout=1)        0.719   N01
    SLICE_X26Y29.A       Tilo                  0.203   clks/Mcount_bounce_count_val2
                                                       clks/GND_6_o_GND_6_o_equal_2_o<20>1
    SLICE_X26Y29.C1      net (fanout=2)        0.456   clks/GND_6_o_GND_6_o_equal_2_o<20>1
    SLICE_X26Y29.C       Tilo                  0.204   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val3
    SLICE_X24Y32.SR      net (fanout=6)        0.836   clks/Mcount_bounce_count_val
    SLICE_X24Y32.CLK     Tsrck                 0.444   clks/bounce_count<20>
                                                       clks/bounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (1.518ns logic, 2.227ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/bounce_count_0 (FF)
  Destination:          clks/bounce_count_20 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.663ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.436 - 0.455)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/bounce_count_0 to clks/bounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.AQ      Tcko                  0.408   clks/bounce_count<3>
                                                       clks/bounce_count_0
    SLICE_X27Y29.D2      net (fanout=7)        1.093   clks/bounce_count<0>
    SLICE_X27Y29.D       Tilo                  0.259   clks/Mcount_bounce_count_val1
                                                       clks/Mcount_bounce_count_val1
    SLICE_X26Y29.C2      net (fanout=1)        0.419   clks/Mcount_bounce_count_val1
    SLICE_X26Y29.C       Tilo                  0.204   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val3
    SLICE_X24Y32.SR      net (fanout=6)        0.836   clks/Mcount_bounce_count_val
    SLICE_X24Y32.CLK     Tsrck                 0.444   clks/bounce_count<20>
                                                       clks/bounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (1.315ns logic, 2.348ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point clks/seg_count_13 (SLICE_X28Y25.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/bounce_count_5 (FF)
  Destination:          clks/seg_count_13 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.128ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.262 - 0.271)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/bounce_count_5 to clks/seg_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.BQ      Tcko                  0.408   clks/bounce_count<7>
                                                       clks/bounce_count_5
    SLICE_X29Y23.D3      net (fanout=6)        1.202   clks/bounce_count<5>
    SLICE_X29Y23.D       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val2
    SLICE_X29Y23.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val2
    SLICE_X29Y23.B       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val3
    SLICE_X29Y23.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X29Y23.A       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val4
    SLICE_X28Y25.SR      net (fanout=3)        0.661   clks/Mcount_seg_count_val
    SLICE_X28Y25.CLK     Tsrck                 0.455   clks/seg_count<15>
                                                       clks/seg_count_13
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.640ns logic, 2.488ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/bounce_count_4 (FF)
  Destination:          clks/seg_count_13 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.262 - 0.271)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/bounce_count_4 to clks/seg_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.AQ      Tcko                  0.408   clks/bounce_count<7>
                                                       clks/bounce_count_4
    SLICE_X29Y23.D4      net (fanout=6)        0.873   clks/bounce_count<4>
    SLICE_X29Y23.D       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val2
    SLICE_X29Y23.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val2
    SLICE_X29Y23.B       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val3
    SLICE_X29Y23.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X29Y23.A       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val4
    SLICE_X28Y25.SR      net (fanout=3)        0.661   clks/Mcount_seg_count_val
    SLICE_X28Y25.CLK     Tsrck                 0.455   clks/seg_count<15>
                                                       clks/seg_count_13
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (1.640ns logic, 2.159ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_8 (FF)
  Destination:          clks/seg_count_13 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.758ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_8 to clks/seg_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.AQ      Tcko                  0.408   clks/seg_count<11>
                                                       clks/seg_count_8
    SLICE_X29Y23.D1      net (fanout=3)        0.832   clks/seg_count<8>
    SLICE_X29Y23.D       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val2
    SLICE_X29Y23.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val2
    SLICE_X29Y23.B       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val3
    SLICE_X29Y23.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X29Y23.A       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val4
    SLICE_X28Y25.SR      net (fanout=3)        0.661   clks/Mcount_seg_count_val
    SLICE_X28Y25.CLK     Tsrck                 0.455   clks/seg_count<15>
                                                       clks/seg_count_13
    -------------------------------------------------  ---------------------------
    Total                                      3.758ns (1.640ns logic, 2.118ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point clks/seg_count_12 (SLICE_X28Y25.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/bounce_count_5 (FF)
  Destination:          clks/seg_count_12 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.262 - 0.271)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/bounce_count_5 to clks/seg_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.BQ      Tcko                  0.408   clks/bounce_count<7>
                                                       clks/bounce_count_5
    SLICE_X29Y23.D3      net (fanout=6)        1.202   clks/bounce_count<5>
    SLICE_X29Y23.D       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val2
    SLICE_X29Y23.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val2
    SLICE_X29Y23.B       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val3
    SLICE_X29Y23.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X29Y23.A       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val4
    SLICE_X28Y25.SR      net (fanout=3)        0.661   clks/Mcount_seg_count_val
    SLICE_X28Y25.CLK     Tsrck                 0.444   clks/seg_count<15>
                                                       clks/seg_count_12
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.629ns logic, 2.488ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/bounce_count_4 (FF)
  Destination:          clks/seg_count_12 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.262 - 0.271)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/bounce_count_4 to clks/seg_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.AQ      Tcko                  0.408   clks/bounce_count<7>
                                                       clks/bounce_count_4
    SLICE_X29Y23.D4      net (fanout=6)        0.873   clks/bounce_count<4>
    SLICE_X29Y23.D       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val2
    SLICE_X29Y23.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val2
    SLICE_X29Y23.B       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val3
    SLICE_X29Y23.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X29Y23.A       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val4
    SLICE_X28Y25.SR      net (fanout=3)        0.661   clks/Mcount_seg_count_val
    SLICE_X28Y25.CLK     Tsrck                 0.444   clks/seg_count<15>
                                                       clks/seg_count_12
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (1.629ns logic, 2.159ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_8 (FF)
  Destination:          clks/seg_count_12 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.747ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_8 to clks/seg_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.AQ      Tcko                  0.408   clks/seg_count<11>
                                                       clks/seg_count_8
    SLICE_X29Y23.D1      net (fanout=3)        0.832   clks/seg_count<8>
    SLICE_X29Y23.D       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val2
    SLICE_X29Y23.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val2
    SLICE_X29Y23.B       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val3
    SLICE_X29Y23.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X29Y23.A       Tilo                  0.259   clks/Mcount_seg_count_val2
                                                       clks/Mcount_seg_count_val4
    SLICE_X28Y25.SR      net (fanout=3)        0.661   clks/Mcount_seg_count_val
    SLICE_X28Y25.CLK     Tsrck                 0.444   clks/seg_count<15>
                                                       clks/seg_count_12
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (1.629ns logic, 2.118ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkfx" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS 

--------------------------------------------------------------------------------

Paths for end point init_count_3 (SLICE_X12Y38.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               init_count_2 (FF)
  Destination:          init_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: init_count_2 to init_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.CQ      Tcko                  0.200   init_count<2>
                                                       init_count_2
    SLICE_X12Y38.C5      net (fanout=3)        0.071   init_count<2>
    SLICE_X12Y38.CLK     Tah         (-Th)    -0.121   init_count<2>
                                                       Result<3>1
                                                       init_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point init_count_0 (SLICE_X12Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               init_count_0 (FF)
  Destination:          init_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: init_count_0 to init_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.AQ      Tcko                  0.200   init_count<2>
                                                       init_count_0
    SLICE_X12Y38.A6      net (fanout=4)        0.035   init_count<0>
    SLICE_X12Y38.CLK     Tah         (-Th)    -0.190   init_count<2>
                                                       Mcount_init_count_xor<0>11_INV_0
                                                       init_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.390ns logic, 0.035ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point init_count_4 (SLICE_X12Y38.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               init_count_1 (FF)
  Destination:          init_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: init_count_1 to init_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.200   init_count<2>
                                                       init_count_1
    SLICE_X12Y38.D4      net (fanout=4)        0.122   init_count<1>
    SLICE_X12Y38.CLK     Tah         (-Th)    -0.121   init_count<2>
                                                       Result<4>1
                                                       init_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.321ns logic, 0.122ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkfx" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS 

--------------------------------------------------------------------------------
Slack: 38.996ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKFX
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: CLK_24MHz/clkfx
--------------------------------------------------------------------------------
Slack: 39.936ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout2_buf/I0
  Logical resource: CLK_24MHz/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_24MHz/clkfx
--------------------------------------------------------------------------------
Slack: 40.027ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK0
  Logical resource: clkfwd0/CK0
  Location pin: OLOGIC_X0Y32.CLK0
  Clock network: clk_24MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_24MHz/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_24MHz/clkin1               |     10.000ns|      5.340ns|      8.145ns|            0|            0|            0|       104358|
| CLK_24MHz/clk0                |     10.000ns|      8.145ns|          N/A|            0|            0|       103197|            0|
| CLK_24MHz/clkfx               |     41.667ns|      4.700ns|          N/A|            0|            0|         1161|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    8.145|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 104358 paths, 0 nets, and 3824 connections

Design statistics:
   Minimum period:   8.145ns{1}   (Maximum frequency: 122.775MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 18 12:47:50 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 261 MB



