<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="top.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>top.m4</title>

   <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.3/jquery.min.js"></script>
   <link rel="stylesheet" href="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/themes/smoothness/jquery-ui.css">
   <script src="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/jquery-ui.min.js"></script>
   <script src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.js"></script>
   <link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.css" />

<style>
/*
Copyright (c) 2015, Steven F. Hoover
All rights reserved.
*/
.tlv_ident_error {
  color: red;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipeline {
  color: orange;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_1 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_2 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_grouping {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_state_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_assigned_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_state_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_malformed_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_malformed_assigned_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_phys_hier {
  color: blue;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_phys_beh_hier {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_stage_name {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_next_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_incr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_prev_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_decr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_alignment_expr_1ab {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_expr_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_keyword_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_zero_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_crosspipe_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_tlv_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_misc_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_sv_sig {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_datatype {
  color: DarkRed;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_keyword1 {
  color: Blue;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_comment {
  color: #808080;
  font-style: italic;
  font-weight: 600;
}
.tlv_ident_hdl_code {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}

</style>

</head>

<body>

<h2>top.m4</h2>

<pre>
<span class="line" line-num="1" source-line-num="1"><span class="tlv_ident_keyword1">\TLV_version 1d: tl-x.org</span></span>
<span class="line" line-num="2" source-line-num="2"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="3" source-line-num="3"></span>
<span class="line" line-num="4" source-line-num="4">   <span class="tlv_ident_comment">// =========================================</span></span>
<span class="line" line-num="5" source-line-num="5">   <span class="tlv_ident_comment">// Welcome!  Try the tutorials via the menu.</span></span>
<span class="line" line-num="6" source-line-num="6">   <span class="tlv_ident_comment">// =========================================</span></span>
<span class="line" line-num="7" source-line-num="7"></span>
<span class="line" line-num="8" source-line-num="8">   <span class="tlv_ident_comment">// Default Makerchip TL-Verilog Code Template</span></span>
<span class="line" line-num="9" source-line-num="9">   </span>
<span class="line" line-num="10" source-line-num="10">   <span class="tlv_ident_comment">// Macro providing required top-level module definition, random</span></span>
<span class="line" line-num="11" source-line-num="11">   <span class="tlv_ident_comment">// stimulus support, and Verilator config.</span></span>
<span class="line" line-num="12" source-line-num="12">   <span class="tlv_ident_hdl_code">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlv_ident_comment">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlv_ident_hdl_code">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlv_ident_comment">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)</span></span>
<span class="line" line-num="13" source-line-num="13"><span class="tlv_ident_keyword1">\TLV</span></span>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container>   <span class="tlx_except" sev="warning" title="Signal $reset is assigned but never used.
To silence this message use &quot;`BOGUS_USE($reset)&quot;.">      </span></span></span><span class="line" line-num="14" source-line-num="14">   <span class="tlv_ident_assigned_pipe_sig" logical_entity="$reset">$reset</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">reset;</span></span>
<span class="line" line-num="15" source-line-num="15">   </span>
<span class="line" line-num="16" source-line-num="16">   <span class="tlv_ident_pipeline" logical_entity="|sdram">|sdram</span></span>
<span class="line" line-num="17" source-line-num="17">      <span class="tlv_ident_stage_expr" logical_entity="|sdram@0">@0</span></span>
<span class="line" line-num="18" source-line-num="18">         <span class="tlv_ident_hdl_code">localparam	NCA=9, NRA=13, AW=(NCA+NRA+2)-1, DW=32;</span></span>
<span class="line" line-num="19" source-line-num="19">          </span>
<span class="line" line-num="20" source-line-num="20">         <span class="tlv_ident_comment">//$need_refresh = *need_refresh;</span></span>
<span class="line" line-num="21" source-line-num="21">         <span class="tlv_ident_comment">//$refresh_cmd = *refresh_cmd;</span></span>
<span class="line" line-num="22" source-line-num="22">         </span>
<span class="line" line-num="23" source-line-num="23">   </span>
<span class="line" line-num="24" source-line-num="24">         </span>
<span class="line" line-num="25" source-line-num="25">         <span class="tlv_ident_comment">/*$in_data[DW-1:0] = *in_data;</span></span>
<span class="line" line-num="26" source-line-num="26">         <span class="tlv_ident_comment">//$out_data[DW-1:0] = *out_data;</span></span>
<span class="line" line-num="27" source-line-num="27">         <span class="tlv_ident_comment">//$in_add[AW-1:0] = *in_add;</span></span>
<span class="line" line-num="28" source-line-num="28">         <span class="tlv_ident_comment">//$bs[1:0] = *bs;</span></span>
<span class="line" line-num="29" source-line-num="29">         <span class="tlv_ident_comment">//$dqm[1:0] = *dqm;</span></span>
<span class="line" line-num="30" source-line-num="30">         <span class="tlv_ident_comment">//$cs = *cs;</span></span>
<span class="line" line-num="31" source-line-num="31">         <span class="tlv_ident_comment">//$ras = *ras;</span></span>
<span class="line" line-num="32" source-line-num="32">         <span class="tlv_ident_comment">//$cas = *cas;</span></span>
<span class="line" line-num="33" source-line-num="33">         <span class="tlv_ident_comment">//$we = *we; */</span></span>
<span class="line" line-num="34" source-line-num="34"> </span>
<span class="line" line-num="35" source-line-num="35">         </span>
<span class="line" line-num="36" source-line-num="36">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|sdram$refresh_clk">$refresh_clk</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">9</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= reset ? 10'd25 : </span><span class="tlv_ident_alignment_ahead_expr" logical_entity="|sdram@2">&gt;&gt;1</span><span class="tlv_ident_pipe_sig" logical_entity="|sdram$refresh_clk">$refresh_clk</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">9</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">- 1;</span></span>
<span class="line" line-num="37" source-line-num="37">         </span>
<span class="line" line-num="38" source-line-num="38">         <span class="tlv_ident_beh_hier_2" logical_entity="|sdram/wr">/wr</span></span>
<span class="line" line-num="39" source-line-num="39">            </span>
<span class="line" line-num="40" source-line-num="40">         <span class="tlv_ident_beh_hier_2" logical_entity="|sdram/rd">/rd</span></span>
<span class="line" line-num="41" source-line-num="41">         <span class="tlv_ident_beh_hier_2" logical_entity="|sdram/refresh">/refresh</span></span>
<span class="line" line-num="42" source-line-num="42">            <span class="tlv_ident_comment">//!cs &amp;&amp; we</span></span>
<span class="line" line-num="43" source-line-num="43">            </span>
<span class="line" line-num="44" source-line-num="44">            </span>
<span class="line" line-num="45" source-line-num="45">      <span class="tlv_ident_stage_expr" logical_entity="|sdram@2">@1</span></span>
<span class="line" line-num="46" source-line-num="46">         <span class="tlv_ident_comment">//?refresh_clk == 10'd25 : $refresh[9:0] = 10'd25;</span></span>
<span class="line" line-num="47" source-line-num="47">         <span class="tlv_ident_comment">//$refresh_clk[9:0] == 10'b0 ? : $refresh_clk[9:0] = 10'd25;</span></span>
<span class="line" line-num="48" source-line-num="48">         <span class="tlv_ident_comment">//?refresh_clk == 10'h3ff: $refresh_clk[9:0] = 10'd25;</span></span>
<span class="line" line-num="49" source-line-num="49">      <span class="tlv_ident_stage_expr" logical_entity="|sdram@10">@5</span></span>
<span class="line" line-num="50" source-line-num="50">         <span class="tlv_ident_comment">//*in_data = $in_data[DW-1:0];</span></span>
<span class="line" line-num="51" source-line-num="51">         <span class="tlv_ident_comment">//*out_data = $out_data[DW-1:0];</span></span>
<span class="line" line-num="52" source-line-num="52">         <span class="tlv_ident_comment">//*in_add = $in_add[AW-1];</span></span>
<span class="line" line-num="53" source-line-num="53">         <span class="tlv_ident_comment">//*we = $we;</span></span>
<span class="line" line-num="54" source-line-num="54">         <span class="tlv_ident_comment">//*bs[1:0] = $bs[1:0];</span></span>
<span class="line" line-num="55" source-line-num="55">         <span class="tlv_ident_comment">//*cas = $cas;</span></span>
<span class="line" line-num="56" source-line-num="56">         <span class="tlv_ident_comment">//*ras = $ras;</span></span>
<span class="line" line-num="57" source-line-num="57">         <span class="tlv_ident_comment">//*dqm[1:0] = $dqm[1:0];</span></span>
<span class="line" line-num="58" source-line-num="58">         <span class="tlv_ident_comment">//*cs = $cs;</span></span>
<span class="line" line-num="59" source-line-num="59">         <span class="tlv_ident_comment">//*need_refresh = $need_refresh;</span></span>
<span class="line" line-num="60" source-line-num="60">         <span class="tlv_ident_comment">//*refresh_cmd = $refresh_cmd;</span></span>
<span class="line" line-num="61" source-line-num="61">         <span class="tlv_ident_comment">/* verilator lint_off IMPLICIT */</span></span>
<span class="line" line-num="62" source-line-num="62">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">refresh_clk = </span><span class="tlv_ident_pipe_sig" logical_entity="|sdram$refresh_clk">$refresh_clk</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">9</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="63" source-line-num="63">         <span class="tlv_ident_comment">/* verilator lint_off IMPLICIT */</span></span>
<span class="line" line-num="64" source-line-num="64">         </span>
<span class="line" line-num="65" source-line-num="65">         </span>
<span class="line" line-num="66" source-line-num="66">   <span class="tlv_ident_comment">//...</span></span>
<span class="line" line-num="67" source-line-num="67"></span>
<span class="line" line-num="68" source-line-num="68">   <span class="tlv_ident_comment">// Assert these to end simulation (before Makerchip cycle limit).</span></span>
<span class="line" line-num="69" source-line-num="69">   <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">passed = </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">cyc_cnt &gt; 40;</span></span>
<span class="line" line-num="70" source-line-num="70">   <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">failed = 1'b0;</span></span>
<span class="line" line-num="71" source-line-num="71"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="72" source-line-num="72">   <span class="tlv_ident_hdl_code">endmodule</span></span>

</pre>

</body>
</html>
