{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646330262740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646330262741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 18:57:42 2022 " "Processing started: Thu Mar 03 18:57:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646330262741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330262741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP " "Command: quartus_map --read_settings_files=on --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330262741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646330263192 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1646330263192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_stdlogicdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_stdlogicdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_stdLogicDelay-behave " "Found design unit 1: NNFPGA_stdLogicDelay-behave" {  } { { "../Code/Design/NNFPGA_stdLogicDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_stdLogicDelay.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269937 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_stdLogicDelay " "Found entity 1: NNFPGA_stdLogicDelay" {  } { { "../Code/Design/NNFPGA_stdLogicDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_stdLogicDelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_imageclassificationcombiner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_imageclassificationcombiner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_imageClassificationCombiner-behave " "Found design unit 1: NNFPGA_imageClassificationCombiner-behave" {  } { { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269939 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_imageClassificationCombiner " "Found entity 1: NNFPGA_imageClassificationCombiner" {  } { { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_treeadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_treeadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_treeAdder-behave " "Found design unit 1: NNFPGA_treeAdder-behave" {  } { { "../Code/Design/NNFPGA_treeAdder.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_treeAdder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269940 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_treeAdder " "Found entity 1: NNFPGA_treeAdder" {  } { { "../Code/Design/NNFPGA_treeAdder.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_treeAdder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_tanh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_tanh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_tanh-lut " "Found design unit 1: NNFPGA_tanh-lut" {  } { { "../Code/Design/NNFPGA_tanh.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_tanh.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269942 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_tanh " "Found entity 1: NNFPGA_tanh" {  } { { "../Code/Design/NNFPGA_tanh.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_tanh.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sync-behave " "Found design unit 1: NNFPGA_sync-behave" {  } { { "../Code/Design/NNFPGA_sync.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sync.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269943 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sync " "Found entity 1: NNFPGA_sync" {  } { { "../Code/Design/NNFPGA_sync.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_statics " "Found design unit 1: NNFPGA_statics" {  } { { "../Code/Design/NNFPGA_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_statics.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_staticmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_staticmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_staticMultiplier-behave " "Found design unit 1: NNFPGA_staticMultiplier-behave" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269946 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_staticMultiplier " "Found entity 1: NNFPGA_staticMultiplier" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sparsematrixdelaymultipleinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sparsematrixdelaymultipleinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sparseMatrixDelayMultipleInput-behave " "Found design unit 1: NNFPGA_sparseMatrixDelayMultipleInput-behave" {  } { { "../Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269947 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sparseMatrixDelayMultipleInput " "Found entity 1: NNFPGA_sparseMatrixDelayMultipleInput" {  } { { "../Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sigmoid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sigmoid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sigmoid-lut " "Found design unit 1: NNFPGA_sigmoid-lut" {  } { { "../Code/Design/NNFPGA_sigmoid.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sigmoid.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269948 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sigmoid " "Found entity 1: NNFPGA_sigmoid" {  } { { "../Code/Design/NNFPGA_sigmoid.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sigmoid.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_rgb2grey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_rgb2grey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_rgb2grey-behave " "Found design unit 1: NNFPGA_rgb2grey-behave" {  } { { "../Code/Design/NNFPGA_rgb2grey.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_rgb2grey.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269950 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_rgb2grey " "Found entity 1: NNFPGA_rgb2grey" {  } { { "../Code/Design/NNFPGA_rgb2grey.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_rgb2grey.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_relu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_relu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_relu-behave " "Found design unit 1: NNFPGA_relu-behave" {  } { { "../Code/Design/NNFPGA_relu.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_relu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269951 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_relu " "Found entity 1: NNFPGA_relu" {  } { { "../Code/Design/NNFPGA_relu.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_relu.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_pkg " "Found design unit 1: NNFPGA_pkg" {  } { { "../Code/Design/NNFPGA_pkg.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_noactivation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_noactivation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_noActivation-behave " "Found design unit 1: NNFPGA_noActivation-behave" {  } { { "../Code/Design/NNFPGA_noActivation.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_noActivation.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269953 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_noActivation " "Found entity 1: NNFPGA_noActivation" {  } { { "../Code/Design/NNFPGA_noActivation.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_noActivation.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_neuron-behave " "Found design unit 1: NNFPGA_neuron-behave" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269955 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_neuron " "Found entity 1: NNFPGA_neuron" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_neuralnetwork.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_neuralnetwork.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_neuralNetwork-behave " "Found design unit 1: NNFPGA_neuralNetwork-behave" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269956 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_neuralNetwork " "Found entity 1: NNFPGA_neuralNetwork" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_networkimporter.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_networkimporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_networkImporter " "Found design unit 1: NNFPGA_networkImporter" {  } { { "../Code/Design/NNFPGA_networkImporter.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_networkImporter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269958 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NNFPGA_networkImporter-body " "Found design unit 2: NNFPGA_networkImporter-body" {  } { { "../Code/Design/NNFPGA_networkImporter.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_networkImporter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_maxposition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_maxposition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_maxPosition-behave " "Found design unit 1: NNFPGA_maxPosition-behave" {  } { { "../Code/Design/NNFPGA_maxPosition.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_maxPosition.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269960 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_maxPosition " "Found entity 1: NNFPGA_maxPosition" {  } { { "../Code/Design/NNFPGA_maxPosition.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_maxPosition.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_matrixdelaymultipleinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_matrixdelaymultipleinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_matrixDelayMultipleInput-behave " "Found design unit 1: NNFPGA_matrixDelayMultipleInput-behave" {  } { { "../Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269961 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_matrixDelayMultipleInput " "Found entity 1: NNFPGA_matrixDelayMultipleInput" {  } { { "../Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_matrixdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_matrixdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_matrixDelay-behave " "Found design unit 1: NNFPGA_matrixDelay-behave" {  } { { "../Code/Design/NNFPGA_matrixDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelay.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269962 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_matrixDelay " "Found entity 1: NNFPGA_matrixDelay" {  } { { "../Code/Design/NNFPGA_matrixDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelay.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_linemem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_linemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_linemem-behave " "Found design unit 1: NNFPGA_linemem-behave" {  } { { "../Code/Design/NNFPGA_linemem.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_linemem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269963 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_linemem " "Found entity 1: NNFPGA_linemem" {  } { { "../Code/Design/NNFPGA_linemem.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_linemem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_layer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_layer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_layer-behave " "Found design unit 1: NNFPGA_layer-behave" {  } { { "../Code/Design/NNFPGA_layer.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269964 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_layer " "Found entity 1: NNFPGA_layer" {  } { { "../Code/Design/NNFPGA_layer.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_encoding2rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_encoding2rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_Encoding2RGB-behave " "Found design unit 1: NNFPGA_Encoding2RGB-behave" {  } { { "../Code/Design/NNFPGA_Encoding2RGB.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_Encoding2RGB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269966 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_Encoding2RGB " "Found entity 1: NNFPGA_Encoding2RGB" {  } { { "../Code/Design/NNFPGA_Encoding2RGB.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_Encoding2RGB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnffpga_network_secondmodel_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnffpga_network_secondmodel_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFFPGA_Network_secondModel_statics " "Found design unit 1: NNFFPGA_Network_secondModel_statics" {  } { { "../Code/Design/NNFFPGA_Network_secondModel_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFFPGA_Network_secondModel_statics.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnffpga_network_firstmodel_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnffpga_network_firstmodel_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFFPGA_Network_firstModel_statics " "Found design unit 1: NNFFPGA_Network_firstModel_statics" {  } { { "../Code/Design/NNFFPGA_Network_firstModel_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFFPGA_Network_firstModel_statics.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nnfpga_cl10lp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nnfpga_cl10lp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_CL10LP-behave " "Found design unit 1: NNFPGA_CL10LP-behave" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269970 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_CL10LP " "Found entity 1: NNFPGA_CL10LP" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330269970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330269970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NNFPGA_CL10LP " "Elaborating entity \"NNFPGA_CL10LP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646330270223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable NNFPGA_CL10LP.vhd(46) " "Verilog HDL or VHDL warning at NNFPGA_CL10LP.vhd(46): object \"enable\" assigned a value but never read" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646330270224 "|NNFPGA_CL10LP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_rgb2grey NNFPGA_rgb2grey:rgb2grey " "Elaborating entity \"NNFPGA_rgb2grey\" for hierarchy \"NNFPGA_rgb2grey:rgb2grey\"" {  } { { "NNFPGA_CL10LP.vhd" "rgb2grey" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_matrixDelay NNFPGA_matrixDelay:inputDelay " "Elaborating entity \"NNFPGA_matrixDelay\" for hierarchy \"NNFPGA_matrixDelay:inputDelay\"" {  } { { "NNFPGA_CL10LP.vhd" "inputDelay" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_linemem NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem " "Elaborating entity \"NNFPGA_linemem\" for hierarchy \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\"" {  } { { "../Code/Design/NNFPGA_matrixDelay.vhd" "\\Memory:7:LineMem" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelay.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuralNetwork NNFPGA_neuralNetwork:firstNetwork " "Elaborating entity \"NNFPGA_neuralNetwork\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\"" {  } { { "NNFPGA_CL10LP.vhd" "firstNetwork" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:0:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:11:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:12:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:14:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:15:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:19:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:21:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:22:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:23:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:24:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:27:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:28:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:29:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:30:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:33:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:33:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:33:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:36:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:40:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:45:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:46:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:47:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_relu NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_relu:\\activationFunctionRelu:relu " "Elaborating entity \"NNFPGA_relu\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_relu:\\activationFunctionRelu:relu\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\activationFunctionRelu:relu" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:15:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:17:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:20:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:20:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:20:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:24:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:29:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:30:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:31:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330270995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:32:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:46:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:10:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:13:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:16:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:17:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:30:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:31:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:32:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:38:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:13:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:14:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:46:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:25:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:27:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:31:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:44:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:44:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:44:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:5:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:19:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:22:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:39:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:6:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:7:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:24:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:8:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:32:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:9:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:1:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330271979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330272006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330272023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330272034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330272041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330272050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330272059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330272067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330272076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330272084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_tanh NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act " "Elaborating entity \"NNFPGA_tanh\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\activationFunctionTanH:tanh_act" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330272102 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646330272103 "|NNFPGA_CL10LP|NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:layers:1:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_tanh:ctivationFunctionTanH:tanh_act"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:5:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:6:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_stdLogicDelay NNFPGA_stdLogicDelay:enableDelayInterNetwork " "Elaborating entity \"NNFPGA_stdLogicDelay\" for hierarchy \"NNFPGA_stdLogicDelay:enableDelayInterNetwork\"" {  } { { "NNFPGA_CL10LP.vhd" "enableDelayInterNetwork" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330274610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_sparseMatrixDelayMultipleInput NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1 " "Elaborating entity \"NNFPGA_sparseMatrixDelayMultipleInput\" for hierarchy \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\"" {  } { { "NNFPGA_CL10LP.vhd" "interNetworkDelay_1" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330275001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "NNFPGA_matrixDelayMultipleInput NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst A:behave " "Elaborating entity \"NNFPGA_matrixDelayMultipleInput\" using architecture \"A:behave\" for hierarchy \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\"" {  } { { "../Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" "NNFPGA_matrixDelayMultipleInput_inst" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330275176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_linemem NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem " "Elaborating entity \"NNFPGA_linemem\" for hierarchy \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem\"" {  } { { "../Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" "\\Memory:15:LineMem" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330276523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuralNetwork NNFPGA_neuralNetwork:secondNetwork " "Elaborating entity \"NNFPGA_neuralNetwork\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\"" {  } { { "NNFPGA_CL10LP.vhd" "secondNetwork" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330276567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:0:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330276634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330276702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330276791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330276886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330276980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330277075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330277166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:1:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330277260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330277276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330277287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330277295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330277302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330277308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_tanh NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act " "Elaborating entity \"NNFPGA_tanh\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\activationFunctionTanH:tanh_act" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330277319 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646330277320 "|NNFPGA_CL10LP|NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:layers:1:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_tanh:ctivationFunctionTanH:tanh_act"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:5:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_maxPosition NNFPGA_maxPosition:maxPos " "Elaborating entity \"NNFPGA_maxPosition\" for hierarchy \"NNFPGA_maxPosition:maxPos\"" {  } { { "NNFPGA_CL10LP.vhd" "maxPos" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279470 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "postitionStorageArray " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"postitionStorageArray\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1646330279477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataStorageArray " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataStorageArray\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1646330279477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_Encoding2RGB NNFPGA_Encoding2RGB:encoder " "Elaborating entity \"NNFPGA_Encoding2RGB\" for hierarchy \"NNFPGA_Encoding2RGB:encoder\"" {  } { { "NNFPGA_CL10LP.vhd" "encoder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_imageClassificationCombiner NNFPGA_imageClassificationCombiner:imageCombiner " "Elaborating entity \"NNFPGA_imageClassificationCombiner\" for hierarchy \"NNFPGA_imageClassificationCombiner:imageCombiner\"" {  } { { "NNFPGA_CL10LP.vhd" "imageCombiner" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_linemem NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay " "Elaborating entity \"NNFPGA_linemem\" for hierarchy \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\"" {  } { { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "imageDataDelay" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_sync NNFPGA_sync:control " "Elaborating entity \"NNFPGA_sync\" for hierarchy \"NNFPGA_sync:control\"" {  } { { "NNFPGA_CL10LP.vhd" "control" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330279609 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "28 " "Inferred 28 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16530 " "Parameter NUMWORDS_A set to 16530" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16530 " "Parameter NUMWORDS_B set to 16530" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337fdc7.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337fdc7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:10:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:10:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:11:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:11:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:12:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:12:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:13:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:13:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:14:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:14:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:8:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:8:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sync:control\|vs_delay_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sync:control\|vs_delay_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 33056 " "Parameter TAP_DISTANCE set to 33056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sync:control\|de_delay_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sync:control\|de_delay_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23128 " "Parameter TAP_DISTANCE set to 23128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sync:control\|de_delay_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sync:control\|de_delay_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9926 " "Parameter TAP_DISTANCE set to 9926" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 139 " "Parameter WIDTH set to 139" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 22 " "Parameter WIDTH set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 22 " "Parameter WIDTH set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 56 " "Parameter WIDTH set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394415 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646330394415 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "145 " "Inferred 145 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330394431 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646330394431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330394495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16530 " "Parameter \"NUMWORDS_A\" = \"16530\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16530 " "Parameter \"NUMWORDS_B\" = \"16530\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337fdc7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337fdc7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394495 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330394495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4n1 " "Found entity 1: altsyncram_r4n1" {  } { { "db/altsyncram_r4n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_r4n1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330394543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330394543 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16238 32768 0 1 1 " "16238 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "16530 32767 " "Addresses ranging from 16530 to 32767 are not initialized" {  } { { "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337fdc7.hdl.mif" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337fdc7.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1646330394628 ""}  } { { "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337fdc7.hdl.mif" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337fdc7.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1646330394628 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "16530 32768 C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337fdc7.hdl.mif " "Memory depth (16530) in the design file differs from memory depth (32768) in the Memory Initialization File \"C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337fdc7.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1646330394629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_esa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_esa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_esa " "Found entity 1: decode_esa" {  } { { "db/decode_esa.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/decode_esa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330394843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330394843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cob " "Found entity 1: mux_cob" {  } { { "db/mux_cob.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/mux_cob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330394887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330394887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330394911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 56 " "Parameter \"WIDTH_A\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1278 " "Parameter \"NUMWORDS_A\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 56 " "Parameter \"WIDTH_B\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1278 " "Parameter \"NUMWORDS_B\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330394911 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330394911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hrp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrp1 " "Found entity 1: altsyncram_hrp1" {  } { { "db/altsyncram_hrp1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_hrp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330394959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330394959 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "770 2048 0 1 1 " "770 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1278 2047 " "Addresses ranging from 1278 to 2047 are not initialized" {  } { { "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1646330394971 ""}  } { { "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1646330394971 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1278 2048 C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Memory depth (1278) in the design file differs from memory depth (2048) in the Memory Initialization File \"C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1646330394972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330395104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1278 " "Parameter \"NUMWORDS_A\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1278 " "Parameter \"NUMWORDS_B\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395104 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330395104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnp1 " "Found entity 1: altsyncram_gnp1" {  } { { "db/altsyncram_gnp1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_gnp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395146 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "770 2048 0 1 1 " "770 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1278 2047 " "Addresses ranging from 1278 to 2047 are not initialized" {  } { { "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1646330395153 ""}  } { { "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1646330395153 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1278 2048 C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Memory depth (1278) in the design file differs from memory depth (2048) in the Memory Initialization File \"C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1646330395153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330395177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1278 " "Parameter \"NUMWORDS_A\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1278 " "Parameter \"NUMWORDS_B\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395178 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330395178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330395338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0 " "Instantiated megafunction \"NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 33056 " "Parameter \"TAP_DISTANCE\" = \"33056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395338 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330395338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_uam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_uam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_uam " "Found entity 1: shift_taps_uam" {  } { { "db/shift_taps_uam.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_uam.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jq81 " "Found entity 1: altsyncram_jq81" {  } { { "db/altsyncram_jq81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_jq81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hsa " "Found entity 1: decode_hsa" {  } { { "db/decode_hsa.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/decode_hsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rmb " "Found entity 1: mux_rmb" {  } { { "db/mux_rmb.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/mux_rmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_01g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_01g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_01g " "Found entity 1: cntr_01g" {  } { { "db/cntr_01g.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_01g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6ic " "Found entity 1: cmpr_6ic" {  } { { "db/cmpr_6ic.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cmpr_6ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sync:control\|altshift_taps:de_delay_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_sync:control\|altshift_taps:de_delay_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330395692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sync:control\|altshift_taps:de_delay_rtl_0 " "Instantiated megafunction \"NNFPGA_sync:control\|altshift_taps:de_delay_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23128 " "Parameter \"TAP_DISTANCE\" = \"23128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395692 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330395692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_sam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_sam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_sam " "Found entity 1: shift_taps_sam" {  } { { "db/shift_taps_sam.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_sam.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dq81 " "Found entity 1: altsyncram_dq81" {  } { { "db/altsyncram_dq81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_dq81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nmb " "Found entity 1: mux_nmb" {  } { { "db/mux_nmb.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/mux_nmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u0g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u0g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u0g " "Found entity 1: cntr_u0g" {  } { { "db/cntr_u0g.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_u0g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5ic " "Found entity 1: cmpr_5ic" {  } { { "db/cmpr_5ic.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cmpr_5ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330395913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330395913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sync:control\|altshift_taps:de_delay_rtl_1 " "Elaborated megafunction instantiation \"NNFPGA_sync:control\|altshift_taps:de_delay_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330395988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sync:control\|altshift_taps:de_delay_rtl_1 " "Instantiated megafunction \"NNFPGA_sync:control\|altshift_taps:de_delay_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9926 " "Parameter \"TAP_DISTANCE\" = \"9926\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330395988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330395988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m9m " "Found entity 1: shift_taps_m9m" {  } { { "db/shift_taps_m9m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_m9m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vn81 " "Found entity 1: altsyncram_vn81" {  } { { "db/altsyncram_vn81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_vn81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_csa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_csa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_csa " "Found entity 1: decode_csa" {  } { { "db/decode_csa.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/decode_csa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lmb " "Found entity 1: mux_lmb" {  } { { "db/mux_lmb.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/mux_lmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nvf " "Found entity 1: cntr_nvf" {  } { { "db/cntr_nvf.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_nvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4ic " "Found entity 1: cmpr_4ic" {  } { { "db/cmpr_4ic.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cmpr_4ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330396322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330396323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330396323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 139 " "Parameter \"WIDTH\" = \"139\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330396323 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330396323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_08m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_08m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_08m " "Found entity 1: shift_taps_08m" {  } { { "db/shift_taps_08m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_08m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lh81 " "Found entity 1: altsyncram_lh81" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_lh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2pf " "Found entity 1: cntr_2pf" {  } { { "db/cntr_2pf.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_2pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_igc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_igc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_igc " "Found entity 1: cmpr_igc" {  } { { "db/cmpr_igc.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cmpr_igc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330396687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330396687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330396687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 22 " "Parameter \"WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330396687 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330396687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_66m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_66m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_66m " "Found entity 1: shift_taps_66m" {  } { { "db/shift_taps_66m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_66m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd81 " "Found entity 1: altsyncram_rd81" {  } { { "db/altsyncram_rd81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_rd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330396854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330396854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330396854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 22 " "Parameter \"WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330396854 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330396854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_56m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_56m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_56m " "Found entity 1: shift_taps_56m" {  } { { "db/shift_taps_56m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_56m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nd81 " "Found entity 1: altsyncram_nd81" {  } { { "db/altsyncram_nd81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_nd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0pf " "Found entity 1: cntr_0pf" {  } { { "db/cntr_0pf.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_0pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330396988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330396988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 56 " "Parameter \"WIDTH\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397063 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_96m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330397101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330397101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4l31 " "Found entity 1: altsyncram_4l31" {  } { { "db/altsyncram_4l31.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_4l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330397155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330397155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3e " "Found entity 1: add_sub_r3e" {  } { { "db/add_sub_r3e.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/add_sub_r3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330397212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330397212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vof " "Found entity 1: cntr_vof" {  } { { "db/cntr_vof.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_vof.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330397255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330397255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hgc " "Found entity 1: cmpr_hgc" {  } { { "db/cmpr_hgc.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cmpr_hgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330397298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330397298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397344 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5kh " "Found entity 1: add_sub_5kh" {  } { { "db/add_sub_5kh.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/add_sub_5kh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330397478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330397478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397521 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397521 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397535 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3kh " "Found entity 1: add_sub_3kh" {  } { { "db/add_sub_3kh.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/add_sub_3kh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330397594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330397594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397629 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397658 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397686 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397700 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4kh " "Found entity 1: add_sub_4kh" {  } { { "db/add_sub_4kh.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/add_sub_4kh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330397757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397789 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397818 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397846 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397874 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397902 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397931 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397960 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330397989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330397989 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330397989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398018 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398059 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398088 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398116 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398144 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398187 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398216 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398244 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398273 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398302 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398331 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398361 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398394 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398427 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398457 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398498 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398528 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398583 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398613 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398642 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398665 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rih " "Found entity 1: add_sub_rih" {  } { { "db/add_sub_rih.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/add_sub_rih.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330398714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330398714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398787 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398815 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398844 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398885 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398914 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398943 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330398974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330398974 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330398974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399003 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399046 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399076 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399105 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399159 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399215 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399237 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399267 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399297 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399326 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399403 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399431 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399461 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399539 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399566 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399644 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399665 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399788 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399817 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399847 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330399993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330399993 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330399993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330400087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400088 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330400088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330400293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400293 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330400293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330400323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400323 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330400323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330400400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400400 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330400400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330400599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400599 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330400599 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330400614 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330400622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330400646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330400647 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330400647 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a0 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_r4n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_r4n1.tdf" 45 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330401664 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_r4n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a8 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_r4n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_r4n1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330401664 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_r4n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a16 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_r4n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_r4n1.tdf" 525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330401664 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_r4n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a24 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_r4n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_r4n1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330401664 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_r4n1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a32 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_r4n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_r4n1.tdf" 1005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330401664 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_r4n1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a40 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_r4n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_r4n1.tdf" 1245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330401664 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_r4n1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a48 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_r4n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_r4n1.tdf" 1485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330401664 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_r4n1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a56 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_r4n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_r4n1.tdf" 1725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330401664 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_r4n1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a64 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_r4n1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_r4n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_r4n1.tdf" 1965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330401664 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_r4n1:auto_generated|ram_block1a64"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1646330401664 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1646330401664 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646330411627 "|NNFPGA_CL10LP|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646330411627 "|NNFPGA_CL10LP|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646330411627 "|NNFPGA_CL10LP|led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646330411627 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646330412340 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646330421300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646330424059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330424059 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[0\] " "No output dependent on input pin \"enable_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330426271 "|NNFPGA_CL10LP|enable_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[1\] " "No output dependent on input pin \"enable_in\[1\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330426271 "|NNFPGA_CL10LP|enable_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[2\] " "No output dependent on input pin \"enable_in\[2\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330426271 "|NNFPGA_CL10LP|enable_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "g_in\[0\] " "No output dependent on input pin \"g_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330426271 "|NNFPGA_CL10LP|g_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_in\[0\] " "No output dependent on input pin \"b_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330426271 "|NNFPGA_CL10LP|b_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[0\] " "No output dependent on input pin \"r_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330426271 "|NNFPGA_CL10LP|r_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646330426271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23121 " "Implemented 23121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646330426271 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646330426271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21770 " "Implemented 21770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646330426271 ""} { "Info" "ICUT_CUT_TM_RAMS" "1288 " "Implemented 1288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1646330426271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646330426271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5594 " "Peak virtual memory: 5594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646330426468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 19:00:26 2022 " "Processing ended: Thu Mar 03 19:00:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646330426468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:44 " "Elapsed time: 00:02:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646330426468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:58 " "Total CPU time (on all processors): 00:02:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646330426468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330426468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1646330428048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646330428049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 19:00:27 2022 " "Processing started: Thu Mar 03 19:00:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646330428049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1646330428049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1646330428049 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1646330428127 ""}
{ "Info" "0" "" "Project  = NNFPGA_CL10LP" {  } {  } 0 0 "Project  = NNFPGA_CL10LP" 0 0 "Fitter" 0 0 1646330428127 ""}
{ "Info" "0" "" "Revision = NNFPGA_CL10LP" {  } {  } 0 0 "Revision = NNFPGA_CL10LP" 0 0 "Fitter" 0 0 1646330428128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1646330428581 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1646330428582 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NNFPGA_CL10LP 10CL120YF484I7G " "Selected device 10CL120YF484I7G for design \"NNFPGA_CL10LP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1646330428759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646330428801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646330428801 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1646330429420 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1646330429426 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YF484I7G " "Device 10CL016YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646330429888 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YF484I7G " "Device 10CL040YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646330429888 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YF484I7G " "Device 10CL055YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646330429888 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YF484I7P " "Device 10CL055YF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646330429888 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YF484I7G " "Device 10CL080YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646330429888 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1646330429888 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 78524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646330429927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 78526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646330429927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 78528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646330429927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 78530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646330429927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 78532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646330429927 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1646330429927 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1646330429938 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1646330433304 ""}
{ "Info" "ISTA_SDC_FOUND" "NNFPGA_CL10LP.sdc " "Reading SDC File: 'NNFPGA_CL10LP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1646330436801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1646330436901 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1646330437157 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1646330437240 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646330437241 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646330437241 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.470    input_clk " "  13.470    input_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646330437241 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.470   output_clk " "  13.470   output_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646330437241 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1646330437241 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646330438997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_o~output " "Destination node clk_o~output" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 78489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646330438997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1646330438997 ""}  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 78496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646330438997 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1646330441314 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646330441339 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646330441340 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646330441371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646330441417 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1646330441460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1646330441460 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1646330441481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1646330442528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "832 Block RAM " "Packed 832 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1646330442551 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1646330442551 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_n_o " "Node \"clk_n_o\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_n_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1646330446341 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1646330446341 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646330446341 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1646330446374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1646330449727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646330452547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1646330452776 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1646330481464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646330481464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1646330484606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1646330493886 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1646330493886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1646330500376 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1646330500376 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1646330500376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646330500381 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.28 " "Total time spent on timing analysis during the Fitter is 9.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1646330500979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646330501140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646330502525 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646330502534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646330503871 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646330507947 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1646330511916 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "32 Cyclone 10 LP " "32 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enable_in\[0\] 3.3-V LVTTL AA16 " "Pin enable_in\[0\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { enable_in[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable_in\[0\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enable_in\[1\] 3.3-V LVTTL AB15 " "Pin enable_in\[1\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { enable_in[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable_in\[1\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enable_in\[2\] 3.3-V LVTTL AA15 " "Pin enable_in\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { enable_in[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable_in\[2\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[0\] 3.3-V LVTTL N21 " "Pin g_in\[0\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[0\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[0\] 3.3-V LVTTL J22 " "Pin b_in\[0\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[0\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[0\] 3.3-V LVTTL V21 " "Pin r_in\[0\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[0\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T22 " "Pin clk uses I/O standard 3.3-V LVTTL at T22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vs_in 3.3-V LVTTL AA19 " "Pin vs_in uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vs_in } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vs_in" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hs_in 3.3-V LVTTL AB18 " "Pin hs_in uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hs_in } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_in" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL AB16 " "Pin reset_n uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de_in 3.3-V LVTTL AB19 " "Pin de_in uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { de_in } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de_in" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[1\] 3.3-V LVTTL W22 " "Pin r_in\[1\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[1\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[2\] 3.3-V LVTTL W21 " "Pin r_in\[2\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[2\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[3\] 3.3-V LVTTL Y22 " "Pin r_in\[3\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[3\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[4\] 3.3-V LVTTL AA22 " "Pin r_in\[4\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[4\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[5\] 3.3-V LVTTL AA21 " "Pin r_in\[5\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[5\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[6\] 3.3-V LVTTL AB20 " "Pin r_in\[6\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[6\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[7\] 3.3-V LVTTL AA20 " "Pin r_in\[7\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[7\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[1\] 3.3-V LVTTL J21 " "Pin b_in\[1\] uses I/O standard 3.3-V LVTTL at J21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[1\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[2\] 3.3-V LVTTL J20 " "Pin b_in\[2\] uses I/O standard 3.3-V LVTTL at J20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[2\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[3\] 3.3-V LVTTL L22 " "Pin b_in\[3\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[3\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[4\] 3.3-V LVTTL L21 " "Pin b_in\[4\] uses I/O standard 3.3-V LVTTL at L21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[4\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[5\] 3.3-V LVTTL M22 " "Pin b_in\[5\] uses I/O standard 3.3-V LVTTL at M22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[5\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[6\] 3.3-V LVTTL M21 " "Pin b_in\[6\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[6\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[7\] 3.3-V LVTTL N22 " "Pin b_in\[7\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[7\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[1\] 3.3-V LVTTL P22 " "Pin g_in\[1\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[1\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[2\] 3.3-V LVTTL P21 " "Pin g_in\[2\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[2\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[3\] 3.3-V LVTTL R22 " "Pin g_in\[3\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[3\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[4\] 3.3-V LVTTL R21 " "Pin g_in\[4\] uses I/O standard 3.3-V LVTTL at R21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[4\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[5\] 3.3-V LVTTL U22 " "Pin g_in\[5\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[5\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[6\] 3.3-V LVTTL U21 " "Pin g_in\[6\] uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[6\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[7\] 3.3-V LVTTL V22 " "Pin g_in\[7\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[7\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646330512081 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1646330512081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/output_files/NNFPGA_CL10LP.fit.smsg " "Generated suppressed messages file C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/output_files/NNFPGA_CL10LP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1646330513283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6660 " "Peak virtual memory: 6660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646330516904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 19:01:56 2022 " "Processing ended: Thu Mar 03 19:01:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646330516904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646330516904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:35 " "Total CPU time (on all processors): 00:04:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646330516904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1646330516904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1646330518128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646330518128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 19:01:58 2022 " "Processing started: Thu Mar 03 19:01:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646330518128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1646330518128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1646330518128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1646330518811 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1646330521618 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1646330521709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646330522132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 19:02:02 2022 " "Processing ended: Thu Mar 03 19:02:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646330522132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646330522132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646330522132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1646330522132 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1646330522911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1646330523395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646330523395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 19:02:03 2022 " "Processing started: Thu Mar 03 19:02:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646330523395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1646330523395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NNFPGA_CL10LP -c NNFPGA_CL10LP " "Command: quartus_sta NNFPGA_CL10LP -c NNFPGA_CL10LP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1646330523395 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1646330523479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1646330524062 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1646330524062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646330524100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646330524100 ""}
{ "Info" "ISTA_SDC_FOUND" "NNFPGA_CL10LP.sdc " "Reading SDC File: 'NNFPGA_CL10LP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1646330525334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1646330525423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646330525648 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1646330525746 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1646330525811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.810 " "Worst-case setup slack is 0.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 input_clk  " "    0.810               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.895               0.000 output_clk  " "    7.895               0.000 output_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646330525906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 input_clk  " "    0.293               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 output_clk  " "    0.525               0.000 output_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646330525923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646330525933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646330525946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.249 " "Worst-case minimum pulse width slack is 6.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.249               0.000 input_clk  " "    6.249               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.637               0.000 output_clk  " "    6.637               0.000 output_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330525979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646330525979 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1646330526085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646330526130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646330527732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646330528499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.436 " "Worst-case setup slack is 2.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.436               0.000 input_clk  " "    2.436               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.290               0.000 output_clk  " "    8.290               0.000 output_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646330528651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 input_clk  " "    0.293               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 output_clk  " "    0.367               0.000 output_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646330528678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646330528693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646330528707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.247 " "Worst-case minimum pulse width slack is 6.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.247               0.000 input_clk  " "    6.247               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.610               0.000 output_clk  " "    6.610               0.000 output_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330528744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646330528744 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1646330528865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646330529443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.574 " "Worst-case setup slack is 7.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.574               0.000 input_clk  " "    7.574               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.704               0.000 output_clk  " "   10.704               0.000 output_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646330529536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 output_clk  " "    0.101               0.000 output_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 input_clk  " "    0.106               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646330529554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646330529567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646330529585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.900 " "Worst-case minimum pulse width slack is 5.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.900               0.000 input_clk  " "    5.900               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.466               0.000 output_clk  " "    6.466               0.000 output_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646330529615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646330529615 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646330530072 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646330530073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5173 " "Peak virtual memory: 5173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646330530281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 19:02:10 2022 " "Processing ended: Thu Mar 03 19:02:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646330530281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646330530281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646330530281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646330530281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1646330531522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646330531523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 19:02:11 2022 " "Processing started: Thu Mar 03 19:02:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646330531523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1646330531523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1646330531523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1646330532460 ""}
{ "Error" "EQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Functional simulation is off but it is the only supported netlist type for this device." {  } {  } 0 20268 "Functional simulation is off but it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1646330532599 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NNFPGA_CL10LP.vho C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/simulation/modelsim/ simulation " "Generated file NNFPGA_CL10LP.vho in folder \"C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1646330536455 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 1  1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646330536691 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 03 19:02:16 2022 " "Processing ended: Thu Mar 03 19:02:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646330536691 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646330536691 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646330536691 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1646330536691 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 45 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 45 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1646330537468 ""}
