CSIM(WM): CUPL Simulation Program
Version 5.0a Serial# 
Copyright (c) 1983, 1998 Logical Devices, Inc.
CREATED Fri Nov 12 15:31:12 2021

LISTING FOR SIMULATION FILE: VERTICAL.si

   1: /*
   2:     SVGA timing - 40Mhz clock, 60Hz refresh rate
   3: 
   4:     Frame part    Lines Time [ms]
   5:     Visible area  600	15.84
   6:     Front porch     1   0.0264
   7:     Sync pulse      4   0.1056
   8:     Back porch     23   0.6072
   9:     Whole frame   628   16.5792
  10: */
  11: 
[0026sa] Please note: missing header item(s) 
  12: FIELD Counter = [C11,C10,C9,C8,C7,C6,C5,C4,C3,C2,C1,C0];
  13:
  14: ORDER: PHI2, C11, C10, C9, C8, C7, C6, C5, C4, C3, C2, C1, C0, HDISPLAY, RESET, VSYNC, VBLANK, VDISPLAY, BLANK, DISPLAY;
  15: 
  16: 

=============================
                   H   V     
                   D   D D   
                   I  VI I   
                   SRVBSBS   
      P            PESLPLP   
      HCC          LSYALAL   
      I11CCCCCCCCCCAENNANA   
      2109876543210YTCKYKY   
=============================
0001: 00000000000010LHLHHL
0002: 10000000000010LHLHHL
0003: 00000000000011LHLHLH
0004: 10000000000011LHLHLH
0005: 00011000111101LHHLHL
0006: 10011000111101LHHLHL
0007: 00010010111001LLHLHL
0008: 10010010111001LLHLHL
0009: 00010011011001LHHLHL
0010: 10010011011001LHHLHL
0011: 00010011101001HHHLHL
0012: 10010011101001HHHLHL
0013: 00010011101011HHHLHL
0014: 10010011101011HHHLHL
