

================================================================
== Vitis HLS Report for 'Attention_layer'
================================================================
* Date:           Sun Sep  3 06:46:11 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2785|     2785|  27.850 us|  27.850 us|  2785|  2785|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i_outer_l_j_outer1  |     2484|     2484|       276|          -|          -|     9|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_outer1 = alloca i32 1"   --->   Operation 9 'alloca' 'j_outer1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_outer = alloca i32 1"   --->   Operation 10 'alloca' 'i_outer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2, i32 %v19_0_0, i32 %v19_0_1, i32 %v19_0_2, i32 %v19_0_3, i32 %v19_1_0, i32 %v19_1_1, i32 %v19_1_2, i32 %v19_1_3, i32 %v19_2_0, i32 %v19_2_1, i32 %v19_2_2, i32 %v19_2_3, i32 %v19_3_0, i32 %v19_3_1, i32 %v19_3_2, i32 %v19_3_3"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln71 = store i4 0, i4 %indvar_flatten6" [kernel.cpp:71]   --->   Operation 13 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln71 = store i2 0, i2 %i_outer" [kernel.cpp:71]   --->   Operation 14 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln71 = store i2 0, i2 %j_outer1" [kernel.cpp:71]   --->   Operation 15 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2, i32 %v19_0_0, i32 %v19_0_1, i32 %v19_0_2, i32 %v19_0_3, i32 %v19_1_0, i32 %v19_1_1, i32 %v19_1_2, i32 %v19_1_3, i32 %v19_2_0, i32 %v19_2_1, i32 %v19_2_2, i32 %v19_2_3, i32 %v19_3_0, i32 %v19_3_1, i32 %v19_3_2, i32 %v19_3_3"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln71 = br void %l_k1" [kernel.cpp:71]   --->   Operation 17 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i4 %indvar_flatten6" [kernel.cpp:71]   --->   Operation 18 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln71 = icmp_eq  i4 %indvar_flatten6_load, i4 9" [kernel.cpp:71]   --->   Operation 19 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln71_1 = add i4 %indvar_flatten6_load, i4 1" [kernel.cpp:71]   --->   Operation 20 'add' 'add_ln71_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc62, void %for.inc82.preheader" [kernel.cpp:71]   --->   Operation 21 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_outer1_load = load i2 %j_outer1" [kernel.cpp:72]   --->   Operation 22 'load' 'j_outer1_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_outer_load = load i2 %i_outer" [kernel.cpp:71]   --->   Operation 23 'load' 'i_outer_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.56ns)   --->   "%add_ln71 = add i2 %i_outer_load, i2 1" [kernel.cpp:71]   --->   Operation 24 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.95ns)   --->   "%icmp_ln72 = icmp_eq  i2 %j_outer1_load, i2 3" [kernel.cpp:72]   --->   Operation 25 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.99ns)   --->   "%select_ln71 = select i1 %icmp_ln72, i2 0, i2 %j_outer1_load" [kernel.cpp:71]   --->   Operation 26 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.99ns)   --->   "%select_ln71_1 = select i1 %icmp_ln72, i2 %add_ln71, i2 %i_outer_load" [kernel.cpp:71]   --->   Operation 27 'select' 'select_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.56ns)   --->   "%add_ln72 = add i2 %select_ln71, i2 1" [kernel.cpp:72]   --->   Operation 28 'add' 'add_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln72 = store i4 %add_ln71_1, i4 %indvar_flatten6" [kernel.cpp:72]   --->   Operation 29 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln72 = store i2 %select_ln71_1, i2 %i_outer" [kernel.cpp:72]   --->   Operation 30 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln72 = store i2 %add_ln72, i2 %j_outer1" [kernel.cpp:72]   --->   Operation 31 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_norm_i2_l_j1, i32 %v19_3_3, i32 %v19_3_2, i32 %v19_3_1, i32 %v19_3_0, i32 %v19_2_3, i32 %v19_2_2, i32 %v19_2_1, i32 %v19_2_0, i32 %v19_1_3, i32 %v19_1_2, i32 %v19_1_1, i32 %v19_1_0, i32 %v19_0_3, i32 %v19_0_2, i32 %v19_0_1, i32 %v19_0_0"   --->   Operation 32 'call' 'call_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%select_ln71_1_cast = zext i2 %select_ln71_1" [kernel.cpp:71]   --->   Operation 33 'zext' 'select_ln71_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln71_1, i2 0" [kernel.cpp:71]   --->   Operation 34 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_383 = sub i4 %tmp_75, i4 %select_ln71_1_cast" [kernel.cpp:71]   --->   Operation 35 'sub' 'empty_383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i2 %select_ln71" [kernel.cpp:80]   --->   Operation 36 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%empty_384 = add i4 %empty_383, i4 %zext_ln80" [kernel.cpp:71]   --->   Operation 37 'add' 'empty_384' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_384" [kernel.cpp:71]   --->   Operation 38 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%v19_0_0_addr = getelementptr i32 %v19_0_0, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 39 'getelementptr' 'v19_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%v19_0_1_addr = getelementptr i32 %v19_0_1, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 40 'getelementptr' 'v19_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%v19_0_2_addr = getelementptr i32 %v19_0_2, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 41 'getelementptr' 'v19_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%v19_0_3_addr = getelementptr i32 %v19_0_3, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 42 'getelementptr' 'v19_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%v19_1_0_addr = getelementptr i32 %v19_1_0, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 43 'getelementptr' 'v19_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%v19_1_1_addr = getelementptr i32 %v19_1_1, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 44 'getelementptr' 'v19_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%v19_1_2_addr = getelementptr i32 %v19_1_2, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 45 'getelementptr' 'v19_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%v19_1_3_addr = getelementptr i32 %v19_1_3, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 46 'getelementptr' 'v19_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%v19_2_0_addr = getelementptr i32 %v19_2_0, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 47 'getelementptr' 'v19_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%v19_2_1_addr = getelementptr i32 %v19_2_1, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 48 'getelementptr' 'v19_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%v19_2_2_addr = getelementptr i32 %v19_2_2, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 49 'getelementptr' 'v19_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%v19_2_3_addr = getelementptr i32 %v19_2_3, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 50 'getelementptr' 'v19_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%v19_3_0_addr = getelementptr i32 %v19_3_0, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 51 'getelementptr' 'v19_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%v19_3_1_addr = getelementptr i32 %v19_3_1, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 52 'getelementptr' 'v19_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%v19_3_2_addr = getelementptr i32 %v19_3_2, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 53 'getelementptr' 'v19_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%v19_3_3_addr = getelementptr i32 %v19_3_3, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 54 'getelementptr' 'v19_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.32ns)   --->   "%v19_0_0_load = load i4 %v19_0_0_addr" [kernel.cpp:84]   --->   Operation 55 'load' 'v19_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 56 [2/2] (2.32ns)   --->   "%v19_0_1_load = load i4 %v19_0_1_addr" [kernel.cpp:84]   --->   Operation 56 'load' 'v19_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 57 [2/2] (2.32ns)   --->   "%v19_0_2_load = load i4 %v19_0_2_addr" [kernel.cpp:84]   --->   Operation 57 'load' 'v19_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 58 [2/2] (2.32ns)   --->   "%v19_0_3_load = load i4 %v19_0_3_addr" [kernel.cpp:84]   --->   Operation 58 'load' 'v19_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 59 [2/2] (2.32ns)   --->   "%v19_1_0_load = load i4 %v19_1_0_addr" [kernel.cpp:84]   --->   Operation 59 'load' 'v19_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 60 [2/2] (2.32ns)   --->   "%v19_1_1_load = load i4 %v19_1_1_addr" [kernel.cpp:84]   --->   Operation 60 'load' 'v19_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 61 [2/2] (2.32ns)   --->   "%v19_1_2_load = load i4 %v19_1_2_addr" [kernel.cpp:84]   --->   Operation 61 'load' 'v19_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 62 [2/2] (2.32ns)   --->   "%v19_1_3_load = load i4 %v19_1_3_addr" [kernel.cpp:84]   --->   Operation 62 'load' 'v19_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 63 [2/2] (2.32ns)   --->   "%v19_2_0_load = load i4 %v19_2_0_addr" [kernel.cpp:84]   --->   Operation 63 'load' 'v19_2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 64 [2/2] (2.32ns)   --->   "%v19_2_1_load = load i4 %v19_2_1_addr" [kernel.cpp:84]   --->   Operation 64 'load' 'v19_2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 65 [2/2] (2.32ns)   --->   "%v19_2_2_load = load i4 %v19_2_2_addr" [kernel.cpp:84]   --->   Operation 65 'load' 'v19_2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 66 [2/2] (2.32ns)   --->   "%v19_2_3_load = load i4 %v19_2_3_addr" [kernel.cpp:84]   --->   Operation 66 'load' 'v19_2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 67 [2/2] (2.32ns)   --->   "%v19_3_0_load = load i4 %v19_3_0_addr" [kernel.cpp:84]   --->   Operation 67 'load' 'v19_3_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 68 [2/2] (2.32ns)   --->   "%v19_3_1_load = load i4 %v19_3_1_addr" [kernel.cpp:84]   --->   Operation 68 'load' 'v19_3_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 69 [2/2] (2.32ns)   --->   "%v19_3_2_load = load i4 %v19_3_2_addr" [kernel.cpp:84]   --->   Operation 69 'load' 'v19_3_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 70 [2/2] (2.32ns)   --->   "%v19_3_3_load = load i4 %v19_3_3_addr" [kernel.cpp:84]   --->   Operation 70 'load' 'v19_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 71 [1/2] (2.32ns)   --->   "%v19_0_0_load = load i4 %v19_0_0_addr" [kernel.cpp:84]   --->   Operation 71 'load' 'v19_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 72 [1/2] (2.32ns)   --->   "%v19_0_1_load = load i4 %v19_0_1_addr" [kernel.cpp:84]   --->   Operation 72 'load' 'v19_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 73 [1/2] (2.32ns)   --->   "%v19_0_2_load = load i4 %v19_0_2_addr" [kernel.cpp:84]   --->   Operation 73 'load' 'v19_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 74 [1/2] (2.32ns)   --->   "%v19_0_3_load = load i4 %v19_0_3_addr" [kernel.cpp:84]   --->   Operation 74 'load' 'v19_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 75 [1/2] (2.32ns)   --->   "%v19_1_0_load = load i4 %v19_1_0_addr" [kernel.cpp:84]   --->   Operation 75 'load' 'v19_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 76 [1/2] (2.32ns)   --->   "%v19_1_1_load = load i4 %v19_1_1_addr" [kernel.cpp:84]   --->   Operation 76 'load' 'v19_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 77 [1/2] (2.32ns)   --->   "%v19_1_2_load = load i4 %v19_1_2_addr" [kernel.cpp:84]   --->   Operation 77 'load' 'v19_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 78 [1/2] (2.32ns)   --->   "%v19_1_3_load = load i4 %v19_1_3_addr" [kernel.cpp:84]   --->   Operation 78 'load' 'v19_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 79 [1/2] (2.32ns)   --->   "%v19_2_0_load = load i4 %v19_2_0_addr" [kernel.cpp:84]   --->   Operation 79 'load' 'v19_2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 80 [1/2] (2.32ns)   --->   "%v19_2_1_load = load i4 %v19_2_1_addr" [kernel.cpp:84]   --->   Operation 80 'load' 'v19_2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 81 [1/2] (2.32ns)   --->   "%v19_2_2_load = load i4 %v19_2_2_addr" [kernel.cpp:84]   --->   Operation 81 'load' 'v19_2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 82 [1/2] (2.32ns)   --->   "%v19_2_3_load = load i4 %v19_2_3_addr" [kernel.cpp:84]   --->   Operation 82 'load' 'v19_2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 83 [1/2] (2.32ns)   --->   "%v19_3_0_load = load i4 %v19_3_0_addr" [kernel.cpp:84]   --->   Operation 83 'load' 'v19_3_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 84 [1/2] (2.32ns)   --->   "%v19_3_1_load = load i4 %v19_3_1_addr" [kernel.cpp:84]   --->   Operation 84 'load' 'v19_3_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 85 [1/2] (2.32ns)   --->   "%v19_3_2_load = load i4 %v19_3_2_addr" [kernel.cpp:84]   --->   Operation 85 'load' 'v19_3_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 86 [1/2] (2.32ns)   --->   "%v19_3_3_load = load i4 %v19_3_3_addr" [kernel.cpp:84]   --->   Operation 86 'load' 'v19_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %select_ln71_1, i6 0" [kernel.cpp:71]   --->   Operation 87 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %select_ln71, i6 0" [kernel.cpp:80]   --->   Operation 88 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (5.16ns)   --->   "%call_ln84 = call void @Attention_layer_Pipeline_l_k1, i32 %v19_3_3_load, i32 %v19_3_2_load, i32 %v19_3_1_load, i32 %v19_3_0_load, i32 %v19_2_3_load, i32 %v19_2_2_load, i32 %v19_2_1_load, i32 %v19_2_0_load, i32 %v19_1_3_load, i32 %v19_1_2_load, i32 %v19_1_1_load, i32 %v19_1_0_load, i32 %v19_0_3_load, i32 %v19_0_2_load, i32 %v19_0_1_load, i32 %v19_0_0_load, i32 %v19_3_3, i4 %empty_384, i32 %v19_3_2, i32 %v19_3_1, i32 %v19_3_0, i32 %v19_2_3, i32 %v19_2_2, i32 %v19_2_1, i32 %v19_2_0, i32 %v19_1_3, i32 %v19_1_2, i32 %v19_1_1, i32 %v19_1_0, i32 %v19_0_3, i32 %v19_0_2, i32 %v19_0_1, i32 %v19_0_0, i8 %tmp_s, i32 %v17_0, i32 %v17_1, i32 %v17_2, i32 %v17_3, i8 %tmp_76, i32 %v18_0, i32 %v18_1, i32 %v18_2, i32 %v18_3" [kernel.cpp:84]   --->   Operation 89 'call' 'call_ln84' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i_outer_l_j_outer1_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [kernel.cpp:72]   --->   Operation 92 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln84 = call void @Attention_layer_Pipeline_l_k1, i32 %v19_3_3_load, i32 %v19_3_2_load, i32 %v19_3_1_load, i32 %v19_3_0_load, i32 %v19_2_3_load, i32 %v19_2_2_load, i32 %v19_2_1_load, i32 %v19_2_0_load, i32 %v19_1_3_load, i32 %v19_1_2_load, i32 %v19_1_1_load, i32 %v19_1_0_load, i32 %v19_0_3_load, i32 %v19_0_2_load, i32 %v19_0_1_load, i32 %v19_0_0_load, i32 %v19_3_3, i4 %empty_384, i32 %v19_3_2, i32 %v19_3_1, i32 %v19_3_0, i32 %v19_2_3, i32 %v19_2_2, i32 %v19_2_1, i32 %v19_2_0, i32 %v19_1_3, i32 %v19_1_2, i32 %v19_1_1, i32 %v19_1_0, i32 %v19_0_3, i32 %v19_0_2, i32 %v19_0_1, i32 %v19_0_0, i8 %tmp_s, i32 %v17_0, i32 %v17_1, i32 %v17_2, i32 %v17_3, i8 %tmp_76, i32 %v18_0, i32 %v18_1, i32 %v18_2, i32 %v18_3" [kernel.cpp:84]   --->   Operation 93 'call' 'call_ln84' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln72 = br void %l_k1" [kernel.cpp:72]   --->   Operation 94 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_norm_i2_l_j1, i32 %v19_3_3, i32 %v19_3_2, i32 %v19_3_1, i32 %v19_3_0, i32 %v19_2_3, i32 %v19_2_2, i32 %v19_2_1, i32 %v19_2_0, i32 %v19_1_3, i32 %v19_1_2, i32 %v19_1_1, i32 %v19_1_0, i32 %v19_0_3, i32 %v19_0_2, i32 %v19_0_1, i32 %v19_0_0"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [kernel.cpp:98]   --->   Operation 96 'ret' 'ret_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten6') [27]  (0 ns)
	'store' operation ('store_ln71', kernel.cpp:71) of constant 0 on local variable 'indvar_flatten6' [29]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 5.11ns
The critical path consists of the following:
	'load' operation ('j_outer1_load', kernel.cpp:72) on local variable 'j_outer1' [39]  (0 ns)
	'icmp' operation ('icmp_ln72', kernel.cpp:72) [44]  (0.959 ns)
	'select' operation ('select_ln71', kernel.cpp:71) [45]  (0.993 ns)
	'add' operation ('add_ln72', kernel.cpp:72) [89]  (1.56 ns)
	'store' operation ('store_ln72', kernel.cpp:72) of variable 'add_ln72', kernel.cpp:72 on local variable 'j_outer1' [92]  (1.59 ns)

 <State 4>: 5.64ns
The critical path consists of the following:
	'sub' operation ('empty_383', kernel.cpp:71) [50]  (0 ns)
	'add' operation ('empty_384', kernel.cpp:71) [53]  (3.32 ns)
	'getelementptr' operation ('v19_0_0_addr', kernel.cpp:71) [55]  (0 ns)
	'load' operation ('v19_0_0_load', kernel.cpp:84) on array 'v19_0_0' [72]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('v19_0_0_load', kernel.cpp:84) on array 'v19_0_0' [72]  (2.32 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'call' operation ('call_ln84', kernel.cpp:84) to 'Attention_layer_Pipeline_l_k1' [88]  (5.17 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
