

================================================================
== Vivado HLS Report for 'targeted_function'
================================================================
* Date:           Fri Jan 22 13:14:05 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        hls
* Solution:       prime
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.93|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        36|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    197|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     432|    552|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    129|
|Register         |        -|      -|     199|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     631|    878|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |targeted_function_rm_s_axi_U                   |targeted_function_rm_s_axi                  |        0|      0|  144|  232|
    |targeted_function_srem_32ns_32ns_32_36_seq_U0  |targeted_function_srem_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |Total                                          |                                            |        0|      0|  432|  552|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |ctr_1_fu_171_p2    |     +    |      0|  0|  32|          32|           1|
    |i_1_fu_161_p2      |     +    |      0|  0|  32|          32|           1|
    |j_1_fu_149_p2      |     +    |      0|  0|  32|          32|           1|
    |tmp_3_fu_126_p2    |     +    |      0|  0|  32|          32|           2|
    |ap_return          |  Select  |      0|  0|   2|           1|           2|
    |tmp_1_fu_101_p2    |   icmp   |      0|  0|  11|          32|          27|
    |tmp_2_fu_121_p2    |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_fu_132_p2    |   icmp   |      0|  0|  11|          32|          32|
    |tmp_6_fu_143_p2    |   icmp   |      0|  0|  11|          32|           1|
    |tmp_7_fu_155_p2    |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_95_p2       |   icmp   |      0|  0|  11|          32|           1|
    |or_cond_fu_107_p2  |    or    |      0|  0|   1|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 197|         322|         133|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |   1|          6|    1|          6|
    |ctr_reg_57  |  32|          2|   32|         64|
    |i_fu_38     |  32|          2|   32|         64|
    |j_reg_70    |  32|          2|   32|         64|
    |output_000  |  32|          4|   32|        128|
    +------------+----+-----------+-----+-----------+
    |Total       | 129|         16|  129|        326|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   5|   0|    5|          0|
    |ctr_reg_57              |  32|   0|   32|          0|
    |i_fu_38                 |  32|   0|   32|          0|
    |i_load_reg_200          |  32|   0|   32|          0|
    |input_000_read_reg_185  |  32|   0|   32|          0|
    |j_reg_70                |  32|   0|   32|          0|
    |p_0_reg_82              |   1|   0|    1|          0|
    |tmp_3_reg_208           |  32|   0|   32|          0|
    |tmp_4_reg_213           |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 199|   0|  199|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|s_axi_rm_AWVALID  |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_AWREADY  | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_AWADDR   |  in |    6|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WVALID   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WREADY   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WDATA    |  in |   32|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WSTRB    |  in |    4|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARVALID  |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARREADY  | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARADDR   |  in |    6|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RVALID   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RREADY   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RDATA    | out |   32|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RRESP    | out |    2|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BVALID   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BREADY   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BRESP    | out |    2|    s_axi   |         rm        |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_hs | targeted_function | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs | targeted_function | return value |
|interrupt         | out |    1| ap_ctrl_hs | targeted_function | return value |
+------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!or_cond)
	5  / (or_cond)
2 --> 
	5  / (tmp_2)
	3  / (!tmp_2)
3 --> 
	4  / true
4 --> 
	3  / (!tmp_4 & !tmp_6)
	2  / (tmp_4) | (tmp_6)
5 --> 
* FSM state operations: 

 <State 1>: 4.89ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_000) nounwind, !map !0

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_000) nounwind, !map !6

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !12

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @targeted_function_str) nounwind

ST_1: input_000_read [1/1] 1.00ns
:4  %input_000_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_000) nounwind

ST_1: stg_11 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %output_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_12 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %input_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_13 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: tmp [1/1] 2.52ns
:8  %tmp = icmp slt i32 %input_000_read, 1

ST_1: tmp_1 [1/1] 2.52ns
:9  %tmp_1 = icmp sgt i32 %input_000_read, 105097565

ST_1: or_cond [1/1] 1.37ns
:10  %or_cond = or i1 %tmp, %tmp_1

ST_1: stg_17 [1/1] 0.00ns
:11  br i1 %or_cond, label %1, label %2

ST_1: i [1/1] 0.00ns
:0  %i = alloca i32

ST_1: stg_19 [1/1] 1.00ns
:1  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 2) nounwind

ST_1: stg_20 [1/1] 1.57ns
:2  store i32 2, i32* %i

ST_1: stg_21 [1/1] 1.57ns
:3  br label %3

ST_1: stg_22 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 -1) nounwind

ST_1: stg_23 [1/1] 1.57ns
:1  br label %.loopexit3


 <State 2>: 4.09ns
ST_2: ctr [1/1] 0.00ns
:0  %ctr = phi i32 [ 3, %2 ], [ %ctr_1, %.loopexit._crit_edge ]

ST_2: i_load [1/1] 0.00ns
:1  %i_load = load i32* %i

ST_2: tmp_2 [1/1] 2.52ns
:2  %tmp_2 = icmp sgt i32 %i_load, %input_000_read

ST_2: stg_27 [1/1] 1.57ns
:3  br i1 %tmp_2, label %.loopexit3, label %.preheader.preheader

ST_2: tmp_3 [1/1] 2.44ns
.preheader.preheader:0  %tmp_3 = add nsw i32 %ctr, -1

ST_2: stg_29 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 3>: 5.41ns
ST_3: j [1/1] 0.00ns
.preheader:0  %j = phi i32 [ %j_1, %5 ], [ 2, %.preheader.preheader ]

ST_3: tmp_4 [1/1] 2.52ns
.preheader:1  %tmp_4 = icmp sgt i32 %j, %tmp_3

ST_3: stg_32 [1/1] 0.00ns
.preheader:2  br i1 %tmp_4, label %.loopexit, label %4

ST_3: tmp_5 [36/36] 5.41ns
:0  %tmp_5 = srem i32 %ctr, %j


 <State 4>: 7.93ns
ST_4: tmp_5 [1/36] 5.41ns
:0  %tmp_5 = srem i32 %ctr, %j

ST_4: tmp_6 [1/1] 2.52ns
:1  %tmp_6 = icmp eq i32 %tmp_5, 0

ST_4: stg_36 [1/1] 0.00ns
:2  br i1 %tmp_6, label %.loopexit, label %5

ST_4: j_1 [1/1] 2.44ns
:0  %j_1 = add nsw i32 %j, 1

ST_4: stg_38 [1/1] 0.00ns
:1  br label %.preheader

ST_4: tmp_7 [1/1] 2.52ns
.loopexit:0  %tmp_7 = icmp eq i32 %ctr, %j

ST_4: stg_40 [1/1] 0.00ns
.loopexit:1  br i1 %tmp_7, label %6, label %.loopexit._crit_edge

ST_4: stg_41 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 %ctr) nounwind

ST_4: i_1 [1/1] 2.44ns
:1  %i_1 = add nsw i32 %i_load, 1

ST_4: stg_43 [1/1] 1.57ns
:2  store i32 %i_1, i32* %i

ST_4: stg_44 [1/1] 0.00ns
:3  br label %.loopexit._crit_edge

ST_4: ctr_1 [1/1] 2.44ns
.loopexit._crit_edge:0  %ctr_1 = add nsw i32 %ctr, 1

ST_4: stg_46 [1/1] 0.00ns
.loopexit._crit_edge:1  br label %3


 <State 5>: 1.37ns
ST_5: p_0 [1/1] 0.00ns
.loopexit3:0  %p_0 = phi i1 [ true, %1 ], [ false, %3 ]

ST_5: p_0_cast [1/1] 1.37ns
.loopexit3:1  %p_0_cast = select i1 %p_0, i32 -1, i32 0

ST_5: stg_49 [1/1] 0.00ns
.loopexit3:2  ret i32 %p_0_cast



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_000]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3293a649f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_000]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3293a65bf0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6          (specbitsmap  ) [ 000000]
stg_7          (specbitsmap  ) [ 000000]
stg_8          (specbitsmap  ) [ 000000]
stg_9          (spectopmodule) [ 000000]
input_000_read (read         ) [ 001110]
stg_11         (specinterface) [ 000000]
stg_12         (specinterface) [ 000000]
stg_13         (specinterface) [ 000000]
tmp            (icmp         ) [ 000000]
tmp_1          (icmp         ) [ 000000]
or_cond        (or           ) [ 010000]
stg_17         (br           ) [ 000000]
i              (alloca       ) [ 011110]
stg_19         (write        ) [ 000000]
stg_20         (store        ) [ 000000]
stg_21         (br           ) [ 011110]
stg_22         (write        ) [ 000000]
stg_23         (br           ) [ 011111]
ctr            (phi          ) [ 001110]
i_load         (load         ) [ 000110]
tmp_2          (icmp         ) [ 001110]
stg_27         (br           ) [ 011111]
tmp_3          (add          ) [ 000110]
stg_29         (br           ) [ 001110]
j              (phi          ) [ 000110]
tmp_4          (icmp         ) [ 001110]
stg_32         (br           ) [ 000000]
tmp_5          (srem         ) [ 000000]
tmp_6          (icmp         ) [ 001110]
stg_36         (br           ) [ 000000]
j_1            (add          ) [ 001110]
stg_38         (br           ) [ 001110]
tmp_7          (icmp         ) [ 001110]
stg_40         (br           ) [ 000000]
stg_41         (write        ) [ 000000]
i_1            (add          ) [ 000000]
stg_43         (store        ) [ 000000]
stg_44         (br           ) [ 000000]
ctr_1          (add          ) [ 011110]
stg_46         (br           ) [ 011110]
p_0            (phi          ) [ 000001]
p_0_cast       (select       ) [ 000000]
stg_49         (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_000">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_000"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_000">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_000"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="targeted_function_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="input_000_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_000_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_19/1 stg_22/1 stg_41/4 "/>
</bind>
</comp>

<comp id="57" class="1005" name="ctr_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="1"/>
<pin id="59" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctr (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="ctr_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="32" slack="1"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctr/2 "/>
</bind>
</comp>

<comp id="70" class="1005" name="j_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="3" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="82" class="1005" name="p_0_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="2"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="1" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="or_cond_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="stg_20_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_20/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_4_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="1" slack="35"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_6_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="j_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="35"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_7_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="36"/>
<pin id="157" dir="0" index="1" bw="32" slack="35"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="36"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="stg_43_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="37"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_43/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ctr_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="36"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_1/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_0_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_cast/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="input_000_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_000_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_load_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="36"/>
<pin id="202" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="i_load "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_3_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_4_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="35"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="j_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="ctr_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="22" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="26" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="61"><net_src comp="57" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="68"><net_src comp="57" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="62" pin="4"/><net_sink comp="57" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="81"><net_src comp="74" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="82" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="82" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="99"><net_src comp="42" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="42" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="95" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="101" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="62" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="74" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="57" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="74" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="70" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="57" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="70" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="57" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="87" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="42" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="196"><net_src comp="38" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="203"><net_src comp="118" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="211"><net_src comp="126" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="216"><net_src comp="132" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="149" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="231"><net_src comp="171" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_000 | {1 4 }
  - Chain level:
	State 1
		or_cond : 1
		stg_17 : 1
		stg_20 : 1
	State 2
		tmp_2 : 1
		stg_27 : 2
		tmp_3 : 1
	State 3
		tmp_4 : 1
		stg_32 : 2
		tmp_5 : 1
	State 4
		tmp_6 : 1
		stg_36 : 2
		stg_40 : 1
		stg_43 : 1
	State 5
		p_0_cast : 1
		stg_49 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   srem   |         grp_fu_137        |   288   |   320   |
|----------|---------------------------|---------|---------|
|          |        tmp_3_fu_126       |    0    |    32   |
|    add   |         j_1_fu_149        |    0    |    32   |
|          |         i_1_fu_161        |    0    |    32   |
|          |        ctr_1_fu_171       |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_95         |    0    |    11   |
|          |        tmp_1_fu_101       |    0    |    11   |
|   icmp   |        tmp_2_fu_121       |    0    |    11   |
|          |        tmp_4_fu_132       |    0    |    11   |
|          |        tmp_6_fu_143       |    0    |    11   |
|          |        tmp_7_fu_155       |    0    |    11   |
|----------|---------------------------|---------|---------|
|  select  |      p_0_cast_fu_177      |    0    |    32   |
|----------|---------------------------|---------|---------|
|    or    |       or_cond_fu_107      |    0    |    1    |
|----------|---------------------------|---------|---------|
|   read   | input_000_read_read_fu_42 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_48      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |   288   |   547   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     ctr_1_reg_228    |   32   |
|      ctr_reg_57      |   32   |
|    i_load_reg_200    |   32   |
|       i_reg_193      |   32   |
|input_000_read_reg_185|   32   |
|      j_1_reg_220     |   32   |
|       j_reg_70       |   32   |
|      p_0_reg_82      |    1   |
|     tmp_3_reg_208    |   32   |
|     tmp_4_reg_213    |    1   |
+----------------------+--------+
|         Total        |   258  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_48 |  p2  |   3  |  32  |   96   ||    32   |
|    ctr_reg_57   |  p0  |   2  |  32  |   64   ||    32   |
|     j_reg_70    |  p0  |   2  |  32  |   64   ||    32   |
|    p_0_reg_82   |  p0  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   226  ||  6.284  ||    96   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   288  |   547  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   96   |
|  Register |    -   |   258  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   546  |   643  |
+-----------+--------+--------+--------+
