\hypertarget{union__hw__spi__popr}{}\section{\+\_\+hw\+\_\+spi\+\_\+popr Union Reference}
\label{union__hw__spi__popr}\index{\+\_\+hw\+\_\+spi\+\_\+popr@{\+\_\+hw\+\_\+spi\+\_\+popr}}


H\+W\+\_\+\+S\+P\+I\+\_\+\+P\+O\+PR -\/ P\+OP RX F\+I\+FO Register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+spi.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__spi__popr_1_1__hw__spi__popr__bitfields}{\+\_\+hw\+\_\+spi\+\_\+popr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__spi__popr_a7109268083fb0410a5a937d96b6ce95b}{}\label{union__hw__spi__popr_a7109268083fb0410a5a937d96b6ce95b}

\item 
struct \hyperlink{struct__hw__spi__popr_1_1__hw__spi__popr__bitfields}{\+\_\+hw\+\_\+spi\+\_\+popr\+::\+\_\+hw\+\_\+spi\+\_\+popr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__spi__popr_adfc4e4a56e567463ffe31ce80e1068de}{}\label{union__hw__spi__popr_adfc4e4a56e567463ffe31ce80e1068de}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+P\+I\+\_\+\+P\+O\+PR -\/ P\+OP RX F\+I\+FO Register (RO) 

Reset value\+: 0x00000000U

P\+O\+PR is used to read the RX F\+I\+FO. Eight-\/ or sixteen-\/bit read accesses to the P\+O\+PR have the same effect on the RX F\+I\+FO as 32-\/bit read accesses. A write to this register will generate a Transfer Error. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+spi.\+h\end{DoxyCompactItemize}
