//`timescale 1ns/1ps
`include "ALU_64bit.v"

module Instruction_Memory(instruction, address);

    input [63:0] address; //Passed by IF hardware module
    output reg [31:0] instruction;  //Fetched instruction
    
    reg [31:0] instructionMemory[31:0];  //Reg used to simulate memory

    initial
    begin
        $readmemb("instructions.mem", instructionMemory);    //Loading instructions from text file
    end

    always @(address)
    begin
        instruction = instructionMemory[address];
        #1 $display("instruction fetched- %b, address- %d", instruction, address); 
    end

endmodule

module Instruction_Fetch(clk, reset, pc_branch, select, instruction);

    input clk;                //Clock for all stages in the pipeline
    input reset;               //To reset the program counter to first instruction
    input [63:0] pc_branch;   //Address for branching
    input select;             //Decides whether pc should be updated for branch or not                              
    
    output [31:0] instruction;  //Instruction fetched from memory

    reg [63:0] pc_current = 64'b0, pc_next = 64'b0;
    wire [63:0] pc_4;

    always @(posedge clk or posedge reset)
    begin
        if(reset)
            pc_current <= 64'b0;
        else
            pc_current <= pc_next;
            
        case(select)
          1'b0  : #2 pc_next <= pc_4;
          1'b1  : #2 pc_next <= pc_branch;
          default : #2 pc_next <= pc_4;
        endcase
    end

    ALU_64bit A0(.A (pc_current), .B (64'd4), .Operation (4'b0010), .Result (pc_4), .Overflow (), .Zero ());
   
    //Selecting
    /*
    always @(pc_4 or pc_branch) 
    begin
        
    end
    */

    Instruction_Memory IM(instruction, pc_current>>2);
    
endmodule
