build*
**.log
**/.*.sw*
**/core.*
**vitis*
**vivado*
**/.Xil
**/.nfs*
reports_dir
xpe_dir

# x86sim
x86simulator_output/

# aiesim
pl_sample_count*
.AIE_SIM_CMD_LINE_OPTIONS
aiesimulator_output/

# external data
data/MNIST
data/k*_out*.txt
data/k*_in*.txt
data/k*_w*.txt
data/k*_b*.txt
data/input*.txt
data/fc*
*.npy

# python
*.pyc
*.pkl
*.onnx
data/mnist_*.txt
data/lenet_mnist*.txt

# docs
docs/

# models
models/

# generated examples
design/aie_src/graph_lenet_mnist*.cpp
design/aie_src/graph_hls4ml*.cpp
design/aie_src/graph_tiny*.cpp
design/aie_src/graph_imagenet1k*.cpp
design/host_app_src/lenet_mnist*
design/host_app_src/hls4ml*
design/host_app_src/tiny*
design/host_app_src/imagenet1k*
design/system_configs/lenet_mnist*
design/system_configs/hls4ml*
design/system_configs/tiny*
design/system_configs/imagenet1k*
design/trafficgen/xtg_lenet_mnist*
design/trafficgen/xtg_hls4ml*
design/trafficgen/xtg_tiny*
design/trafficgen/xtg_imagenet1k*

out*/