Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Aug 14 16:19:39 2020
| Host         : black-computer running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file diff_out_test_timing_summary_routed.rpt -pb diff_out_test_timing_summary_routed.pb -rpx diff_out_test_timing_summary_routed.rpx -warn_on_violation
| Design       : diff_out_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.296      -16.147                     13                 2650        0.039        0.000                      0                 2650        0.806        0.000                       0                  1388  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  CLKFBIN    {0.000 5.000}        10.000          100.000         
  mmcm_clk   {0.000 1.786}        3.571           280.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.068        0.000                      0                 2370        0.039        0.000                      0                 2370        3.000        0.000                       0                  1217  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  mmcm_clk         -1.296      -16.147                     13                  280        0.058        0.000                      0                  280        0.806        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 low_freq/sample_rate/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/sample_rate/count_out_sig_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.979ns (36.366%)  route 3.463ns (63.634%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.620     5.141    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  low_freq/sample_rate/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  low_freq/sample_rate/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.510     6.106    low_freq/sample_rate/count_out_sig_reg_n_0_[1]
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.230 r  low_freq/sample_rate/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.230    low_freq/sample_rate/minusOp_carry_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.762 r  low_freq/sample_rate/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.762    low_freq/sample_rate/minusOp_carry_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.075 f  low_freq/sample_rate/minusOp_carry__0/O[3]
                         net (fo=2, routed)           1.125     8.200    low_freq/sample_rate/sel0[8]
    SLICE_X59Y65         LUT3 (Prop_lut3_I1_O)        0.306     8.506 f  low_freq/sample_rate/count_out_sig[18]_i_5/O
                         net (fo=1, routed)           0.615     9.121    low_freq/sample_rate/count_out_sig[18]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I2_O)        0.124     9.245 f  low_freq/sample_rate/count_out_sig[18]_i_2/O
                         net (fo=3, routed)           0.585     9.830    low_freq/sample_rate/count_out_sig[18]_i_2_n_0
    SLICE_X59Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.954 r  low_freq/sample_rate/count_out_sig[14]_i_1/O
                         net (fo=5, routed)           0.629    10.583    low_freq/sample_rate/count_out_sig[14]_i_1_n_0
    SLICE_X59Y65         FDSE                                         r  low_freq/sample_rate/count_out_sig_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.502    14.843    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X59Y65         FDSE                                         r  low_freq/sample_rate/count_out_sig_reg[10]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X59Y65         FDSE (Setup_fdse_C_S)       -0.429    14.651    low_freq/sample_rate/count_out_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 low_freq/sample_rate/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/sample_rate/count_out_sig_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.979ns (36.366%)  route 3.463ns (63.634%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.620     5.141    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  low_freq/sample_rate/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  low_freq/sample_rate/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.510     6.106    low_freq/sample_rate/count_out_sig_reg_n_0_[1]
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.230 r  low_freq/sample_rate/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.230    low_freq/sample_rate/minusOp_carry_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.762 r  low_freq/sample_rate/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.762    low_freq/sample_rate/minusOp_carry_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.075 f  low_freq/sample_rate/minusOp_carry__0/O[3]
                         net (fo=2, routed)           1.125     8.200    low_freq/sample_rate/sel0[8]
    SLICE_X59Y65         LUT3 (Prop_lut3_I1_O)        0.306     8.506 f  low_freq/sample_rate/count_out_sig[18]_i_5/O
                         net (fo=1, routed)           0.615     9.121    low_freq/sample_rate/count_out_sig[18]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I2_O)        0.124     9.245 f  low_freq/sample_rate/count_out_sig[18]_i_2/O
                         net (fo=3, routed)           0.585     9.830    low_freq/sample_rate/count_out_sig[18]_i_2_n_0
    SLICE_X59Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.954 r  low_freq/sample_rate/count_out_sig[14]_i_1/O
                         net (fo=5, routed)           0.629    10.583    low_freq/sample_rate/count_out_sig[14]_i_1_n_0
    SLICE_X59Y65         FDSE                                         r  low_freq/sample_rate/count_out_sig_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.502    14.843    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X59Y65         FDSE                                         r  low_freq/sample_rate/count_out_sig_reg[14]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X59Y65         FDSE (Setup_fdse_C_S)       -0.429    14.651    low_freq/sample_rate/count_out_sig_reg[14]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 low_freq/sample_rate/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/sample_rate/count_out_sig_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.979ns (36.366%)  route 3.463ns (63.634%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.620     5.141    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  low_freq/sample_rate/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  low_freq/sample_rate/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.510     6.106    low_freq/sample_rate/count_out_sig_reg_n_0_[1]
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.230 r  low_freq/sample_rate/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.230    low_freq/sample_rate/minusOp_carry_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.762 r  low_freq/sample_rate/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.762    low_freq/sample_rate/minusOp_carry_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.075 f  low_freq/sample_rate/minusOp_carry__0/O[3]
                         net (fo=2, routed)           1.125     8.200    low_freq/sample_rate/sel0[8]
    SLICE_X59Y65         LUT3 (Prop_lut3_I1_O)        0.306     8.506 f  low_freq/sample_rate/count_out_sig[18]_i_5/O
                         net (fo=1, routed)           0.615     9.121    low_freq/sample_rate/count_out_sig[18]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I2_O)        0.124     9.245 f  low_freq/sample_rate/count_out_sig[18]_i_2/O
                         net (fo=3, routed)           0.585     9.830    low_freq/sample_rate/count_out_sig[18]_i_2_n_0
    SLICE_X59Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.954 r  low_freq/sample_rate/count_out_sig[14]_i_1/O
                         net (fo=5, routed)           0.629    10.583    low_freq/sample_rate/count_out_sig[14]_i_1_n_0
    SLICE_X59Y65         FDSE                                         r  low_freq/sample_rate/count_out_sig_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.502    14.843    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X59Y65         FDSE                                         r  low_freq/sample_rate/count_out_sig_reg[6]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X59Y65         FDSE (Setup_fdse_C_S)       -0.429    14.651    low_freq/sample_rate/count_out_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 low_freq/sample_rate/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/sample_rate/count_out_sig_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.979ns (36.366%)  route 3.463ns (63.634%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.620     5.141    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  low_freq/sample_rate/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  low_freq/sample_rate/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.510     6.106    low_freq/sample_rate/count_out_sig_reg_n_0_[1]
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.230 r  low_freq/sample_rate/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.230    low_freq/sample_rate/minusOp_carry_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.762 r  low_freq/sample_rate/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.762    low_freq/sample_rate/minusOp_carry_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.075 f  low_freq/sample_rate/minusOp_carry__0/O[3]
                         net (fo=2, routed)           1.125     8.200    low_freq/sample_rate/sel0[8]
    SLICE_X59Y65         LUT3 (Prop_lut3_I1_O)        0.306     8.506 f  low_freq/sample_rate/count_out_sig[18]_i_5/O
                         net (fo=1, routed)           0.615     9.121    low_freq/sample_rate/count_out_sig[18]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I2_O)        0.124     9.245 f  low_freq/sample_rate/count_out_sig[18]_i_2/O
                         net (fo=3, routed)           0.585     9.830    low_freq/sample_rate/count_out_sig[18]_i_2_n_0
    SLICE_X59Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.954 r  low_freq/sample_rate/count_out_sig[14]_i_1/O
                         net (fo=5, routed)           0.629    10.583    low_freq/sample_rate/count_out_sig[14]_i_1_n_0
    SLICE_X59Y65         FDSE                                         r  low_freq/sample_rate/count_out_sig_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.502    14.843    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X59Y65         FDSE                                         r  low_freq/sample_rate/count_out_sig_reg[7]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X59Y65         FDSE (Setup_fdse_C_S)       -0.429    14.651    low_freq/sample_rate/count_out_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 low_freq/sample_rate/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/sample_rate/count_out_sig_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.979ns (36.366%)  route 3.463ns (63.634%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.620     5.141    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  low_freq/sample_rate/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  low_freq/sample_rate/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.510     6.106    low_freq/sample_rate/count_out_sig_reg_n_0_[1]
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.230 r  low_freq/sample_rate/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.230    low_freq/sample_rate/minusOp_carry_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.762 r  low_freq/sample_rate/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.762    low_freq/sample_rate/minusOp_carry_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.075 f  low_freq/sample_rate/minusOp_carry__0/O[3]
                         net (fo=2, routed)           1.125     8.200    low_freq/sample_rate/sel0[8]
    SLICE_X59Y65         LUT3 (Prop_lut3_I1_O)        0.306     8.506 f  low_freq/sample_rate/count_out_sig[18]_i_5/O
                         net (fo=1, routed)           0.615     9.121    low_freq/sample_rate/count_out_sig[18]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I2_O)        0.124     9.245 f  low_freq/sample_rate/count_out_sig[18]_i_2/O
                         net (fo=3, routed)           0.585     9.830    low_freq/sample_rate/count_out_sig[18]_i_2_n_0
    SLICE_X59Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.954 r  low_freq/sample_rate/count_out_sig[14]_i_1/O
                         net (fo=5, routed)           0.629    10.583    low_freq/sample_rate/count_out_sig[14]_i_1_n_0
    SLICE_X59Y65         FDSE                                         r  low_freq/sample_rate/count_out_sig_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.502    14.843    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X59Y65         FDSE                                         r  low_freq/sample_rate/count_out_sig_reg[8]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X59Y65         FDSE (Setup_fdse_C_S)       -0.429    14.651    low_freq/sample_rate/count_out_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 low_freq/sample_rate/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/sample_rate/count_out_sig_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.972ns (38.449%)  route 3.157ns (61.551%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.620     5.141    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  low_freq/sample_rate/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  low_freq/sample_rate/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.510     6.106    low_freq/sample_rate/count_out_sig_reg_n_0_[1]
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.230 r  low_freq/sample_rate/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.230    low_freq/sample_rate/minusOp_carry_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.762 r  low_freq/sample_rate/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.762    low_freq/sample_rate/minusOp_carry_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.075 f  low_freq/sample_rate/minusOp_carry__0/O[3]
                         net (fo=2, routed)           1.125     8.200    low_freq/sample_rate/sel0[8]
    SLICE_X59Y65         LUT3 (Prop_lut3_I1_O)        0.306     8.506 f  low_freq/sample_rate/count_out_sig[18]_i_5/O
                         net (fo=1, routed)           0.615     9.121    low_freq/sample_rate/count_out_sig[18]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I2_O)        0.124     9.245 f  low_freq/sample_rate/count_out_sig[18]_i_2/O
                         net (fo=3, routed)           0.580     9.825    low_freq/sample_rate/count_out_sig[18]_i_2_n_0
    SLICE_X60Y65         LUT3 (Prop_lut3_I2_O)        0.117     9.942 r  low_freq/sample_rate/count_out_sig[18]_i_1/O
                         net (fo=1, routed)           0.328    10.270    low_freq/sample_rate/p_1_in[18]
    SLICE_X59Y66         FDRE                                         r  low_freq/sample_rate/count_out_sig_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.501    14.842    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  low_freq/sample_rate/count_out_sig_reg[18]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.291    14.788    low_freq/sample_rate/count_out_sig_reg[18]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 low_freq/sample_rate/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[48].middle_reg/reg_state_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.642ns (14.417%)  route 3.811ns (85.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.618     5.139    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  low_freq/sample_rate/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  low_freq/sample_rate/en_sig_reg/Q
                         net (fo=1, routed)           0.519     6.176    low_freq/sample_rate/en_sig_reg_n_0
    SLICE_X60Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.300 r  low_freq/sample_rate/reg_state[10]_i_2/O
                         net (fo=1152, routed)        3.292     9.592    low_freq/shift_reg/gen_middle[48].middle_reg/reg_state_reg[12]_1
    SLICE_X51Y75         FDSE                                         r  low_freq/shift_reg/gen_middle[48].middle_reg/reg_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.425    14.766    low_freq/shift_reg/gen_middle[48].middle_reg/clk_IBUF_BUFG
    SLICE_X51Y75         FDSE                                         r  low_freq/shift_reg/gen_middle[48].middle_reg/reg_state_reg[6]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X51Y75         FDSE (Setup_fdse_C_CE)      -0.205    14.784    low_freq/shift_reg/gen_middle[48].middle_reg/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 low_freq/sample_rate/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[49].middle_reg/reg_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.642ns (14.417%)  route 3.811ns (85.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.618     5.139    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  low_freq/sample_rate/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  low_freq/sample_rate/en_sig_reg/Q
                         net (fo=1, routed)           0.519     6.176    low_freq/sample_rate/en_sig_reg_n_0
    SLICE_X60Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.300 r  low_freq/sample_rate/reg_state[10]_i_2/O
                         net (fo=1152, routed)        3.292     9.592    low_freq/shift_reg/gen_middle[49].middle_reg/reg_state_reg[11]_1
    SLICE_X51Y75         FDRE                                         r  low_freq/shift_reg/gen_middle[49].middle_reg/reg_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.425    14.766    low_freq/shift_reg/gen_middle[49].middle_reg/clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  low_freq/shift_reg/gen_middle[49].middle_reg/reg_state_reg[6]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X51Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.784    low_freq/shift_reg/gen_middle[49].middle_reg/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 low_freq/sample_rate/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[50].middle_reg/reg_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.642ns (14.417%)  route 3.811ns (85.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.618     5.139    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  low_freq/sample_rate/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  low_freq/sample_rate/en_sig_reg/Q
                         net (fo=1, routed)           0.519     6.176    low_freq/sample_rate/en_sig_reg_n_0
    SLICE_X60Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.300 r  low_freq/sample_rate/reg_state[10]_i_2/O
                         net (fo=1152, routed)        3.292     9.592    low_freq/shift_reg/gen_middle[50].middle_reg/reg_state_reg[10]_1
    SLICE_X51Y75         FDRE                                         r  low_freq/shift_reg/gen_middle[50].middle_reg/reg_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.425    14.766    low_freq/shift_reg/gen_middle[50].middle_reg/clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  low_freq/shift_reg/gen_middle[50].middle_reg/reg_state_reg[6]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X51Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.784    low_freq/shift_reg/gen_middle[50].middle_reg/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 low_freq/sample_rate/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[51].middle_reg/reg_state_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.642ns (14.417%)  route 3.811ns (85.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.618     5.139    low_freq/sample_rate/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  low_freq/sample_rate/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  low_freq/sample_rate/en_sig_reg/Q
                         net (fo=1, routed)           0.519     6.176    low_freq/sample_rate/en_sig_reg_n_0
    SLICE_X60Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.300 r  low_freq/sample_rate/reg_state[10]_i_2/O
                         net (fo=1152, routed)        3.292     9.592    low_freq/shift_reg/gen_middle[51].middle_reg/reg_state_reg[12]_low_freq_shift_reg_gen_middle_r_0_1
    SLICE_X51Y75         FDSE                                         r  low_freq/shift_reg/gen_middle[51].middle_reg/reg_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.425    14.766    low_freq/shift_reg/gen_middle[51].middle_reg/clk_IBUF_BUFG
    SLICE_X51Y75         FDSE                                         r  low_freq/shift_reg/gen_middle[51].middle_reg/reg_state_reg[6]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X51Y75         FDSE (Setup_fdse_C_CE)      -0.205    14.784    low_freq/shift_reg/gen_middle[51].middle_reg/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 low_freq/shift_reg/gen_middle[84].middle_reg/reg_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[87].middle_reg/reg_state_reg[1]_srl3___low_freq_shift_reg_gen_middle_r_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.556     1.439    low_freq/shift_reg/gen_middle[84].middle_reg/clk_IBUF_BUFG
    SLICE_X55Y69         FDSE                                         r  low_freq/shift_reg/gen_middle[84].middle_reg/reg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  low_freq/shift_reg/gen_middle[84].middle_reg/reg_state_reg[1]/Q
                         net (fo=1, routed)           0.115     1.696    low_freq/shift_reg/gen_middle[87].middle_reg/reg_state_reg[1]_low_freq_shift_reg_gen_middle_r_1
    SLICE_X56Y70         SRL16E                                       r  low_freq/shift_reg/gen_middle[87].middle_reg/reg_state_reg[1]_srl3___low_freq_shift_reg_gen_middle_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.823     1.951    low_freq/shift_reg/gen_middle[87].middle_reg/clk_IBUF_BUFG
    SLICE_X56Y70         SRL16E                                       r  low_freq/shift_reg/gen_middle[87].middle_reg/reg_state_reg[1]_srl3___low_freq_shift_reg_gen_middle_r_0/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X56Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.656    low_freq/shift_reg/gen_middle[87].middle_reg/reg_state_reg[1]_srl3___low_freq_shift_reg_gen_middle_r_0
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 low_freq/shift_reg/gen_middle[58].middle_reg/reg_state_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[62].middle_reg/reg_state_reg[4]_srl4___low_freq_shift_reg_gen_middle_r_1/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.581     1.464    low_freq/shift_reg/gen_middle[58].middle_reg/clk_IBUF_BUFG
    SLICE_X62Y73         FDSE                                         r  low_freq/shift_reg/gen_middle[58].middle_reg/reg_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDSE (Prop_fdse_C_Q)         0.141     1.605 r  low_freq/shift_reg/gen_middle[58].middle_reg/reg_state_reg[4]/Q
                         net (fo=1, routed)           0.118     1.723    low_freq/shift_reg/gen_middle[62].middle_reg/reg_state_reg[4]_low_freq_shift_reg_gen_middle_r_2
    SLICE_X60Y72         SRL16E                                       r  low_freq/shift_reg/gen_middle[62].middle_reg/reg_state_reg[4]_srl4___low_freq_shift_reg_gen_middle_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.849     1.976    low_freq/shift_reg/gen_middle[62].middle_reg/clk_IBUF_BUFG
    SLICE_X60Y72         SRL16E                                       r  low_freq/shift_reg/gen_middle[62].middle_reg/reg_state_reg[4]_srl4___low_freq_shift_reg_gen_middle_r_1/CLK
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.681    low_freq/shift_reg/gen_middle[62].middle_reg/reg_state_reg[4]_srl4___low_freq_shift_reg_gen_middle_r_1
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 low_freq/shift_reg/gen_middle[89].middle_reg/reg_state_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[95].middle_reg/reg_state_reg[13]_srl6___low_freq_shift_reg_gen_middle_r_3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.579     1.462    low_freq/shift_reg/gen_middle[89].middle_reg/clk_IBUF_BUFG
    SLICE_X61Y74         FDSE                                         r  low_freq/shift_reg/gen_middle[89].middle_reg/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDSE (Prop_fdse_C_Q)         0.141     1.603 r  low_freq/shift_reg/gen_middle[89].middle_reg/reg_state_reg[13]/Q
                         net (fo=1, routed)           0.116     1.719    low_freq/shift_reg/gen_middle[95].middle_reg/reg_state_reg[13]_low_freq_shift_reg_gen_middle_r_4
    SLICE_X60Y73         SRL16E                                       r  low_freq/shift_reg/gen_middle[95].middle_reg/reg_state_reg[13]_srl6___low_freq_shift_reg_gen_middle_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.846     1.974    low_freq/shift_reg/gen_middle[95].middle_reg/clk_IBUF_BUFG
    SLICE_X60Y73         SRL16E                                       r  low_freq/shift_reg/gen_middle[95].middle_reg/reg_state_reg[13]_srl6___low_freq_shift_reg_gen_middle_r_3/CLK
                         clock pessimism             -0.498     1.476    
    SLICE_X60Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.659    low_freq/shift_reg/gen_middle[95].middle_reg/reg_state_reg[13]_srl6___low_freq_shift_reg_gen_middle_r_3
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 low_freq/shift_reg/gen_middle[11].middle_reg/reg_state_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[32].middle_reg/reg_state_reg[12]_srl21___low_freq_shift_reg_gen_middle_r_18/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.552     1.435    low_freq/shift_reg/gen_middle[11].middle_reg/clk_IBUF_BUFG
    SLICE_X55Y73         FDSE                                         r  low_freq/shift_reg/gen_middle[11].middle_reg/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  low_freq/shift_reg/gen_middle[11].middle_reg/reg_state_reg[12]/Q
                         net (fo=1, routed)           0.114     1.691    low_freq/shift_reg/gen_middle[32].middle_reg/reg_state_reg[12]_low_freq_shift_reg_gen_middle_r_19
    SLICE_X56Y74         SRLC32E                                      r  low_freq/shift_reg/gen_middle[32].middle_reg/reg_state_reg[12]_srl21___low_freq_shift_reg_gen_middle_r_18/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.818     1.946    low_freq/shift_reg/gen_middle[32].middle_reg/clk_IBUF_BUFG
    SLICE_X56Y74         SRLC32E                                      r  low_freq/shift_reg/gen_middle[32].middle_reg/reg_state_reg[12]_srl21___low_freq_shift_reg_gen_middle_r_18/CLK
                         clock pessimism             -0.478     1.468    
    SLICE_X56Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.585    low_freq/shift_reg/gen_middle[32].middle_reg/reg_state_reg[12]_srl21___low_freq_shift_reg_gen_middle_r_18
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 low_freq/shift_reg/gen_middle[81].middle_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[84].middle_reg/reg_state_reg[2]_srl3____low_freq_shift_reg_gen_middle_s_48/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.555     1.438    low_freq/shift_reg/gen_middle[81].middle_reg/clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  low_freq/shift_reg/gen_middle[81].middle_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  low_freq/shift_reg/gen_middle[81].middle_reg/reg_state_reg[2]/Q
                         net (fo=1, routed)           0.119     1.686    low_freq/shift_reg/gen_middle[84].middle_reg/reg_state_reg[2]_low_freq_shift_reg_gen_middle_s_49
    SLICE_X52Y70         SRL16E                                       r  low_freq/shift_reg/gen_middle[84].middle_reg/reg_state_reg[2]_srl3____low_freq_shift_reg_gen_middle_s_48/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.823     1.951    low_freq/shift_reg/gen_middle[84].middle_reg/clk_IBUF_BUFG
    SLICE_X52Y70         SRL16E                                       r  low_freq/shift_reg/gen_middle[84].middle_reg/reg_state_reg[2]_srl3____low_freq_shift_reg_gen_middle_s_48/CLK
                         clock pessimism             -0.500     1.451    
    SLICE_X52Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.580    low_freq/shift_reg/gen_middle[84].middle_reg/reg_state_reg[2]_srl3____low_freq_shift_reg_gen_middle_s_48
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 low_freq/shift_reg/gen_middle[14].middle_reg/reg_state_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[29].middle_reg/reg_state_reg[11]_srl15___low_freq_shift_reg_gen_middle_r_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.554     1.437    low_freq/shift_reg/gen_middle[14].middle_reg/clk_IBUF_BUFG
    SLICE_X57Y76         FDSE                                         r  low_freq/shift_reg/gen_middle[14].middle_reg/reg_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  low_freq/shift_reg/gen_middle[14].middle_reg/reg_state_reg[11]/Q
                         net (fo=1, routed)           0.110     1.688    low_freq/shift_reg/gen_middle[29].middle_reg/reg_state_reg[11]_low_freq_shift_reg_gen_middle_r_13
    SLICE_X56Y77         SRL16E                                       r  low_freq/shift_reg/gen_middle[29].middle_reg/reg_state_reg[11]_srl15___low_freq_shift_reg_gen_middle_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.821     1.949    low_freq/shift_reg/gen_middle[29].middle_reg/clk_IBUF_BUFG
    SLICE_X56Y77         SRL16E                                       r  low_freq/shift_reg/gen_middle[29].middle_reg/reg_state_reg[11]_srl15___low_freq_shift_reg_gen_middle_r_12/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.569    low_freq/shift_reg/gen_middle[29].middle_reg/reg_state_reg[11]_srl15___low_freq_shift_reg_gen_middle_r_12
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 low_freq/shift_reg/gen_middle[25].middle_reg/reg_state_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[28].middle_reg/reg_state_reg[7]_srl3___low_freq_shift_reg_gen_middle_r_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.586     1.469    low_freq/shift_reg/gen_middle[25].middle_reg/clk_IBUF_BUFG
    SLICE_X61Y67         FDSE                                         r  low_freq/shift_reg/gen_middle[25].middle_reg/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  low_freq/shift_reg/gen_middle[25].middle_reg/reg_state_reg[7]/Q
                         net (fo=1, routed)           0.110     1.720    low_freq/shift_reg/gen_middle[28].middle_reg/reg_state_reg[7]_low_freq_shift_reg_gen_middle_r_1
    SLICE_X60Y66         SRL16E                                       r  low_freq/shift_reg/gen_middle[28].middle_reg/reg_state_reg[7]_srl3___low_freq_shift_reg_gen_middle_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.855     1.982    low_freq/shift_reg/gen_middle[28].middle_reg/clk_IBUF_BUFG
    SLICE_X60Y66         SRL16E                                       r  low_freq/shift_reg/gen_middle[28].middle_reg/reg_state_reg[7]_srl3___low_freq_shift_reg_gen_middle_r_0/CLK
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.601    low_freq/shift_reg/gen_middle[28].middle_reg/reg_state_reg[7]_srl3___low_freq_shift_reg_gen_middle_r_0
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 low_freq/shift_reg/gen_middle[93].middle_reg/reg_state_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[95].middle_reg/reg_state_reg[12]_srl2___low_freq_shift_reg_gen_middle_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.582     1.465    low_freq/shift_reg/gen_middle[93].middle_reg/clk_IBUF_BUFG
    SLICE_X61Y71         FDSE                                         r  low_freq/shift_reg/gen_middle[93].middle_reg/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDSE (Prop_fdse_C_Q)         0.128     1.593 r  low_freq/shift_reg/gen_middle[93].middle_reg/reg_state_reg[12]/Q
                         net (fo=1, routed)           0.059     1.652    low_freq/shift_reg/gen_middle[95].middle_reg/reg_state_reg[12]_low_freq_shift_reg_gen_middle_r_0
    SLICE_X60Y71         SRL16E                                       r  low_freq/shift_reg/gen_middle[95].middle_reg/reg_state_reg[12]_srl2___low_freq_shift_reg_gen_middle_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.850     1.977    low_freq/shift_reg/gen_middle[95].middle_reg/clk_IBUF_BUFG
    SLICE_X60Y71         SRL16E                                       r  low_freq/shift_reg/gen_middle[95].middle_reg/reg_state_reg[12]_srl2___low_freq_shift_reg_gen_middle_r/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X60Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.533    low_freq/shift_reg/gen_middle[95].middle_reg/reg_state_reg[12]_srl2___low_freq_shift_reg_gen_middle_r
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 low_freq/shift_reg/gen_middle[40].middle_reg/reg_state_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[43].middle_reg/reg_state_reg[8]_srl3___low_freq_shift_reg_gen_middle_r_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.586     1.469    low_freq/shift_reg/gen_middle[40].middle_reg/clk_IBUF_BUFG
    SLICE_X61Y67         FDSE                                         r  low_freq/shift_reg/gen_middle[40].middle_reg/reg_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  low_freq/shift_reg/gen_middle[40].middle_reg/reg_state_reg[8]/Q
                         net (fo=1, routed)           0.110     1.720    low_freq/shift_reg/gen_middle[43].middle_reg/reg_state_reg[8]_low_freq_shift_reg_gen_middle_r_1
    SLICE_X60Y66         SRL16E                                       r  low_freq/shift_reg/gen_middle[43].middle_reg/reg_state_reg[8]_srl3___low_freq_shift_reg_gen_middle_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.855     1.982    low_freq/shift_reg/gen_middle[43].middle_reg/clk_IBUF_BUFG
    SLICE_X60Y66         SRL16E                                       r  low_freq/shift_reg/gen_middle[43].middle_reg/reg_state_reg[8]_srl3___low_freq_shift_reg_gen_middle_r_0/CLK
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.599    low_freq/shift_reg/gen_middle[43].middle_reg/reg_state_reg[8]_srl3___low_freq_shift_reg_gen_middle_r_0
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 low_freq/shift_reg/gen_middle[81].middle_reg/reg_state_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            low_freq/shift_reg/gen_middle[82].middle_reg/reg_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.552     1.435    low_freq/shift_reg/gen_middle[81].middle_reg/clk_IBUF_BUFG
    SLICE_X55Y76         FDSE                                         r  low_freq/shift_reg/gen_middle[81].middle_reg/reg_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  low_freq/shift_reg/gen_middle[81].middle_reg/reg_state_reg[11]/Q
                         net (fo=1, routed)           0.056     1.632    low_freq/shift_reg/gen_middle[82].middle_reg/reg_state_reg[11]_1
    SLICE_X55Y76         FDRE                                         r  low_freq/shift_reg/gen_middle[82].middle_reg/reg_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.819     1.947    low_freq/shift_reg/gen_middle[82].middle_reg/clk_IBUF_BUFG
    SLICE_X55Y76         FDRE                                         r  low_freq/shift_reg/gen_middle[82].middle_reg/reg_state_reg[11]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.075     1.510    low_freq/shift_reg/gen_middle[82].middle_reg/reg_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y69     low_freq/shift_reg/gen_first.first_reg/reg_state_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X54Y72     low_freq/shift_reg/gen_middle[13].middle_reg/reg_state_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X53Y75     low_freq/shift_reg/gen_middle[13].middle_reg/reg_state_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y75     low_freq/shift_reg/gen_middle[13].middle_reg/reg_state_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y69     low_freq/shift_reg/gen_middle[13].middle_reg/reg_state_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y65     low_freq/shift_reg/gen_middle[13].middle_reg/reg_state_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y73     low_freq/shift_reg/gen_middle[13].middle_reg/reg_state_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y68     low_freq/shift_reg/gen_middle[14].middle_reg/reg_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y71     low_freq/shift_reg/gen_middle[13].middle_reg/reg_state_reg[5]_srl2____low_freq_shift_reg_gen_middle_s_47/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X60Y66     low_freq/shift_reg/gen_middle[28].middle_reg/reg_state_reg[7]_srl3___low_freq_shift_reg_gen_middle_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y71     low_freq/shift_reg/gen_middle[36].middle_reg/reg_state_reg[7]_srl2___low_freq_shift_reg_gen_middle_r/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y72     low_freq/shift_reg/gen_middle[37].middle_reg/reg_state_reg[12]_srl3____low_freq_shift_reg_gen_middle_s_48/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y72     low_freq/shift_reg/gen_middle[37].middle_reg/reg_state_reg[12]_srl3____low_freq_shift_reg_gen_middle_s_48/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y69     low_freq/shift_reg/gen_middle[52].middle_reg/reg_state_reg[1]_srl3___low_freq_shift_reg_gen_middle_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y70     low_freq/shift_reg/gen_middle[73].middle_reg/reg_state_reg[2]_srl3____low_freq_shift_reg_gen_middle_s_48/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y71     low_freq/shift_reg/gen_middle[15].middle_reg/reg_state_reg[1]_srl2____low_freq_shift_reg_gen_middle_s_47/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y71     low_freq/shift_reg/gen_middle[36].middle_reg/reg_state_reg[7]_srl2___low_freq_shift_reg_gen_middle_r/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y72     low_freq/shift_reg/gen_middle[37].middle_reg/reg_state_reg[12]_srl3____low_freq_shift_reg_gen_middle_s_48/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y69     low_freq/shift_reg/gen_middle[52].middle_reg/reg_state_reg[1]_srl3___low_freq_shift_reg_gen_middle_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y71     low_freq/shift_reg/gen_middle[52].middle_reg/reg_state_reg[7]_srl2____low_freq_shift_reg_gen_middle_s_47/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y70     low_freq/shift_reg/gen_middle[73].middle_reg/reg_state_reg[2]_srl3____low_freq_shift_reg_gen_middle_s_48/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y71     low_freq/shift_reg/gen_middle[73].middle_reg/reg_state_reg[8]_srl3____low_freq_shift_reg_gen_middle_s_48/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y77     low_freq/shift_reg/gen_middle[29].middle_reg/reg_state_reg[11]_srl15___low_freq_shift_reg_gen_middle_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X60Y70     low_freq/shift_reg/gen_middle[46].middle_reg/reg_state_reg[12]_srl3____low_freq_shift_reg_gen_middle_s_48/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk
  To Clock:  mmcm_clk

Setup :           13  Failing Endpoints,  Worst Slack       -1.296ns,  Total Violation      -16.147ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.296ns  (required time - arrival time)
  Source:                 low_freq_led/clk_div/count_out_sig_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            low_freq_led/clk_div/count_out_sig_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (mmcm_clk rise@3.571ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.600ns (36.549%)  route 2.778ns (63.451%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 11.570 - 3.571 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.575     5.096    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.565     8.507    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.456     8.963 r  low_freq_led/clk_div/count_out_sig_reg[8]/Q
                         net (fo=2, routed)           0.708     9.672    low_freq_led/clk_div/count_out_sig_reg_n_0_[8]
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.057 r  low_freq_led/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.057    low_freq_led/clk_div/minusOp_carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  low_freq_led/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.171    low_freq_led/clk_div/minusOp_carry__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.393 f  low_freq_led/clk_div/minusOp_carry__2/O[0]
                         net (fo=2, routed)           0.844    11.236    low_freq_led/clk_div/minusOp_carry__2_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.299    11.535 r  low_freq_led/clk_div/count_out_sig[24]_i_3_comp/O
                         net (fo=2, routed)           0.822    12.358    low_freq_led/clk_div/count_out_sig[24]_i_3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  low_freq_led/clk_div/count_out_sig[24]_i_1_comp/O
                         net (fo=12, routed)          0.403    12.885    low_freq_led/clk_div/count_out_sig[24]_i_1_n_0
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      3.571     3.571 r  
    W5                                                0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.457     8.370    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.453 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.034    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.125 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.445    11.570    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[11]/C
                         clock pessimism              0.508    12.078    
                         clock uncertainty           -0.061    12.018    
    SLICE_X33Y43         FDSE (Setup_fdse_C_S)       -0.429    11.589    low_freq_led/clk_div/count_out_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 -1.296    

Slack (VIOLATED) :        -1.296ns  (required time - arrival time)
  Source:                 low_freq_led/clk_div/count_out_sig_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            low_freq_led/clk_div/count_out_sig_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (mmcm_clk rise@3.571ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.600ns (36.549%)  route 2.778ns (63.451%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 11.570 - 3.571 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.575     5.096    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.565     8.507    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.456     8.963 r  low_freq_led/clk_div/count_out_sig_reg[8]/Q
                         net (fo=2, routed)           0.708     9.672    low_freq_led/clk_div/count_out_sig_reg_n_0_[8]
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.057 r  low_freq_led/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.057    low_freq_led/clk_div/minusOp_carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  low_freq_led/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.171    low_freq_led/clk_div/minusOp_carry__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.393 f  low_freq_led/clk_div/minusOp_carry__2/O[0]
                         net (fo=2, routed)           0.844    11.236    low_freq_led/clk_div/minusOp_carry__2_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.299    11.535 r  low_freq_led/clk_div/count_out_sig[24]_i_3_comp/O
                         net (fo=2, routed)           0.822    12.358    low_freq_led/clk_div/count_out_sig[24]_i_3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  low_freq_led/clk_div/count_out_sig[24]_i_1_comp/O
                         net (fo=12, routed)          0.403    12.885    low_freq_led/clk_div/count_out_sig[24]_i_1_n_0
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      3.571     3.571 r  
    W5                                                0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.457     8.370    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.453 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.034    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.125 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.445    11.570    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[12]/C
                         clock pessimism              0.508    12.078    
                         clock uncertainty           -0.061    12.018    
    SLICE_X33Y43         FDSE (Setup_fdse_C_S)       -0.429    11.589    low_freq_led/clk_div/count_out_sig_reg[12]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 -1.296    

Slack (VIOLATED) :        -1.296ns  (required time - arrival time)
  Source:                 low_freq_led/clk_div/count_out_sig_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            low_freq_led/clk_div/count_out_sig_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (mmcm_clk rise@3.571ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.600ns (36.549%)  route 2.778ns (63.451%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 11.570 - 3.571 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.575     5.096    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.565     8.507    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.456     8.963 r  low_freq_led/clk_div/count_out_sig_reg[8]/Q
                         net (fo=2, routed)           0.708     9.672    low_freq_led/clk_div/count_out_sig_reg_n_0_[8]
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.057 r  low_freq_led/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.057    low_freq_led/clk_div/minusOp_carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  low_freq_led/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.171    low_freq_led/clk_div/minusOp_carry__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.393 f  low_freq_led/clk_div/minusOp_carry__2/O[0]
                         net (fo=2, routed)           0.844    11.236    low_freq_led/clk_div/minusOp_carry__2_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.299    11.535 r  low_freq_led/clk_div/count_out_sig[24]_i_3_comp/O
                         net (fo=2, routed)           0.822    12.358    low_freq_led/clk_div/count_out_sig[24]_i_3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  low_freq_led/clk_div/count_out_sig[24]_i_1_comp/O
                         net (fo=12, routed)          0.403    12.885    low_freq_led/clk_div/count_out_sig[24]_i_1_n_0
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      3.571     3.571 r  
    W5                                                0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.457     8.370    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.453 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.034    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.125 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.445    11.570    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[17]/C
                         clock pessimism              0.508    12.078    
                         clock uncertainty           -0.061    12.018    
    SLICE_X33Y43         FDSE (Setup_fdse_C_S)       -0.429    11.589    low_freq_led/clk_div/count_out_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 -1.296    

Slack (VIOLATED) :        -1.296ns  (required time - arrival time)
  Source:                 low_freq_led/clk_div/count_out_sig_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            low_freq_led/clk_div/count_out_sig_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (mmcm_clk rise@3.571ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.600ns (36.549%)  route 2.778ns (63.451%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 11.570 - 3.571 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.575     5.096    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.565     8.507    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.456     8.963 r  low_freq_led/clk_div/count_out_sig_reg[8]/Q
                         net (fo=2, routed)           0.708     9.672    low_freq_led/clk_div/count_out_sig_reg_n_0_[8]
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.057 r  low_freq_led/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.057    low_freq_led/clk_div/minusOp_carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  low_freq_led/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.171    low_freq_led/clk_div/minusOp_carry__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.393 f  low_freq_led/clk_div/minusOp_carry__2/O[0]
                         net (fo=2, routed)           0.844    11.236    low_freq_led/clk_div/minusOp_carry__2_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.299    11.535 r  low_freq_led/clk_div/count_out_sig[24]_i_3_comp/O
                         net (fo=2, routed)           0.822    12.358    low_freq_led/clk_div/count_out_sig[24]_i_3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  low_freq_led/clk_div/count_out_sig[24]_i_1_comp/O
                         net (fo=12, routed)          0.403    12.885    low_freq_led/clk_div/count_out_sig[24]_i_1_n_0
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      3.571     3.571 r  
    W5                                                0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.457     8.370    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.453 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.034    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.125 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.445    11.570    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[19]/C
                         clock pessimism              0.508    12.078    
                         clock uncertainty           -0.061    12.018    
    SLICE_X33Y43         FDSE (Setup_fdse_C_S)       -0.429    11.589    low_freq_led/clk_div/count_out_sig_reg[19]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 -1.296    

Slack (VIOLATED) :        -1.296ns  (required time - arrival time)
  Source:                 low_freq_led/clk_div/count_out_sig_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            low_freq_led/clk_div/count_out_sig_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (mmcm_clk rise@3.571ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.600ns (36.549%)  route 2.778ns (63.451%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 11.570 - 3.571 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.575     5.096    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.565     8.507    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.456     8.963 r  low_freq_led/clk_div/count_out_sig_reg[8]/Q
                         net (fo=2, routed)           0.708     9.672    low_freq_led/clk_div/count_out_sig_reg_n_0_[8]
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.057 r  low_freq_led/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.057    low_freq_led/clk_div/minusOp_carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  low_freq_led/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.171    low_freq_led/clk_div/minusOp_carry__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.393 f  low_freq_led/clk_div/minusOp_carry__2/O[0]
                         net (fo=2, routed)           0.844    11.236    low_freq_led/clk_div/minusOp_carry__2_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.299    11.535 r  low_freq_led/clk_div/count_out_sig[24]_i_3_comp/O
                         net (fo=2, routed)           0.822    12.358    low_freq_led/clk_div/count_out_sig[24]_i_3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  low_freq_led/clk_div/count_out_sig[24]_i_1_comp/O
                         net (fo=12, routed)          0.403    12.885    low_freq_led/clk_div/count_out_sig[24]_i_1_n_0
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      3.571     3.571 r  
    W5                                                0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.457     8.370    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.453 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.034    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.125 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.445    11.570    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[21]/C
                         clock pessimism              0.508    12.078    
                         clock uncertainty           -0.061    12.018    
    SLICE_X33Y43         FDSE (Setup_fdse_C_S)       -0.429    11.589    low_freq_led/clk_div/count_out_sig_reg[21]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 -1.296    

Slack (VIOLATED) :        -1.296ns  (required time - arrival time)
  Source:                 low_freq_led/clk_div/count_out_sig_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            low_freq_led/clk_div/count_out_sig_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (mmcm_clk rise@3.571ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.600ns (36.549%)  route 2.778ns (63.451%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 11.570 - 3.571 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.575     5.096    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.565     8.507    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.456     8.963 r  low_freq_led/clk_div/count_out_sig_reg[8]/Q
                         net (fo=2, routed)           0.708     9.672    low_freq_led/clk_div/count_out_sig_reg_n_0_[8]
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.057 r  low_freq_led/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.057    low_freq_led/clk_div/minusOp_carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  low_freq_led/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.171    low_freq_led/clk_div/minusOp_carry__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.393 f  low_freq_led/clk_div/minusOp_carry__2/O[0]
                         net (fo=2, routed)           0.844    11.236    low_freq_led/clk_div/minusOp_carry__2_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.299    11.535 r  low_freq_led/clk_div/count_out_sig[24]_i_3_comp/O
                         net (fo=2, routed)           0.822    12.358    low_freq_led/clk_div/count_out_sig[24]_i_3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  low_freq_led/clk_div/count_out_sig[24]_i_1_comp/O
                         net (fo=12, routed)          0.403    12.885    low_freq_led/clk_div/count_out_sig[24]_i_1_n_0
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      3.571     3.571 r  
    W5                                                0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.457     8.370    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.453 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.034    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.125 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.445    11.570    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[23]/C
                         clock pessimism              0.508    12.078    
                         clock uncertainty           -0.061    12.018    
    SLICE_X33Y43         FDSE (Setup_fdse_C_S)       -0.429    11.589    low_freq_led/clk_div/count_out_sig_reg[23]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 -1.296    

Slack (VIOLATED) :        -1.296ns  (required time - arrival time)
  Source:                 low_freq_led/clk_div/count_out_sig_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            low_freq_led/clk_div/count_out_sig_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (mmcm_clk rise@3.571ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.600ns (36.549%)  route 2.778ns (63.451%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 11.570 - 3.571 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.575     5.096    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.565     8.507    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.456     8.963 r  low_freq_led/clk_div/count_out_sig_reg[8]/Q
                         net (fo=2, routed)           0.708     9.672    low_freq_led/clk_div/count_out_sig_reg_n_0_[8]
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.057 r  low_freq_led/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.057    low_freq_led/clk_div/minusOp_carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  low_freq_led/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.171    low_freq_led/clk_div/minusOp_carry__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.393 f  low_freq_led/clk_div/minusOp_carry__2/O[0]
                         net (fo=2, routed)           0.844    11.236    low_freq_led/clk_div/minusOp_carry__2_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.299    11.535 r  low_freq_led/clk_div/count_out_sig[24]_i_3_comp/O
                         net (fo=2, routed)           0.822    12.358    low_freq_led/clk_div/count_out_sig[24]_i_3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  low_freq_led/clk_div/count_out_sig[24]_i_1_comp/O
                         net (fo=12, routed)          0.403    12.885    low_freq_led/clk_div/count_out_sig[24]_i_1_n_0
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      3.571     3.571 r  
    W5                                                0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.457     8.370    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.453 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.034    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.125 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.445    11.570    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[24]/C
                         clock pessimism              0.508    12.078    
                         clock uncertainty           -0.061    12.018    
    SLICE_X33Y43         FDSE (Setup_fdse_C_S)       -0.429    11.589    low_freq_led/clk_div/count_out_sig_reg[24]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 -1.296    

Slack (VIOLATED) :        -1.296ns  (required time - arrival time)
  Source:                 low_freq_led/clk_div/count_out_sig_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            low_freq_led/clk_div/count_out_sig_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (mmcm_clk rise@3.571ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.600ns (36.549%)  route 2.778ns (63.451%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 11.570 - 3.571 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.575     5.096    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.565     8.507    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.456     8.963 r  low_freq_led/clk_div/count_out_sig_reg[8]/Q
                         net (fo=2, routed)           0.708     9.672    low_freq_led/clk_div/count_out_sig_reg_n_0_[8]
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.057 r  low_freq_led/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.057    low_freq_led/clk_div/minusOp_carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  low_freq_led/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.171    low_freq_led/clk_div/minusOp_carry__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.393 f  low_freq_led/clk_div/minusOp_carry__2/O[0]
                         net (fo=2, routed)           0.844    11.236    low_freq_led/clk_div/minusOp_carry__2_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.299    11.535 r  low_freq_led/clk_div/count_out_sig[24]_i_3_comp/O
                         net (fo=2, routed)           0.822    12.358    low_freq_led/clk_div/count_out_sig[24]_i_3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  low_freq_led/clk_div/count_out_sig[24]_i_1_comp/O
                         net (fo=12, routed)          0.403    12.885    low_freq_led/clk_div/count_out_sig[24]_i_1_n_0
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      3.571     3.571 r  
    W5                                                0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.457     8.370    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.453 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.034    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.125 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.445    11.570    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/C
                         clock pessimism              0.508    12.078    
                         clock uncertainty           -0.061    12.018    
    SLICE_X33Y43         FDSE (Setup_fdse_C_S)       -0.429    11.589    low_freq_led/clk_div/count_out_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 -1.296    

Slack (VIOLATED) :        -1.287ns  (required time - arrival time)
  Source:                 low_freq_led/clk_div/count_out_sig_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            low_freq_led/clk_div/count_out_sig_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (mmcm_clk rise@3.571ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.600ns (36.961%)  route 2.729ns (63.039%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 11.570 - 3.571 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.575     5.096    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.565     8.507    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.456     8.963 r  low_freq_led/clk_div/count_out_sig_reg[8]/Q
                         net (fo=2, routed)           0.708     9.672    low_freq_led/clk_div/count_out_sig_reg_n_0_[8]
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.057 r  low_freq_led/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.057    low_freq_led/clk_div/minusOp_carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  low_freq_led/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.171    low_freq_led/clk_div/minusOp_carry__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.393 f  low_freq_led/clk_div/minusOp_carry__2/O[0]
                         net (fo=2, routed)           0.844    11.236    low_freq_led/clk_div/minusOp_carry__2_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.299    11.535 r  low_freq_led/clk_div/count_out_sig[24]_i_3_comp/O
                         net (fo=2, routed)           0.822    12.358    low_freq_led/clk_div/count_out_sig[24]_i_3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  low_freq_led/clk_div/count_out_sig[24]_i_1_comp/O
                         net (fo=12, routed)          0.354    12.836    low_freq_led/clk_div/count_out_sig[24]_i_1_n_0
    SLICE_X29Y40         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      3.571     3.571 r  
    W5                                                0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.457     8.370    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.453 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.034    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.125 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.445    11.570    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X29Y40         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[10]/C
                         clock pessimism              0.468    12.038    
                         clock uncertainty           -0.061    11.978    
    SLICE_X29Y40         FDSE (Setup_fdse_C_S)       -0.429    11.549    low_freq_led/clk_div/count_out_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                 -1.287    

Slack (VIOLATED) :        -1.287ns  (required time - arrival time)
  Source:                 low_freq_led/clk_div/count_out_sig_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            low_freq_led/clk_div/count_out_sig_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (mmcm_clk rise@3.571ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.600ns (36.961%)  route 2.729ns (63.039%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 11.570 - 3.571 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.575     5.096    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.565     8.507    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X33Y43         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.456     8.963 r  low_freq_led/clk_div/count_out_sig_reg[8]/Q
                         net (fo=2, routed)           0.708     9.672    low_freq_led/clk_div/count_out_sig_reg_n_0_[8]
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.057 r  low_freq_led/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.057    low_freq_led/clk_div/minusOp_carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  low_freq_led/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.171    low_freq_led/clk_div/minusOp_carry__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.393 f  low_freq_led/clk_div/minusOp_carry__2/O[0]
                         net (fo=2, routed)           0.844    11.236    low_freq_led/clk_div/minusOp_carry__2_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.299    11.535 r  low_freq_led/clk_div/count_out_sig[24]_i_3_comp/O
                         net (fo=2, routed)           0.822    12.358    low_freq_led/clk_div/count_out_sig[24]_i_3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  low_freq_led/clk_div/count_out_sig[24]_i_1_comp/O
                         net (fo=12, routed)          0.354    12.836    low_freq_led/clk_div/count_out_sig[24]_i_1_n_0
    SLICE_X29Y40         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      3.571     3.571 r  
    W5                                                0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        1.457     8.370    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.453 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.034    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.125 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         1.445    11.570    low_freq_led/clk_div/mmcm_clk_BUFG
    SLICE_X29Y40         FDSE                                         r  low_freq_led/clk_div/count_out_sig_reg[13]/C
                         clock pessimism              0.468    12.038    
                         clock uncertainty           -0.061    11.978    
    SLICE_X29Y40         FDSE (Setup_fdse_C_S)       -0.429    11.549    low_freq_led/clk_div/count_out_sig_reg[13]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                 -1.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 high_freq/shift_reg/gen_middle[1].middle_reg/reg_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[11]_srl3____high_freq_shift_reg_gen_middle_s_95/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.549     1.432    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.583     2.577    high_freq/shift_reg/gen_middle[1].middle_reg/mmcm_clk_BUFG
    SLICE_X61Y79         FDRE                                         r  high_freq/shift_reg/gen_middle[1].middle_reg/reg_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     2.718 r  high_freq/shift_reg/gen_middle[1].middle_reg/reg_state_reg[11]/Q
                         net (fo=1, routed)           0.113     2.831    high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[11]_high_freq_shift_reg_gen_middle_s_96
    SLICE_X60Y78         SRL16E                                       r  high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[11]_srl3____high_freq_shift_reg_gen_middle_s_95/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.817     1.944    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.850     3.405    high_freq/shift_reg/gen_middle[4].middle_reg/mmcm_clk_BUFG
    SLICE_X60Y78         SRL16E                                       r  high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[11]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
                         clock pessimism             -0.816     2.590    
    SLICE_X60Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.773    high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[11]_srl3____high_freq_shift_reg_gen_middle_s_95
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[5]_srl4____high_freq_shift_reg_gen_middle_s_96/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.549     1.432    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.584     2.578    high_freq/shift_reg/gen_middle[0].middle_reg/mmcm_clk_BUFG
    SLICE_X63Y79         FDRE                                         r  high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.128     2.706 r  high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[5]/Q
                         net (fo=1, routed)           0.104     2.810    high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[5]_high_freq_shift_reg_gen_middle_s_97
    SLICE_X64Y78         SRL16E                                       r  high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[5]_srl4____high_freq_shift_reg_gen_middle_s_96/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.817     1.944    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.851     3.407    high_freq/shift_reg/gen_middle[4].middle_reg/mmcm_clk_BUFG
    SLICE_X64Y78         SRL16E                                       r  high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[5]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
                         clock pessimism             -0.817     2.591    
    SLICE_X64Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     2.721    high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[5]_srl4____high_freq_shift_reg_gen_middle_s_96
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 high_freq/shift_reg/gen_first.first_reg/reg_state_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.549     1.432    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.583     2.577    high_freq/shift_reg/gen_first.first_reg/mmcm_clk_BUFG
    SLICE_X63Y78         FDSE                                         r  high_freq/shift_reg/gen_first.first_reg/reg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDSE (Prop_fdse_C_Q)         0.141     2.718 r  high_freq/shift_reg/gen_first.first_reg/reg_state_reg[3]/Q
                         net (fo=1, routed)           0.056     2.774    high_freq/shift_reg/gen_middle[0].middle_reg/reg_state[3]
    SLICE_X63Y78         FDRE                                         r  high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.817     1.944    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.851     3.407    high_freq/shift_reg/gen_middle[0].middle_reg/mmcm_clk_BUFG
    SLICE_X63Y78         FDRE                                         r  high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[3]/C
                         clock pessimism             -0.831     2.577    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.078     2.655    high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 high_freq/shift_reg/gen_first.first_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.549     1.432    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.583     2.577    high_freq/shift_reg/gen_first.first_reg/mmcm_clk_BUFG
    SLICE_X63Y78         FDSE                                         r  high_freq/shift_reg/gen_first.first_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDSE (Prop_fdse_C_Q)         0.141     2.718 r  high_freq/shift_reg/gen_first.first_reg/reg_state_reg[2]/Q
                         net (fo=1, routed)           0.056     2.774    high_freq/shift_reg/gen_middle[0].middle_reg/reg_state[2]
    SLICE_X63Y78         FDRE                                         r  high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.817     1.944    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.851     3.407    high_freq/shift_reg/gen_middle[0].middle_reg/mmcm_clk_BUFG
    SLICE_X63Y78         FDRE                                         r  high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[2]/C
                         clock pessimism             -0.831     2.577    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.076     2.653    high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[1]_srl4____high_freq_shift_reg_gen_middle_s_96/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.549     1.432    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.583     2.577    high_freq/shift_reg/gen_middle[0].middle_reg/mmcm_clk_BUFG
    SLICE_X61Y79         FDRE                                         r  high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     2.718 r  high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[1]/Q
                         net (fo=1, routed)           0.110     2.828    high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[1]_high_freq_shift_reg_gen_middle_s_97
    SLICE_X60Y78         SRL16E                                       r  high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[1]_srl4____high_freq_shift_reg_gen_middle_s_96/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.817     1.944    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.850     3.405    high_freq/shift_reg/gen_middle[4].middle_reg/mmcm_clk_BUFG
    SLICE_X60Y78         SRL16E                                       r  high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[1]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
                         clock pessimism             -0.816     2.590    
    SLICE_X60Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.705    high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[1]_srl4____high_freq_shift_reg_gen_middle_s_96
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[4]_srl4____high_freq_shift_reg_gen_middle_s_96/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.549     1.432    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.584     2.578    high_freq/shift_reg/gen_middle[0].middle_reg/mmcm_clk_BUFG
    SLICE_X65Y79         FDRE                                         r  high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  high_freq/shift_reg/gen_middle[0].middle_reg/reg_state_reg[4]/Q
                         net (fo=1, routed)           0.110     2.829    high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[4]_high_freq_shift_reg_gen_middle_s_97
    SLICE_X64Y78         SRL16E                                       r  high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[4]_srl4____high_freq_shift_reg_gen_middle_s_96/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.817     1.944    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.851     3.407    high_freq/shift_reg/gen_middle[4].middle_reg/mmcm_clk_BUFG
    SLICE_X64Y78         SRL16E                                       r  high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[4]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
                         clock pessimism             -0.817     2.591    
    SLICE_X64Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.700    high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[4]_srl4____high_freq_shift_reg_gen_middle_s_96
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 high_freq/shift_reg/gen_last.last_reg/reg_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            high_freq/shift_reg/gen_first.first_reg/reg_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.549     1.432    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.583     2.577    high_freq/shift_reg/gen_last.last_reg/mmcm_clk_BUFG
    SLICE_X63Y78         FDSE                                         r  high_freq/shift_reg/gen_last.last_reg/reg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDSE (Prop_fdse_C_Q)         0.141     2.718 r  high_freq/shift_reg/gen_last.last_reg/reg_state_reg[1]/Q
                         net (fo=3, routed)           0.079     2.797    high_freq/shift_reg/gen_first.first_reg/DI[1]
    SLICE_X63Y78         FDSE                                         r  high_freq/shift_reg/gen_first.first_reg/reg_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.817     1.944    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.851     3.407    high_freq/shift_reg/gen_first.first_reg/mmcm_clk_BUFG
    SLICE_X63Y78         FDSE                                         r  high_freq/shift_reg/gen_first.first_reg/reg_state_reg[1]/C
                         clock pessimism             -0.831     2.577    
    SLICE_X63Y78         FDSE (Hold_fdse_C_D)         0.075     2.652    high_freq/shift_reg/gen_first.first_reg/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 high_freq/shift_reg/gen_middle[5].middle_reg/reg_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            high_freq/shift_reg/gen_last.last_reg/reg_state_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.549     1.432    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.586     2.580    high_freq/shift_reg/gen_middle[5].middle_reg/mmcm_clk_BUFG
    SLICE_X61Y82         FDRE                                         r  high_freq/shift_reg/gen_middle[5].middle_reg/reg_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  high_freq/shift_reg/gen_middle[5].middle_reg/reg_state_reg[9]/Q
                         net (fo=1, routed)           0.113     2.834    high_freq/shift_reg/gen_last.last_reg/reg_state_reg[9]_0
    SLICE_X63Y82         FDSE                                         r  high_freq/shift_reg/gen_last.last_reg/reg_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.817     1.944    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.855     3.411    high_freq/shift_reg/gen_last.last_reg/mmcm_clk_BUFG
    SLICE_X63Y82         FDSE                                         r  high_freq/shift_reg/gen_last.last_reg/reg_state_reg[9]/C
                         clock pessimism             -0.796     2.616    
    SLICE_X63Y82         FDSE (Hold_fdse_C_D)         0.066     2.682    high_freq/shift_reg/gen_last.last_reg/reg_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 high_freq/shift_reg/gen_middle[1].middle_reg/reg_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[10]_srl3____high_freq_shift_reg_gen_middle_s_95/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.549     1.432    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.585     2.579    high_freq/shift_reg/gen_middle[1].middle_reg/mmcm_clk_BUFG
    SLICE_X65Y80         FDRE                                         r  high_freq/shift_reg/gen_middle[1].middle_reg/reg_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.128     2.707 r  high_freq/shift_reg/gen_middle[1].middle_reg/reg_state_reg[10]/Q
                         net (fo=1, routed)           0.119     2.826    high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[10]_high_freq_shift_reg_gen_middle_s_96
    SLICE_X64Y80         SRL16E                                       r  high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[10]_srl3____high_freq_shift_reg_gen_middle_s_95/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.817     1.944    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.853     3.409    high_freq/shift_reg/gen_middle[4].middle_reg/mmcm_clk_BUFG
    SLICE_X64Y80         SRL16E                                       r  high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[10]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
                         clock pessimism             -0.818     2.592    
    SLICE_X64Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     2.656    high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[10]_srl3____high_freq_shift_reg_gen_middle_s_95
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 high_freq/shift_reg/gen_last.last_reg/reg_state_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Destination:            high_freq/shift_reg/gen_first.first_reg/reg_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@1.786ns period=3.571ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.446%)  route 0.139ns (49.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.549     1.432    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.584     2.578    high_freq/shift_reg/gen_last.last_reg/mmcm_clk_BUFG
    SLICE_X61Y80         FDSE                                         r  high_freq/shift_reg/gen_last.last_reg/reg_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDSE (Prop_fdse_C_Q)         0.141     2.719 r  high_freq/shift_reg/gen_last.last_reg/reg_state_reg[6]/Q
                         net (fo=3, routed)           0.139     2.857    high_freq/shift_reg/gen_first.first_reg/reg_state_reg[7]_0[2]
    SLICE_X63Y81         FDRE                                         r  high_freq/shift_reg/gen_first.first_reg/reg_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1216, routed)        0.817     1.944    clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm_clk_BUFG_inst/O
                         net (fo=167, routed)         0.854     3.410    high_freq/shift_reg/gen_first.first_reg/mmcm_clk_BUFG
    SLICE_X63Y81         FDRE                                         r  high_freq/shift_reg/gen_first.first_reg/reg_state_reg[6]/C
                         clock pessimism             -0.796     2.615    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.070     2.685    high_freq/shift_reg/gen_first.first_reg/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.571
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.571       1.416      BUFGCTRL_X0Y1    mmcm_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.571       2.322      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         3.571       2.571      SLICE_X64Y81     high_freq/PDM/pulse_width/count_out_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.571       2.571      SLICE_X64Y81     high_freq/PDM/pulse_width/count_out_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.571       2.571      SLICE_X64Y81     high_freq/PDM/pulse_width/count_out_sig_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.571       2.571      SLICE_X64Y81     high_freq/PDM/pulse_width/count_out_sig_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.571       2.571      SLICE_X64Y82     high_freq/PDM/pulse_width/en_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.571       2.571      SLICE_X64Y82     high_freq/PDM/virtual_DAC/shifted_reg/reg_out_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         3.571       2.571      SLICE_X61Y82     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[9]/C
Min Period        n/a     FDSE/C              n/a            1.000         3.571       2.571      SLICE_X65Y78     high_freq/shift_reg/gen_middle[5].middle_reg/reg_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.571       209.789    MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X64Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[2]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X64Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[3]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X64Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[4]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X64Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[5]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X64Y80     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[10]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X64Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[2]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X64Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[3]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X64Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[4]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X64Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[5]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X60Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[8]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X64Y80     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[10]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X60Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[8]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X64Y80     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[10]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X60Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[11]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X60Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[13]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X60Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[1]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X60Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[8]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X60Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[11]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X60Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[13]_srl3____high_freq_shift_reg_gen_middle_s_95/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.786       0.806      SLICE_X60Y78     high_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[1]_srl4____high_freq_shift_reg_gen_middle_s_96/CLK



