# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../SD_Test/SD_Test.srcs/sources_1/new/SD_init.vhd" \
"../../../../SD_init_test.srcs/sources_1/new/tb_SD_init.vhd" \

# Do not sort compile order
nosort
