¦Ifinal_url¡DtypeLhttp_headers¢DtypeEvalue‡¢Ak¢DtypeEvalueNContent-LengthAv¢DtypeEvalueD1887¢Ak¢DtypeEvalueMAccept-RangesAv¢DtypeEvalueEbytes¢Ak¢DtypeEvalueFServerAv¢DtypeEvalueX4Apache/2.4.6 (CentOS) OpenSSL/1.0.2k-fips SVN/1.7.14¢Ak¢DtypeEvalueMLast-ModifiedAv¢DtypeEvalueXTue, 24 Nov 1998 06:02:55 GMT¢Ak¢DtypeEvalueDETagAv¢DtypeEvalueS"75f-33d5b530fe1c0"¢Ak¢DtypeEvalueDDateAv¢DtypeEvalueXThu, 31 Jan 2019 02:02:35 GMT¢Ak¢DtypeEvalueLContent-TypeAv¢DtypeEvalueXtext/html; charset=UTF-8Kraw_content¢DtypeEvalueY_
<!--  Presentation generated by Internet Assistant for Microsoft PowerPoint 97 -->

<HTML>
<HEAD>

<meta name="GENERATOR" content="Microsoft Internet Assistant for Microsoft PowerPoint 97">
 <TITLE>Implications: Circuit Blocks</TITLE> 
</HEAD>

<BODY     >

<CENTER>
<TABLE WIDTH=100%> 
     <TR> <TD WIDTH=100% ALIGN=CENTER>
         <IMG SRC="img006.gif" usemap="#Objmap" WIDTH=640 HEIGHT=480 BORDER=0>
     </TD> </TR>
     <TR> <TD WIDTH=100% ALIGN=CENTER>
         <A HREF="sld001.htm"><IMG SRC="first.gif" BORDER=0 ALT="First"></A>
         <A HREF="sld005.htm"><IMG SRC="prev.gif" BORDER=0 ALT="Previous"></A>
         <A HREF="sld007.htm"><IMG SRC="next.gif" BORDER=0 ALT="Next"></A>
         <A HREF="sld063.htm"><IMG SRC="last.gif" BORDER=0 ALT="Last"></A>
         <IMG SRC="space.gif" BORDER=0>
         <A HREF="index.htm"><IMG SRC="info.gif" BORDER=0 ALT="Index"></A>
         <A HREF="http://www.ics.uci.edu/~rgupta"><IMG SRC="home.gif" BORDER=0 ALT="Home"></A>
         <A HREF="tsld006.htm"><IMG SRC="text.gif" BORDER=0 ALT="Text"></A>
     </TD> </TR>
</TABLE>
<P>Slide 6 of 63</P>
</CENTER>
<!-- <UL>
<H2>Implications: Circuit Blocks</H2>
</UL></P>
<P><UL>
<LI><H2>Frequent use of signal repeaters in block-level designs
</H2>
<UL>
<LI>longest interconnect=2000 mu for 0.3 mu process 
</UL></UL><UL>
<LI><H2>A storage element no longer (always) defines a clock boundary
</H2>
<UL>
<LI>storage delay (=1.5x switching delay)
<LI>multiple storage elements in a single clock
<LI>multiple state transitions in a clock period
<LI>storage-controlled routing
</UL></UL><UL>
<LI><H2>Circuit block designs that work independently of data latencies
</H2>
<UL>
<LI>asynchronous blocks
</UL></UL><UL>
<LI><H2>Heterogenous clocking interfaces
</H2>
<UL>
<LI>pausible clocking [Yun, ICCD96]
<LI>mixed synchronous, asynchronous circuit blocks.</UL></UL></P>
<P>  -->
</Body>
</HTML>
Mis_redirected¢DtypeEvalueôIhttp_code¢DtypeEvalueÈQdownload_complete¢DtypeEvalueõ