
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003537                       # Number of seconds simulated
sim_ticks                                  3536930199                       # Number of ticks simulated
final_tick                               529857564297                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152823                       # Simulator instruction rate (inst/s)
host_op_rate                                   193139                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 268032                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890300                       # Number of bytes of host memory used
host_seconds                                 13195.92                       # Real time elapsed on the host
sim_insts                                  2016639953                       # Number of instructions simulated
sim_ops                                    2548641496                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        82304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       168064                       # Number of bytes read from this memory
system.physmem.bytes_read::total               260608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       163968                       # Number of bytes written to this memory
system.physmem.bytes_written::total            163968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          643                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1313                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2036                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1281                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1281                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1375204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23269897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1519962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47516912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                73681974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1375204                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1519962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2895166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46358845                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46358845                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46358845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1375204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23269897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1519962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47516912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              120040820                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8481848                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3135977                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555068                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       212802                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1287869                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1223480                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          331292                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9413                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291139                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17129013                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3135977                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1554772                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3796615                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1091873                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        487919                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1612614                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        86332                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8452815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.505439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4656200     55.08%     55.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          394280      4.66%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          392624      4.64%     64.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          485651      5.75%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          151178      1.79%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          192354      2.28%     74.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          160710      1.90%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          147755      1.75%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1872063     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8452815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369728                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019491                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3451441                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       461139                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3629348                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        34054                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876827                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       530282                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20412114                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1915                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876827                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3606893                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          47566                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       233338                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3505789                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       182396                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19715210                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        113314                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        48912                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27690791                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91861923                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91861923                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17191638                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10499116                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3691                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1983                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           500547                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1823082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8463                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       233010                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18529994                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14931703                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        32033                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6171981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18624485                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          218                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8452815                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766477                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.914216                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3017819     35.70%     35.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1771960     20.96%     56.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1137654     13.46%     70.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       812328      9.61%     79.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       822645      9.73%     89.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       385887      4.57%     94.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       374094      4.43%     98.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60552      0.72%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69876      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8452815                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94734     75.76%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15511     12.40%     88.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        14799     11.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12474789     83.55%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       186870      1.25%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1478080      9.90%     94.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       790258      5.29%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14931703                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.760430                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             125044                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008374                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38473295                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24705801                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14512657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15056747                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        17942                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       701135                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232563                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876827                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25006                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4329                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18533700                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        40857                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1823082                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945064                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1967                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3384                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128916                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       119621                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248537                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14671551                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1379005                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260149                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2140937                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2093644                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            761932                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.729759                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14529448                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14512657                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9421011                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26590368                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.711025                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354302                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326892                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6206846                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3486                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214335                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7575988                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627100                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2991910     39.49%     39.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2065481     27.26%     66.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       842543     11.12%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       457695      6.04%     83.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       398610      5.26%     89.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       161199      2.13%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       179319      2.37%     93.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       106957      1.41%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372274      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7575988                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326892                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1834445                       # Number of memory references committed
system.switch_cpus0.commit.loads              1121944                       # Number of loads committed
system.switch_cpus0.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788603                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096916                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372274                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25737283                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37945199                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  29033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326892                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848185                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848185                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178988                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178988                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65860704                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20170483                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18866364                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3482                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8481848                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3051586                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2485718                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204565                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1234905                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1178310                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322108                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9024                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3040762                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16838212                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3051586                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1500418                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3705948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1102366                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        657974                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1488785                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8298711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.512225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4592763     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          323479      3.90%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          263609      3.18%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          635388      7.66%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          170725      2.06%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          228279      2.75%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          157719      1.90%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93231      1.12%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1833518     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8298711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359778                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.985206                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3174505                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       643990                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3563733                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22761                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        893715                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       517643                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20183952                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1631                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        893715                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3406673                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104742                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       205288                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3349510                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       338776                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19469073                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          155                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135333                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110505                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27214358                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90905290                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90905290                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16679033                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10535263                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4122                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2492                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           950416                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1837257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       950024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18606                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       316880                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18381852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4133                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14563166                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29828                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6345600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19572984                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          814                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8298711                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754871                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895209                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2926311     35.26%     35.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1768598     21.31%     56.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1148618     13.84%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       856205     10.32%     80.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       743027      8.95%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       388621      4.68%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       329516      3.97%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66112      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71703      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8298711                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86436     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19794     15.85%     85.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18652     14.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12103508     83.11%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203035      1.39%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1626      0.01%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1454823      9.99%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       800174      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14563166                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.716980                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             124883                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008575                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37579753                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24731766                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14191022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14688049                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55260                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       732542                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          387                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241781                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        893715                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58695                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7857                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18385986                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41097                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1837257                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       950024                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2477                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6381                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          186                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117908                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240622                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14333562                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1363422                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       229603                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2143377                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2019632                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            779955                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689910                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14201012                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14191022                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9231681                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26232401                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673105                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351919                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9774484                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12013529                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6372534                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       207896                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7404996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622355                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.143577                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2896391     39.11%     39.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2041679     27.57%     66.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       823962     11.13%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       473174      6.39%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       378441      5.11%     89.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157398      2.13%     91.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187993      2.54%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        91972      1.24%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       353986      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7404996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9774484                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12013529                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1812954                       # Number of memory references committed
system.switch_cpus1.commit.loads              1104711                       # Number of loads committed
system.switch_cpus1.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1723224                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10827958                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       244931                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       353986                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25436917                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37666467                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 183137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9774484                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12013529                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9774484                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.867754                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.867754                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.152400                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.152400                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64484014                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19594949                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18600438                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3314                       # number of misc regfile writes
system.l20.replacements                           681                       # number of replacements
system.l20.tagsinuse                      4094.644171                       # Cycle average of tags in use
system.l20.total_refs                          278064                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         58.208918                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          115.538376                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    35.549727                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   313.864398                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3629.691670                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.028208                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008679                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.076627                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.886155                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999669                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3155                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3156                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             958                       # number of Writeback hits
system.l20.Writeback_hits::total                  958                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           38                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   38                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3193                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3194                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3193                       # number of overall hits
system.l20.overall_hits::total                   3194                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          643                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  681                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          643                       # number of demand (read+write) misses
system.l20.demand_misses::total                   681                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          643                       # number of overall misses
system.l20.overall_misses::total                  681                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6342777                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     57974454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       64317231                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6342777                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     57974454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        64317231                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6342777                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     57974454                       # number of overall miss cycles
system.l20.overall_miss_latency::total       64317231                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3798                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3837                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          958                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              958                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           38                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               38                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3836                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3875                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3836                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3875                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169300                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.177482                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.167623                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.175742                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.167623                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.175742                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 166915.184211                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 90162.447900                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 94445.273128                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 166915.184211                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 90162.447900                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 94445.273128                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 166915.184211                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 90162.447900                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 94445.273128                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 403                       # number of writebacks
system.l20.writebacks::total                      403                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          643                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             681                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          643                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              681                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          643                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             681                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6060609                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     53190097                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     59250706                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6060609                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     53190097                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     59250706                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6060609                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     53190097                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     59250706                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169300                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.177482                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.167623                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.175742                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.167623                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.175742                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159489.710526                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82721.768274                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 87005.441997                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 159489.710526                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 82721.768274                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 87005.441997                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 159489.710526                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 82721.768274                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 87005.441997                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1355                       # number of replacements
system.l21.tagsinuse                      4094.299400                       # Cycle average of tags in use
system.l21.total_refs                          349698                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5451                       # Sample count of references to valid blocks.
system.l21.avg_refs                         64.152999                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          159.557647                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    38.131464                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   625.199715                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3271.410574                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.038955                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009309                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.152637                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.798684                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999585                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4122                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4123                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2451                       # number of Writeback hits
system.l21.Writeback_hits::total                 2451                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4170                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4171                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4170                       # number of overall hits
system.l21.overall_hits::total                   4171                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1311                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1353                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1313                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1355                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1313                       # number of overall misses
system.l21.overall_misses::total                 1355                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5841885                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    112433879                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      118275764                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       215201                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       215201                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5841885                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    112649080                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       118490965                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5841885                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    112649080                       # number of overall miss cycles
system.l21.overall_miss_latency::total      118490965                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5433                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5476                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2451                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2451                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           50                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               50                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5483                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5526                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5483                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5526                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.241303                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.247078                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.040000                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.040000                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.239467                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.245204                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.239467                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.245204                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 139092.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85761.921434                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 87417.416112                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 107600.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 107600.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 139092.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85795.186596                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 87447.206642                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 139092.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85795.186596                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 87447.206642                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 878                       # number of writebacks
system.l21.writebacks::total                      878                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1311                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1353                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1313                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1355                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1313                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1355                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5518843                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    102205295                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    107724138                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       199791                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       199791                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5518843                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    102405086                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    107923929                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5518843                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    102405086                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    107923929                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.241303                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.247078                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.040000                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.239467                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.245204                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.239467                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.245204                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131401.023810                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77959.797864                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 79618.727273                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 99895.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 99895.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131401.023810                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77993.210967                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 79648.656089                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131401.023810                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77993.210967                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 79648.656089                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               504.639759                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001621326                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1975584.469428                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.639759                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058718                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.750000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.808718                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1612557                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1612557                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1612557                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1612557                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1612557                       # number of overall hits
system.cpu0.icache.overall_hits::total        1612557                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8240143                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8240143                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8240143                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8240143                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8240143                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8240143                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1612614                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1612614                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1612614                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1612614                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1612614                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1612614                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 144563.912281                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 144563.912281                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 144563.912281                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 144563.912281                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 144563.912281                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 144563.912281                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6501525                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6501525                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6501525                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6501525                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6501525                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6501525                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166705.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 166705.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 166705.769231                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 166705.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 166705.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 166705.769231                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3836                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147903627                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4092                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36144.581378                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.655515                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.344485                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.858029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.141971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1081599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1081599                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       708756                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        708756                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1916                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1916                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1741                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1741                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790355                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790355                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790355                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790355                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7409                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7409                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          155                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          155                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7564                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7564                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7564                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7564                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    247235479                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    247235479                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5188123                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5188123                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    252423602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    252423602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    252423602                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    252423602                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1089008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1089008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1797919                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1797919                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1797919                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1797919                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006803                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006803                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000219                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000219                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004207                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004207                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004207                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004207                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33369.615198                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33369.615198                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33471.761290                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33471.761290                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33371.708355                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33371.708355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33371.708355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33371.708355                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          958                       # number of writebacks
system.cpu0.dcache.writebacks::total              958                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3611                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3611                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          117                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3728                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3728                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3728                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3728                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3798                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3798                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           38                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3836                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3836                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3836                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3836                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     86914878                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     86914878                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       879093                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       879093                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     87793971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     87793971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     87793971                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     87793971                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002134                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002134                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002134                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002134                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22884.380727                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22884.380727                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23134.026316                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23134.026316                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22886.853754                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22886.853754                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22886.853754                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22886.853754                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.062362                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998363002                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1931069.636364                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.062362                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062600                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822215                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1488729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1488729                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1488729                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1488729                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1488729                       # number of overall hits
system.cpu1.icache.overall_hits::total        1488729                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7611546                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7611546                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7611546                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7611546                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7611546                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7611546                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1488785                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1488785                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1488785                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1488785                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1488785                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1488785                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 135920.464286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 135920.464286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 135920.464286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 135920.464286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 135920.464286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 135920.464286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6002903                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6002903                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6002903                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6002903                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6002903                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6002903                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 139602.395349                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 139602.395349                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 139602.395349                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 139602.395349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 139602.395349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 139602.395349                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5483                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157179663                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5739                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27387.987977                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.351029                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.648971                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872465                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127535                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1035600                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1035600                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       704259                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        704259                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1797                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1797                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1657                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1739859                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1739859                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1739859                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1739859                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13942                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13942                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          502                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14444                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14444                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14444                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14444                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    674253820                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    674253820                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     38013237                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     38013237                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    712267057                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    712267057                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    712267057                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    712267057                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1049542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1049542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       704761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       704761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1754303                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1754303                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1754303                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1754303                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013284                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013284                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000712                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000712                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008233                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008233                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008233                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008233                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48361.341271                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48361.341271                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 75723.579681                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75723.579681                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49312.313556                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49312.313556                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49312.313556                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49312.313556                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        59577                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        59577                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2451                       # number of writebacks
system.cpu1.dcache.writebacks::total             2451                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8509                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8509                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          452                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          452                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8961                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8961                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5433                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5433                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5483                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5483                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5483                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5483                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    148616023                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    148616023                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1267606                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1267606                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    149883629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    149883629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    149883629                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    149883629                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005177                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005177                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003125                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003125                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003125                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003125                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27354.320449                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27354.320449                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25352.120000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25352.120000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27336.062192                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27336.062192                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27336.062192                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27336.062192                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
