{
  "module_name": "display_rq_dlg_helpers.c",
  "hash_id": "24c78c78667ab889f9e40129ad847df57c3890d60147a076b130d8c7e15dafd0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/display_rq_dlg_helpers.c",
  "human_readable_source": " \n\n#include \"display_rq_dlg_helpers.h\"\n#include \"dml_logger.h\"\n\nvoid print__rq_params_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_rq_params_st *rq_param)\n{\n\tdml_print(\"DML_RQ_DLG_CALC: ***************************\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC: DISPLAY_RQ_PARAM_ST\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC:  <LUMA>\\n\");\n\tprint__data_rq_sizing_params_st(mode_lib, &rq_param->sizing.rq_l);\n\tdml_print(\"DML_RQ_DLG_CALC:  <CHROMA> ===\\n\");\n\tprint__data_rq_sizing_params_st(mode_lib, &rq_param->sizing.rq_c);\n\n\tdml_print(\"DML_RQ_DLG_CALC: <LUMA>\\n\");\n\tprint__data_rq_dlg_params_st(mode_lib, &rq_param->dlg.rq_l);\n\tdml_print(\"DML_RQ_DLG_CALC: <CHROMA>\\n\");\n\tprint__data_rq_dlg_params_st(mode_lib, &rq_param->dlg.rq_c);\n\n\tdml_print(\"DML_RQ_DLG_CALC: <LUMA>\\n\");\n\tprint__data_rq_misc_params_st(mode_lib, &rq_param->misc.rq_l);\n\tdml_print(\"DML_RQ_DLG_CALC: <CHROMA>\\n\");\n\tprint__data_rq_misc_params_st(mode_lib, &rq_param->misc.rq_c);\n\tdml_print(\"DML_RQ_DLG_CALC: ***************************\\n\");\n}\n\nvoid print__data_rq_sizing_params_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_data_rq_sizing_params_st *rq_sizing)\n{\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC: DISPLAY_DATA_RQ_SIZING_PARAM_ST\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC:    chunk_bytes           = %0d\\n\", rq_sizing->chunk_bytes);\n\tdml_print(\"DML_RQ_DLG_CALC:    min_chunk_bytes       = %0d\\n\", rq_sizing->min_chunk_bytes);\n\tdml_print(\"DML_RQ_DLG_CALC:    meta_chunk_bytes      = %0d\\n\", rq_sizing->meta_chunk_bytes);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    min_meta_chunk_bytes  = %0d\\n\",\n\t\t\trq_sizing->min_meta_chunk_bytes);\n\tdml_print(\"DML_RQ_DLG_CALC:    mpte_group_bytes      = %0d\\n\", rq_sizing->mpte_group_bytes);\n\tdml_print(\"DML_RQ_DLG_CALC:    dpte_group_bytes      = %0d\\n\", rq_sizing->dpte_group_bytes);\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n}\n\nvoid print__data_rq_dlg_params_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_data_rq_dlg_params_st *rq_dlg_param)\n{\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC: DISPLAY_DATA_RQ_DLG_PARAM_ST\\n\");\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    swath_width_ub              = %0d\\n\",\n\t\t\trq_dlg_param->swath_width_ub);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    swath_height                = %0d\\n\",\n\t\t\trq_dlg_param->swath_height);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    req_per_swath_ub            = %0d\\n\",\n\t\t\trq_dlg_param->req_per_swath_ub);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    meta_pte_bytes_per_frame_ub = %0d\\n\",\n\t\t\trq_dlg_param->meta_pte_bytes_per_frame_ub);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dpte_req_per_row_ub         = %0d\\n\",\n\t\t\trq_dlg_param->dpte_req_per_row_ub);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dpte_groups_per_row_ub      = %0d\\n\",\n\t\t\trq_dlg_param->dpte_groups_per_row_ub);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dpte_row_height             = %0d\\n\",\n\t\t\trq_dlg_param->dpte_row_height);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dpte_bytes_per_row_ub       = %0d\\n\",\n\t\t\trq_dlg_param->dpte_bytes_per_row_ub);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    meta_chunks_per_row_ub      = %0d\\n\",\n\t\t\trq_dlg_param->meta_chunks_per_row_ub);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    meta_req_per_row_ub         = %0d\\n\",\n\t\t\trq_dlg_param->meta_req_per_row_ub);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    meta_row_height             = %0d\\n\",\n\t\t\trq_dlg_param->meta_row_height);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    meta_bytes_per_row_ub       = %0d\\n\",\n\t\t\trq_dlg_param->meta_bytes_per_row_ub);\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n}\n\nvoid print__data_rq_misc_params_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_data_rq_misc_params_st *rq_misc_param)\n{\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC: DISPLAY_DATA_RQ_MISC_PARAM_ST\\n\");\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:     full_swath_bytes   = %0d\\n\",\n\t\t\trq_misc_param->full_swath_bytes);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:     stored_swath_bytes = %0d\\n\",\n\t\t\trq_misc_param->stored_swath_bytes);\n\tdml_print(\"DML_RQ_DLG_CALC:     blk256_width       = %0d\\n\", rq_misc_param->blk256_width);\n\tdml_print(\"DML_RQ_DLG_CALC:     blk256_height      = %0d\\n\", rq_misc_param->blk256_height);\n\tdml_print(\"DML_RQ_DLG_CALC:     req_width          = %0d\\n\", rq_misc_param->req_width);\n\tdml_print(\"DML_RQ_DLG_CALC:     req_height         = %0d\\n\", rq_misc_param->req_height);\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n}\n\nvoid print__rq_dlg_params_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_rq_dlg_params_st *rq_dlg_param)\n{\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC: DISPLAY_RQ_DLG_PARAM_ST\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC:  <LUMA>\\n\");\n\tprint__data_rq_dlg_params_st(mode_lib, &rq_dlg_param->rq_l);\n\tdml_print(\"DML_RQ_DLG_CALC:  <CHROMA>\\n\");\n\tprint__data_rq_dlg_params_st(mode_lib, &rq_dlg_param->rq_c);\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n}\n\nvoid print__dlg_sys_params_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_dlg_sys_params_st *dlg_sys_param)\n{\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC: DISPLAY_RQ_DLG_PARAM_ST\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC:    t_mclk_wm_us         = %3.2f\\n\", dlg_sys_param->t_mclk_wm_us);\n\tdml_print(\"DML_RQ_DLG_CALC:    t_urg_wm_us          = %3.2f\\n\", dlg_sys_param->t_urg_wm_us);\n\tdml_print(\"DML_RQ_DLG_CALC:    t_sr_wm_us           = %3.2f\\n\", dlg_sys_param->t_sr_wm_us);\n\tdml_print(\"DML_RQ_DLG_CALC:    t_extra_us           = %3.2f\\n\", dlg_sys_param->t_extra_us);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    deepsleep_dcfclk_mhz = %3.2f\\n\",\n\t\t\tdlg_sys_param->deepsleep_dcfclk_mhz);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    total_flip_bw        = %3.2f\\n\",\n\t\t\tdlg_sys_param->total_flip_bw);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    total_flip_bytes     = %i\\n\",\n\t\t\tdlg_sys_param->total_flip_bytes);\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n}\n\nvoid print__data_rq_regs_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_data_rq_regs_st *rq_regs)\n{\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC: DISPLAY_DATA_RQ_REGS_ST\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC:    chunk_size              = 0x%0x\\n\", rq_regs->chunk_size);\n\tdml_print(\"DML_RQ_DLG_CALC:    min_chunk_size          = 0x%0x\\n\", rq_regs->min_chunk_size);\n\tdml_print(\"DML_RQ_DLG_CALC:    meta_chunk_size         = 0x%0x\\n\", rq_regs->meta_chunk_size);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    min_meta_chunk_size     = 0x%0x\\n\",\n\t\t\trq_regs->min_meta_chunk_size);\n\tdml_print(\"DML_RQ_DLG_CALC:    dpte_group_size         = 0x%0x\\n\", rq_regs->dpte_group_size);\n\tdml_print(\"DML_RQ_DLG_CALC:    mpte_group_size         = 0x%0x\\n\", rq_regs->mpte_group_size);\n\tdml_print(\"DML_RQ_DLG_CALC:    swath_height            = 0x%0x\\n\", rq_regs->swath_height);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    pte_row_height_linear   = 0x%0x\\n\",\n\t\t\trq_regs->pte_row_height_linear);\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n}\n\nvoid print__rq_regs_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_rq_regs_st *rq_regs)\n{\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC: DISPLAY_RQ_REGS_ST\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC:  <LUMA>\\n\");\n\tprint__data_rq_regs_st(mode_lib, &rq_regs->rq_regs_l);\n\tdml_print(\"DML_RQ_DLG_CALC:  <CHROMA>\\n\");\n\tprint__data_rq_regs_st(mode_lib, &rq_regs->rq_regs_c);\n\tdml_print(\"DML_RQ_DLG_CALC:    drq_expansion_mode  = 0x%0x\\n\", rq_regs->drq_expansion_mode);\n\tdml_print(\"DML_RQ_DLG_CALC:    prq_expansion_mode  = 0x%0x\\n\", rq_regs->prq_expansion_mode);\n\tdml_print(\"DML_RQ_DLG_CALC:    mrq_expansion_mode  = 0x%0x\\n\", rq_regs->mrq_expansion_mode);\n\tdml_print(\"DML_RQ_DLG_CALC:    crq_expansion_mode  = 0x%0x\\n\", rq_regs->crq_expansion_mode);\n\tdml_print(\"DML_RQ_DLG_CALC:    plane1_base_address = 0x%0x\\n\", rq_regs->plane1_base_address);\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n}\n\nvoid print__dlg_regs_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_dlg_regs_st *dlg_regs)\n{\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC: DISPLAY_DLG_REGS_ST\\n\");\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_h_blank_end              = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_h_blank_end);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dlg_vblank_end                  = 0x%0x\\n\",\n\t\t\tdlg_regs->dlg_vblank_end);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    min_dst_y_next_start            = 0x%0x\\n\",\n\t\t\tdlg_regs->min_dst_y_next_start);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_htotal               = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_htotal);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_x_after_scaler           = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_x_after_scaler);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_after_scaler              = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_after_scaler);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_prefetch                  = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_prefetch);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_per_vm_vblank             = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_per_vm_vblank);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_per_row_vblank            = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_per_row_vblank);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_per_vm_flip               = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_per_vm_flip);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_per_row_flip              = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_per_row_flip);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    ref_freq_to_pix_freq            = 0x%0x\\n\",\n\t\t\tdlg_regs->ref_freq_to_pix_freq);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    vratio_prefetch                 = 0x%0x\\n\",\n\t\t\tdlg_regs->vratio_prefetch);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    vratio_prefetch_c               = 0x%0x\\n\",\n\t\t\tdlg_regs->vratio_prefetch_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_pte_group_vblank_l   = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_pte_group_vblank_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_pte_group_vblank_c   = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_pte_group_vblank_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_meta_chunk_vblank_l  = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_meta_chunk_vblank_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_meta_chunk_vblank_c  = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_meta_chunk_vblank_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_pte_group_flip_l     = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_pte_group_flip_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_pte_group_flip_c     = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_pte_group_flip_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_meta_chunk_flip_l    = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_meta_chunk_flip_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_meta_chunk_flip_c    = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_meta_chunk_flip_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_per_pte_row_nom_l         = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_per_pte_row_nom_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_per_pte_row_nom_c         = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_per_pte_row_nom_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_pte_group_nom_l      = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_pte_group_nom_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_pte_group_nom_c      = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_pte_group_nom_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_per_meta_row_nom_l        = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_per_meta_row_nom_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_per_meta_row_nom_c        = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_per_meta_row_nom_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_meta_chunk_nom_l     = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_meta_chunk_nom_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_meta_chunk_nom_c     = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_meta_chunk_nom_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_line_delivery_pre_l  = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_line_delivery_pre_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_line_delivery_pre_c  = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_line_delivery_pre_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_line_delivery_l      = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_line_delivery_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_line_delivery_c      = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_line_delivery_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    chunk_hdl_adjust_cur0           = 0x%0x\\n\",\n\t\t\tdlg_regs->chunk_hdl_adjust_cur0);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_offset_cur1               = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_offset_cur1);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    chunk_hdl_adjust_cur1           = 0x%0x\\n\",\n\t\t\tdlg_regs->chunk_hdl_adjust_cur1);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    vready_after_vcount0            = 0x%0x\\n\",\n\t\t\tdlg_regs->vready_after_vcount0);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    dst_y_delta_drq_limit           = 0x%0x\\n\",\n\t\t\tdlg_regs->dst_y_delta_drq_limit);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    xfc_reg_transfer_delay          = 0x%0x\\n\",\n\t\t\tdlg_regs->xfc_reg_transfer_delay);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    xfc_reg_precharge_delay         = 0x%0x\\n\",\n\t\t\tdlg_regs->xfc_reg_precharge_delay);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    xfc_reg_remote_surface_flip_latency = 0x%0x\\n\",\n\t\t\tdlg_regs->xfc_reg_remote_surface_flip_latency);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_vm_dmdata            = 0x%0x\\n\",\n\t\t\tdlg_regs->refcyc_per_vm_dmdata);\n\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n}\n\nvoid print__ttu_regs_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_ttu_regs_st *ttu_regs)\n{\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n\tdml_print(\"DML_RQ_DLG_CALC: DISPLAY_TTU_REGS_ST\\n\");\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    qos_level_low_wm                  = 0x%0x\\n\",\n\t\t\tttu_regs->qos_level_low_wm);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    qos_level_high_wm                 = 0x%0x\\n\",\n\t\t\tttu_regs->qos_level_high_wm);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    min_ttu_vblank                    = 0x%0x\\n\",\n\t\t\tttu_regs->min_ttu_vblank);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    qos_level_flip                    = 0x%0x\\n\",\n\t\t\tttu_regs->qos_level_flip);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_req_delivery_pre_l     = 0x%0x\\n\",\n\t\t\tttu_regs->refcyc_per_req_delivery_pre_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_req_delivery_l         = 0x%0x\\n\",\n\t\t\tttu_regs->refcyc_per_req_delivery_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_req_delivery_pre_c     = 0x%0x\\n\",\n\t\t\tttu_regs->refcyc_per_req_delivery_pre_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_req_delivery_c         = 0x%0x\\n\",\n\t\t\tttu_regs->refcyc_per_req_delivery_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_req_delivery_cur0      = 0x%0x\\n\",\n\t\t\tttu_regs->refcyc_per_req_delivery_cur0);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_req_delivery_pre_cur0  = 0x%0x\\n\",\n\t\t\tttu_regs->refcyc_per_req_delivery_pre_cur0);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_req_delivery_cur1      = 0x%0x\\n\",\n\t\t\tttu_regs->refcyc_per_req_delivery_cur1);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    refcyc_per_req_delivery_pre_cur1  = 0x%0x\\n\",\n\t\t\tttu_regs->refcyc_per_req_delivery_pre_cur1);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    qos_level_fixed_l                 = 0x%0x\\n\",\n\t\t\tttu_regs->qos_level_fixed_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    qos_ramp_disable_l                = 0x%0x\\n\",\n\t\t\tttu_regs->qos_ramp_disable_l);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    qos_level_fixed_c                 = 0x%0x\\n\",\n\t\t\tttu_regs->qos_level_fixed_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    qos_ramp_disable_c                = 0x%0x\\n\",\n\t\t\tttu_regs->qos_ramp_disable_c);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    qos_level_fixed_cur0              = 0x%0x\\n\",\n\t\t\tttu_regs->qos_level_fixed_cur0);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    qos_ramp_disable_cur0             = 0x%0x\\n\",\n\t\t\tttu_regs->qos_ramp_disable_cur0);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    qos_level_fixed_cur1              = 0x%0x\\n\",\n\t\t\tttu_regs->qos_level_fixed_cur1);\n\tdml_print(\n\t\t\t\"DML_RQ_DLG_CALC:    qos_ramp_disable_cur1             = 0x%0x\\n\",\n\t\t\tttu_regs->qos_ramp_disable_cur1);\n\tdml_print(\"DML_RQ_DLG_CALC: =====================================\\n\");\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}