#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jun 14 15:10:10 2024
# Process ID: 12592
# Current directory: D:/vv code/NSCSCC2021FinalCode-final_mem_speed
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11296 D:\vv code\NSCSCC2021FinalCode-final_mem_speed\thinpad_top.xpr
# Log file: D:/vv code/NSCSCC2021FinalCode-final_mem_speed/vivado.log
# Journal file: D:/vv code/NSCSCC2021FinalCode-final_mem_speed\vivado.jou
# Running On: xiaoxin15pro, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 12, Host memory: 16499 MB
#-----------------------------------------------------------
start_gui
exit
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not availopen_INFO: [Common 17-206] Exiting Vivado at Fri Jun 14 15:10:35 2024...
xpr}
INFO: [Project 1-313] Project file moved from 'D:/mycollege/cpudesign/finalTest1/2021031' since last save.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/commit/2021031/thinpad_top.ip_user_files', nor could it be found using path 'D:/mycollege/cpudesign/commit/2021031/thinpad_top.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mult_gen_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'blk_mem_gen_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-2162] IP 'pll_example' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll_example' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-2162] IP 'mult_gen_0' is locked:
* IP definition 'Multiplier (12.0)' for IP 'mult_gen_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'thinpad_top.xpr' upgraded for this version of Vivado.
upgrade_project -migrate_output_products
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.veo' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/pll_example/pll_example.veo'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/pll_example/pll_example.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_stub.v' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/pll_example/pll_example_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_stub.vhdl' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/pll_example/pll_example_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/pll_example/pll_example_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.vhdl' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/pll_example/pll_example_sim_netlist.vhdl'
WARNING: [IP_Flow 19-2162] IP 'pll_example' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll_example' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'pll_example.xci'
  Source files are located in 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/pll_example'
  Output files are located in 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/pll_example'.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0.vho' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/mult_gen_0/mult_gen_0.vho'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0.veo' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/mult_gen_0/mult_gen_0.veo'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0_stub.v' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/mult_gen_0/mult_gen_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0_stub.vhdl' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/mult_gen_0/mult_gen_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.v' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.vhdl' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.vhdl'
WARNING: [IP_Flow 19-2162] IP 'mult_gen_0' is locked:
* IP definition 'Multiplier (12.0)' for IP 'mult_gen_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'mult_gen_0.xci'
  Source files are located in 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0'
  Output files are located in 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/mult_gen_0'.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.vho' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.vho'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.veo' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.veo'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/summary.log' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/blk_mem_gen_0/summary.log'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl' to 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl'
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'blk_mem_gen_0.xci'
  Source files are located in 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0'
  Output files are located in 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.gen/sources_1/ip/blk_mem_gen_0'.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset blk_mem_gen_0 [get_ips  {blk_mem_gen_0 mult_gen_0 pll_example}] -log ip_upgrade.log
Upgrading 'blk_mem_gen_0'
INFO: [Project 1-386] Moving file 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_0 (Block Memory Generator 8.4) from revision 4 to revision 7
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
Upgrading 'mult_gen_0'
INFO: [Project 1-386] Moving file 'd:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' from fileset 'mult_gen_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded mult_gen_0 (Multiplier 12.0) from revision 16 to revision 19
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
Upgrading 'pll_example'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [IP_Flow 19-3422] Upgraded pll_example (Clocking Wizard 6.0) from revision 4 to revision 13
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/vv code/NSCSCC2021FinalCode-final_mem_speed/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1798.586 ; gain = 311.656
export_ip_user_files -of_objects [get_ips {blk_mem_gen_0 mult_gen_0 pll_example}] -no_script -sync -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mult_gen_0
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pll_example
[Fri Jun 14 15:11:22 2024] Launched pll_example_synth_1, mult_gen_0_synth_1, blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
pll_example_synth_1: D:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.runs/pll_example_synth_1/runme.log
mult_gen_0_synth_1: D:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.runs/mult_gen_0_synth_1/runme.log
blk_mem_gen_0_synth_1: D:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: D:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.runs/synth_1/runme.log
[Fri Jun 14 15:11:22 2024] Launched impl_1...
Run output will be captured here: D:/vv code/NSCSCC2021FinalCode-final_mem_speed/thinpad_top.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 14 15:25:19 2024...
