<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >if_axi_ad9361|i_up_axi</TD>
<TD >109</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >103</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_delay_cntrl</TD>
<TD >146</TD>
<TD >131</TD>
<TD >146</TD>
<TD >131</TD>
<TD >131</TD>
<TD >131</TD>
<TD >131</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_up_dac_common|i_clock_mon</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_up_dac_common|i_xfer_status</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_up_dac_common|i_core_rst_reg</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_up_dac_common|i_mmcm_rst_reg</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_up_dac_common</TD>
<TD >207</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >88</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl</TD>
<TD >181</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >178</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel</TD>
<TD >124</TD>
<TD >58</TD>
<TD >0</TD>
<TD >58</TD>
<TD >199</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_scale|i_lpm_mult|auto_generated</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_scale</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[11].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[10].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[9].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[8].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[7].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[6].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[5].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[4].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[3].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[2].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[1].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[0].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_scale|i_lpm_mult|auto_generated</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_scale</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[11].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[10].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[9].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[8].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[7].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[6].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[5].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[4].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[3].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[2].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[1].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[0].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2|i_dds_1_0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds|dds_phase[1].i_dds_2</TD>
<TD >66</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_dds</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_ad_iqcor|g_loop[0].i_mul_q|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_ad_iqcor|g_loop[0].i_mul_q</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_ad_iqcor|g_loop[0].i_mul_i|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_ad_iqcor|g_loop[0].i_mul_i</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3|i_ad_iqcor</TD>
<TD >67</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >17</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_3</TD>
<TD >109</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_up_dac_channel|i_xfer_cntrl</TD>
<TD >181</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >178</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_up_dac_channel</TD>
<TD >124</TD>
<TD >58</TD>
<TD >0</TD>
<TD >58</TD>
<TD >199</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_scale|i_lpm_mult|auto_generated</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_scale</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[11].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[10].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[9].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[8].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[7].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[6].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[5].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[4].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[3].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[2].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[1].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[0].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_scale|i_lpm_mult|auto_generated</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_scale</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[11].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[10].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[9].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[8].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[7].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[6].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[5].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[4].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[3].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[2].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[1].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[0].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2|i_dds_1_0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds|dds_phase[1].i_dds_2</TD>
<TD >66</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_dds</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_ad_iqcor|g_loop[0].i_mul_q|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_ad_iqcor|g_loop[0].i_mul_q</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_ad_iqcor|g_loop[0].i_mul_i|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_ad_iqcor|g_loop[0].i_mul_i</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2|i_ad_iqcor</TD>
<TD >67</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >17</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_2</TD>
<TD >109</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_up_dac_channel|i_xfer_cntrl</TD>
<TD >181</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >178</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_up_dac_channel</TD>
<TD >124</TD>
<TD >58</TD>
<TD >0</TD>
<TD >58</TD>
<TD >199</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_scale|i_lpm_mult|auto_generated</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_scale</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[11].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[10].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[9].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[8].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[7].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[6].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[5].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[4].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[3].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[2].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[1].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[0].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_scale|i_lpm_mult|auto_generated</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_scale</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[11].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[10].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[9].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[8].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[7].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[6].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[5].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[4].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[3].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[2].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[1].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[0].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2|i_dds_1_0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds|dds_phase[1].i_dds_2</TD>
<TD >66</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_dds</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_ad_iqcor|g_loop[0].i_mul_q|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_ad_iqcor|g_loop[0].i_mul_q</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_ad_iqcor|g_loop[0].i_mul_i|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_ad_iqcor|g_loop[0].i_mul_i</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1|i_ad_iqcor</TD>
<TD >67</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >17</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_1</TD>
<TD >109</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_up_dac_channel|i_xfer_cntrl</TD>
<TD >181</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >178</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_up_dac_channel</TD>
<TD >124</TD>
<TD >58</TD>
<TD >0</TD>
<TD >58</TD>
<TD >199</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_scale|i_lpm_mult|auto_generated</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_scale</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[11].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[10].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[9].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[8].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[7].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[6].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[5].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[4].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[3].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[2].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[1].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine|rotation[0].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1|i_dds_sine</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_scale|i_lpm_mult|auto_generated</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_scale</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[11].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[10].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[9].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[8].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[7].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[6].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[5].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[4].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[3].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[2].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[1].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine|rotation[0].pipe</TD>
<TD >57</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0|i_dds_sine</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2|i_dds_1_0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds|dds_phase[1].i_dds_2</TD>
<TD >66</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_dds</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_ad_iqcor|g_loop[0].i_mul_q|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_ad_iqcor|g_loop[0].i_mul_q</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_ad_iqcor|g_loop[0].i_mul_i|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_ad_iqcor|g_loop[0].i_mul_i</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0|i_ad_iqcor</TD>
<TD >67</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >17</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx|i_tx_channel_0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tx</TD>
<TD >327</TD>
<TD >30</TD>
<TD >1</TD>
<TD >30</TD>
<TD >223</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_delay_cntrl|i_delay_rst_reg</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_delay_cntrl</TD>
<TD >131</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_up_adc_common|i_clock_mon</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_up_adc_common|i_xfer_status</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_up_adc_common|i_core_rst_reg</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_up_adc_common|i_mmcm_rst_reg</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_up_adc_common</TD>
<TD >210</TD>
<TD >138</TD>
<TD >33</TD>
<TD >138</TD>
<TD >168</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_up_adc_channel|i_xfer_status</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_up_adc_channel|i_xfer_cntrl</TD>
<TD >82</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >79</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_up_adc_channel</TD>
<TD >127</TD>
<TD >58</TD>
<TD >0</TD>
<TD >58</TD>
<TD >115</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_ad_iqcor|g_loop[0].i_mul_q|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_ad_iqcor|g_loop[0].i_mul_q</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_ad_iqcor|g_loop[0].i_mul_i|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_ad_iqcor|g_loop[0].i_mul_i</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_ad_iqcor</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_ad_dcfilter</TD>
<TD >51</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_ad_datafmt</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_rx_pnmon|i_pnmon</TD>
<TD >51</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3|i_rx_pnmon</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_3</TD>
<TD >120</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_up_adc_channel|i_xfer_status</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_up_adc_channel|i_xfer_cntrl</TD>
<TD >82</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >79</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_up_adc_channel</TD>
<TD >127</TD>
<TD >58</TD>
<TD >0</TD>
<TD >58</TD>
<TD >115</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_ad_iqcor|g_loop[0].i_mul_q|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_ad_iqcor|g_loop[0].i_mul_q</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_ad_iqcor|g_loop[0].i_mul_i|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_ad_iqcor|g_loop[0].i_mul_i</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_ad_iqcor</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_ad_dcfilter</TD>
<TD >51</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_ad_datafmt</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_rx_pnmon|i_pnmon</TD>
<TD >51</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2|i_rx_pnmon</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_2</TD>
<TD >120</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_cntrl</TD>
<TD >82</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >79</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel</TD>
<TD >127</TD>
<TD >58</TD>
<TD >0</TD>
<TD >58</TD>
<TD >115</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_ad_iqcor|g_loop[0].i_mul_q|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_ad_iqcor|g_loop[0].i_mul_q</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_ad_iqcor|g_loop[0].i_mul_i|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_ad_iqcor|g_loop[0].i_mul_i</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_ad_iqcor</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_ad_dcfilter</TD>
<TD >51</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_ad_datafmt</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_rx_pnmon|i_pnmon</TD>
<TD >51</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1|i_rx_pnmon</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_1</TD>
<TD >120</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_up_adc_channel|i_xfer_status</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_up_adc_channel|i_xfer_cntrl</TD>
<TD >82</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >79</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_up_adc_channel</TD>
<TD >127</TD>
<TD >58</TD>
<TD >0</TD>
<TD >58</TD>
<TD >115</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_ad_iqcor|g_loop[0].i_mul_q|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_ad_iqcor|g_loop[0].i_mul_q</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_ad_iqcor|g_loop[0].i_mul_i|i_lpm_mult|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_ad_iqcor|g_loop[0].i_mul_i</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_ad_iqcor</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_ad_dcfilter</TD>
<TD >51</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_ad_datafmt</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_rx_pnmon|i_pnmon</TD>
<TD >51</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0|i_rx_pnmon</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx|i_rx_channel_0</TD>
<TD >120</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_rx</TD>
<TD >330</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >268</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_tx_dp_off_2_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_tx_dp_off_1_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_tx_dp_on_2_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_tx_dp_on_1_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_tx_off_2_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_tx_on_2_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_rx_off_2_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_rx_on_2_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_vco_tx_off_2_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_vco_tx_on_2_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_vco_rx_off_2_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_vco_rx_on_2_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_tx_off_1_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_tx_on_1_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_rx_off_1_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_rx_on_1_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_vco_tx_off_1_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_vco_tx_on_1_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_vco_rx_off_1_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control|i_vco_rx_on_1_comp</TD>
<TD >50</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_tdd_control</TD>
<TD >639</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_up_tdd_cntrl|i_xfer_tdd_status</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_up_tdd_cntrl|i_xfer_tdd_counter_values</TD>
<TD >628</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >625</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_up_tdd_cntrl|i_xfer_tdd_control</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd|i_up_tdd_cntrl</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >673</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_tdd_if</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >10</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altddio_txnrx|auto_generated</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altddio_enable|auto_generated</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf</TD>
<TD >4</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|rx_outclock_buf</TD>
<TD >4</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5</TD>
<TD >48</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >48</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361|i_dev_if</TD>
<TD >229</TD>
<TD >119</TD>
<TD >153</TD>
<TD >119</TD>
<TD >189</TD>
<TD >119</TD>
<TD >119</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_axi_ad9361</TD>
<TD >167</TD>
<TD >16</TD>
<TD >6</TD>
<TD >16</TD>
<TD >145</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
