{"file:///d%3A/desktop/NSCSCC2022/src/misc.v":{"language":"Verilog","code":23,"comment":0,"blank":0},"file:///d%3A/desktop/NSCSCC2022/src/regfile.v":{"language":"Verilog","code":98,"comment":0,"blank":11},"file:///d%3A/desktop/NSCSCC2022/src/SCU.v":{"language":"Verilog","code":10,"comment":3,"blank":1},"file:///d%3A/desktop/NSCSCC2022/src/memwb_reg.v":{"language":"Verilog","code":101,"comment":0,"blank":13},"file:///d%3A/desktop/NSCSCC2022/src/log.v":{"language":"Verilog","code":53,"comment":0,"blank":4},"file:///d%3A/desktop/NSCSCC2022/src/soc.v":{"language":"Verilog","code":43,"comment":1,"blank":10},"file:///d%3A/desktop/NSCSCC2022/src/MiniMIPS32.v":{"language":"Verilog","code":649,"comment":62,"blank":123},"file:///d%3A/desktop/NSCSCC2022/src/wb_stage.v":{"language":"Verilog","code":91,"comment":4,"blank":21},"file:///d%3A/desktop/NSCSCC2022/src/issue.v":{"language":"Verilog","code":25,"comment":6,"blank":6},"file:///d%3A/desktop/NSCSCC2022/src/mem_stage.v":{"language":"Verilog","code":176,"comment":21,"blank":34},"file:///d%3A/desktop/NSCSCC2022/src/instBuffer.v":{"language":"Verilog","code":83,"comment":2,"blank":22},"file:///d%3A/desktop/NSCSCC2022/src/if_stage.v":{"language":"Verilog","code":60,"comment":0,"blank":7},"file:///d%3A/desktop/NSCSCC2022/src/ifid_reg.v":{"language":"Verilog","code":44,"comment":5,"blank":5},"file:///d%3A/desktop/NSCSCC2022/src/HILOFward.v":{"language":"Verilog","code":46,"comment":9,"blank":4},"file:///d%3A/desktop/NSCSCC2022/src/idexe_reg.v":{"language":"Verilog","code":142,"comment":0,"blank":19},"file:///d%3A/desktop/NSCSCC2022/src/id_stage.v":{"language":"Verilog","code":298,"comment":16,"blank":57},"file:///d%3A/desktop/NSCSCC2022/src/exe_stage.v":{"language":"Verilog","code":186,"comment":3,"blank":25},"file:///d%3A/desktop/NSCSCC2022/src/HILO.v":{"language":"Verilog","code":24,"comment":6,"blank":4},"file:///d%3A/desktop/NSCSCC2022/src/exceptionControl.v":{"language":"Verilog","code":17,"comment":1,"blank":2},"file:///d%3A/desktop/NSCSCC2022/src/exemem_reg.v":{"language":"Verilog","code":116,"comment":0,"blank":15},"file:///d%3A/desktop/NSCSCC2022/src/divider.v":{"language":"Verilog","code":124,"comment":19,"blank":14},"file:///d%3A/desktop/NSCSCC2022/src/DCU_step2.v":{"language":"Verilog","code":154,"comment":22,"blank":22},"file:///d%3A/desktop/NSCSCC2022/src/defines.v":{"language":"Verilog","code":149,"comment":22,"blank":41},"file:///d%3A/desktop/NSCSCC2022/src/CP0FwardMem.v":{"language":"Verilog","code":28,"comment":3,"blank":3},"file:///d%3A/desktop/NSCSCC2022/src/DCU_step1.v":{"language":"Verilog","code":128,"comment":2,"blank":26},"file:///d%3A/desktop/NSCSCC2022/src/CP0Fward.v":{"language":"Verilog","code":27,"comment":0,"blank":6},"file:///d%3A/desktop/NSCSCC2022/src/DCU.v":{"language":"Verilog","code":274,"comment":7,"blank":36},"file:///d%3A/desktop/NSCSCC2022/src/CP0.v":{"language":"Verilog","code":136,"comment":0,"blank":17},"file:///d%3A/desktop/NSCSCC2022/src/ALU.v":{"language":"Verilog","code":134,"comment":20,"blank":12}}