{
    "DESIGN_NAME": "controller",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": null,
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": false,

    "SYNTH_ELABORATE_ONLY": true,
    "SYNTH_READ_BLACKBOX_LIB": true,

    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_SIZING": "relative",
    "FP_CORE_UTIL": 40,

    "PL_TARGET_DENSITY": 0.45,

    "ROUTING_CORES": 6
}
