// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/26/2024 19:36:16"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module XM23 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk_in,
	reset,
	led);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk_in;
input 	reset;
output 	led;

// Design Ports Information
// led	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_in	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("XM23_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_in~input_o ;
wire \clk_in~inputclkctrl_outclk ;
wire \led~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \Add0~0_combout ;
wire \counter~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Equal0~6_combout ;
wire \Equal0~8_combout ;
wire \Equal0~7_combout ;
wire \Equal0~9_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Equal0~5_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Equal0~2_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \Equal0~10_combout ;
wire \led~reg0_q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~17_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ;
wire \clk~0_combout ;
wire \clk~q ;
wire \clk~clkctrl_outclk ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ;
wire \controller|Add0~0_combout ;
wire \controller|Add0~47_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~12_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout ;
wire \decode|Equal9~0_combout ;
wire \decode|Equal13~0_combout ;
wire \decode|async_dep~39_combout ;
wire \decode|async_dep~40_combout ;
wire \decode|async_dep~19_combout ;
wire \decode|Equal31~2_combout ;
wire \decode|Equal33~0_combout ;
wire \decode|Equal32~2_combout ;
wire \decode|Equal23~2_combout ;
wire \decode|async_dep~36_combout ;
wire \decode|Equal23~3_combout ;
wire \decode|Equal26~0_combout ;
wire \decode|Equal3~0_combout ;
wire \decode|Equal22~0_combout ;
wire \decode|Equal22~1_combout ;
wire \decode|Equal22~2_combout ;
wire \decode|Equal22~3_combout ;
wire \decode|Equal23~0_combout ;
wire \decode|Equal23~1_combout ;
wire \decode|async_dep~16_combout ;
wire \decode|async_dep~17_combout ;
wire \decode|Decoder1~6_combout ;
wire \decode|async_set~7_combout ;
wire \decode|async_dep~32_combout ;
wire \decode|async_dep~33_combout ;
wire \decode|Equal20~0_combout ;
wire \decode|async_set[1]~10_combout ;
wire \decode|async_set[0]~16_combout ;
wire \decode|async_set[0]~15_combout ;
wire \decode|async_set[1]~9_combout ;
wire \decode|async_set[0]~14_combout ;
wire \controller|stage_3_dep~12_combout ;
wire \decode|async_set[1]~4_combout ;
wire \decode|Decoder0~5_combout ;
wire \decode|Decoder1~7_combout ;
wire \decode|Equal23~4_combout ;
wire \decode|Equal23~5_combout ;
wire \decode|async_set[1]~5_combout ;
wire \decode|Equal31~3_combout ;
wire \decode|async_set[1]~6_combout ;
wire \decode|async_dep~18_combout ;
wire \decode|async_dep~34_combout ;
wire \decode|async_dep~37_combout ;
wire \decode|async_dep~38_combout ;
wire \decode|async_dep~35_combout ;
wire \decode|async_set[1]~17_combout ;
wire \decode|Equal14~0_combout ;
wire \decode|async_set[1]~8_combout ;
wire \decode|async_set[3]~12_combout ;
wire \decode|async_set[3]~13_combout ;
wire \decode|async_set[3]~11_combout ;
wire \controller|stage_3_dep~13_combout ;
wire \controller|stage_3_dep~14_combout ;
wire \decode|Decoder0~4_combout ;
wire \decode|Decoder1~5_combout ;
wire \decode|async_dep~30_combout ;
wire \decode|async_dep~31_combout ;
wire \controller|stage_3_dep~10_combout ;
wire \controller|stage_3_dep~11_combout ;
wire \decode|Decoder0~3_combout ;
wire \decode|Decoder1~4_combout ;
wire \controller|stage_3_dep~8_combout ;
wire \controller|stage_3_dep~9_combout ;
wire \decode|async_dep~29_combout ;
wire \decode|async_dep~28_combout ;
wire \pcounter|WideOr0~1_combout ;
wire \decode|Decoder0~2_combout ;
wire \decode|Decoder1~2_combout ;
wire \decode|async_dep~25_combout ;
wire \decode|async_dep~24_combout ;
wire \controller|stage_3_dep~4_combout ;
wire \controller|stage_3_dep~5_combout ;
wire \decode|Decoder1~0_combout ;
wire \decode|Decoder0~0_combout ;
wire \decode|async_dep~21_combout ;
wire \decode|async_dep~20_combout ;
wire \controller|stage_3_dep~0_combout ;
wire \controller|stage_3_dep~1_combout ;
wire \decode|Decoder0~1_combout ;
wire \decode|Decoder1~1_combout ;
wire \decode|async_dep~23_combout ;
wire \controller|stage_3_dep~2_combout ;
wire \controller|stage_3_dep~3_combout ;
wire \decode|async_dep~22_combout ;
wire \decode|Decoder1~3_combout ;
wire \decode|async_dep~26_combout ;
wire \controller|stage_3_dep~6_combout ;
wire \controller|stage_3_dep~7_combout ;
wire \decode|async_dep~27_combout ;
wire \pcounter|WideOr0~0_combout ;
wire \pcounter|WideOr0~2_combout ;
wire \controller|Add0~1 ;
wire \controller|Add0~3 ;
wire \controller|Add0~5 ;
wire \controller|Add0~7 ;
wire \controller|Add0~9 ;
wire \controller|Add0~11 ;
wire \controller|Add0~13 ;
wire \controller|Add0~15 ;
wire \controller|Add0~17 ;
wire \controller|Add0~19 ;
wire \controller|Add0~21 ;
wire \controller|Add0~23 ;
wire \controller|Add0~25 ;
wire \controller|Add0~26_combout ;
wire \controller|Add0~31_combout ;
wire \controller|PC_next[1]~16 ;
wire \controller|PC_next[2]~18 ;
wire \controller|PC_next[3]~20 ;
wire \controller|PC_next[4]~22 ;
wire \controller|PC_next[5]~24 ;
wire \controller|PC_next[6]~26 ;
wire \controller|PC_next[7]~28 ;
wire \controller|PC_next[8]~30 ;
wire \controller|PC_next[9]~32 ;
wire \controller|PC_next[10]~34 ;
wire \controller|PC_next[11]~36 ;
wire \controller|PC_next[12]~38 ;
wire \controller|PC_next[13]~39_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~10_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout ;
wire \controller|Add0~24_combout ;
wire \controller|Add0~32_combout ;
wire \controller|PC_next[12]~37_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~14_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ;
wire \controller|Add0~22_combout ;
wire \controller|Add0~33_combout ;
wire \controller|PC_next[11]~35_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ;
wire \controller|Add0~20_combout ;
wire \controller|Add0~34_combout ;
wire \controller|PC_next[10]~33_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~24_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~25_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~16_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ;
wire \controller|Add0~18_combout ;
wire \controller|Add0~35_combout ;
wire \controller|PC_next[9]~31_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~14_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~15_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~6_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ;
wire \controller|Add0~16_combout ;
wire \controller|Add0~36_combout ;
wire \controller|PC_next[8]~29_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~12_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~13_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ;
wire \controller|Add0~14_combout ;
wire \controller|Add0~37_combout ;
wire \controller|PC_next[7]~27_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~24_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25_combout ;
wire \controller|Add0~12_combout ;
wire \controller|Add0~38_combout ;
wire \controller|PC_next[6]~25_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~18_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ;
wire \controller|Add0~10_combout ;
wire \controller|Add0~39_combout ;
wire \controller|PC_next[5]~23_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~28_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~29_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~22_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ;
wire \controller|Add0~8_combout ;
wire \controller|Add0~40_combout ;
wire \controller|PC_next[4]~21_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ;
wire \controller|Add0~6_combout ;
wire \controller|Add0~41_combout ;
wire \controller|PC_next[3]~19_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~28_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ;
wire \controller|Add0~4_combout ;
wire \controller|Add0~42_combout ;
wire \controller|PC_next[2]~17_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ;
wire \controller|Add0~27 ;
wire \controller|Add0~28_combout ;
wire \controller|Add0~30_combout ;
wire \controller|PC_next[13]~40 ;
wire \controller|PC_next[14]~41_combout ;
wire \pcounter|true_PC[14]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~30_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ;
wire \controller|Add0~2_combout ;
wire \controller|Add0~43_combout ;
wire \controller|PC_next[1]~15_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ;
wire \controller|Add0~29 ;
wire \controller|Add0~44_combout ;
wire \controller|Add0~46_combout ;
wire \controller|PC_next[14]~42 ;
wire \controller|PC_next[15]~43_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [14:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [15:0] \controller|PC_next ;
wire [4:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [6:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [1:0] \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [31:0] counter;
wire [3:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [15:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [4:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w ;
wire [15:0] \pcounter|true_PC ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w ;
wire [7:0] \controller|stage_3_dep ;
wire [7:0] \controller|stage_4_dep ;
wire [7:0] \controller|stage_3_or_4 ;
wire [1:0] \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [7:0] \controller|stall ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

// Location: LCCOMB_X47_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \led~output (
	.i(\led~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led),
	.obar());
// synopsys translate_off
defparam \led~output .bus_hold = "false";
defparam \led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk_in~input (
	.i(clk_in),
	.ibar(gnd),
	.o(\clk_in~input_o ));
// synopsys translate_off
defparam \clk_in~input .bus_hold = "false";
defparam \clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_in~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_in~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_in~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_in~inputclkctrl .clock_type = "global clock";
defparam \clk_in~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N0
cycloneive_lcell_comb \led~0 (
// Equation(s):
// \led~0_combout  = !\led~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\led~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led~0_combout ),
	.cout());
// synopsys translate_off
defparam \led~0 .lut_mask = 16'h0F0F;
defparam \led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = counter[0] $ (VCC)
// \Add0~1  = CARRY(counter[0])

	.dataa(counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N16
cycloneive_lcell_comb \counter~0 (
// Equation(s):
// \counter~0_combout  = (!\Equal0~10_combout  & \Add0~0_combout )

	.dataa(\Equal0~10_combout ),
	.datab(gnd),
	.datac(\Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter~0 .lut_mask = 16'h5050;
defparam \counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y65_N17
dffeas \counter[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\counter~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (counter[1] & (!\Add0~1 )) # (!counter[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!counter[1]))

	.dataa(gnd),
	.datab(counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N3
dffeas \counter[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (counter[2] & (\Add0~3  $ (GND))) # (!counter[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((counter[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N5
dffeas \counter[2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (counter[3] & (!\Add0~5 )) # (!counter[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!counter[3]))

	.dataa(counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N7
dffeas \counter[3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (counter[4] & (\Add0~7  $ (GND))) # (!counter[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((counter[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N9
dffeas \counter[4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (counter[5] & (!\Add0~9 )) # (!counter[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!counter[5]))

	.dataa(counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N11
dffeas \counter[5] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (counter[6] & (\Add0~11  $ (GND))) # (!counter[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((counter[6] & !\Add0~11 ))

	.dataa(counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N13
dffeas \counter[6] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (counter[7] & (!\Add0~13 )) # (!counter[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!counter[7]))

	.dataa(gnd),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N15
dffeas \counter[7] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (counter[8] & (\Add0~15  $ (GND))) # (!counter[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((counter[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N17
dffeas \counter[8] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (counter[9] & (!\Add0~17 )) # (!counter[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!counter[9]))

	.dataa(gnd),
	.datab(counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N19
dffeas \counter[9] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (counter[10] & (\Add0~19  $ (GND))) # (!counter[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((counter[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N21
dffeas \counter[10] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (counter[11] & (!\Add0~21 )) # (!counter[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!counter[11]))

	.dataa(counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N23
dffeas \counter[11] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N12
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!counter[11] & (!counter[9] & (!counter[10] & !counter[8])))

	.dataa(counter[11]),
	.datab(counter[9]),
	.datac(counter[10]),
	.datad(counter[8]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N10
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!counter[2] & (!counter[0] & (!counter[3] & !counter[1])))

	.dataa(counter[2]),
	.datab(counter[0]),
	.datac(counter[3]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0001;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N14
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!counter[6] & (!counter[7] & (!counter[5] & !counter[4])))

	.dataa(counter[6]),
	.datab(counter[7]),
	.datac(counter[5]),
	.datad(counter[4]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0001;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N4
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~8_combout  & \Equal0~7_combout )

	.dataa(\Equal0~8_combout ),
	.datab(gnd),
	.datac(\Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'hA0A0;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (counter[12] & (\Add0~23  $ (GND))) # (!counter[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((counter[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N25
dffeas \counter[12] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (counter[13] & (!\Add0~25 )) # (!counter[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!counter[13]))

	.dataa(counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N27
dffeas \counter[13] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (counter[14] & (\Add0~27  $ (GND))) # (!counter[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((counter[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N29
dffeas \counter[14] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (counter[15] & (!\Add0~29 )) # (!counter[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!counter[15]))

	.dataa(counter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y65_N31
dffeas \counter[15] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N26
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!counter[12] & (!counter[13] & (!counter[15] & !counter[14])))

	.dataa(counter[12]),
	.datab(counter[13]),
	.datac(counter[15]),
	.datad(counter[14]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (counter[16] & (\Add0~31  $ (GND))) # (!counter[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((counter[16] & !\Add0~31 ))

	.dataa(gnd),
	.datab(counter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N1
dffeas \counter[16] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (counter[17] & (!\Add0~33 )) # (!counter[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!counter[17]))

	.dataa(gnd),
	.datab(counter[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N3
dffeas \counter[17] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (counter[18] & (\Add0~35  $ (GND))) # (!counter[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((counter[18] & !\Add0~35 ))

	.dataa(gnd),
	.datab(counter[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N5
dffeas \counter[18] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (counter[19] & (!\Add0~37 )) # (!counter[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!counter[19]))

	.dataa(counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N7
dffeas \counter[19] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (counter[20] & (\Add0~39  $ (GND))) # (!counter[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((counter[20] & !\Add0~39 ))

	.dataa(gnd),
	.datab(counter[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N9
dffeas \counter[20] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (counter[21] & (!\Add0~41 )) # (!counter[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!counter[21]))

	.dataa(counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N11
dffeas \counter[21] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[21] .is_wysiwyg = "true";
defparam \counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (counter[22] & (\Add0~43  $ (GND))) # (!counter[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((counter[22] & !\Add0~43 ))

	.dataa(counter[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N13
dffeas \counter[22] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[22] .is_wysiwyg = "true";
defparam \counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (counter[23] & (!\Add0~45 )) # (!counter[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!counter[23]))

	.dataa(gnd),
	.datab(counter[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N15
dffeas \counter[23] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[23] .is_wysiwyg = "true";
defparam \counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N12
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!counter[21] & (!counter[22] & (!counter[20] & !counter[23])))

	.dataa(counter[21]),
	.datab(counter[22]),
	.datac(counter[20]),
	.datad(counter[23]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (counter[24] & (\Add0~47  $ (GND))) # (!counter[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((counter[24] & !\Add0~47 ))

	.dataa(gnd),
	.datab(counter[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N17
dffeas \counter[24] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[24] .is_wysiwyg = "true";
defparam \counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (counter[25] & (!\Add0~49 )) # (!counter[25] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!counter[25]))

	.dataa(gnd),
	.datab(counter[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N19
dffeas \counter[25] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[25] .is_wysiwyg = "true";
defparam \counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (counter[26] & (\Add0~51  $ (GND))) # (!counter[26] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((counter[26] & !\Add0~51 ))

	.dataa(gnd),
	.datab(counter[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hC30C;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N21
dffeas \counter[26] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[26] .is_wysiwyg = "true";
defparam \counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (counter[27] & (!\Add0~53 )) # (!counter[27] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!counter[27]))

	.dataa(counter[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N23
dffeas \counter[27] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[27] .is_wysiwyg = "true";
defparam \counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (counter[28] & (\Add0~55  $ (GND))) # (!counter[28] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((counter[28] & !\Add0~55 ))

	.dataa(gnd),
	.datab(counter[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hC30C;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N25
dffeas \counter[28] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[28] .is_wysiwyg = "true";
defparam \counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (counter[29] & (!\Add0~57 )) # (!counter[29] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!counter[29]))

	.dataa(counter[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N27
dffeas \counter[29] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[29]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[29] .is_wysiwyg = "true";
defparam \counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (counter[30] & (\Add0~59  $ (GND))) # (!counter[30] & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((counter[30] & !\Add0~59 ))

	.dataa(gnd),
	.datab(counter[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N29
dffeas \counter[30] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[30]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[30] .is_wysiwyg = "true";
defparam \counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = counter[31] $ (\Add0~61 )

	.dataa(counter[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h5A5A;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y64_N31
dffeas \counter[31] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~62_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[31]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[31] .is_wysiwyg = "true";
defparam \counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N24
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!counter[29] & (!counter[30] & (!counter[31] & !counter[28])))

	.dataa(counter[29]),
	.datab(counter[30]),
	.datac(counter[31]),
	.datad(counter[28]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N6
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!counter[18] & (!counter[19] & (!counter[16] & !counter[17])))

	.dataa(counter[18]),
	.datab(counter[19]),
	.datac(counter[16]),
	.datad(counter[17]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N10
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!counter[27] & (!counter[25] & (!counter[26] & !counter[24])))

	.dataa(counter[27]),
	.datab(counter[25]),
	.datac(counter[26]),
	.datad(counter[24]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N0
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~0_combout  & (\Equal0~3_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N22
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~6_combout  & (\Equal0~9_combout  & (\Equal0~5_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~6_combout ),
	.datab(\Equal0~9_combout ),
	.datac(\Equal0~5_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y65_N1
dffeas \led~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\led~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led~reg0 .is_wysiwyg = "true";
defparam \led~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .lut_mask = 16'h33CC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFEFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hEE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAA88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hB0A4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h00C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h004C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hDC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hAA30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N13
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hB380;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hEFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hD8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h2000;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h3300;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~17 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~17 .lut_mask = 16'hECCC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hA080;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h2A30;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hF333;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .lut_mask = 16'h0333;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hD5C0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N23
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hF444;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hF444;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N27
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hD5C0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~17_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18 .lut_mask = 16'hCCEC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N7
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .lut_mask = 16'hA50A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .lut_mask = 16'hA50A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .lut_mask = 16'hA50A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .lut_mask = 16'hA50A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .lut_mask = 16'hA5A5;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y42_N31
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N27
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N23
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N21
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N19
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N15
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N13
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N9
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N7
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hB080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFAA;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h00F0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N3
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N27
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hD8D8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N13
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0002;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N25
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout  = (\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 .lut_mask = 16'hCC00;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N16
cycloneive_lcell_comb \clk~0 (
// Equation(s):
// \clk~0_combout  = !\clk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk~0 .lut_mask = 16'h0F0F;
defparam \clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y65_N17
dffeas clk(
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clk~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk.is_wysiwyg = "true";
defparam clk.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pcounter|true_PC [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout  = (\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 .lut_mask = 16'h00CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout  = (!\pcounter|true_PC [15] & \pcounter|true_PC [14])

	.dataa(gnd),
	.datab(\pcounter|true_PC [15]),
	.datac(gnd),
	.datad(\pcounter|true_PC [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0 .lut_mask = 16'h3300;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout  = (!\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 .lut_mask = 16'h3300;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2] = (\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5])))

	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout  = (\pcounter|true_PC [15] & !\pcounter|true_PC [14])

	.dataa(gnd),
	.datab(\pcounter|true_PC [15]),
	.datac(gnd),
	.datad(\pcounter|true_PC [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1 .lut_mask = 16'h00CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout  = (!\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 .lut_mask = 16'h000F;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2] = (!\pcounter|true_PC [15] & !\pcounter|true_PC [14])

	.dataa(gnd),
	.datab(\pcounter|true_PC [15]),
	.datac(gnd),
	.datad(\pcounter|true_PC [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] .lut_mask = 16'h0033;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26 .lut_mask = 16'hCEC2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27 .lut_mask = 16'hF588;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \controller|Add0~0 (
// Equation(s):
// \controller|Add0~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout  & (\pcounter|true_PC [0] $ (VCC))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout  & 
// (\pcounter|true_PC [0] & VCC))
// \controller|Add0~1  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout  & \pcounter|true_PC [0]))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.datab(\pcounter|true_PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Add0~0_combout ),
	.cout(\controller|Add0~1 ));
// synopsys translate_off
defparam \controller|Add0~0 .lut_mask = 16'h6688;
defparam \controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \controller|Add0~47 (
// Equation(s):
// \controller|Add0~47_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (\pcounter|true_PC [0])) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\pcounter|true_PC [0])) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\controller|Add0~0_combout )))))

	.dataa(\pcounter|true_PC [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\controller|Add0~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~47 .lut_mask = 16'hAAB8;
defparam \controller|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \controller|PC_next[0] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[0] .is_wysiwyg = "true";
defparam \controller|PC_next[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hF8F0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout  = \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N19
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20 .lut_mask = 16'hD9C8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21 .lut_mask = 16'hDAD0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10 .lut_mask = 16'hF4A4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11 .lut_mask = 16'hF858;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFC30;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .lut_mask = 16'hFFF0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8 .lut_mask = 16'hBA98;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9 .lut_mask = 16'hCFA0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFA50;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N9
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hD8D8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N15
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~12 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~12_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~12 .lut_mask = 16'hE3E0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~12_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~12_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~12_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~12_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13 .lut_mask = 16'hBBC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \decode|Equal9~0 (
// Equation(s):
// \decode|Equal9~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\decode|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal9~0 .lut_mask = 16'h0002;
defparam \decode|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \decode|Equal13~0 (
// Equation(s):
// \decode|Equal13~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout  & (\decode|Equal9~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ),
	.datab(\decode|Equal9~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ),
	.cin(gnd),
	.combout(\decode|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal13~0 .lut_mask = 16'h0008;
defparam \decode|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \decode|async_dep~39 (
// Equation(s):
// \decode|async_dep~39_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~39_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~39 .lut_mask = 16'hDDE8;
defparam \decode|async_dep~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \decode|async_dep~40 (
// Equation(s):
// \decode|async_dep~40_combout  = (\decode|async_dep~39_combout  & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout )) # 
// (!\decode|Equal9~0_combout ))) # (!\decode|async_dep~39_combout  & (!\decode|Equal9~0_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ))))

	.dataa(\decode|async_dep~39_combout ),
	.datab(\decode|Equal9~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~40_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~40 .lut_mask = 16'hB2BB;
defparam \decode|async_dep~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \decode|async_dep~19 (
// Equation(s):
// \decode|async_dep~19_combout  = ((\decode|Equal13~0_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout )) # (!\decode|async_dep~40_combout )

	.dataa(\decode|Equal13~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datac(gnd),
	.datad(\decode|async_dep~40_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~19 .lut_mask = 16'h88FF;
defparam \decode|async_dep~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \decode|Equal31~2 (
// Equation(s):
// \decode|Equal31~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout ),
	.cin(gnd),
	.combout(\decode|Equal31~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal31~2 .lut_mask = 16'h0200;
defparam \decode|Equal31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \decode|Equal33~0 (
// Equation(s):
// \decode|Equal33~0_combout  = (\decode|Equal31~2_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ))

	.dataa(gnd),
	.datab(\decode|Equal31~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ),
	.cin(gnd),
	.combout(\decode|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal33~0 .lut_mask = 16'hC000;
defparam \decode|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \decode|Equal32~2 (
// Equation(s):
// \decode|Equal32~2_combout  = (\decode|Equal31~2_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ))

	.dataa(gnd),
	.datab(\decode|Equal31~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ),
	.cin(gnd),
	.combout(\decode|Equal32~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal32~2 .lut_mask = 16'h00C0;
defparam \decode|Equal32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \decode|Equal23~2 (
// Equation(s):
// \decode|Equal23~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout  & (\decode|Equal9~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ),
	.datab(\decode|Equal9~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~2 .lut_mask = 16'h0080;
defparam \decode|Equal23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \decode|async_dep~36 (
// Equation(s):
// \decode|async_dep~36_combout  = (!\decode|Equal33~0_combout  & (!\decode|Equal32~2_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ) # (!\decode|Equal23~2_combout ))))

	.dataa(\decode|Equal33~0_combout ),
	.datab(\decode|Equal32~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datad(\decode|Equal23~2_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~36_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~36 .lut_mask = 16'h1011;
defparam \decode|async_dep~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \decode|Equal23~3 (
// Equation(s):
// \decode|Equal23~3_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout  & \decode|Equal23~2_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ),
	.datad(\decode|Equal23~2_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~3 .lut_mask = 16'h0400;
defparam \decode|Equal23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \decode|Equal26~0 (
// Equation(s):
// \decode|Equal26~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal26~0 .lut_mask = 16'h0202;
defparam \decode|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \decode|Equal3~0 (
// Equation(s):
// \decode|Equal3~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout )

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ),
	.cin(gnd),
	.combout(\decode|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal3~0 .lut_mask = 16'h00CC;
defparam \decode|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \decode|Equal22~0 (
// Equation(s):
// \decode|Equal22~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~0 .lut_mask = 16'h0001;
defparam \decode|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \decode|Equal22~1 (
// Equation(s):
// \decode|Equal22~1_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout )

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Equal22~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~1 .lut_mask = 16'h5050;
defparam \decode|Equal22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \decode|Equal22~2 (
// Equation(s):
// \decode|Equal22~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~2 .lut_mask = 16'h0200;
defparam \decode|Equal22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \decode|Equal22~3 (
// Equation(s):
// \decode|Equal22~3_combout  = (\decode|Equal3~0_combout  & (\decode|Equal22~0_combout  & (\decode|Equal22~1_combout  & \decode|Equal22~2_combout )))

	.dataa(\decode|Equal3~0_combout ),
	.datab(\decode|Equal22~0_combout ),
	.datac(\decode|Equal22~1_combout ),
	.datad(\decode|Equal22~2_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~3 .lut_mask = 16'h8000;
defparam \decode|Equal22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \decode|Equal23~0 (
// Equation(s):
// \decode|Equal23~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~0 .lut_mask = 16'h00F0;
defparam \decode|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \decode|Equal23~1 (
// Equation(s):
// \decode|Equal23~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout  & (\decode|Equal9~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout  & 
// \decode|Equal23~0_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datab(\decode|Equal9~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ),
	.datad(\decode|Equal23~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~1 .lut_mask = 16'h8000;
defparam \decode|Equal23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \decode|async_dep~16 (
// Equation(s):
// \decode|async_dep~16_combout  = (!\decode|Equal22~3_combout  & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ) # (!\decode|Equal23~1_combout )) # (!\decode|Equal26~0_combout )))

	.dataa(\decode|Equal26~0_combout ),
	.datab(\decode|Equal22~3_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ),
	.datad(\decode|Equal23~1_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~16 .lut_mask = 16'h3133;
defparam \decode|async_dep~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \decode|async_dep~17 (
// Equation(s):
// \decode|async_dep~17_combout  = (\decode|async_dep~16_combout  & (((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout )) # 
// (!\decode|Equal23~3_combout )))

	.dataa(\decode|Equal23~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.datad(\decode|async_dep~16_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~17 .lut_mask = 16'h5700;
defparam \decode|async_dep~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \decode|Decoder1~6 (
// Equation(s):
// \decode|Decoder1~6_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~6 .lut_mask = 16'h0003;
defparam \decode|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \decode|async_set~7 (
// Equation(s):
// \decode|async_set~7_combout  = (\decode|Decoder1~6_combout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.datad(\decode|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\decode|async_set~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set~7 .lut_mask = 16'hFF01;
defparam \decode|async_set~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \decode|async_dep~32 (
// Equation(s):
// \decode|async_dep~32_combout  = ((\decode|async_set~7_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ) # (!\decode|async_dep~36_combout )))) # (!\decode|async_dep~17_combout )

	.dataa(\decode|async_dep~36_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datac(\decode|async_dep~17_combout ),
	.datad(\decode|async_set~7_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~32_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~32 .lut_mask = 16'hDF0F;
defparam \decode|async_dep~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \decode|async_dep~33 (
// Equation(s):
// \decode|async_dep~33_combout  = (\decode|async_dep~19_combout  & (((\decode|Equal22~0_combout ) # (\decode|Decoder1~6_combout )))) # (!\decode|async_dep~19_combout  & (\decode|async_dep~32_combout ))

	.dataa(\decode|async_dep~19_combout ),
	.datab(\decode|async_dep~32_combout ),
	.datac(\decode|Equal22~0_combout ),
	.datad(\decode|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~33_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~33 .lut_mask = 16'hEEE4;
defparam \decode|async_dep~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \decode|Equal20~0 (
// Equation(s):
// \decode|Equal20~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout  & \decode|Equal23~2_combout )

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datac(gnd),
	.datad(\decode|Equal23~2_combout ),
	.cin(gnd),
	.combout(\decode|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal20~0 .lut_mask = 16'h3300;
defparam \decode|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \decode|async_set[1]~10 (
// Equation(s):
// \decode|async_set[1]~10_combout  = (\decode|async_dep~17_combout  & (\decode|async_dep~40_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ) # (!\decode|Equal20~0_combout ))))

	.dataa(\decode|async_dep~17_combout ),
	.datab(\decode|Equal20~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ),
	.datad(\decode|async_dep~40_combout ),
	.cin(gnd),
	.combout(\decode|async_set[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~10 .lut_mask = 16'hA200;
defparam \decode|async_set[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \decode|async_set[0]~16 (
// Equation(s):
// \decode|async_set[0]~16_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout )

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\decode|async_set[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[0]~16 .lut_mask = 16'hF5FF;
defparam \decode|async_set[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \decode|async_set[0]~15 (
// Equation(s):
// \decode|async_set[0]~15_combout  = ((!\decode|async_set[1]~10_combout  & \decode|Decoder1~6_combout )) # (!\decode|async_set[0]~16_combout )

	.dataa(\decode|async_set[1]~10_combout ),
	.datab(\decode|async_set[0]~16_combout ),
	.datac(gnd),
	.datad(\decode|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\decode|async_set[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[0]~15 .lut_mask = 16'h7733;
defparam \decode|async_set[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \decode|async_set[1]~9 (
// Equation(s):
// \decode|async_set[1]~9_combout  = (!\decode|Equal32~2_combout  & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout )) # 
// (!\decode|Equal23~2_combout )))

	.dataa(\decode|Equal23~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datad(\decode|Equal32~2_combout ),
	.cin(gnd),
	.combout(\decode|async_set[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~9 .lut_mask = 16'h00F7;
defparam \decode|async_set[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \decode|async_set[0]~14 (
// Equation(s):
// \decode|async_set[0]~14_combout  = (\decode|async_set~7_combout  & (((\decode|async_set[1]~10_combout  & \decode|Equal22~1_combout )) # (!\decode|async_set[1]~9_combout )))

	.dataa(\decode|async_set[1]~10_combout ),
	.datab(\decode|async_set[1]~9_combout ),
	.datac(\decode|Equal22~1_combout ),
	.datad(\decode|async_set~7_combout ),
	.cin(gnd),
	.combout(\decode|async_set[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[0]~14 .lut_mask = 16'hB300;
defparam \decode|async_set[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \controller|stage_3_dep~12 (
// Equation(s):
// \controller|stage_3_dep~12_combout  = (!\controller|stall [0] & ((\decode|async_set[0]~15_combout ) # (\decode|async_set[0]~14_combout )))

	.dataa(gnd),
	.datab(\decode|async_set[0]~15_combout ),
	.datac(\decode|async_set[0]~14_combout ),
	.datad(\controller|stall [0]),
	.cin(gnd),
	.combout(\controller|stage_3_dep~12_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~12 .lut_mask = 16'h00FC;
defparam \controller|stage_3_dep~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N29
dffeas \controller|stage_3_dep[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[0] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N7
dffeas \controller|stage_4_dep[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[0] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \decode|async_set[1]~4 (
// Equation(s):
// \decode|async_set[1]~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ) # (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout )

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|async_set[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~4 .lut_mask = 16'hFAFA;
defparam \decode|async_set[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \controller|stall[0] (
// Equation(s):
// \controller|stall [0] = (\decode|async_dep~33_combout  & (\decode|async_set[1]~4_combout  & ((\controller|stage_3_dep [0]) # (\controller|stage_4_dep [0]))))

	.dataa(\decode|async_dep~33_combout ),
	.datab(\controller|stage_3_dep [0]),
	.datac(\controller|stage_4_dep [0]),
	.datad(\decode|async_set[1]~4_combout ),
	.cin(gnd),
	.combout(\controller|stall [0]),
	.cout());
// synopsys translate_off
defparam \controller|stall[0] .lut_mask = 16'hA800;
defparam \controller|stall[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \decode|Decoder0~5 (
// Equation(s):
// \decode|Decoder0~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~5 .lut_mask = 16'h8080;
defparam \decode|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \decode|Decoder1~7 (
// Equation(s):
// \decode|Decoder1~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~7 .lut_mask = 16'hC000;
defparam \decode|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \decode|Equal23~4 (
// Equation(s):
// \decode|Equal23~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~4 .lut_mask = 16'h000A;
defparam \decode|Equal23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \decode|Equal23~5 (
// Equation(s):
// \decode|Equal23~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout  & (\decode|Equal23~4_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout  & 
// \decode|Equal9~0_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ),
	.datab(\decode|Equal23~4_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datad(\decode|Equal9~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~5 .lut_mask = 16'h8000;
defparam \decode|Equal23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \decode|async_set[1]~5 (
// Equation(s):
// \decode|async_set[1]~5_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25_combout  & (\decode|Equal23~1_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25_combout ),
	.datab(\decode|Equal23~1_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|async_set[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~5 .lut_mask = 16'h4040;
defparam \decode|async_set[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \decode|Equal31~3 (
// Equation(s):
// \decode|Equal31~3_combout  = (\decode|Equal31~2_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ))

	.dataa(gnd),
	.datab(\decode|Equal31~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ),
	.cin(gnd),
	.combout(\decode|Equal31~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal31~3 .lut_mask = 16'h000C;
defparam \decode|Equal31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \decode|async_set[1]~6 (
// Equation(s):
// \decode|async_set[1]~6_combout  = (!\decode|Equal31~3_combout  & (((!\decode|Equal23~5_combout  & !\decode|async_set[1]~5_combout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout )))

	.dataa(\decode|Equal23~5_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ),
	.datac(\decode|async_set[1]~5_combout ),
	.datad(\decode|Equal31~3_combout ),
	.cin(gnd),
	.combout(\decode|async_set[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~6 .lut_mask = 16'h0037;
defparam \decode|async_set[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \decode|async_dep~18 (
// Equation(s):
// \decode|async_dep~18_combout  = ((\decode|async_set[1]~6_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & \decode|async_dep~17_combout ))) # (!\decode|async_dep~36_combout )

	.dataa(\decode|async_set[1]~6_combout ),
	.datab(\decode|async_dep~36_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datad(\decode|async_dep~17_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~18 .lut_mask = 16'hB333;
defparam \decode|async_dep~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \decode|async_dep~34 (
// Equation(s):
// \decode|async_dep~34_combout  = (\decode|async_dep~18_combout  & ((\decode|Decoder1~7_combout ) # ((\decode|Decoder0~5_combout  & !\decode|async_dep~19_combout ))))

	.dataa(\decode|Decoder0~5_combout ),
	.datab(\decode|Decoder1~7_combout ),
	.datac(\decode|async_dep~18_combout ),
	.datad(\decode|async_dep~19_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~34_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~34 .lut_mask = 16'hC0E0;
defparam \decode|async_dep~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \decode|async_dep~37 (
// Equation(s):
// \decode|async_dep~37_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout  & (((\decode|Equal13~0_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout )) # 
// (!\decode|async_dep~40_combout )))

	.dataa(\decode|Equal13~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ),
	.datad(\decode|async_dep~40_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~37_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~37 .lut_mask = 16'h080F;
defparam \decode|async_dep~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \decode|async_dep~38 (
// Equation(s):
// \decode|async_dep~38_combout  = (((\decode|Equal13~0_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout )) # (!\decode|async_dep~40_combout )) # (!\decode|async_dep~17_combout )

	.dataa(\decode|Equal13~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datac(\decode|async_dep~17_combout ),
	.datad(\decode|async_dep~40_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~38_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~38 .lut_mask = 16'h8FFF;
defparam \decode|async_dep~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \decode|async_dep~35 (
// Equation(s):
// \decode|async_dep~35_combout  = (\decode|async_dep~37_combout  & ((\decode|Decoder0~5_combout ) # ((\decode|Decoder1~7_combout  & \decode|async_dep~38_combout )))) # (!\decode|async_dep~37_combout  & (\decode|Decoder1~7_combout  & 
// ((\decode|async_dep~38_combout ))))

	.dataa(\decode|async_dep~37_combout ),
	.datab(\decode|Decoder1~7_combout ),
	.datac(\decode|Decoder0~5_combout ),
	.datad(\decode|async_dep~38_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~35_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~35 .lut_mask = 16'hECA0;
defparam \decode|async_dep~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \decode|async_set[1]~17 (
// Equation(s):
// \decode|async_set[1]~17_combout  = (\decode|async_set[1]~9_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datab(\decode|async_set[1]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\decode|async_set[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~17 .lut_mask = 16'h8CCC;
defparam \decode|async_set[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \decode|Equal14~0 (
// Equation(s):
// \decode|Equal14~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout  & \decode|Equal13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datad(\decode|Equal13~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal14~0 .lut_mask = 16'hF000;
defparam \decode|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \decode|async_set[1]~8 (
// Equation(s):
// \decode|async_set[1]~8_combout  = (\decode|async_set[1]~6_combout  & (!\decode|Equal14~0_combout  & (!\decode|Equal33~0_combout  & \decode|async_set[1]~4_combout )))

	.dataa(\decode|async_set[1]~6_combout ),
	.datab(\decode|Equal14~0_combout ),
	.datac(\decode|Equal33~0_combout ),
	.datad(\decode|async_set[1]~4_combout ),
	.cin(gnd),
	.combout(\decode|async_set[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~8 .lut_mask = 16'h0200;
defparam \decode|async_set[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \decode|async_set[3]~12 (
// Equation(s):
// \decode|async_set[3]~12_combout  = (\decode|async_set[1]~10_combout  & (\decode|async_set[1]~17_combout  & (\decode|Equal22~1_combout  & \decode|async_set[1]~8_combout )))

	.dataa(\decode|async_set[1]~10_combout ),
	.datab(\decode|async_set[1]~17_combout ),
	.datac(\decode|Equal22~1_combout ),
	.datad(\decode|async_set[1]~8_combout ),
	.cin(gnd),
	.combout(\decode|async_set[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[3]~12 .lut_mask = 16'h8000;
defparam \decode|async_set[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \decode|async_set[3]~13 (
// Equation(s):
// \decode|async_set[3]~13_combout  = (\decode|async_set[3]~12_combout ) # (!\decode|async_set[1]~9_combout )

	.dataa(\decode|async_set[3]~12_combout ),
	.datab(gnd),
	.datac(\decode|async_set[1]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|async_set[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[3]~13 .lut_mask = 16'hAFAF;
defparam \decode|async_set[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \decode|async_set[3]~11 (
// Equation(s):
// \decode|async_set[3]~11_combout  = (\decode|async_set[1]~8_combout  & (((\decode|Equal22~1_combout ) # (!\decode|async_set[1]~17_combout )) # (!\decode|async_set[1]~10_combout )))

	.dataa(\decode|async_set[1]~10_combout ),
	.datab(\decode|async_set[1]~17_combout ),
	.datac(\decode|Equal22~1_combout ),
	.datad(\decode|async_set[1]~8_combout ),
	.cin(gnd),
	.combout(\decode|async_set[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[3]~11 .lut_mask = 16'hF700;
defparam \decode|async_set[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \controller|stage_3_dep~13 (
// Equation(s):
// \controller|stage_3_dep~13_combout  = (\decode|async_set[3]~11_combout  & ((\decode|Decoder1~7_combout ) # ((\decode|async_set[3]~13_combout  & \decode|Decoder0~5_combout ))))

	.dataa(\decode|async_set[3]~13_combout ),
	.datab(\decode|Decoder1~7_combout ),
	.datac(\decode|Decoder0~5_combout ),
	.datad(\decode|async_set[3]~11_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~13_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~13 .lut_mask = 16'hEC00;
defparam \controller|stage_3_dep~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \controller|stage_3_dep~14 (
// Equation(s):
// \controller|stage_3_dep~14_combout  = (!\controller|stall [7] & \controller|stage_3_dep~13_combout )

	.dataa(gnd),
	.datab(\controller|stall [7]),
	.datac(gnd),
	.datad(\controller|stage_3_dep~13_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~14_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~14 .lut_mask = 16'h3300;
defparam \controller|stage_3_dep~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N5
dffeas \controller|stage_3_dep[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[7] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N7
dffeas \controller|stage_4_dep[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[7] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \controller|stage_3_or_4[7] (
// Equation(s):
// \controller|stage_3_or_4 [7] = (\controller|stage_3_dep [7]) # (\controller|stage_4_dep [7])

	.dataa(gnd),
	.datab(\controller|stage_3_dep [7]),
	.datac(\controller|stage_4_dep [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|stage_3_or_4 [7]),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_or_4[7] .lut_mask = 16'hFCFC;
defparam \controller|stage_3_or_4[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \controller|stall[7] (
// Equation(s):
// \controller|stall [7] = (\decode|async_set[1]~4_combout  & (\controller|stage_3_or_4 [7] & ((\decode|async_dep~34_combout ) # (\decode|async_dep~35_combout ))))

	.dataa(\decode|async_dep~34_combout ),
	.datab(\decode|async_dep~35_combout ),
	.datac(\decode|async_set[1]~4_combout ),
	.datad(\controller|stage_3_or_4 [7]),
	.cin(gnd),
	.combout(\controller|stall [7]),
	.cout());
// synopsys translate_off
defparam \controller|stall[7] .lut_mask = 16'hE000;
defparam \controller|stall[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \decode|Decoder0~4 (
// Equation(s):
// \decode|Decoder0~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~4 .lut_mask = 16'h0808;
defparam \decode|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \decode|Decoder1~5 (
// Equation(s):
// \decode|Decoder1~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~5 .lut_mask = 16'h00C0;
defparam \decode|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \decode|async_dep~30 (
// Equation(s):
// \decode|async_dep~30_combout  = (\decode|async_dep~18_combout  & ((\decode|Decoder1~5_combout ) # ((!\decode|async_dep~19_combout  & \decode|Decoder0~4_combout ))))

	.dataa(\decode|async_dep~19_combout ),
	.datab(\decode|Decoder0~4_combout ),
	.datac(\decode|async_dep~18_combout ),
	.datad(\decode|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~30_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~30 .lut_mask = 16'hF040;
defparam \decode|async_dep~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \decode|async_dep~31 (
// Equation(s):
// \decode|async_dep~31_combout  = (\decode|Decoder1~5_combout  & ((\decode|async_dep~38_combout ) # ((\decode|Decoder0~4_combout  & \decode|async_dep~37_combout )))) # (!\decode|Decoder1~5_combout  & (\decode|Decoder0~4_combout  & 
// (\decode|async_dep~37_combout )))

	.dataa(\decode|Decoder1~5_combout ),
	.datab(\decode|Decoder0~4_combout ),
	.datac(\decode|async_dep~37_combout ),
	.datad(\decode|async_dep~38_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~31_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~31 .lut_mask = 16'hEAC0;
defparam \decode|async_dep~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \controller|stage_3_dep~10 (
// Equation(s):
// \controller|stage_3_dep~10_combout  = (\decode|async_set[3]~11_combout  & ((\decode|Decoder1~5_combout ) # ((\decode|async_set[3]~13_combout  & \decode|Decoder0~4_combout ))))

	.dataa(\decode|async_set[3]~13_combout ),
	.datab(\decode|Decoder0~4_combout ),
	.datac(\decode|Decoder1~5_combout ),
	.datad(\decode|async_set[3]~11_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~10_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~10 .lut_mask = 16'hF800;
defparam \controller|stage_3_dep~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \controller|stage_3_dep~11 (
// Equation(s):
// \controller|stage_3_dep~11_combout  = (!\controller|stall [6] & \controller|stage_3_dep~10_combout )

	.dataa(gnd),
	.datab(\controller|stall [6]),
	.datac(gnd),
	.datad(\controller|stage_3_dep~10_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~11_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~11 .lut_mask = 16'h3300;
defparam \controller|stage_3_dep~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N31
dffeas \controller|stage_3_dep[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[6] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \controller|stage_4_dep[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[6] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \controller|stage_3_or_4[6] (
// Equation(s):
// \controller|stage_3_or_4 [6] = (\controller|stage_3_dep [6]) # (\controller|stage_4_dep [6])

	.dataa(\controller|stage_3_dep [6]),
	.datab(gnd),
	.datac(\controller|stage_4_dep [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|stage_3_or_4 [6]),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_or_4[6] .lut_mask = 16'hFAFA;
defparam \controller|stage_3_or_4[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \controller|stall[6] (
// Equation(s):
// \controller|stall [6] = (\decode|async_set[1]~4_combout  & (\controller|stage_3_or_4 [6] & ((\decode|async_dep~30_combout ) # (\decode|async_dep~31_combout ))))

	.dataa(\decode|async_dep~30_combout ),
	.datab(\decode|async_dep~31_combout ),
	.datac(\decode|async_set[1]~4_combout ),
	.datad(\controller|stage_3_or_4 [6]),
	.cin(gnd),
	.combout(\controller|stall [6]),
	.cout());
// synopsys translate_off
defparam \controller|stall[6] .lut_mask = 16'hE000;
defparam \controller|stall[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \decode|Decoder0~3 (
// Equation(s):
// \decode|Decoder0~3_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~3 .lut_mask = 16'h5000;
defparam \decode|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \decode|Decoder1~4 (
// Equation(s):
// \decode|Decoder1~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~4 .lut_mask = 16'h0C00;
defparam \decode|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \controller|stage_3_dep~8 (
// Equation(s):
// \controller|stage_3_dep~8_combout  = (\decode|async_set[3]~11_combout  & ((\decode|Decoder1~4_combout ) # ((\decode|Decoder0~3_combout  & \decode|async_set[3]~13_combout ))))

	.dataa(\decode|Decoder0~3_combout ),
	.datab(\decode|Decoder1~4_combout ),
	.datac(\decode|async_set[3]~13_combout ),
	.datad(\decode|async_set[3]~11_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~8_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~8 .lut_mask = 16'hEC00;
defparam \controller|stage_3_dep~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \controller|stage_3_dep~9 (
// Equation(s):
// \controller|stage_3_dep~9_combout  = (!\controller|stall [5] & \controller|stage_3_dep~8_combout )

	.dataa(gnd),
	.datab(\controller|stall [5]),
	.datac(\controller|stage_3_dep~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|stage_3_dep~9_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~9 .lut_mask = 16'h3030;
defparam \controller|stage_3_dep~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \controller|stage_3_dep[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[5] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N11
dffeas \controller|stage_4_dep[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[5] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \controller|stage_3_or_4[5] (
// Equation(s):
// \controller|stage_3_or_4 [5] = (\controller|stage_3_dep [5]) # (\controller|stage_4_dep [5])

	.dataa(gnd),
	.datab(\controller|stage_3_dep [5]),
	.datac(\controller|stage_4_dep [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|stage_3_or_4 [5]),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_or_4[5] .lut_mask = 16'hFCFC;
defparam \controller|stage_3_or_4[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \decode|async_dep~29 (
// Equation(s):
// \decode|async_dep~29_combout  = (\decode|Decoder0~3_combout  & ((\decode|async_dep~37_combout ) # ((\decode|Decoder1~4_combout  & \decode|async_dep~38_combout )))) # (!\decode|Decoder0~3_combout  & (\decode|Decoder1~4_combout  & 
// ((\decode|async_dep~38_combout ))))

	.dataa(\decode|Decoder0~3_combout ),
	.datab(\decode|Decoder1~4_combout ),
	.datac(\decode|async_dep~37_combout ),
	.datad(\decode|async_dep~38_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~29_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~29 .lut_mask = 16'hECA0;
defparam \decode|async_dep~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \decode|async_dep~28 (
// Equation(s):
// \decode|async_dep~28_combout  = (\decode|async_dep~18_combout  & ((\decode|Decoder1~4_combout ) # ((\decode|Decoder0~3_combout  & !\decode|async_dep~19_combout ))))

	.dataa(\decode|Decoder0~3_combout ),
	.datab(\decode|Decoder1~4_combout ),
	.datac(\decode|async_dep~19_combout ),
	.datad(\decode|async_dep~18_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~28_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~28 .lut_mask = 16'hCE00;
defparam \decode|async_dep~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \controller|stall[5] (
// Equation(s):
// \controller|stall [5] = (\controller|stage_3_or_4 [5] & (\decode|async_set[1]~4_combout  & ((\decode|async_dep~29_combout ) # (\decode|async_dep~28_combout ))))

	.dataa(\controller|stage_3_or_4 [5]),
	.datab(\decode|async_dep~29_combout ),
	.datac(\decode|async_set[1]~4_combout ),
	.datad(\decode|async_dep~28_combout ),
	.cin(gnd),
	.combout(\controller|stall [5]),
	.cout());
// synopsys translate_off
defparam \controller|stall[5] .lut_mask = 16'hA080;
defparam \controller|stall[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \pcounter|WideOr0~1 (
// Equation(s):
// \pcounter|WideOr0~1_combout  = (\controller|stall [0]) # ((\controller|stall [7]) # ((\controller|stall [6]) # (\controller|stall [5])))

	.dataa(\controller|stall [0]),
	.datab(\controller|stall [7]),
	.datac(\controller|stall [6]),
	.datad(\controller|stall [5]),
	.cin(gnd),
	.combout(\pcounter|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \pcounter|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \decode|Decoder0~2 (
// Equation(s):
// \decode|Decoder0~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~2 .lut_mask = 16'h0088;
defparam \decode|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \decode|Decoder1~2 (
// Equation(s):
// \decode|Decoder1~2_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~2 .lut_mask = 16'h3000;
defparam \decode|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \decode|async_dep~25 (
// Equation(s):
// \decode|async_dep~25_combout  = (\decode|Decoder0~2_combout  & ((\decode|async_dep~37_combout ) # ((\decode|Decoder1~2_combout  & \decode|async_dep~38_combout )))) # (!\decode|Decoder0~2_combout  & (\decode|Decoder1~2_combout  & 
// ((\decode|async_dep~38_combout ))))

	.dataa(\decode|Decoder0~2_combout ),
	.datab(\decode|Decoder1~2_combout ),
	.datac(\decode|async_dep~37_combout ),
	.datad(\decode|async_dep~38_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~25_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~25 .lut_mask = 16'hECA0;
defparam \decode|async_dep~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \decode|async_dep~24 (
// Equation(s):
// \decode|async_dep~24_combout  = (\decode|async_dep~18_combout  & ((\decode|Decoder1~2_combout ) # ((!\decode|async_dep~19_combout  & \decode|Decoder0~2_combout ))))

	.dataa(\decode|async_dep~19_combout ),
	.datab(\decode|Decoder1~2_combout ),
	.datac(\decode|Decoder0~2_combout ),
	.datad(\decode|async_dep~18_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~24_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~24 .lut_mask = 16'hDC00;
defparam \decode|async_dep~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \controller|stage_3_dep~4 (
// Equation(s):
// \controller|stage_3_dep~4_combout  = (\decode|async_set[3]~11_combout  & ((\decode|Decoder1~2_combout ) # ((\decode|async_set[3]~13_combout  & \decode|Decoder0~2_combout ))))

	.dataa(\decode|async_set[3]~13_combout ),
	.datab(\decode|Decoder1~2_combout ),
	.datac(\decode|Decoder0~2_combout ),
	.datad(\decode|async_set[3]~11_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~4 .lut_mask = 16'hEC00;
defparam \controller|stage_3_dep~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \controller|stage_3_dep~5 (
// Equation(s):
// \controller|stage_3_dep~5_combout  = (!\controller|stall [3] & \controller|stage_3_dep~4_combout )

	.dataa(gnd),
	.datab(\controller|stall [3]),
	.datac(gnd),
	.datad(\controller|stage_3_dep~4_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~5 .lut_mask = 16'h3300;
defparam \controller|stage_3_dep~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N5
dffeas \controller|stage_3_dep[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[3] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \controller|stage_4_dep[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[3] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \controller|stage_3_or_4[3] (
// Equation(s):
// \controller|stage_3_or_4 [3] = (\controller|stage_3_dep [3]) # (\controller|stage_4_dep [3])

	.dataa(gnd),
	.datab(\controller|stage_3_dep [3]),
	.datac(\controller|stage_4_dep [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|stage_3_or_4 [3]),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_or_4[3] .lut_mask = 16'hFCFC;
defparam \controller|stage_3_or_4[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \controller|stall[3] (
// Equation(s):
// \controller|stall [3] = (\controller|stage_3_or_4 [3] & (\decode|async_set[1]~4_combout  & ((\decode|async_dep~25_combout ) # (\decode|async_dep~24_combout ))))

	.dataa(\decode|async_dep~25_combout ),
	.datab(\decode|async_dep~24_combout ),
	.datac(\controller|stage_3_or_4 [3]),
	.datad(\decode|async_set[1]~4_combout ),
	.cin(gnd),
	.combout(\controller|stall [3]),
	.cout());
// synopsys translate_off
defparam \controller|stall[3] .lut_mask = 16'hE000;
defparam \controller|stall[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \decode|Decoder1~0 (
// Equation(s):
// \decode|Decoder1~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~0 .lut_mask = 16'h0300;
defparam \decode|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \decode|Decoder0~0 (
// Equation(s):
// \decode|Decoder0~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~0 .lut_mask = 16'h0044;
defparam \decode|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \decode|async_dep~21 (
// Equation(s):
// \decode|async_dep~21_combout  = (\decode|Decoder1~0_combout  & ((\decode|async_dep~38_combout ) # ((\decode|Decoder0~0_combout  & \decode|async_dep~37_combout )))) # (!\decode|Decoder1~0_combout  & (\decode|Decoder0~0_combout  & 
// (\decode|async_dep~37_combout )))

	.dataa(\decode|Decoder1~0_combout ),
	.datab(\decode|Decoder0~0_combout ),
	.datac(\decode|async_dep~37_combout ),
	.datad(\decode|async_dep~38_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~21_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~21 .lut_mask = 16'hEAC0;
defparam \decode|async_dep~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \decode|async_dep~20 (
// Equation(s):
// \decode|async_dep~20_combout  = (\decode|async_dep~18_combout  & ((\decode|Decoder1~0_combout ) # ((!\decode|async_dep~19_combout  & \decode|Decoder0~0_combout ))))

	.dataa(\decode|async_dep~19_combout ),
	.datab(\decode|Decoder0~0_combout ),
	.datac(\decode|Decoder1~0_combout ),
	.datad(\decode|async_dep~18_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~20_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~20 .lut_mask = 16'hF400;
defparam \decode|async_dep~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \controller|stage_3_dep~0 (
// Equation(s):
// \controller|stage_3_dep~0_combout  = (\decode|async_set[3]~11_combout  & ((\decode|Decoder1~0_combout ) # ((\decode|async_set[3]~13_combout  & \decode|Decoder0~0_combout ))))

	.dataa(\decode|async_set[3]~13_combout ),
	.datab(\decode|Decoder0~0_combout ),
	.datac(\decode|Decoder1~0_combout ),
	.datad(\decode|async_set[3]~11_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~0 .lut_mask = 16'hF800;
defparam \controller|stage_3_dep~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \controller|stage_3_dep~1 (
// Equation(s):
// \controller|stage_3_dep~1_combout  = (!\controller|stall [1] & \controller|stage_3_dep~0_combout )

	.dataa(gnd),
	.datab(\controller|stall [1]),
	.datac(gnd),
	.datad(\controller|stage_3_dep~0_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~1 .lut_mask = 16'h3300;
defparam \controller|stage_3_dep~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N31
dffeas \controller|stage_3_dep[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[1] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \controller|stage_4_dep[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[1] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \controller|stage_3_or_4[1] (
// Equation(s):
// \controller|stage_3_or_4 [1] = (\controller|stage_3_dep [1]) # (\controller|stage_4_dep [1])

	.dataa(\controller|stage_3_dep [1]),
	.datab(gnd),
	.datac(\controller|stage_4_dep [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|stage_3_or_4 [1]),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_or_4[1] .lut_mask = 16'hFAFA;
defparam \controller|stage_3_or_4[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \controller|stall[1] (
// Equation(s):
// \controller|stall [1] = (\controller|stage_3_or_4 [1] & (\decode|async_set[1]~4_combout  & ((\decode|async_dep~21_combout ) # (\decode|async_dep~20_combout ))))

	.dataa(\decode|async_dep~21_combout ),
	.datab(\decode|async_dep~20_combout ),
	.datac(\controller|stage_3_or_4 [1]),
	.datad(\decode|async_set[1]~4_combout ),
	.cin(gnd),
	.combout(\controller|stall [1]),
	.cout());
// synopsys translate_off
defparam \controller|stall[1] .lut_mask = 16'hE000;
defparam \controller|stall[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \decode|Decoder0~1 (
// Equation(s):
// \decode|Decoder0~1_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~1 .lut_mask = 16'h0404;
defparam \decode|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \decode|Decoder1~1 (
// Equation(s):
// \decode|Decoder1~1_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~1 .lut_mask = 16'h0030;
defparam \decode|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \decode|async_dep~23 (
// Equation(s):
// \decode|async_dep~23_combout  = (\decode|Decoder0~1_combout  & ((\decode|async_dep~37_combout ) # ((\decode|async_dep~38_combout  & \decode|Decoder1~1_combout )))) # (!\decode|Decoder0~1_combout  & (\decode|async_dep~38_combout  & 
// ((\decode|Decoder1~1_combout ))))

	.dataa(\decode|Decoder0~1_combout ),
	.datab(\decode|async_dep~38_combout ),
	.datac(\decode|async_dep~37_combout ),
	.datad(\decode|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~23_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~23 .lut_mask = 16'hECA0;
defparam \decode|async_dep~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \controller|stage_3_dep~2 (
// Equation(s):
// \controller|stage_3_dep~2_combout  = (\decode|async_set[3]~11_combout  & ((\decode|Decoder1~1_combout ) # ((\decode|Decoder0~1_combout  & \decode|async_set[3]~13_combout ))))

	.dataa(\decode|Decoder1~1_combout ),
	.datab(\decode|async_set[3]~11_combout ),
	.datac(\decode|Decoder0~1_combout ),
	.datad(\decode|async_set[3]~13_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~2 .lut_mask = 16'hC888;
defparam \controller|stage_3_dep~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \controller|stage_3_dep~3 (
// Equation(s):
// \controller|stage_3_dep~3_combout  = (\controller|stage_3_dep~2_combout  & !\controller|stall [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|stage_3_dep~2_combout ),
	.datad(\controller|stall [2]),
	.cin(gnd),
	.combout(\controller|stage_3_dep~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~3 .lut_mask = 16'h00F0;
defparam \controller|stage_3_dep~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \controller|stage_3_dep[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[2] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \controller|stage_4_dep[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[2] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \controller|stage_3_or_4[2] (
// Equation(s):
// \controller|stage_3_or_4 [2] = (\controller|stage_3_dep [2]) # (\controller|stage_4_dep [2])

	.dataa(gnd),
	.datab(\controller|stage_3_dep [2]),
	.datac(\controller|stage_4_dep [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|stage_3_or_4 [2]),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_or_4[2] .lut_mask = 16'hFCFC;
defparam \controller|stage_3_or_4[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \decode|async_dep~22 (
// Equation(s):
// \decode|async_dep~22_combout  = (\decode|async_dep~18_combout  & ((\decode|Decoder1~1_combout ) # ((\decode|Decoder0~1_combout  & !\decode|async_dep~19_combout ))))

	.dataa(\decode|Decoder1~1_combout ),
	.datab(\decode|Decoder0~1_combout ),
	.datac(\decode|async_dep~18_combout ),
	.datad(\decode|async_dep~19_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~22_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~22 .lut_mask = 16'hA0E0;
defparam \decode|async_dep~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \controller|stall[2] (
// Equation(s):
// \controller|stall [2] = (\controller|stage_3_or_4 [2] & (\decode|async_set[1]~4_combout  & ((\decode|async_dep~23_combout ) # (\decode|async_dep~22_combout ))))

	.dataa(\decode|async_dep~23_combout ),
	.datab(\controller|stage_3_or_4 [2]),
	.datac(\decode|async_set[1]~4_combout ),
	.datad(\decode|async_dep~22_combout ),
	.cin(gnd),
	.combout(\controller|stall [2]),
	.cout());
// synopsys translate_off
defparam \controller|stall[2] .lut_mask = 16'hC080;
defparam \controller|stall[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \decode|Decoder1~3 (
// Equation(s):
// \decode|Decoder1~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~3 .lut_mask = 16'h000C;
defparam \decode|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \decode|async_dep~26 (
// Equation(s):
// \decode|async_dep~26_combout  = (\decode|async_dep~18_combout  & ((\decode|Decoder1~3_combout ) # ((!\decode|async_dep~19_combout  & \decode|Equal26~0_combout ))))

	.dataa(\decode|async_dep~19_combout ),
	.datab(\decode|Equal26~0_combout ),
	.datac(\decode|async_dep~18_combout ),
	.datad(\decode|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~26_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~26 .lut_mask = 16'hF040;
defparam \decode|async_dep~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \controller|stage_3_dep~6 (
// Equation(s):
// \controller|stage_3_dep~6_combout  = (\decode|async_set[3]~11_combout  & ((\decode|Decoder1~3_combout ) # ((\decode|async_set[3]~13_combout  & \decode|Equal26~0_combout ))))

	.dataa(\decode|async_set[3]~13_combout ),
	.datab(\decode|Decoder1~3_combout ),
	.datac(\decode|Equal26~0_combout ),
	.datad(\decode|async_set[3]~11_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~6_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~6 .lut_mask = 16'hEC00;
defparam \controller|stage_3_dep~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \controller|stage_3_dep~7 (
// Equation(s):
// \controller|stage_3_dep~7_combout  = (\controller|stage_3_dep~6_combout  & !\controller|stall [4])

	.dataa(\controller|stage_3_dep~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|stall [4]),
	.cin(gnd),
	.combout(\controller|stage_3_dep~7_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~7 .lut_mask = 16'h00AA;
defparam \controller|stage_3_dep~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \controller|stage_3_dep[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[4] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N3
dffeas \controller|stage_4_dep[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[4] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \controller|stage_3_or_4[4] (
// Equation(s):
// \controller|stage_3_or_4 [4] = (\controller|stage_3_dep [4]) # (\controller|stage_4_dep [4])

	.dataa(gnd),
	.datab(\controller|stage_3_dep [4]),
	.datac(\controller|stage_4_dep [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|stage_3_or_4 [4]),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_or_4[4] .lut_mask = 16'hFCFC;
defparam \controller|stage_3_or_4[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \decode|async_dep~27 (
// Equation(s):
// \decode|async_dep~27_combout  = (\decode|async_dep~37_combout  & ((\decode|Equal26~0_combout ) # ((\decode|Decoder1~3_combout  & \decode|async_dep~38_combout )))) # (!\decode|async_dep~37_combout  & (\decode|Decoder1~3_combout  & 
// ((\decode|async_dep~38_combout ))))

	.dataa(\decode|async_dep~37_combout ),
	.datab(\decode|Decoder1~3_combout ),
	.datac(\decode|Equal26~0_combout ),
	.datad(\decode|async_dep~38_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~27_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~27 .lut_mask = 16'hECA0;
defparam \decode|async_dep~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \controller|stall[4] (
// Equation(s):
// \controller|stall [4] = (\controller|stage_3_or_4 [4] & (\decode|async_set[1]~4_combout  & ((\decode|async_dep~26_combout ) # (\decode|async_dep~27_combout ))))

	.dataa(\decode|async_dep~26_combout ),
	.datab(\controller|stage_3_or_4 [4]),
	.datac(\decode|async_set[1]~4_combout ),
	.datad(\decode|async_dep~27_combout ),
	.cin(gnd),
	.combout(\controller|stall [4]),
	.cout());
// synopsys translate_off
defparam \controller|stall[4] .lut_mask = 16'hC080;
defparam \controller|stall[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \pcounter|WideOr0~0 (
// Equation(s):
// \pcounter|WideOr0~0_combout  = (\controller|stall [3]) # ((\controller|stall [1]) # ((\controller|stall [2]) # (\controller|stall [4])))

	.dataa(\controller|stall [3]),
	.datab(\controller|stall [1]),
	.datac(\controller|stall [2]),
	.datad(\controller|stall [4]),
	.cin(gnd),
	.combout(\pcounter|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \pcounter|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \pcounter|WideOr0~2 (
// Equation(s):
// \pcounter|WideOr0~2_combout  = (!\pcounter|WideOr0~1_combout  & !\pcounter|WideOr0~0_combout )

	.dataa(gnd),
	.datab(\pcounter|WideOr0~1_combout ),
	.datac(gnd),
	.datad(\pcounter|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\pcounter|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|WideOr0~2 .lut_mask = 16'h0033;
defparam \pcounter|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N1
dffeas \pcounter|true_PC[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[0] .is_wysiwyg = "true";
defparam \pcounter|true_PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \controller|Add0~2 (
// Equation(s):
// \controller|Add0~2_combout  = (\pcounter|true_PC [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & (\controller|Add0~1  & VCC)) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & (!\controller|Add0~1 )))) # (!\pcounter|true_PC [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & (!\controller|Add0~1 
// )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & ((\controller|Add0~1 ) # (GND)))))
// \controller|Add0~3  = CARRY((\pcounter|true_PC [1] & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  & !\controller|Add0~1 )) # (!\pcounter|true_PC [1] & ((!\controller|Add0~1 ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ))))

	.dataa(\pcounter|true_PC [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~1 ),
	.combout(\controller|Add0~2_combout ),
	.cout(\controller|Add0~3 ));
// synopsys translate_off
defparam \controller|Add0~2 .lut_mask = 16'h9617;
defparam \controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \controller|Add0~4 (
// Equation(s):
// \controller|Add0~4_combout  = ((\pcounter|true_PC [2] $ (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout  $ (!\controller|Add0~3 )))) # (GND)
// \controller|Add0~5  = CARRY((\pcounter|true_PC [2] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ) # (!\controller|Add0~3 ))) # (!\pcounter|true_PC [2] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout  & !\controller|Add0~3 )))

	.dataa(\pcounter|true_PC [2]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~3 ),
	.combout(\controller|Add0~4_combout ),
	.cout(\controller|Add0~5 ));
// synopsys translate_off
defparam \controller|Add0~4 .lut_mask = 16'h698E;
defparam \controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \controller|Add0~6 (
// Equation(s):
// \controller|Add0~6_combout  = (\pcounter|true_PC [3] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  & (\controller|Add0~5  & VCC)) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  & (!\controller|Add0~5 )))) # (!\pcounter|true_PC [3] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  & (!\controller|Add0~5 
// )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  & ((\controller|Add0~5 ) # (GND)))))
// \controller|Add0~7  = CARRY((\pcounter|true_PC [3] & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  & !\controller|Add0~5 )) # (!\pcounter|true_PC [3] & ((!\controller|Add0~5 ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ))))

	.dataa(\pcounter|true_PC [3]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~5 ),
	.combout(\controller|Add0~6_combout ),
	.cout(\controller|Add0~7 ));
// synopsys translate_off
defparam \controller|Add0~6 .lut_mask = 16'h9617;
defparam \controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \controller|Add0~8 (
// Equation(s):
// \controller|Add0~8_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  $ (\pcounter|true_PC [4] $ (!\controller|Add0~7 )))) # (GND)
// \controller|Add0~9  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  & ((\pcounter|true_PC [4]) # (!\controller|Add0~7 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  & (\pcounter|true_PC [4] & !\controller|Add0~7 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.datab(\pcounter|true_PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~7 ),
	.combout(\controller|Add0~8_combout ),
	.cout(\controller|Add0~9 ));
// synopsys translate_off
defparam \controller|Add0~8 .lut_mask = 16'h698E;
defparam \controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \controller|Add0~10 (
// Equation(s):
// \controller|Add0~10_combout  = (\pcounter|true_PC [5] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & (\controller|Add0~9  & VCC)) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & (!\controller|Add0~9 )))) # (!\pcounter|true_PC [5] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & (!\controller|Add0~9 
// )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & ((\controller|Add0~9 ) # (GND)))))
// \controller|Add0~11  = CARRY((\pcounter|true_PC [5] & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  & !\controller|Add0~9 )) # (!\pcounter|true_PC [5] & ((!\controller|Add0~9 ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ))))

	.dataa(\pcounter|true_PC [5]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~9 ),
	.combout(\controller|Add0~10_combout ),
	.cout(\controller|Add0~11 ));
// synopsys translate_off
defparam \controller|Add0~10 .lut_mask = 16'h9617;
defparam \controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \controller|Add0~12 (
// Equation(s):
// \controller|Add0~12_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25_combout  $ (\pcounter|true_PC [6] $ (!\controller|Add0~11 )))) # (GND)
// \controller|Add0~13  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25_combout  & ((\pcounter|true_PC [6]) # (!\controller|Add0~11 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25_combout  & (\pcounter|true_PC [6] & !\controller|Add0~11 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25_combout ),
	.datab(\pcounter|true_PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~11 ),
	.combout(\controller|Add0~12_combout ),
	.cout(\controller|Add0~13 ));
// synopsys translate_off
defparam \controller|Add0~12 .lut_mask = 16'h698E;
defparam \controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \controller|Add0~14 (
// Equation(s):
// \controller|Add0~14_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout  & ((\pcounter|true_PC [7] & (\controller|Add0~13  & VCC)) # (!\pcounter|true_PC [7] & (!\controller|Add0~13 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout  & ((\pcounter|true_PC [7] & (!\controller|Add0~13 )) # (!\pcounter|true_PC [7] & ((\controller|Add0~13 ) # (GND)))))
// \controller|Add0~15  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout  & (!\pcounter|true_PC [7] & !\controller|Add0~13 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout  
// & ((!\controller|Add0~13 ) # (!\pcounter|true_PC [7]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ),
	.datab(\pcounter|true_PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~13 ),
	.combout(\controller|Add0~14_combout ),
	.cout(\controller|Add0~15 ));
// synopsys translate_off
defparam \controller|Add0~14 .lut_mask = 16'h9617;
defparam \controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \controller|Add0~16 (
// Equation(s):
// \controller|Add0~16_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout  $ (\pcounter|true_PC [8] $ (!\controller|Add0~15 )))) # (GND)
// \controller|Add0~17  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout  & ((\pcounter|true_PC [8]) # (!\controller|Add0~15 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout  & (\pcounter|true_PC [8] & !\controller|Add0~15 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.datab(\pcounter|true_PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~15 ),
	.combout(\controller|Add0~16_combout ),
	.cout(\controller|Add0~17 ));
// synopsys translate_off
defparam \controller|Add0~16 .lut_mask = 16'h698E;
defparam \controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \controller|Add0~18 (
// Equation(s):
// \controller|Add0~18_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout  & ((\pcounter|true_PC [9] & (\controller|Add0~17  & VCC)) # (!\pcounter|true_PC [9] & (!\controller|Add0~17 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout  & ((\pcounter|true_PC [9] & (!\controller|Add0~17 )) # (!\pcounter|true_PC [9] & ((\controller|Add0~17 ) # (GND)))))
// \controller|Add0~19  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout  & (!\pcounter|true_PC [9] & !\controller|Add0~17 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout  & ((!\controller|Add0~17 ) # (!\pcounter|true_PC [9]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ),
	.datab(\pcounter|true_PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~17 ),
	.combout(\controller|Add0~18_combout ),
	.cout(\controller|Add0~19 ));
// synopsys translate_off
defparam \controller|Add0~18 .lut_mask = 16'h9617;
defparam \controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \controller|Add0~20 (
// Equation(s):
// \controller|Add0~20_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout  $ (\pcounter|true_PC [10] $ (!\controller|Add0~19 )))) # (GND)
// \controller|Add0~21  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout  & ((\pcounter|true_PC [10]) # (!\controller|Add0~19 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout  & (\pcounter|true_PC [10] & !\controller|Add0~19 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ),
	.datab(\pcounter|true_PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~19 ),
	.combout(\controller|Add0~20_combout ),
	.cout(\controller|Add0~21 ));
// synopsys translate_off
defparam \controller|Add0~20 .lut_mask = 16'h698E;
defparam \controller|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \controller|Add0~22 (
// Equation(s):
// \controller|Add0~22_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & ((\pcounter|true_PC [11] & (\controller|Add0~21  & VCC)) # (!\pcounter|true_PC [11] & (!\controller|Add0~21 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & ((\pcounter|true_PC [11] & (!\controller|Add0~21 )) # (!\pcounter|true_PC [11] & ((\controller|Add0~21 ) # (GND)))))
// \controller|Add0~23  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & (!\pcounter|true_PC [11] & !\controller|Add0~21 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  & ((!\controller|Add0~21 ) # (!\pcounter|true_PC [11]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.datab(\pcounter|true_PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~21 ),
	.combout(\controller|Add0~22_combout ),
	.cout(\controller|Add0~23 ));
// synopsys translate_off
defparam \controller|Add0~22 .lut_mask = 16'h9617;
defparam \controller|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \controller|Add0~24 (
// Equation(s):
// \controller|Add0~24_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  $ (\pcounter|true_PC [12] $ (!\controller|Add0~23 )))) # (GND)
// \controller|Add0~25  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  & ((\pcounter|true_PC [12]) # (!\controller|Add0~23 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  & (\pcounter|true_PC [12] & !\controller|Add0~23 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout ),
	.datab(\pcounter|true_PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~23 ),
	.combout(\controller|Add0~24_combout ),
	.cout(\controller|Add0~25 ));
// synopsys translate_off
defparam \controller|Add0~24 .lut_mask = 16'h698E;
defparam \controller|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \controller|Add0~26 (
// Equation(s):
// \controller|Add0~26_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  & ((\pcounter|true_PC [13] & (\controller|Add0~25  & VCC)) # (!\pcounter|true_PC [13] & (!\controller|Add0~25 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  & ((\pcounter|true_PC [13] & (!\controller|Add0~25 )) # (!\pcounter|true_PC [13] & ((\controller|Add0~25 ) # (GND)))))
// \controller|Add0~27  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  & (!\pcounter|true_PC [13] & !\controller|Add0~25 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  & ((!\controller|Add0~25 ) # (!\pcounter|true_PC [13]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout ),
	.datab(\pcounter|true_PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~25 ),
	.combout(\controller|Add0~26_combout ),
	.cout(\controller|Add0~27 ));
// synopsys translate_off
defparam \controller|Add0~26 .lut_mask = 16'h9617;
defparam \controller|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \controller|Add0~31 (
// Equation(s):
// \controller|Add0~31_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [13])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [13]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~26_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(\controller|Add0~26_combout ),
	.datac(\pcounter|true_PC [13]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~31 .lut_mask = 16'hF0E4;
defparam \controller|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \controller|PC_next[1]~15 (
// Equation(s):
// \controller|PC_next[1]~15_combout  = \controller|Add0~43_combout  $ (VCC)
// \controller|PC_next[1]~16  = CARRY(\controller|Add0~43_combout )

	.dataa(\controller|Add0~43_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|PC_next[1]~15_combout ),
	.cout(\controller|PC_next[1]~16 ));
// synopsys translate_off
defparam \controller|PC_next[1]~15 .lut_mask = 16'h55AA;
defparam \controller|PC_next[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \controller|PC_next[2]~17 (
// Equation(s):
// \controller|PC_next[2]~17_combout  = (\controller|Add0~42_combout  & (!\controller|PC_next[1]~16 )) # (!\controller|Add0~42_combout  & ((\controller|PC_next[1]~16 ) # (GND)))
// \controller|PC_next[2]~18  = CARRY((!\controller|PC_next[1]~16 ) # (!\controller|Add0~42_combout ))

	.dataa(\controller|Add0~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[1]~16 ),
	.combout(\controller|PC_next[2]~17_combout ),
	.cout(\controller|PC_next[2]~18 ));
// synopsys translate_off
defparam \controller|PC_next[2]~17 .lut_mask = 16'h5A5F;
defparam \controller|PC_next[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \controller|PC_next[3]~19 (
// Equation(s):
// \controller|PC_next[3]~19_combout  = (\controller|Add0~41_combout  & (\controller|PC_next[2]~18  $ (GND))) # (!\controller|Add0~41_combout  & (!\controller|PC_next[2]~18  & VCC))
// \controller|PC_next[3]~20  = CARRY((\controller|Add0~41_combout  & !\controller|PC_next[2]~18 ))

	.dataa(gnd),
	.datab(\controller|Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[2]~18 ),
	.combout(\controller|PC_next[3]~19_combout ),
	.cout(\controller|PC_next[3]~20 ));
// synopsys translate_off
defparam \controller|PC_next[3]~19 .lut_mask = 16'hC30C;
defparam \controller|PC_next[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \controller|PC_next[4]~21 (
// Equation(s):
// \controller|PC_next[4]~21_combout  = (\controller|Add0~40_combout  & (!\controller|PC_next[3]~20 )) # (!\controller|Add0~40_combout  & ((\controller|PC_next[3]~20 ) # (GND)))
// \controller|PC_next[4]~22  = CARRY((!\controller|PC_next[3]~20 ) # (!\controller|Add0~40_combout ))

	.dataa(\controller|Add0~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[3]~20 ),
	.combout(\controller|PC_next[4]~21_combout ),
	.cout(\controller|PC_next[4]~22 ));
// synopsys translate_off
defparam \controller|PC_next[4]~21 .lut_mask = 16'h5A5F;
defparam \controller|PC_next[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \controller|PC_next[5]~23 (
// Equation(s):
// \controller|PC_next[5]~23_combout  = (\controller|Add0~39_combout  & (\controller|PC_next[4]~22  $ (GND))) # (!\controller|Add0~39_combout  & (!\controller|PC_next[4]~22  & VCC))
// \controller|PC_next[5]~24  = CARRY((\controller|Add0~39_combout  & !\controller|PC_next[4]~22 ))

	.dataa(\controller|Add0~39_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[4]~22 ),
	.combout(\controller|PC_next[5]~23_combout ),
	.cout(\controller|PC_next[5]~24 ));
// synopsys translate_off
defparam \controller|PC_next[5]~23 .lut_mask = 16'hA50A;
defparam \controller|PC_next[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \controller|PC_next[6]~25 (
// Equation(s):
// \controller|PC_next[6]~25_combout  = (\controller|Add0~38_combout  & (!\controller|PC_next[5]~24 )) # (!\controller|Add0~38_combout  & ((\controller|PC_next[5]~24 ) # (GND)))
// \controller|PC_next[6]~26  = CARRY((!\controller|PC_next[5]~24 ) # (!\controller|Add0~38_combout ))

	.dataa(gnd),
	.datab(\controller|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[5]~24 ),
	.combout(\controller|PC_next[6]~25_combout ),
	.cout(\controller|PC_next[6]~26 ));
// synopsys translate_off
defparam \controller|PC_next[6]~25 .lut_mask = 16'h3C3F;
defparam \controller|PC_next[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \controller|PC_next[7]~27 (
// Equation(s):
// \controller|PC_next[7]~27_combout  = (\controller|Add0~37_combout  & (\controller|PC_next[6]~26  $ (GND))) # (!\controller|Add0~37_combout  & (!\controller|PC_next[6]~26  & VCC))
// \controller|PC_next[7]~28  = CARRY((\controller|Add0~37_combout  & !\controller|PC_next[6]~26 ))

	.dataa(gnd),
	.datab(\controller|Add0~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[6]~26 ),
	.combout(\controller|PC_next[7]~27_combout ),
	.cout(\controller|PC_next[7]~28 ));
// synopsys translate_off
defparam \controller|PC_next[7]~27 .lut_mask = 16'hC30C;
defparam \controller|PC_next[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \controller|PC_next[8]~29 (
// Equation(s):
// \controller|PC_next[8]~29_combout  = (\controller|Add0~36_combout  & (!\controller|PC_next[7]~28 )) # (!\controller|Add0~36_combout  & ((\controller|PC_next[7]~28 ) # (GND)))
// \controller|PC_next[8]~30  = CARRY((!\controller|PC_next[7]~28 ) # (!\controller|Add0~36_combout ))

	.dataa(\controller|Add0~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[7]~28 ),
	.combout(\controller|PC_next[8]~29_combout ),
	.cout(\controller|PC_next[8]~30 ));
// synopsys translate_off
defparam \controller|PC_next[8]~29 .lut_mask = 16'h5A5F;
defparam \controller|PC_next[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \controller|PC_next[9]~31 (
// Equation(s):
// \controller|PC_next[9]~31_combout  = (\controller|Add0~35_combout  & (\controller|PC_next[8]~30  $ (GND))) # (!\controller|Add0~35_combout  & (!\controller|PC_next[8]~30  & VCC))
// \controller|PC_next[9]~32  = CARRY((\controller|Add0~35_combout  & !\controller|PC_next[8]~30 ))

	.dataa(gnd),
	.datab(\controller|Add0~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[8]~30 ),
	.combout(\controller|PC_next[9]~31_combout ),
	.cout(\controller|PC_next[9]~32 ));
// synopsys translate_off
defparam \controller|PC_next[9]~31 .lut_mask = 16'hC30C;
defparam \controller|PC_next[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \controller|PC_next[10]~33 (
// Equation(s):
// \controller|PC_next[10]~33_combout  = (\controller|Add0~34_combout  & (!\controller|PC_next[9]~32 )) # (!\controller|Add0~34_combout  & ((\controller|PC_next[9]~32 ) # (GND)))
// \controller|PC_next[10]~34  = CARRY((!\controller|PC_next[9]~32 ) # (!\controller|Add0~34_combout ))

	.dataa(gnd),
	.datab(\controller|Add0~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[9]~32 ),
	.combout(\controller|PC_next[10]~33_combout ),
	.cout(\controller|PC_next[10]~34 ));
// synopsys translate_off
defparam \controller|PC_next[10]~33 .lut_mask = 16'h3C3F;
defparam \controller|PC_next[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \controller|PC_next[11]~35 (
// Equation(s):
// \controller|PC_next[11]~35_combout  = (\controller|Add0~33_combout  & (\controller|PC_next[10]~34  $ (GND))) # (!\controller|Add0~33_combout  & (!\controller|PC_next[10]~34  & VCC))
// \controller|PC_next[11]~36  = CARRY((\controller|Add0~33_combout  & !\controller|PC_next[10]~34 ))

	.dataa(\controller|Add0~33_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[10]~34 ),
	.combout(\controller|PC_next[11]~35_combout ),
	.cout(\controller|PC_next[11]~36 ));
// synopsys translate_off
defparam \controller|PC_next[11]~35 .lut_mask = 16'hA50A;
defparam \controller|PC_next[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \controller|PC_next[12]~37 (
// Equation(s):
// \controller|PC_next[12]~37_combout  = (\controller|Add0~32_combout  & (!\controller|PC_next[11]~36 )) # (!\controller|Add0~32_combout  & ((\controller|PC_next[11]~36 ) # (GND)))
// \controller|PC_next[12]~38  = CARRY((!\controller|PC_next[11]~36 ) # (!\controller|Add0~32_combout ))

	.dataa(\controller|Add0~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[11]~36 ),
	.combout(\controller|PC_next[12]~37_combout ),
	.cout(\controller|PC_next[12]~38 ));
// synopsys translate_off
defparam \controller|PC_next[12]~37 .lut_mask = 16'h5A5F;
defparam \controller|PC_next[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \controller|PC_next[13]~39 (
// Equation(s):
// \controller|PC_next[13]~39_combout  = (\controller|Add0~31_combout  & (\controller|PC_next[12]~38  $ (GND))) # (!\controller|Add0~31_combout  & (!\controller|PC_next[12]~38  & VCC))
// \controller|PC_next[13]~40  = CARRY((\controller|Add0~31_combout  & !\controller|PC_next[12]~38 ))

	.dataa(\controller|Add0~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[12]~38 ),
	.combout(\controller|PC_next[13]~39_combout ),
	.cout(\controller|PC_next[13]~40 ));
// synopsys translate_off
defparam \controller|PC_next[13]~39 .lut_mask = 16'hA50A;
defparam \controller|PC_next[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \controller|PC_next[13] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[13] .is_wysiwyg = "true";
defparam \controller|PC_next[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \pcounter|true_PC[13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[13] .is_wysiwyg = "true";
defparam \pcounter|true_PC[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18 .lut_mask = 16'hB9A8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19 .lut_mask = 16'hEA62;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFA50;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N21
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~10 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~10_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~10 .lut_mask = 16'hCEC2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~10_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~10_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~10_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~10_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11 .lut_mask = 16'hEC64;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \controller|Add0~32 (
// Equation(s):
// \controller|Add0~32_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [12])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [12]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~24_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(\controller|Add0~24_combout ),
	.datac(\pcounter|true_PC [12]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~32 .lut_mask = 16'hF0E4;
defparam \controller|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \controller|PC_next[12] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[12] .is_wysiwyg = "true";
defparam \controller|PC_next[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \pcounter|true_PC[12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[12] .is_wysiwyg = "true";
defparam \pcounter|true_PC[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22 .lut_mask = 16'hD9C8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23 .lut_mask = 16'hF588;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hF5A0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~14 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~14_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & 
// ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~14 .lut_mask = 16'hAAE4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~14_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~14_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~14_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~14_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15 .lut_mask = 16'hF838;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \controller|Add0~33 (
// Equation(s):
// \controller|Add0~33_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [11])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [11]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~22_combout ))))

	.dataa(\controller|Add0~22_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pcounter|true_PC [11]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~33 .lut_mask = 16'hF0E2;
defparam \controller|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N23
dffeas \controller|PC_next[11] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[11] .is_wysiwyg = "true";
defparam \controller|PC_next[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N15
dffeas \pcounter|true_PC[11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[11] .is_wysiwyg = "true";
defparam \pcounter|true_PC[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16 .lut_mask = 16'hB9A8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17 .lut_mask = 16'hBCB0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hDD88;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N19
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8 .lut_mask = 16'hCEC2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout  
// & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9 .lut_mask = 16'hEC2C;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \controller|Add0~34 (
// Equation(s):
// \controller|Add0~34_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [10])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [10]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~20_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(\controller|Add0~20_combout ),
	.datac(\pcounter|true_PC [10]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~34 .lut_mask = 16'hF0E4;
defparam \controller|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \controller|PC_next[10] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[10] .is_wysiwyg = "true";
defparam \controller|PC_next[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \pcounter|true_PC[10] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[10] .is_wysiwyg = "true";
defparam \pcounter|true_PC[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~24 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~24_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~24 .lut_mask = 16'hE5E0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~25 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~25_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~24_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~24_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~24_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~24_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~25 .lut_mask = 16'hF588;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~25_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFC30;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N21
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~16 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~16_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~16 .lut_mask = 16'hF0AC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~16_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~16_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~16_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~16_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17 .lut_mask = 16'hF388;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \controller|Add0~35 (
// Equation(s):
// \controller|Add0~35_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [9])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [9]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~18_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(\controller|Add0~18_combout ),
	.datac(\pcounter|true_PC [9]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~35 .lut_mask = 16'hF0E4;
defparam \controller|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N19
dffeas \controller|PC_next[9] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[9] .is_wysiwyg = "true";
defparam \controller|PC_next[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N19
dffeas \pcounter|true_PC[9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[9] .is_wysiwyg = "true";
defparam \pcounter|true_PC[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~14 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~14_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  & 
// ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~14 .lut_mask = 16'hCCE2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~15 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~15_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~14_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~14_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~14_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~14_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~15 .lut_mask = 16'hDDA0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~15_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFC0C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~6 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~6_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~6 .lut_mask = 16'hFA0C;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~6_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~6_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~6_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~6_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7 .lut_mask = 16'hAFC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \controller|Add0~36 (
// Equation(s):
// \controller|Add0~36_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [8])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [8]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~16_combout ))))

	.dataa(\controller|Add0~16_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pcounter|true_PC [8]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~36 .lut_mask = 16'hF0E2;
defparam \controller|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \controller|PC_next[8] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[8] .is_wysiwyg = "true";
defparam \controller|PC_next[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \pcounter|true_PC[8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[8] .is_wysiwyg = "true";
defparam \pcounter|true_PC[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~12 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~12_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~12 .lut_mask = 16'hFA44;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~13 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~13_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~12_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~12_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~12_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~12_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~13 .lut_mask = 16'hF858;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~13_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFA0A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~4 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~4 .lut_mask = 16'hF0AC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~4_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~4_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~4_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5 .lut_mask = 16'hCFA0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \controller|Add0~37 (
// Equation(s):
// \controller|Add0~37_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [7])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [7]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~14_combout ))))

	.dataa(\controller|Add0~14_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pcounter|true_PC [7]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~37 .lut_mask = 16'hF0E2;
defparam \controller|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N15
dffeas \controller|PC_next[7] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[7] .is_wysiwyg = "true";
defparam \controller|PC_next[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N23
dffeas \pcounter|true_PC[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[7] .is_wysiwyg = "true";
defparam \pcounter|true_PC[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30 .lut_mask = 16'hFC22;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31 .lut_mask = 16'hBBC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFC0C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~24 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~24_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~24 .lut_mask = 16'hEE50;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~24_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~24_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~24_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~24_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25 .lut_mask = 16'hE6C4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \controller|Add0~38 (
// Equation(s):
// \controller|Add0~38_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [6])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [6]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~12_combout ))))

	.dataa(\controller|Add0~12_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pcounter|true_PC [6]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~38 .lut_mask = 16'hF0E2;
defparam \controller|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N13
dffeas \controller|PC_next[6] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[6] .is_wysiwyg = "true";
defparam \controller|PC_next[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \pcounter|true_PC[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[6] .is_wysiwyg = "true";
defparam \pcounter|true_PC[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  & 
// ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26 .lut_mask = 16'hCCE2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout 
//  & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27 .lut_mask = 16'hE2CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hACAC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~18 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~18_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~18 .lut_mask = 16'hFA0C;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~18_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~18_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~18_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~18_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19 .lut_mask = 16'hE6C4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \controller|Add0~39 (
// Equation(s):
// \controller|Add0~39_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [5])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [5]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~10_combout ))))

	.dataa(\controller|Add0~10_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pcounter|true_PC [5]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~39 .lut_mask = 16'hF0E2;
defparam \controller|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \controller|PC_next[5] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[5] .is_wysiwyg = "true";
defparam \controller|PC_next[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \pcounter|true_PC[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[5] .is_wysiwyg = "true";
defparam \pcounter|true_PC[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~28 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~28_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~28 .lut_mask = 16'hCEC2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~29 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~29_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~28_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~28_combout 
//  & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~28_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~29 .lut_mask = 16'hE4AA;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~29_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hFA0A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~22 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~22_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~22 .lut_mask = 16'hCEC2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~22_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~22_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~22_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~22_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23 .lut_mask = 16'hCFA0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \controller|Add0~40 (
// Equation(s):
// \controller|Add0~40_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [4])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [4]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~8_combout ))))

	.dataa(\controller|Add0~8_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pcounter|true_PC [4]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~40 .lut_mask = 16'hF0E2;
defparam \controller|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \controller|PC_next[4] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[4] .is_wysiwyg = "true";
defparam \controller|PC_next[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \pcounter|true_PC[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[4] .is_wysiwyg = "true";
defparam \pcounter|true_PC[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .lut_mask = 16'hE5E0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  
// & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .lut_mask = 16'hDA8A;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hE2E2;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20 .lut_mask = 16'hCBC8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21 .lut_mask = 16'hCFA0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \controller|Add0~41 (
// Equation(s):
// \controller|Add0~41_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [3])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [3]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~6_combout ))))

	.dataa(\controller|Add0~6_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pcounter|true_PC [3]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~41 .lut_mask = 16'hF0E2;
defparam \controller|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \controller|PC_next[3] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[3] .is_wysiwyg = "true";
defparam \controller|PC_next[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \pcounter|true_PC[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[3] .is_wysiwyg = "true";
defparam \pcounter|true_PC[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .lut_mask = 16'hE5E0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .lut_mask = 16'hE6C4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hEE22;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~28 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~28_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~28 .lut_mask = 16'hCCB8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~28_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~28_combout  
// & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~28_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29 .lut_mask = 16'hB8CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \controller|Add0~42 (
// Equation(s):
// \controller|Add0~42_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [2])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [2]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~4_combout ))))

	.dataa(\controller|Add0~4_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pcounter|true_PC [2]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~42 .lut_mask = 16'hF0E2;
defparam \controller|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \controller|PC_next[2] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[2] .is_wysiwyg = "true";
defparam \controller|PC_next[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N13
dffeas \pcounter|true_PC[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[2] .is_wysiwyg = "true";
defparam \pcounter|true_PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2 .lut_mask = 16'hAAD8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3 .lut_mask = 16'hF388;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \controller|Add0~28 (
// Equation(s):
// \controller|Add0~28_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  $ (\pcounter|true_PC [14] $ (!\controller|Add0~27 )))) # (GND)
// \controller|Add0~29  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  & ((\pcounter|true_PC [14]) # (!\controller|Add0~27 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  & (\pcounter|true_PC [14] & !\controller|Add0~27 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout ),
	.datab(\pcounter|true_PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~27 ),
	.combout(\controller|Add0~28_combout ),
	.cout(\controller|Add0~29 ));
// synopsys translate_off
defparam \controller|Add0~28 .lut_mask = 16'h698E;
defparam \controller|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \controller|Add0~30 (
// Equation(s):
// \controller|Add0~30_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [14])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [14]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~28_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datac(\controller|Add0~28_combout ),
	.datad(\pcounter|true_PC [14]),
	.cin(gnd),
	.combout(\controller|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~30 .lut_mask = 16'hFE10;
defparam \controller|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \controller|PC_next[14]~41 (
// Equation(s):
// \controller|PC_next[14]~41_combout  = (\controller|Add0~30_combout  & (!\controller|PC_next[13]~40 )) # (!\controller|Add0~30_combout  & ((\controller|PC_next[13]~40 ) # (GND)))
// \controller|PC_next[14]~42  = CARRY((!\controller|PC_next[13]~40 ) # (!\controller|Add0~30_combout ))

	.dataa(gnd),
	.datab(\controller|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[13]~40 ),
	.combout(\controller|PC_next[14]~41_combout ),
	.cout(\controller|PC_next[14]~42 ));
// synopsys translate_off
defparam \controller|PC_next[14]~41 .lut_mask = 16'h3C3F;
defparam \controller|PC_next[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \controller|PC_next[14] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[14] .is_wysiwyg = "true";
defparam \controller|PC_next[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \pcounter|true_PC[14]~feeder (
// Equation(s):
// \pcounter|true_PC[14]~feeder_combout  = \controller|PC_next [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|PC_next [14]),
	.cin(gnd),
	.combout(\pcounter|true_PC[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[14]~feeder .lut_mask = 16'hFF00;
defparam \pcounter|true_PC[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \pcounter|true_PC[14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[14] .is_wysiwyg = "true";
defparam \pcounter|true_PC[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pcounter|true_PC [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .lut_mask = 16'hAEA4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .lut_mask = 16'hAFC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hF0CC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N31
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~30 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~30_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~30 .lut_mask = 16'hDC98;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~30_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~30_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~30_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~30_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31 .lut_mask = 16'hE6C4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \controller|Add0~43 (
// Equation(s):
// \controller|Add0~43_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (((\pcounter|true_PC [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\pcounter|true_PC [1]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\controller|Add0~2_combout ))))

	.dataa(\controller|Add0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pcounter|true_PC [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~43 .lut_mask = 16'hF0E2;
defparam \controller|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \controller|PC_next[1] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[1] .is_wysiwyg = "true";
defparam \controller|PC_next[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \pcounter|true_PC[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[1] .is_wysiwyg = "true";
defparam \pcounter|true_PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0 .lut_mask = 16'hFA0C;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout  
// & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1 .lut_mask = 16'hBC8C;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \controller|Add0~44 (
// Equation(s):
// \controller|Add0~44_combout  = \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout  $ (\pcounter|true_PC [15] $ (\controller|Add0~29 ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~11_combout ),
	.datab(\pcounter|true_PC [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\controller|Add0~29 ),
	.combout(\controller|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~44 .lut_mask = 16'h9696;
defparam \controller|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \controller|Add0~46 (
// Equation(s):
// \controller|Add0~46_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (\pcounter|true_PC [15])) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\pcounter|true_PC [15])) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\controller|Add0~44_combout )))))

	.dataa(\pcounter|true_PC [15]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\controller|Add0~44_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~46 .lut_mask = 16'hAAB8;
defparam \controller|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \controller|PC_next[15]~43 (
// Equation(s):
// \controller|PC_next[15]~43_combout  = \controller|Add0~46_combout  $ (!\controller|PC_next[14]~42 )

	.dataa(gnd),
	.datab(\controller|Add0~46_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\controller|PC_next[14]~42 ),
	.combout(\controller|PC_next[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \controller|PC_next[15]~43 .lut_mask = 16'hC3C3;
defparam \controller|PC_next[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N31
dffeas \controller|PC_next[15] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[15] .is_wysiwyg = "true";
defparam \controller|PC_next[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \pcounter|true_PC[15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|PC_next [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pcounter|WideOr0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[15] .is_wysiwyg = "true";
defparam \pcounter|true_PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout  = (\pcounter|true_PC [15] & \pcounter|true_PC [14])

	.dataa(gnd),
	.datab(\pcounter|true_PC [15]),
	.datac(gnd),
	.datad(\pcounter|true_PC [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2 .lut_mask = 16'hCC00;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .lut_mask = 16'hE5E0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .lut_mask = 16'hDDA0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hB8B8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hF0C0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 .lut_mask = 16'hFF08;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N13
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 .lut_mask = 16'hF7FF;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .lut_mask = 16'hF111;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y40_N7
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y40_N9
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'hF4C5;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0900;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h100C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hACA0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h0AAA;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5 .lut_mask = 16'hFFC8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h00EA;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hF1C1;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h2002;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h5540;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'hF002;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h5D08;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h00B8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hF0EE;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .lut_mask = 16'h888F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h020E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h7530;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h22F2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'hF42E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h02A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h2EB8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h04AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h0364;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h0A6B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hFA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h0F04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hFCFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFF20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h00FA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hFF40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hC0D5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h2022;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h007D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .lut_mask = 16'hFFC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h5044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h4540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h00EA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h3120;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hFCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h3333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
