<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i40e_osdep.h source code [dpdk_1805/drivers/net/i40e/base/i40e_osdep.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="i40e_dma_mem,i40e_spinlock,i40e_virt_mem "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/drivers/net/i40e/base/i40e_osdep.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_1805</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>i40e</a>/<a href='./'>base</a>/<a href='i40e_osdep.h.html'>i40e_osdep.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>  Copyright (c) 2001-2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>  Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>  modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i>   1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>      this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i>   2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>      notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>      documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i>   3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>      contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>      this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>  POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i>******************************************************************************/</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/_I40E_OSDEP_H_">_I40E_OSDEP_H_</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/_I40E_OSDEP_H_" data-ref="_M/_I40E_OSDEP_H_">_I40E_OSDEP_H_</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/string.h.html">&lt;string.h&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include &lt;stdint.h&gt;</u></td></tr>
<tr><th id="38">38</th><td><u>#include &lt;stdbool.h&gt;</u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../include/stdio.h.html">&lt;stdio.h&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include &lt;stdarg.h&gt;</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../lib/librte_eal/common/include/rte_common.h.html">&lt;rte_common.h&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../lib/librte_eal/common/include/arch/x86/rte_memcpy.h.html">&lt;rte_memcpy.h&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../../lib/librte_eal/common/include/arch/x86/rte_byteorder.h.html">&lt;rte_byteorder.h&gt;</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../lib/librte_eal/common/include/arch/x86/rte_cycles.h.html">&lt;rte_cycles.h&gt;</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../lib/librte_eal/common/include/arch/x86/rte_spinlock.h.html">&lt;rte_spinlock.h&gt;</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../../lib/librte_eal/common/include/rte_log.h.html">&lt;rte_log.h&gt;</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../lib/librte_eal/common/include/arch/x86/rte_io.h.html">&lt;rte_io.h&gt;</a></u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../i40e_logs.h.html">"../i40e_logs.h"</a></u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/INLINE" data-ref="_M/INLINE">INLINE</dfn> inline</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/STATIC" data-ref="_M/STATIC">STATIC</dfn> static</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>         <dfn class="typedef" id="u8" title='u8' data-type='uint8_t' data-ref="u8">u8</dfn>;</td></tr>
<tr><th id="56">56</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/stdint.h.html#int8_t" title='int8_t' data-type='signed char' data-ref="int8_t">int8_t</a>          <dfn class="typedef" id="s8" title='s8' data-type='int8_t' data-ref="s8">s8</dfn>;</td></tr>
<tr><th id="57">57</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>        <dfn class="typedef" id="u16" title='u16' data-type='uint16_t' data-ref="u16">u16</dfn>;</td></tr>
<tr><th id="58">58</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>        <dfn class="typedef" id="u32" title='u32' data-type='uint32_t' data-ref="u32">u32</dfn>;</td></tr>
<tr><th id="59">59</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a>         <dfn class="typedef" id="s32" title='s32' data-type='int32_t' data-ref="s32">s32</dfn>;</td></tr>
<tr><th id="60">60</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>        <dfn class="typedef" id="u64" title='u64' data-type='uint64_t' data-ref="u64">u64</dfn>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><b>typedef</b> <b>enum</b> <a class="type" href="i40e_status.h.html#i40e_status_code" title='i40e_status_code' data-ref="i40e_status_code">i40e_status_code</a> <dfn class="typedef" id="i40e_status" title='i40e_status' data-type='enum i40e_status_code' data-ref="i40e_status">i40e_status</dfn>;</td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/__iomem" data-ref="_M/__iomem">__iomem</dfn></u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/hw_dbg" data-ref="_M/hw_dbg">hw_dbg</dfn>(hw, S, A...) do {} while (0)</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/upper_32_bits" data-ref="_M/upper_32_bits">upper_32_bits</dfn>(n) ((u32)(((n) &gt;&gt; 16) &gt;&gt; 16))</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/lower_32_bits" data-ref="_M/lower_32_bits">lower_32_bits</dfn>(n) ((u32)(n))</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/low_16_bits" data-ref="_M/low_16_bits">low_16_bits</dfn>(x)   ((x) &amp; 0xFFFF)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/high_16_bits" data-ref="_M/high_16_bits">high_16_bits</dfn>(x)  (((x) &amp; 0xFFFF0000) &gt;&gt; 16)</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#<span data-ppcond="70">ifndef</span> <span class="macro" data-ref="_M/ETH_ADDR_LEN">ETH_ADDR_LEN</span></u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/ETH_ADDR_LEN" data-ref="_M/ETH_ADDR_LEN">ETH_ADDR_LEN</dfn>                  6</u></td></tr>
<tr><th id="72">72</th><td><u>#<span data-ppcond="70">endif</span></u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#<span data-ppcond="74">ifndef</span> <span class="macro" data-ref="_M/__le16">__le16</span></u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/__le16" data-ref="_M/__le16">__le16</dfn>          uint16_t</u></td></tr>
<tr><th id="76">76</th><td><u>#<span data-ppcond="74">endif</span></u></td></tr>
<tr><th id="77">77</th><td><u>#<span data-ppcond="77">ifndef</span> <span class="macro" data-ref="_M/__le32">__le32</span></u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/__le32" data-ref="_M/__le32">__le32</dfn>          uint32_t</u></td></tr>
<tr><th id="79">79</th><td><u>#<span data-ppcond="77">endif</span></u></td></tr>
<tr><th id="80">80</th><td><u>#<span data-ppcond="80">ifndef</span> <span class="macro" data-ref="_M/__le64">__le64</span></u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/__le64" data-ref="_M/__le64">__le64</dfn>          uint64_t</u></td></tr>
<tr><th id="82">82</th><td><u>#<span data-ppcond="80">endif</span></u></td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="83">ifndef</span> <span class="macro" data-ref="_M/__be16">__be16</span></u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/__be16" data-ref="_M/__be16">__be16</dfn>          uint16_t</u></td></tr>
<tr><th id="85">85</th><td><u>#<span data-ppcond="83">endif</span></u></td></tr>
<tr><th id="86">86</th><td><u>#<span data-ppcond="86">ifndef</span> <span class="macro" data-ref="_M/__be32">__be32</span></u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/__be32" data-ref="_M/__be32">__be32</dfn>          uint32_t</u></td></tr>
<tr><th id="88">88</th><td><u>#<span data-ppcond="86">endif</span></u></td></tr>
<tr><th id="89">89</th><td><u>#<span data-ppcond="89">ifndef</span> <span class="macro" data-ref="_M/__be64">__be64</span></u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/__be64" data-ref="_M/__be64">__be64</dfn>          uint64_t</u></td></tr>
<tr><th id="91">91</th><td><u>#<span data-ppcond="89">endif</span></u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/FALSE" data-ref="_M/FALSE">FALSE</dfn>           0</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/TRUE" data-ref="_M/TRUE">TRUE</dfn>            1</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/false" data-ref="_M/false">false</dfn>           0</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/true" data-ref="_M/true">true</dfn>            1</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/min" data-ref="_M/min">min</dfn>(a,b) RTE_MIN(a,b)</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/max" data-ref="_M/max">max</dfn>(a,b) RTE_MAX(a,b)</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/FIELD_SIZEOF" data-ref="_M/FIELD_SIZEOF">FIELD_SIZEOF</dfn>(t, f) (sizeof(((t*)0)-&gt;f))</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/DEBUGOUT" data-ref="_M/DEBUGOUT">DEBUGOUT</dfn>(S)        PMD_DRV_LOG_RAW(DEBUG, S)</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/DEBUGOUT1" data-ref="_M/DEBUGOUT1">DEBUGOUT1</dfn>(S, A...) PMD_DRV_LOG_RAW(DEBUG, S, ##A)</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/DEBUGFUNC" data-ref="_M/DEBUGFUNC">DEBUGFUNC</dfn>(F) DEBUGOUT(F "\n")</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/DEBUGOUT2" data-ref="_M/DEBUGOUT2">DEBUGOUT2</dfn> DEBUGOUT1</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/DEBUGOUT3" data-ref="_M/DEBUGOUT3">DEBUGOUT3</dfn> DEBUGOUT2</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/DEBUGOUT6" data-ref="_M/DEBUGOUT6">DEBUGOUT6</dfn> DEBUGOUT3</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/DEBUGOUT7" data-ref="_M/DEBUGOUT7">DEBUGOUT7</dfn> DEBUGOUT6</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/i40e_debug" data-ref="_M/i40e_debug">i40e_debug</dfn>(h, m, s, ...)                                \</u></td></tr>
<tr><th id="113">113</th><td><u>do {                                                            \</u></td></tr>
<tr><th id="114">114</th><td><u>	if (((m) &amp; (h)-&gt;debug_mask))                            \</u></td></tr>
<tr><th id="115">115</th><td><u>		PMD_DRV_LOG_RAW(DEBUG, "i40e %02x.%x " s,       \</u></td></tr>
<tr><th id="116">116</th><td><u>			(h)-&gt;bus.device, (h)-&gt;bus.func,         \</u></td></tr>
<tr><th id="117">117</th><td><u>					##__VA_ARGS__);         \</u></td></tr>
<tr><th id="118">118</th><td><u>} while (0)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* AQ commands based interfaces of i40e_read_rx_ctl() and i40e_write_rx_ctl()</i></td></tr>
<tr><th id="121">121</th><td><i> * are required for reading/writing below registers, as reading/writing it</i></td></tr>
<tr><th id="122">122</th><td><i> * directly may not function correctly if the device is under heavy small</i></td></tr>
<tr><th id="123">123</th><td><i> * packet traffic. Note that those interfaces are available from FVL5 and not</i></td></tr>
<tr><th id="124">124</th><td><i> * suitable before the AdminQ is ready during initialization.</i></td></tr>
<tr><th id="125">125</th><td><i> *</i></td></tr>
<tr><th id="126">126</th><td><i> * I40E_PFQF_CTL_0</i></td></tr>
<tr><th id="127">127</th><td><i> * I40E_PFQF_HENA</i></td></tr>
<tr><th id="128">128</th><td><i> * I40E_PFQF_FDALLOC</i></td></tr>
<tr><th id="129">129</th><td><i> * I40E_PFQF_HREGION</i></td></tr>
<tr><th id="130">130</th><td><i> * I40E_PFLAN_QALLOC</i></td></tr>
<tr><th id="131">131</th><td><i> * I40E_VPQF_CTL</i></td></tr>
<tr><th id="132">132</th><td><i> * I40E_VFQF_HENA</i></td></tr>
<tr><th id="133">133</th><td><i> * I40E_VFQF_HREGION</i></td></tr>
<tr><th id="134">134</th><td><i> * I40E_VSIQF_CTL</i></td></tr>
<tr><th id="135">135</th><td><i> * I40E_VSILAN_QBASE</i></td></tr>
<tr><th id="136">136</th><td><i> * I40E_VSILAN_QTABLE</i></td></tr>
<tr><th id="137">137</th><td><i> * I40E_VSIQF_TCREGION</i></td></tr>
<tr><th id="138">138</th><td><i> * I40E_PFQF_HKEY</i></td></tr>
<tr><th id="139">139</th><td><i> * I40E_VFQF_HKEY</i></td></tr>
<tr><th id="140">140</th><td><i> * I40E_PRTQF_CTL_0</i></td></tr>
<tr><th id="141">141</th><td><i> * I40E_GLFCOE_RCTL</i></td></tr>
<tr><th id="142">142</th><td><i> * I40E_GLFCOE_RSOF</i></td></tr>
<tr><th id="143">143</th><td><i> * I40E_GLQF_CTL</i></td></tr>
<tr><th id="144">144</th><td><i> * I40E_GLQF_SWAP</i></td></tr>
<tr><th id="145">145</th><td><i> * I40E_GLQF_HASH_MSK</i></td></tr>
<tr><th id="146">146</th><td><i> * I40E_GLQF_HASH_INSET</i></td></tr>
<tr><th id="147">147</th><td><i> * I40E_GLQF_HSYM</i></td></tr>
<tr><th id="148">148</th><td><i> * I40E_GLQF_FC_MSK</i></td></tr>
<tr><th id="149">149</th><td><i> * I40E_GLQF_FC_INSET</i></td></tr>
<tr><th id="150">150</th><td><i> * I40E_GLQF_FD_MSK</i></td></tr>
<tr><th id="151">151</th><td><i> * I40E_PRTQF_FD_INSET</i></td></tr>
<tr><th id="152">152</th><td><i> * I40E_PRTQF_FD_FLXINSET</i></td></tr>
<tr><th id="153">153</th><td><i> * I40E_PRTQF_FD_MSK</i></td></tr>
<tr><th id="154">154</th><td><i> */</i></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/I40E_PCI_REG" data-ref="_M/I40E_PCI_REG">I40E_PCI_REG</dfn>(reg)		<a class="ref fn" href="../../../../lib/librte_eal/common/include/generic/rte_io.h.html#rte_read32" title='rte_read32' data-ref="rte_read32">rte_read32</a>(reg)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/I40E_PCI_REG_ADDR" data-ref="_M/I40E_PCI_REG_ADDR">I40E_PCI_REG_ADDR</dfn>(a, reg) \</u></td></tr>
<tr><th id="158">158</th><td><u>	((volatile uint32_t *)((char *)(a)-&gt;hw_addr + (reg)))</u></td></tr>
<tr><th id="159">159</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl def fn" id="i40e_read_addr" title='i40e_read_addr' data-ref="i40e_read_addr">i40e_read_addr</dfn>(<em>volatile</em> <em>void</em> *<dfn class="local col1 decl" id="1addr" title='addr' data-type='volatile void *' data-ref="1addr">addr</dfn>)</td></tr>
<tr><th id="160">160</th><td>{</td></tr>
<tr><th id="161">161</th><td>	<b>return</b> <a class="macro" href="../../../../lib/librte_eal/common/include/arch/x86/rte_byteorder.h.html#82" title="(rte_read32(addr))" data-ref="_M/rte_le_to_cpu_32">rte_le_to_cpu_32</a>(<a class="macro" href="#156" title="rte_read32(addr)" data-ref="_M/I40E_PCI_REG">I40E_PCI_REG</a>(<a class="local col1 ref" href="#1addr" title='addr' data-ref="1addr">addr</a>));</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/I40E_PCI_REG_WRITE" data-ref="_M/I40E_PCI_REG_WRITE">I40E_PCI_REG_WRITE</dfn>(reg, value)		\</u></td></tr>
<tr><th id="165">165</th><td><u>	rte_write32((rte_cpu_to_le_32(value)), reg)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/I40E_PCI_REG_WRITE_RELAXED" data-ref="_M/I40E_PCI_REG_WRITE_RELAXED">I40E_PCI_REG_WRITE_RELAXED</dfn>(reg, value)	\</u></td></tr>
<tr><th id="167">167</th><td><u>	rte_write32_relaxed((rte_cpu_to_le_32(value)), reg)</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/I40E_WRITE_FLUSH" data-ref="_M/I40E_WRITE_FLUSH">I40E_WRITE_FLUSH</dfn>(a) I40E_READ_REG(a, I40E_GLGEN_STAT)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/I40EVF_WRITE_FLUSH" data-ref="_M/I40EVF_WRITE_FLUSH">I40EVF_WRITE_FLUSH</dfn>(a) I40E_READ_REG(a, I40E_VFGEN_RSTAT)</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/I40E_READ_REG" data-ref="_M/I40E_READ_REG">I40E_READ_REG</dfn>(hw, reg) i40e_read_addr(I40E_PCI_REG_ADDR((hw), (reg)))</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/I40E_WRITE_REG" data-ref="_M/I40E_WRITE_REG">I40E_WRITE_REG</dfn>(hw, reg, value) \</u></td></tr>
<tr><th id="174">174</th><td><u>	I40E_PCI_REG_WRITE(I40E_PCI_REG_ADDR((hw), (reg)), (value))</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/rd32" data-ref="_M/rd32">rd32</dfn>(a, reg) i40e_read_addr(I40E_PCI_REG_ADDR((a), (reg)))</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/wr32" data-ref="_M/wr32">wr32</dfn>(a, reg, value) \</u></td></tr>
<tr><th id="178">178</th><td><u>	I40E_PCI_REG_WRITE(I40E_PCI_REG_ADDR((a), (reg)), (value))</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/flush" data-ref="_M/flush">flush</dfn>(a) i40e_read_addr(I40E_PCI_REG_ADDR((a), (I40E_GLGEN_STAT)))</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/ARRAY_SIZE" data-ref="_M/ARRAY_SIZE">ARRAY_SIZE</dfn>(arr) (sizeof(arr)/sizeof(arr[0]))</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i>/* memory allocation tracking */</i></td></tr>
<tr><th id="184">184</th><td><b>struct</b> <dfn class="type def" id="i40e_dma_mem" title='i40e_dma_mem' data-ref="i40e_dma_mem">i40e_dma_mem</dfn> {</td></tr>
<tr><th id="185">185</th><td>	<em>void</em> *<dfn class="decl field" id="i40e_dma_mem::va" title='i40e_dma_mem::va' data-ref="i40e_dma_mem::va">va</dfn>;</td></tr>
<tr><th id="186">186</th><td>	<a class="typedef" href="#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="i40e_dma_mem::pa" title='i40e_dma_mem::pa' data-ref="i40e_dma_mem::pa">pa</dfn>;</td></tr>
<tr><th id="187">187</th><td>	<a class="typedef" href="#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="i40e_dma_mem::size" title='i40e_dma_mem::size' data-ref="i40e_dma_mem::size">size</dfn>;</td></tr>
<tr><th id="188">188</th><td>	<em>const</em> <em>void</em> *<dfn class="decl field" id="i40e_dma_mem::zone" title='i40e_dma_mem::zone' data-ref="i40e_dma_mem::zone">zone</dfn>;</td></tr>
<tr><th id="189">189</th><td>} <b>__attribute__</b>((packed));</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/i40e_allocate_dma_mem" data-ref="_M/i40e_allocate_dma_mem">i40e_allocate_dma_mem</dfn>(h, m, unused, s, a) \</u></td></tr>
<tr><th id="192">192</th><td><u>			i40e_allocate_dma_mem_d(h, m, s, a)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/i40e_free_dma_mem" data-ref="_M/i40e_free_dma_mem">i40e_free_dma_mem</dfn>(h, m) i40e_free_dma_mem_d(h, m)</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><b>struct</b> <dfn class="type def" id="i40e_virt_mem" title='i40e_virt_mem' data-ref="i40e_virt_mem">i40e_virt_mem</dfn> {</td></tr>
<tr><th id="196">196</th><td>	<em>void</em> *<dfn class="decl field" id="i40e_virt_mem::va" title='i40e_virt_mem::va' data-ref="i40e_virt_mem::va">va</dfn>;</td></tr>
<tr><th id="197">197</th><td>	<a class="typedef" href="#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="i40e_virt_mem::size" title='i40e_virt_mem::size' data-ref="i40e_virt_mem::size">size</dfn>;</td></tr>
<tr><th id="198">198</th><td>} <b>__attribute__</b>((packed));</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/i40e_allocate_virt_mem" data-ref="_M/i40e_allocate_virt_mem">i40e_allocate_virt_mem</dfn>(h, m, s) i40e_allocate_virt_mem_d(h, m, s)</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/i40e_free_virt_mem" data-ref="_M/i40e_free_virt_mem">i40e_free_virt_mem</dfn>(h, m) i40e_free_virt_mem_d(h, m)</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/CPU_TO_LE16" data-ref="_M/CPU_TO_LE16">CPU_TO_LE16</dfn>(o) rte_cpu_to_le_16(o)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/CPU_TO_LE32" data-ref="_M/CPU_TO_LE32">CPU_TO_LE32</dfn>(s) rte_cpu_to_le_32(s)</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/CPU_TO_LE64" data-ref="_M/CPU_TO_LE64">CPU_TO_LE64</dfn>(h) rte_cpu_to_le_64(h)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/LE16_TO_CPU" data-ref="_M/LE16_TO_CPU">LE16_TO_CPU</dfn>(a) rte_le_to_cpu_16(a)</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/LE32_TO_CPU" data-ref="_M/LE32_TO_CPU">LE32_TO_CPU</dfn>(c) rte_le_to_cpu_32(c)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/LE64_TO_CPU" data-ref="_M/LE64_TO_CPU">LE64_TO_CPU</dfn>(k) rte_le_to_cpu_64(k)</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/cpu_to_le16" data-ref="_M/cpu_to_le16">cpu_to_le16</dfn>(o) rte_cpu_to_le_16(o)</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/cpu_to_le32" data-ref="_M/cpu_to_le32">cpu_to_le32</dfn>(s) rte_cpu_to_le_32(s)</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/cpu_to_le64" data-ref="_M/cpu_to_le64">cpu_to_le64</dfn>(h) rte_cpu_to_le_64(h)</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/le16_to_cpu" data-ref="_M/le16_to_cpu">le16_to_cpu</dfn>(a) rte_le_to_cpu_16(a)</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/le32_to_cpu" data-ref="_M/le32_to_cpu">le32_to_cpu</dfn>(c) rte_le_to_cpu_32(c)</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/le64_to_cpu" data-ref="_M/le64_to_cpu">le64_to_cpu</dfn>(k) rte_le_to_cpu_64(k)</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><i>/* SW spinlock */</i></td></tr>
<tr><th id="218">218</th><td><b>struct</b> <dfn class="type def" id="i40e_spinlock" title='i40e_spinlock' data-ref="i40e_spinlock">i40e_spinlock</dfn> {</td></tr>
<tr><th id="219">219</th><td>	<a class="typedef" href="../../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> <dfn class="decl field" id="i40e_spinlock::spinlock" title='i40e_spinlock::spinlock' data-ref="i40e_spinlock::spinlock">spinlock</dfn>;</td></tr>
<tr><th id="220">220</th><td>};</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/i40e_init_spinlock" data-ref="_M/i40e_init_spinlock">i40e_init_spinlock</dfn>(_sp) i40e_init_spinlock_d(_sp)</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/i40e_acquire_spinlock" data-ref="_M/i40e_acquire_spinlock">i40e_acquire_spinlock</dfn>(_sp) i40e_acquire_spinlock_d(_sp)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/i40e_release_spinlock" data-ref="_M/i40e_release_spinlock">i40e_release_spinlock</dfn>(_sp) i40e_release_spinlock_d(_sp)</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/i40e_destroy_spinlock" data-ref="_M/i40e_destroy_spinlock">i40e_destroy_spinlock</dfn>(_sp) i40e_destroy_spinlock_d(_sp)</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/I40E_NTOHS" data-ref="_M/I40E_NTOHS">I40E_NTOHS</dfn>(a) rte_be_to_cpu_16(a)</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/I40E_NTOHL" data-ref="_M/I40E_NTOHL">I40E_NTOHL</dfn>(a) rte_be_to_cpu_32(a)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/I40E_HTONS" data-ref="_M/I40E_HTONS">I40E_HTONS</dfn>(a) rte_cpu_to_be_16(a)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/I40E_HTONL" data-ref="_M/I40E_HTONL">I40E_HTONL</dfn>(a) rte_cpu_to_be_32(a)</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/i40e_memset" data-ref="_M/i40e_memset">i40e_memset</dfn>(a, b, c, d) memset((a), (b), (c))</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/i40e_memcpy" data-ref="_M/i40e_memcpy">i40e_memcpy</dfn>(a, b, c, d) rte_memcpy((a), (b), (c))</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</dfn>(n,d) (((n) + (d) - 1) / (d))</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/DELAY" data-ref="_M/DELAY">DELAY</dfn>(x) rte_delay_us(x)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/i40e_usec_delay" data-ref="_M/i40e_usec_delay">i40e_usec_delay</dfn>(x) rte_delay_us(x)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/i40e_msec_delay" data-ref="_M/i40e_msec_delay">i40e_msec_delay</dfn>(x) rte_delay_us(1000*(x))</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/udelay" data-ref="_M/udelay">udelay</dfn>(x) DELAY(x)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/msleep" data-ref="_M/msleep">msleep</dfn>(x) DELAY(1000*(x))</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/usleep_range" data-ref="_M/usleep_range">usleep_range</dfn>(min, max) msleep(DIV_ROUND_UP(min, 1000))</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#<span data-ppcond="33">endif</span> /* _I40E_OSDEP_H_ */</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='i40e_adminq.c.html'>dpdk_1805/drivers/net/i40e/base/i40e_adminq.c</a><br/>Generated on <em>2018-Aug-19</em> from project dpdk_1805 revision <em>dpdk_1805</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
