
// ../../hdl/top.v
// ../../hdl/transmission.v
// ../../hdl/verification.v
// ../../hdl/padding.v
// ../../hdl/SHA3.v
// ../../hdl/SHA2.v
// ../../hdl/sha2_w_ctr.v
// ../../hdl/AES.v
// ../../hdl/AES_encrypt.v
// ../../hdl/AES_decrypt.v
// ../../hdl/AES_inverse_gf.v
// ../../hdl/AES_key_ctr.v

../../syn/netlist/top_syn.v
-v /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v2_basicCells.v
