Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Aug  2 15:12:03 2024
| Host         : gerard running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/loop_uhat_sparse_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z007s
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                            Path #1                                                                                           |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                                       |
| Path Delay                | 12.414                                                                                                                                                                                       |
| Logic Delay               | 7.376(60%)                                                                                                                                                                                   |
| Net Delay                 | 5.038(40%)                                                                                                                                                                                   |
| Clock Skew                | -0.049                                                                                                                                                                                       |
| Slack                     | -2.403                                                                                                                                                                                       |
| Clock Uncertainty         | 0.035                                                                                                                                                                                        |
| Clock Relationship        | Safely Timed                                                                                                                                                                                 |
| Clock Delay Group         | Same Clock                                                                                                                                                                                   |
| Logic Levels              | 22                                                                                                                                                                                           |
| Routes                    | NA                                                                                                                                                                                           |
| Logical Path              | FDRE/C-(75)-LUT6-(2)-CARRY4-(1)-CARRY4-CARRY4-(1)-CARRY4-LUT3-(2)-LUT4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                                       |
| End Point Clock           | ap_clk                                                                                                                                                                                       |
| DSP Block                 | None                                                                                                                                                                                         |
| RAM Registers             | None-None                                                                                                                                                                                    |
| IO Crossings              | 0                                                                                                                                                                                            |
| Config Crossings          | 0                                                                                                                                                                                            |
| SLR Crossings             | 0                                                                                                                                                                                            |
| PBlocks                   | 0                                                                                                                                                                                            |
| High Fanout               | 75                                                                                                                                                                                           |
| Dont Touch                | 0                                                                                                                                                                                            |
| Mark Debug                | 0                                                                                                                                                                                            |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                       |
| Start Point Pin           | exp_Z3_m_1_reg_3570_reg[19]/C                                                                                                                                                                |
| End Point Pin             | buff0_reg[44]/D                                                                                                                                                                              |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (156, 199)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+---+---+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  1 |  3 | 4 | 5 |  6 |  7 |  8  |  9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 |
+-----------------+-------------+----+----+---+---+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 49 | 46 | 8 | 9 | 27 | 95 | 144 | 102 | 62 | 50 | 51 | 72 | 44 | 25 | 24 | 24 | 20 | 20 | 23 | 17 | 11 |  6 | 12 | 12 | 14 | 16 | 12 |  5 |
+-----------------+-------------+----+----+---+---+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


