Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Mar 21 17:06:58 2024
| Host         : cadence38 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                Violations  
--------  --------  -------------------------  ----------  
DPIR-1    Warning   Asynchronous driver check  8           
SYNTH-10  Warning   Wide multiplier            6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.922        0.000                      0                   71        0.122        0.000                      0                   71        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk_fb     {0.000 5.000}      10.000          100.000         
  clk_out    {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_fb                                                                                                                                                        8.751        0.000                       0                     2  
  clk_out           6.922        0.000                      0                   71        0.122        0.000                      0                   71       12.000        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fb                      
(none)        clk_out                     
(none)                      clk_out       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_mmcme2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        6.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        17.797ns  (logic 9.626ns (54.088%)  route 8.171ns (45.912%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 30.812 - 25.000 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.551     6.088    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y23          FDCE                                         r  u_top_vga/u_vga_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     6.566 r  u_top_vga/u_vga_timing/hcount_reg[2]/Q
                         net (fo=19, routed)          1.106     7.673    u_top_vga/u_vga_timing/hcount_tim[2]
    SLICE_X7Y23          LUT5 (Prop_lut5_I1_O)        0.295     7.968 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_11/O
                         net (fo=7, routed)           0.832     8.799    u_top_vga/u_vga_timing/rgb_nxt3__2_i_11_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_13/O
                         net (fo=2, routed)           0.290     9.214    u_top_vga/u_vga_timing/rgb_nxt3__2_i_13_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     9.338 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_2/O
                         net (fo=4, routed)           0.801    10.139    u_top_vga/u_draw_bg/rgb_nxt3__4_0[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    14.175 r  u_top_vga/u_draw_bg/rgb_nxt3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.177    u_top_vga/u_draw_bg/rgb_nxt3__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.695 r  u_top_vga/u_draw_bg/rgb_nxt3__4/P[0]
                         net (fo=2, routed)           0.808    16.503    u_top_vga/u_draw_bg/rgb_nxt3__4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.627 r  u_top_vga/u_draw_bg/i__carry_i_3/O
                         net (fo=1, routed)           0.000    16.627    u_top_vga/u_draw_bg/i__carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.160 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.160    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.483 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.853    18.337    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306    18.643 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    18.643    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.193 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.193    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.506 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__5/O[3]
                         net (fo=1, routed)           0.664    20.170    u_top_vga/u_draw_bg/rgb_nxt2_carry__5_n_4
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.306    20.476 r  u_top_vga/u_draw_bg/rgb_out[11]_i_28/O
                         net (fo=1, routed)           0.666    21.141    u_top_vga/u_draw_bg/rgb_out[11]_i_28_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I3_O)        0.124    21.265 f  u_top_vga/u_draw_bg/rgb_out[11]_i_10/O
                         net (fo=4, routed)           0.940    22.206    u_top_vga/u_vga_timing/rgb_out_reg[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.153    22.359 r  u_top_vga/u_vga_timing/rgb_out[8]_i_2/O
                         net (fo=4, routed)           0.594    22.953    u_top_vga/u_vga_timing/rgb_out[8]_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.319    23.272 r  u_top_vga/u_vga_timing/rgb_out[3]_i_2/O
                         net (fo=1, routed)           0.613    23.885    u_top_vga/u_draw_bg/D[2]
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.507    30.812    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[3]/C
                         clock pessimism              0.312    31.124    
                         clock uncertainty           -0.085    31.040    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)       -0.232    30.808    u_top_vga/u_draw_bg/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.808    
                         arrival time                         -23.885    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        17.721ns  (logic 9.634ns (54.365%)  route 8.087ns (45.635%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 30.812 - 25.000 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.551     6.088    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y23          FDCE                                         r  u_top_vga/u_vga_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     6.566 r  u_top_vga/u_vga_timing/hcount_reg[2]/Q
                         net (fo=19, routed)          1.106     7.673    u_top_vga/u_vga_timing/hcount_tim[2]
    SLICE_X7Y23          LUT5 (Prop_lut5_I1_O)        0.295     7.968 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_11/O
                         net (fo=7, routed)           0.832     8.799    u_top_vga/u_vga_timing/rgb_nxt3__2_i_11_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_13/O
                         net (fo=2, routed)           0.290     9.214    u_top_vga/u_vga_timing/rgb_nxt3__2_i_13_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     9.338 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_2/O
                         net (fo=4, routed)           0.801    10.139    u_top_vga/u_draw_bg/rgb_nxt3__4_0[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    14.175 r  u_top_vga/u_draw_bg/rgb_nxt3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.177    u_top_vga/u_draw_bg/rgb_nxt3__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.695 r  u_top_vga/u_draw_bg/rgb_nxt3__4/P[0]
                         net (fo=2, routed)           0.808    16.503    u_top_vga/u_draw_bg/rgb_nxt3__4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.627 r  u_top_vga/u_draw_bg/i__carry_i_3/O
                         net (fo=1, routed)           0.000    16.627    u_top_vga/u_draw_bg/i__carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.160 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.160    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.483 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.853    18.337    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306    18.643 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    18.643    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.193 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.193    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.506 f  u_top_vga/u_draw_bg/rgb_nxt2_carry__5/O[3]
                         net (fo=1, routed)           0.664    20.170    u_top_vga/u_draw_bg/rgb_nxt2_carry__5_n_4
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.306    20.476 f  u_top_vga/u_draw_bg/rgb_out[11]_i_28/O
                         net (fo=1, routed)           0.666    21.141    u_top_vga/u_draw_bg/rgb_out[11]_i_28_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I3_O)        0.124    21.265 r  u_top_vga/u_draw_bg/rgb_out[11]_i_10/O
                         net (fo=4, routed)           0.940    22.206    u_top_vga/u_vga_timing/rgb_out_reg[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.153    22.359 f  u_top_vga/u_vga_timing/rgb_out[8]_i_2/O
                         net (fo=4, routed)           0.594    22.953    u_top_vga/u_vga_timing/rgb_out[8]_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.327    23.280 r  u_top_vga/u_vga_timing/rgb_out[2]_i_1/O
                         net (fo=2, routed)           0.529    23.809    u_top_vga/u_draw_bg/D[1]
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.507    30.812    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[2]/C
                         clock pessimism              0.312    31.124    
                         clock uncertainty           -0.085    31.040    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)       -0.045    30.995    u_top_vga/u_draw_bg/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         30.995    
                         arrival time                         -23.809    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.392ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        17.532ns  (logic 9.634ns (54.952%)  route 7.898ns (45.048%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 30.812 - 25.000 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.551     6.088    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y23          FDCE                                         r  u_top_vga/u_vga_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     6.566 r  u_top_vga/u_vga_timing/hcount_reg[2]/Q
                         net (fo=19, routed)          1.106     7.673    u_top_vga/u_vga_timing/hcount_tim[2]
    SLICE_X7Y23          LUT5 (Prop_lut5_I1_O)        0.295     7.968 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_11/O
                         net (fo=7, routed)           0.832     8.799    u_top_vga/u_vga_timing/rgb_nxt3__2_i_11_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_13/O
                         net (fo=2, routed)           0.290     9.214    u_top_vga/u_vga_timing/rgb_nxt3__2_i_13_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     9.338 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_2/O
                         net (fo=4, routed)           0.801    10.139    u_top_vga/u_draw_bg/rgb_nxt3__4_0[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    14.175 r  u_top_vga/u_draw_bg/rgb_nxt3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.177    u_top_vga/u_draw_bg/rgb_nxt3__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.695 r  u_top_vga/u_draw_bg/rgb_nxt3__4/P[0]
                         net (fo=2, routed)           0.808    16.503    u_top_vga/u_draw_bg/rgb_nxt3__4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.627 r  u_top_vga/u_draw_bg/i__carry_i_3/O
                         net (fo=1, routed)           0.000    16.627    u_top_vga/u_draw_bg/i__carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.160 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.160    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.483 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.853    18.337    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306    18.643 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    18.643    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.193 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.193    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.506 f  u_top_vga/u_draw_bg/rgb_nxt2_carry__5/O[3]
                         net (fo=1, routed)           0.664    20.170    u_top_vga/u_draw_bg/rgb_nxt2_carry__5_n_4
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.306    20.476 f  u_top_vga/u_draw_bg/rgb_out[11]_i_28/O
                         net (fo=1, routed)           0.666    21.141    u_top_vga/u_draw_bg/rgb_out[11]_i_28_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I3_O)        0.124    21.265 r  u_top_vga/u_draw_bg/rgb_out[11]_i_10/O
                         net (fo=4, routed)           0.940    22.206    u_top_vga/u_vga_timing/rgb_out_reg[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.153    22.359 f  u_top_vga/u_vga_timing/rgb_out[8]_i_2/O
                         net (fo=4, routed)           0.594    22.953    u_top_vga/u_vga_timing/rgb_out[8]_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.327    23.280 r  u_top_vga/u_vga_timing/rgb_out[2]_i_1/O
                         net (fo=2, routed)           0.340    23.620    u_top_vga/u_draw_bg/D[1]
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.507    30.812    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[2]_lopt_replica/C
                         clock pessimism              0.312    31.124    
                         clock uncertainty           -0.085    31.040    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)       -0.028    31.012    u_top_vga/u_draw_bg/rgb_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         31.012    
                         arrival time                         -23.620    
  -------------------------------------------------------------------
                         slack                                  7.392    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        17.314ns  (logic 9.402ns (54.304%)  route 7.912ns (45.696%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 30.810 - 25.000 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.551     6.088    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y23          FDCE                                         r  u_top_vga/u_vga_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     6.566 r  u_top_vga/u_vga_timing/hcount_reg[2]/Q
                         net (fo=19, routed)          1.106     7.673    u_top_vga/u_vga_timing/hcount_tim[2]
    SLICE_X7Y23          LUT5 (Prop_lut5_I1_O)        0.295     7.968 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_11/O
                         net (fo=7, routed)           0.832     8.799    u_top_vga/u_vga_timing/rgb_nxt3__2_i_11_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_13/O
                         net (fo=2, routed)           0.290     9.214    u_top_vga/u_vga_timing/rgb_nxt3__2_i_13_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     9.338 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_2/O
                         net (fo=4, routed)           0.801    10.139    u_top_vga/u_draw_bg/rgb_nxt3__4_0[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    14.175 r  u_top_vga/u_draw_bg/rgb_nxt3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.177    u_top_vga/u_draw_bg/rgb_nxt3__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.695 r  u_top_vga/u_draw_bg/rgb_nxt3__4/P[0]
                         net (fo=2, routed)           0.808    16.503    u_top_vga/u_draw_bg/rgb_nxt3__4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.627 r  u_top_vga/u_draw_bg/i__carry_i_3/O
                         net (fo=1, routed)           0.000    16.627    u_top_vga/u_draw_bg/i__carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.160 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.160    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.483 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.853    18.337    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306    18.643 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    18.643    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.193 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.193    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.506 f  u_top_vga/u_draw_bg/rgb_nxt2_carry__5/O[3]
                         net (fo=1, routed)           0.664    20.170    u_top_vga/u_draw_bg/rgb_nxt2_carry__5_n_4
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.306    20.476 f  u_top_vga/u_draw_bg/rgb_out[11]_i_28/O
                         net (fo=1, routed)           0.666    21.141    u_top_vga/u_draw_bg/rgb_out[11]_i_28_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I3_O)        0.124    21.265 r  u_top_vga/u_draw_bg/rgb_out[11]_i_10/O
                         net (fo=4, routed)           0.870    22.135    u_top_vga/u_draw_bg/rgb_out[11]_i_29_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    22.259 f  u_top_vga/u_draw_bg/rgb_out[10]_i_2/O
                         net (fo=3, routed)           1.019    23.278    u_top_vga/u_vga_timing/rgb_out_reg[4]
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.124    23.402 r  u_top_vga/u_vga_timing/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    23.402    u_top_vga/u_draw_bg/D[9]
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.505    30.810    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[10]/C
                         clock pessimism              0.312    31.122    
                         clock uncertainty           -0.085    31.038    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.081    31.119    u_top_vga/u_draw_bg/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         31.119    
                         arrival time                         -23.402    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        17.342ns  (logic 9.430ns (54.378%)  route 7.912ns (45.622%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 30.810 - 25.000 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.551     6.088    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y23          FDCE                                         r  u_top_vga/u_vga_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     6.566 r  u_top_vga/u_vga_timing/hcount_reg[2]/Q
                         net (fo=19, routed)          1.106     7.673    u_top_vga/u_vga_timing/hcount_tim[2]
    SLICE_X7Y23          LUT5 (Prop_lut5_I1_O)        0.295     7.968 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_11/O
                         net (fo=7, routed)           0.832     8.799    u_top_vga/u_vga_timing/rgb_nxt3__2_i_11_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_13/O
                         net (fo=2, routed)           0.290     9.214    u_top_vga/u_vga_timing/rgb_nxt3__2_i_13_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     9.338 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_2/O
                         net (fo=4, routed)           0.801    10.139    u_top_vga/u_draw_bg/rgb_nxt3__4_0[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    14.175 r  u_top_vga/u_draw_bg/rgb_nxt3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.177    u_top_vga/u_draw_bg/rgb_nxt3__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.695 r  u_top_vga/u_draw_bg/rgb_nxt3__4/P[0]
                         net (fo=2, routed)           0.808    16.503    u_top_vga/u_draw_bg/rgb_nxt3__4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.627 r  u_top_vga/u_draw_bg/i__carry_i_3/O
                         net (fo=1, routed)           0.000    16.627    u_top_vga/u_draw_bg/i__carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.160 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.160    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.483 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.853    18.337    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306    18.643 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    18.643    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.193 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.193    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.506 f  u_top_vga/u_draw_bg/rgb_nxt2_carry__5/O[3]
                         net (fo=1, routed)           0.664    20.170    u_top_vga/u_draw_bg/rgb_nxt2_carry__5_n_4
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.306    20.476 f  u_top_vga/u_draw_bg/rgb_out[11]_i_28/O
                         net (fo=1, routed)           0.666    21.141    u_top_vga/u_draw_bg/rgb_out[11]_i_28_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I3_O)        0.124    21.265 r  u_top_vga/u_draw_bg/rgb_out[11]_i_10/O
                         net (fo=4, routed)           0.870    22.135    u_top_vga/u_draw_bg/rgb_out[11]_i_29_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    22.259 f  u_top_vga/u_draw_bg/rgb_out[10]_i_2/O
                         net (fo=3, routed)           1.019    23.278    u_top_vga/u_vga_timing/rgb_out_reg[4]
    SLICE_X2Y27          LUT5 (Prop_lut5_I2_O)        0.152    23.430 r  u_top_vga/u_vga_timing/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    23.430    u_top_vga/u_draw_bg/D[3]
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.505    30.810    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[4]/C
                         clock pessimism              0.312    31.122    
                         clock uncertainty           -0.085    31.038    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.118    31.156    u_top_vga/u_draw_bg/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         31.156    
                         arrival time                         -23.430    
  -------------------------------------------------------------------
                         slack                                  7.726    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        17.199ns  (logic 9.634ns (56.016%)  route 7.565ns (43.984%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 30.810 - 25.000 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.551     6.088    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y23          FDCE                                         r  u_top_vga/u_vga_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     6.566 r  u_top_vga/u_vga_timing/hcount_reg[2]/Q
                         net (fo=19, routed)          1.106     7.673    u_top_vga/u_vga_timing/hcount_tim[2]
    SLICE_X7Y23          LUT5 (Prop_lut5_I1_O)        0.295     7.968 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_11/O
                         net (fo=7, routed)           0.832     8.799    u_top_vga/u_vga_timing/rgb_nxt3__2_i_11_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_13/O
                         net (fo=2, routed)           0.290     9.214    u_top_vga/u_vga_timing/rgb_nxt3__2_i_13_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     9.338 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_2/O
                         net (fo=4, routed)           0.801    10.139    u_top_vga/u_draw_bg/rgb_nxt3__4_0[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    14.175 r  u_top_vga/u_draw_bg/rgb_nxt3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.177    u_top_vga/u_draw_bg/rgb_nxt3__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.695 r  u_top_vga/u_draw_bg/rgb_nxt3__4/P[0]
                         net (fo=2, routed)           0.808    16.503    u_top_vga/u_draw_bg/rgb_nxt3__4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.627 r  u_top_vga/u_draw_bg/i__carry_i_3/O
                         net (fo=1, routed)           0.000    16.627    u_top_vga/u_draw_bg/i__carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.160 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.160    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.483 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.853    18.337    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306    18.643 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    18.643    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.193 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.193    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.506 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__5/O[3]
                         net (fo=1, routed)           0.664    20.170    u_top_vga/u_draw_bg/rgb_nxt2_carry__5_n_4
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.306    20.476 r  u_top_vga/u_draw_bg/rgb_out[11]_i_28/O
                         net (fo=1, routed)           0.666    21.141    u_top_vga/u_draw_bg/rgb_out[11]_i_28_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I3_O)        0.124    21.265 f  u_top_vga/u_draw_bg/rgb_out[11]_i_10/O
                         net (fo=4, routed)           0.940    22.206    u_top_vga/u_vga_timing/rgb_out_reg[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.153    22.359 r  u_top_vga/u_vga_timing/rgb_out[8]_i_2/O
                         net (fo=4, routed)           0.601    22.960    u_top_vga/u_vga_timing/rgb_out[8]_i_2_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.327    23.287 r  u_top_vga/u_vga_timing/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    23.287    u_top_vga/u_draw_bg/D[6]
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.505    30.810    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[7]/C
                         clock pessimism              0.312    31.122    
                         clock uncertainty           -0.085    31.038    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.079    31.117    u_top_vga/u_draw_bg/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         31.117    
                         arrival time                         -23.287    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        17.192ns  (logic 9.627ns (55.998%)  route 7.565ns (44.002%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 30.810 - 25.000 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.551     6.088    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y23          FDCE                                         r  u_top_vga/u_vga_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     6.566 r  u_top_vga/u_vga_timing/hcount_reg[2]/Q
                         net (fo=19, routed)          1.106     7.673    u_top_vga/u_vga_timing/hcount_tim[2]
    SLICE_X7Y23          LUT5 (Prop_lut5_I1_O)        0.295     7.968 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_11/O
                         net (fo=7, routed)           0.832     8.799    u_top_vga/u_vga_timing/rgb_nxt3__2_i_11_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_13/O
                         net (fo=2, routed)           0.290     9.214    u_top_vga/u_vga_timing/rgb_nxt3__2_i_13_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     9.338 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_2/O
                         net (fo=4, routed)           0.801    10.139    u_top_vga/u_draw_bg/rgb_nxt3__4_0[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    14.175 r  u_top_vga/u_draw_bg/rgb_nxt3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.177    u_top_vga/u_draw_bg/rgb_nxt3__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.695 r  u_top_vga/u_draw_bg/rgb_nxt3__4/P[0]
                         net (fo=2, routed)           0.808    16.503    u_top_vga/u_draw_bg/rgb_nxt3__4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.627 r  u_top_vga/u_draw_bg/i__carry_i_3/O
                         net (fo=1, routed)           0.000    16.627    u_top_vga/u_draw_bg/i__carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.160 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.160    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.483 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.853    18.337    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306    18.643 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    18.643    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.193 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.193    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.506 f  u_top_vga/u_draw_bg/rgb_nxt2_carry__5/O[3]
                         net (fo=1, routed)           0.664    20.170    u_top_vga/u_draw_bg/rgb_nxt2_carry__5_n_4
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.306    20.476 f  u_top_vga/u_draw_bg/rgb_out[11]_i_28/O
                         net (fo=1, routed)           0.666    21.141    u_top_vga/u_draw_bg/rgb_out[11]_i_28_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I3_O)        0.124    21.265 r  u_top_vga/u_draw_bg/rgb_out[11]_i_10/O
                         net (fo=4, routed)           0.940    22.206    u_top_vga/u_vga_timing/rgb_out_reg[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.153    22.359 f  u_top_vga/u_vga_timing/rgb_out[8]_i_2/O
                         net (fo=4, routed)           0.601    22.960    u_top_vga/u_vga_timing/rgb_out[8]_i_2_n_0
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.320    23.280 r  u_top_vga/u_vga_timing/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    23.280    u_top_vga/u_draw_bg/D[7]
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.505    30.810    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[8]/C
                         clock pessimism              0.312    31.122    
                         clock uncertainty           -0.085    31.038    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.118    31.156    u_top_vga/u_draw_bg/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         31.156    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        17.113ns  (logic 9.402ns (54.942%)  route 7.711ns (45.058%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 30.810 - 25.000 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.551     6.088    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y23          FDCE                                         r  u_top_vga/u_vga_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     6.566 r  u_top_vga/u_vga_timing/hcount_reg[2]/Q
                         net (fo=19, routed)          1.106     7.673    u_top_vga/u_vga_timing/hcount_tim[2]
    SLICE_X7Y23          LUT5 (Prop_lut5_I1_O)        0.295     7.968 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_11/O
                         net (fo=7, routed)           0.832     8.799    u_top_vga/u_vga_timing/rgb_nxt3__2_i_11_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_13/O
                         net (fo=2, routed)           0.290     9.214    u_top_vga/u_vga_timing/rgb_nxt3__2_i_13_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     9.338 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_2/O
                         net (fo=4, routed)           0.801    10.139    u_top_vga/u_draw_bg/rgb_nxt3__4_0[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    14.175 r  u_top_vga/u_draw_bg/rgb_nxt3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.177    u_top_vga/u_draw_bg/rgb_nxt3__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.695 r  u_top_vga/u_draw_bg/rgb_nxt3__4/P[0]
                         net (fo=2, routed)           0.808    16.503    u_top_vga/u_draw_bg/rgb_nxt3__4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.627 r  u_top_vga/u_draw_bg/i__carry_i_3/O
                         net (fo=1, routed)           0.000    16.627    u_top_vga/u_draw_bg/i__carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.160 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.160    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.483 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.853    18.337    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306    18.643 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    18.643    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.193 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.193    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.506 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__5/O[3]
                         net (fo=1, routed)           0.664    20.170    u_top_vga/u_draw_bg/rgb_nxt2_carry__5_n_4
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.306    20.476 r  u_top_vga/u_draw_bg/rgb_out[11]_i_28/O
                         net (fo=1, routed)           0.666    21.141    u_top_vga/u_draw_bg/rgb_out[11]_i_28_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I3_O)        0.124    21.265 f  u_top_vga/u_draw_bg/rgb_out[11]_i_10/O
                         net (fo=4, routed)           0.870    22.135    u_top_vga/u_draw_bg/rgb_out[11]_i_29_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    22.259 r  u_top_vga/u_draw_bg/rgb_out[10]_i_2/O
                         net (fo=3, routed)           0.818    23.077    u_top_vga/u_vga_timing/rgb_out_reg[4]
    SLICE_X2Y27          LUT6 (Prop_lut6_I1_O)        0.124    23.201 r  u_top_vga/u_vga_timing/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    23.201    u_top_vga/u_draw_bg/D[4]
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.505    30.810    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[5]/C
                         clock pessimism              0.312    31.122    
                         clock uncertainty           -0.085    31.038    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.077    31.115    u_top_vga/u_draw_bg/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         31.115    
                         arrival time                         -23.201    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        16.784ns  (logic 9.402ns (56.018%)  route 7.382ns (43.982%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.807ns = ( 30.807 - 25.000 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.551     6.088    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y23          FDCE                                         r  u_top_vga/u_vga_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     6.566 r  u_top_vga/u_vga_timing/hcount_reg[2]/Q
                         net (fo=19, routed)          1.106     7.673    u_top_vga/u_vga_timing/hcount_tim[2]
    SLICE_X7Y23          LUT5 (Prop_lut5_I1_O)        0.295     7.968 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_11/O
                         net (fo=7, routed)           0.832     8.799    u_top_vga/u_vga_timing/rgb_nxt3__2_i_11_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_13/O
                         net (fo=2, routed)           0.290     9.214    u_top_vga/u_vga_timing/rgb_nxt3__2_i_13_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     9.338 r  u_top_vga/u_vga_timing/rgb_nxt3__2_i_2/O
                         net (fo=4, routed)           0.801    10.139    u_top_vga/u_draw_bg/rgb_nxt3__4_0[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    14.175 r  u_top_vga/u_draw_bg/rgb_nxt3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.177    u_top_vga/u_draw_bg/rgb_nxt3__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.695 r  u_top_vga/u_draw_bg/rgb_nxt3__4/P[0]
                         net (fo=2, routed)           0.808    16.503    u_top_vga/u_draw_bg/rgb_nxt3__4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.627 r  u_top_vga/u_draw_bg/i__carry_i_3/O
                         net (fo=1, routed)           0.000    16.627    u_top_vga/u_draw_bg/i__carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.160 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.160    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.483 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.853    18.337    u_top_vga/u_draw_bg/rgb_nxt3_inferred__0/i__carry__0_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306    18.643 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    18.643    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.193 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.193    u_top_vga/u_draw_bg/rgb_nxt2_carry__4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.506 r  u_top_vga/u_draw_bg/rgb_nxt2_carry__5/O[3]
                         net (fo=1, routed)           0.664    20.170    u_top_vga/u_draw_bg/rgb_nxt2_carry__5_n_4
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.306    20.476 r  u_top_vga/u_draw_bg/rgb_out[11]_i_28/O
                         net (fo=1, routed)           0.666    21.141    u_top_vga/u_draw_bg/rgb_out[11]_i_28_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I3_O)        0.124    21.265 f  u_top_vga/u_draw_bg/rgb_out[11]_i_10/O
                         net (fo=4, routed)           0.623    21.889    u_top_vga/u_draw_bg/rgb_out[11]_i_29_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.124    22.013 f  u_top_vga/u_draw_bg/rgb_out[11]_i_4/O
                         net (fo=1, routed)           0.735    22.748    u_top_vga/u_vga_timing/rgb_out_reg[11]
    SLICE_X2Y25          LUT5 (Prop_lut5_I3_O)        0.124    22.872 r  u_top_vga/u_vga_timing/rgb_out[11]_i_2/O
                         net (fo=1, routed)           0.000    22.872    u_top_vga/u_draw_bg/D[10]
    SLICE_X2Y25          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.502    30.807    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y25          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[11]/C
                         clock pessimism              0.312    31.119    
                         clock uncertainty           -0.085    31.035    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.077    31.112    u_top_vga/u_draw_bg/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         31.112    
                         arrival time                         -22.872    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             18.540ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 1.406ns (24.824%)  route 4.258ns (75.176%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 30.812 - 25.000 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.551     6.088    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y23          FDCE                                         r  u_top_vga/u_vga_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     6.566 r  u_top_vga/u_vga_timing/hcount_reg[2]/Q
                         net (fo=19, routed)          1.107     7.674    u_top_vga/u_vga_timing/hcount_tim[2]
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.325     7.999 f  u_top_vga/u_vga_timing/rgb_out[1]_i_2/O
                         net (fo=1, routed)           0.674     8.673    u_top_vga/u_vga_timing/rgb_out[1]_i_2_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.327     9.000 r  u_top_vga/u_vga_timing/rgb_out[1]_i_1/O
                         net (fo=12, routed)          0.832     9.832    u_top_vga/u_vga_timing/D[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     9.956 f  u_top_vga/u_vga_timing/rgb_out[5]_i_3/O
                         net (fo=3, routed)           1.019    10.975    u_top_vga/u_vga_timing/rgb_out[5]_i_3_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.152    11.127 r  u_top_vga/u_vga_timing/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.625    11.752    u_top_vga/u_draw_bg/SR[0]
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.507    30.812    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[1]/C
                         clock pessimism              0.312    31.124    
                         clock uncertainty           -0.085    31.040    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.748    30.292    u_top_vga/u_draw_bg/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         30.292    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                 18.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 safe_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            safe_start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.516 r  safe_start_reg[0]/Q
                         net (fo=1, routed)           0.056     1.572    safe_start[0]
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     1.450    safe_start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 safe_start_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            safe_start_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.503 r  safe_start_reg[6]/Q
                         net (fo=1, routed)           0.055     1.558    safe_start[6]
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[7]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006     1.369    safe_start_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.237%)  route 0.128ns (40.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.580     1.808    u_top_vga/u_vga_timing/CLK
    SLICE_X5Y25          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     1.949 r  u_top_vga/u_vga_timing/vcount_reg[4]/Q
                         net (fo=24, routed)          0.128     2.077    u_top_vga/u_vga_timing/vcount_tim[4]
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.045     2.122 r  u_top_vga/u_vga_timing/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     2.122    u_top_vga/u_vga_timing/vcount[8]_i_1_n_0
    SLICE_X4Y25          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.848     2.353    u_top_vga/u_vga_timing/CLK
    SLICE_X4Y25          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[8]/C
                         clock pessimism             -0.532     1.821    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.091     1.912    u_top_vga/u_vga_timing/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.539%)  route 0.125ns (49.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.582     1.810    u_top_vga/u_vga_timing/CLK
    SLICE_X1Y24          FDCE                                         r  u_top_vga/u_vga_timing/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.128     1.938 r  u_top_vga/u_vga_timing/hsync_reg/Q
                         net (fo=1, routed)           0.125     2.063    u_top_vga/u_draw_bg/hsync
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_bg/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.850     2.355    u_top_vga/u_draw_bg/CLK
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_bg/hsync_out_reg/C
                         clock pessimism             -0.532     1.823    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.016     1.839    u_top_vga/u_draw_bg/hsync_out_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 safe_start_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            safe_start_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.503 r  safe_start_reg[1]/Q
                         net (fo=1, routed)           0.119     1.622    safe_start[1]
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[2]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.017     1.392    safe_start_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.582     1.810    u_top_vga/u_vga_timing/CLK
    SLICE_X1Y24          FDCE                                         r  u_top_vga/u_vga_timing/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.951 r  u_top_vga/u_vga_timing/vsync_reg/Q
                         net (fo=2, routed)           0.181     2.133    u_top_vga/u_draw_bg/vsync
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_bg/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.850     2.355    u_top_vga/u_draw_bg/CLK
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_bg/vsync_out_reg/C
                         clock pessimism             -0.532     1.823    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.066     1.889    u_top_vga/u_draw_bg/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.582     1.810    u_top_vga/u_vga_timing/CLK
    SLICE_X1Y24          FDCE                                         r  u_top_vga/u_vga_timing/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.951 r  u_top_vga/u_vga_timing/vsync_reg/Q
                         net (fo=2, routed)           0.168     2.119    u_top_vga/u_vga_timing/vsync
    SLICE_X1Y24          LUT3 (Prop_lut3_I2_O)        0.045     2.164 r  u_top_vga/u_vga_timing/vsync_i_1/O
                         net (fo=1, routed)           0.000     2.164    u_top_vga/u_vga_timing/vsync_i_1_n_0
    SLICE_X1Y24          FDCE                                         r  u_top_vga/u_vga_timing/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.850     2.355    u_top_vga/u_vga_timing/CLK
    SLICE_X1Y24          FDCE                                         r  u_top_vga/u_vga_timing/vsync_reg/C
                         clock pessimism             -0.545     1.810    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.091     1.901    u_top_vga/u_vga_timing/vsync_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.317%)  route 0.170ns (47.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.581     1.809    u_top_vga/u_vga_timing/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.950 r  u_top_vga/u_vga_timing/vcount_reg[9]/Q
                         net (fo=14, routed)          0.170     2.120    u_top_vga/u_vga_timing/vcount_tim[9]
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.045     2.165 r  u_top_vga/u_vga_timing/vcount[9]_i_1/O
                         net (fo=1, routed)           0.000     2.165    u_top_vga/u_vga_timing/vcount[9]_i_1_n_0
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.849     2.354    u_top_vga/u_vga_timing/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[9]/C
                         clock pessimism             -0.545     1.809    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.092     1.901    u_top_vga/u_vga_timing/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.553     1.781    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y25          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164     1.945 r  u_top_vga/u_vga_timing/vcount_reg[1]/Q
                         net (fo=21, routed)          0.197     2.142    u_top_vga/u_vga_timing/vcount_tim[1]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.043     2.185 r  u_top_vga/u_vga_timing/vcount[1]_i_1/O
                         net (fo=5, routed)           0.000     2.185    u_top_vga/u_vga_timing/A[1]
    SLICE_X8Y25          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.820     2.325    u_top_vga/u_vga_timing/CLK
    SLICE_X8Y25          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[1]/C
                         clock pessimism             -0.544     1.781    
    SLICE_X8Y25          FDCE (Hold_fdce_C_D)         0.123     1.904    u_top_vga/u_vga_timing/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/hblnk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.227ns (51.634%)  route 0.213ns (48.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.583     1.811    u_top_vga/u_vga_timing/CLK
    SLICE_X4Y22          FDCE                                         r  u_top_vga/u_vga_timing/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.128     1.939 r  u_top_vga/u_vga_timing/hcount_reg[9]/Q
                         net (fo=19, routed)          0.213     2.152    u_top_vga/u_vga_timing/hcount_tim[9]
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.099     2.251 r  u_top_vga/u_vga_timing/hblnk_i_1/O
                         net (fo=1, routed)           0.000     2.251    u_top_vga/u_vga_timing/hblnk0
    SLICE_X2Y23          FDCE                                         r  u_top_vga/u_vga_timing/hblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.851     2.356    u_top_vga/u_vga_timing/CLK
    SLICE_X2Y23          FDCE                                         r  u_top_vga/u_vga_timing/hblnk_reg/C
                         clock pessimism             -0.511     1.845    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.120     1.965    u_top_vga/u_vga_timing/hblnk_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in_mmcme2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    clk_out_bufgce/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      clk_out_bufh/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     safe_start_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     safe_start_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     safe_start_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     safe_start_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     safe_start_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     safe_start_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     safe_start_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_in_mmcme2/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_in_mmcme2/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb fall edge)     5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_ibuf/O
                         net (fo=1, routed)           1.233     7.691    clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  clk_in_mmcme2/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    clk_fb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_in_mmcme2/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_in_mmcme2/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_in_mmcme2/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    clk_fb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_in_mmcme2/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out fall edge)   12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  clk_ibuf/O
                         net (fo=1, routed)           1.233    15.191    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.279 f  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661    16.941    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.037 f  clk_out_bufgce/O
                         net (fo=41, routed)          1.666    18.703    pclk
    OLOGIC_X1Y93         ODDR                                         f  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    19.175 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    19.176    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    22.681 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    22.681    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.384ns  (logic 4.048ns (63.418%)  route 2.335ns (36.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.621     6.158    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     6.676 r  u_top_vga/u_draw_bg/rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.335     9.012    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.542 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.542    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.283ns  (logic 4.174ns (66.430%)  route 2.109ns (33.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.621     6.158    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     6.636 r  u_top_vga/u_draw_bg/rgb_out_reg[8]/Q
                         net (fo=1, routed)           2.109     8.745    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.696    12.441 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.441    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 4.047ns (64.395%)  route 2.238ns (35.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.618     6.155    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y25          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     6.673 r  u_top_vga/u_draw_bg/rgb_out_reg[6]/Q
                         net (fo=1, routed)           2.238     8.911    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.440 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.440    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.241ns  (logic 4.176ns (66.912%)  route 2.065ns (33.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.621     6.158    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     6.636 r  u_top_vga/u_draw_bg/rgb_out_reg[4]/Q
                         net (fo=1, routed)           2.065     8.701    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.698    12.399 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.399    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 3.975ns (64.012%)  route 2.235ns (35.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.621     6.158    u_top_vga/u_draw_bg/CLK
    SLICE_X3Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     6.614 r  u_top_vga/u_draw_bg/rgb_out_reg[9]/Q
                         net (fo=1, routed)           2.235     8.849    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.368 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.368    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.023ns (66.040%)  route 2.069ns (33.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.621     6.158    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     6.676 r  u_top_vga/u_draw_bg/rgb_out_reg[5]/Q
                         net (fo=1, routed)           2.069     8.745    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.251 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.251    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.954ns  (logic 4.042ns (67.888%)  route 1.912ns (32.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.621     6.158    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     6.676 r  u_top_vga/u_draw_bg/rgb_out_reg[10]/Q
                         net (fo=1, routed)           1.912     8.588    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.112 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.112    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 4.043ns (68.503%)  route 1.859ns (31.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.624     6.161    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.679 r  u_top_vga/u_draw_bg/rgb_out_reg[3]/Q
                         net (fo=1, routed)           1.859     8.538    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.063 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.063    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.880ns  (logic 4.021ns (68.385%)  route 1.859ns (31.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.624     6.161    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.679 r  u_top_vga/u_draw_bg/rgb_out_reg[1]/Q
                         net (fo=1, routed)           1.859     8.538    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.042 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.042    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.585     1.813    pclk
    OLOGIC_X1Y93         ODDR                                         r  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177     1.990 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001     1.991    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.197 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     3.197    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.384ns (80.049%)  route 0.345ns (19.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.585     1.813    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.977 r  u_top_vga/u_draw_bg/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.345     2.322    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.542 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.542    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.345ns (77.567%)  route 0.389ns (22.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.582     1.810    u_top_vga/u_draw_bg/CLK
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_bg/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.951 r  u_top_vga/u_draw_bg/vsync_out_reg/Q
                         net (fo=1, routed)           0.389     2.340    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.545 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.545    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.361ns (78.550%)  route 0.372ns (21.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.585     1.813    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.977 r  u_top_vga/u_draw_bg/rgb_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.372     2.349    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.545 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.545    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.368ns (76.932%)  route 0.410ns (23.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.582     1.810    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y25          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.974 r  u_top_vga/u_draw_bg/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.410     2.384    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.588 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.588    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.369ns (76.943%)  route 0.410ns (23.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.585     1.813    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.977 r  u_top_vga/u_draw_bg/rgb_out_reg[1]/Q
                         net (fo=1, routed)           0.410     2.387    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.592 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.592    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.339ns (74.732%)  route 0.453ns (25.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.582     1.810    u_top_vga/u_draw_bg/CLK
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_bg/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.951 r  u_top_vga/u_draw_bg/hsync_out_reg/Q
                         net (fo=1, routed)           0.453     2.404    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.602 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.602    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.390ns (77.185%)  route 0.411ns (22.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.585     1.813    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.977 r  u_top_vga/u_draw_bg/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.411     2.388    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.614 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.614    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.389ns (75.615%)  route 0.448ns (24.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.585     1.813    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.977 r  u_top_vga/u_draw_bg/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.448     2.425    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.650 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.650    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_bg/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.371ns (73.587%)  route 0.492ns (26.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.585     1.813    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.977 r  u_top_vga/u_draw_bg/rgb_out_reg[5]/Q
                         net (fo=1, routed)           0.492     2.469    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.676 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.676    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.720ns  (logic 1.565ns (33.165%)  route 3.154ns (66.835%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          2.238     3.680    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.124     3.804 r  u_top_vga/u_vga_timing/rgb_out[11]_i_1/O
                         net (fo=8, routed)           0.916     4.720    u_top_vga/u_draw_bg/SR[1]
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162     2.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581     4.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.505     5.810    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.720ns  (logic 1.565ns (33.165%)  route 3.154ns (66.835%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          2.238     3.680    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.124     3.804 r  u_top_vga/u_vga_timing/rgb_out[11]_i_1/O
                         net (fo=8, routed)           0.916     4.720    u_top_vga/u_draw_bg/SR[1]
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162     2.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581     4.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.505     5.810    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.720ns  (logic 1.565ns (33.165%)  route 3.154ns (66.835%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          2.238     3.680    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.124     3.804 r  u_top_vga/u_vga_timing/rgb_out[11]_i_1/O
                         net (fo=8, routed)           0.916     4.720    u_top_vga/u_draw_bg/SR[1]
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162     2.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581     4.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.505     5.810    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.720ns  (logic 1.565ns (33.165%)  route 3.154ns (66.835%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          2.238     3.680    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.124     3.804 r  u_top_vga/u_vga_timing/rgb_out[11]_i_1/O
                         net (fo=8, routed)           0.916     4.720    u_top_vga/u_draw_bg/SR[1]
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162     2.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581     4.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.505     5.810    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.720ns  (logic 1.565ns (33.165%)  route 3.154ns (66.835%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          2.238     3.680    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.124     3.804 r  u_top_vga/u_vga_timing/rgb_out[11]_i_1/O
                         net (fo=8, routed)           0.916     4.720    u_top_vga/u_draw_bg/SR[1]
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162     2.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581     4.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.505     5.810    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.720ns  (logic 1.565ns (33.165%)  route 3.154ns (66.835%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          2.238     3.680    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.124     3.804 r  u_top_vga/u_vga_timing/rgb_out[11]_i_1/O
                         net (fo=8, routed)           0.916     4.720    u_top_vga/u_draw_bg/SR[1]
    SLICE_X3Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162     2.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581     4.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.505     5.810    u_top_vga/u_draw_bg/CLK
    SLICE_X3Y27          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 1.593ns (35.748%)  route 2.864ns (64.252%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          2.238     3.680    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y25          LUT5 (Prop_lut5_I1_O)        0.152     3.832 r  u_top_vga/u_vga_timing/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.625     4.457    u_top_vga/u_draw_bg/SR[0]
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162     2.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581     4.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.507     5.812    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 1.593ns (35.748%)  route 2.864ns (64.252%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          2.238     3.680    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y25          LUT5 (Prop_lut5_I1_O)        0.152     3.832 r  u_top_vga/u_vga_timing/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.625     4.457    u_top_vga/u_draw_bg/SR[0]
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162     2.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581     4.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.507     5.812    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 1.593ns (35.748%)  route 2.864ns (64.252%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          2.238     3.680    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y25          LUT5 (Prop_lut5_I1_O)        0.152     3.832 r  u_top_vga/u_vga_timing/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.625     4.457    u_top_vga/u_draw_bg/SR[0]
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162     2.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581     4.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.507     5.812    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/rgb_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 1.593ns (35.748%)  route 2.864ns (64.252%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          2.238     3.680    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y25          LUT5 (Prop_lut5_I1_O)        0.152     3.832 r  u_top_vga/u_vga_timing/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.625     4.457    u_top_vga/u_draw_bg/SR[0]
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162     2.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581     4.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.305 r  clk_out_bufgce/O
                         net (fo=41, routed)          1.507     5.812    u_top_vga/u_draw_bg/CLK
    SLICE_X2Y28          FDRE                                         r  u_top_vga/u_draw_bg/rgb_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/hsync_reg/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.210ns (23.936%)  route 0.666ns (76.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.666     0.875    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X1Y24          FDCE                                         f  u_top_vga/u_vga_timing/hsync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.850     2.355    u_top_vga/u_vga_timing/CLK
    SLICE_X1Y24          FDCE                                         r  u_top_vga/u_vga_timing/hsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vsync_reg/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.210ns (23.936%)  route 0.666ns (76.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.666     0.875    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X1Y24          FDCE                                         f  u_top_vga/u_vga_timing/vsync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.850     2.355    u_top_vga/u_vga_timing/CLK
    SLICE_X1Y24          FDCE                                         r  u_top_vga/u_vga_timing/vsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vcount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.210ns (23.893%)  route 0.667ns (76.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.667     0.877    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X5Y25          FDCE                                         f  u_top_vga/u_vga_timing/vcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.848     2.353    u_top_vga/u_vga_timing/CLK
    SLICE_X5Y25          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vcount_reg[4]/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.210ns (23.893%)  route 0.667ns (76.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.667     0.877    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X5Y25          FDCE                                         f  u_top_vga/u_vga_timing/vcount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.848     2.353    u_top_vga/u_vga_timing/CLK
    SLICE_X5Y25          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vcount_reg[7]/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.210ns (23.893%)  route 0.667ns (76.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.667     0.877    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X5Y25          FDCE                                         f  u_top_vga/u_vga_timing/vcount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.848     2.353    u_top_vga/u_vga_timing/CLK
    SLICE_X5Y25          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/hsync_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.210ns (23.818%)  route 0.670ns (76.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.670     0.880    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_bg/hsync_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.850     2.355    u_top_vga/u_draw_bg/CLK
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_bg/hsync_out_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vsync_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.210ns (23.818%)  route 0.670ns (76.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.670     0.880    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_bg/vsync_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.850     2.355    u_top_vga/u_draw_bg/CLK
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_bg/vsync_out_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vblnk_reg/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.210ns (23.797%)  route 0.671ns (76.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.671     0.880    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X3Y25          FDCE                                         f  u_top_vga/u_vga_timing/vblnk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.850     2.355    u_top_vga/u_vga_timing/CLK
    SLICE_X3Y25          FDCE                                         r  u_top_vga/u_vga_timing/vblnk_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vcount_reg[8]/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.210ns (23.775%)  route 0.672ns (76.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.672     0.881    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X4Y25          FDCE                                         f  u_top_vga/u_vga_timing/vcount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.848     2.353    u_top_vga/u_vga_timing/CLK
    SLICE_X4Y25          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vcount_reg[6]/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.210ns (21.587%)  route 0.761ns (78.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.761     0.971    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X5Y24          FDCE                                         f  u_top_vga/u_vga_timing/vcount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=41, routed)          0.848     2.353    u_top_vga/u_vga_timing/CLK
    SLICE_X5Y24          FDCE                                         r  u_top_vga/u_vga_timing/vcount_reg[6]/C





