// Seed: 1567747933
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd90
) (
    id_1,
    _id_2
);
  output wire _id_2;
  module_0 modCall_1 (id_1);
  input wire id_1;
  logic [1 : id_2] id_3[id_2 : -1];
endmodule
module module_2 (
    output uwire   id_0,
    input  supply1 id_1
);
endmodule
module module_3 (
    input supply0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wand id_3,
    input uwire id_4
);
  assign id_2 = id_1;
  module_2 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
  logic id_6;
  ;
  assign id_3 = id_6;
endmodule
