
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 1.61

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.43 source latency wr_ptr[4]$_DFFE_PN0P_/CLK ^
  -0.43 target latency mem[9][0]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: output_valid$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.06    0.00    0.73 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.17    0.17    0.91 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.17    0.00    0.91 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    19    0.11    0.19    0.24    1.14 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.19    0.00    1.14 ^ output_valid$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.24 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.20    0.43 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    0.43 ^ output_valid$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.43   clock reconvergence pessimism
                          0.36    0.80   library removal time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: wr_data[3] (input port clocked by core_clock)
Endpoint: mem[11][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ wr_data[3] (in)
                                         wr_data[3] (net)
                  0.00    0.00    0.20 ^ input6/A (sky130_fd_sc_hd__buf_6)
    16    0.08    0.17    0.17    0.37 ^ input6/X (sky130_fd_sc_hd__buf_6)
                                         net7 (net)
                  0.17    0.00    0.38 ^ mem[11][3]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.24 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.19    0.43 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0_0_clk (net)
                  0.06    0.00    0.43 ^ mem[11][3]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.43   clock reconvergence pessimism
                         -0.14    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.06    0.00    0.73 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.17    0.17    0.91 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.17    0.00    0.91 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    19    0.11    0.19    0.24    1.14 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.19    0.00    1.14 ^ rd_ptr[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.14   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.24 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    5.43 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5_0_clk (net)
                  0.06    0.00    5.43 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.43   clock reconvergence pessimism
                          0.18    5.61   library recovery time
                                  5.61   data required time
-----------------------------------------------------------------------------
                                  5.61   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  4.46   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[6][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.24 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.20    0.43 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    0.43 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.05    0.33    0.76 ^ rd_ptr[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_ptr[2] (net)
                  0.10    0.00    0.76 ^ _215_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.22    0.98 ^ _215_/X (sky130_fd_sc_hd__buf_4)
                                         _067_ (net)
                  0.16    0.00    0.98 ^ _216_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.16    0.26    1.24 ^ _216_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _068_ (net)
                  0.16    0.00    1.24 ^ _224_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.08    0.11    1.35 v _224_/Y (sky130_fd_sc_hd__inv_1)
                                         _154_ (net)
                  0.08    0.00    1.35 v _328_/A (sky130_fd_sc_hd__ha_1)
     4    0.02    0.13    0.39    1.74 v _328_/SUM (sky130_fd_sc_hd__ha_1)
                                         _156_ (net)
                  0.13    0.00    1.74 v _174_/A1 (sky130_fd_sc_hd__a21o_1)
     1    0.01    0.05    0.21    1.95 v _174_/X (sky130_fd_sc_hd__a21o_1)
                                         _047_ (net)
                  0.05    0.00    1.95 v _175_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.02    0.26    0.26    2.21 ^ _175_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _048_ (net)
                  0.26    0.00    2.21 ^ _177_/A (sky130_fd_sc_hd__xor2_4)
     7    0.04    0.32    0.34    2.55 ^ _177_/X (sky130_fd_sc_hd__xor2_4)
                                         _050_ (net)
                  0.32    0.00    2.55 ^ _178_/A (sky130_fd_sc_hd__clkinv_4)
     8    0.04    0.13    0.17    2.71 v _178_/Y (sky130_fd_sc_hd__clkinv_4)
                                         net19 (net)
                  0.13    0.00    2.72 v _191_/A1 (sky130_fd_sc_hd__a21boi_2)
     5    0.02    0.28    0.30    3.01 ^ _191_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _059_ (net)
                  0.28    0.00    3.01 ^ _198_/A (sky130_fd_sc_hd__buf_6)
    10    0.04    0.10    0.20    3.21 ^ _198_/X (sky130_fd_sc_hd__buf_6)
                                         _062_ (net)
                  0.10    0.00    3.21 ^ _202_/B (sky130_fd_sc_hd__and3_4)
     8    0.05    0.17    0.30    3.51 ^ _202_/X (sky130_fd_sc_hd__and3_4)
                                         _013_ (net)
                  0.17    0.00    3.52 ^ mem[6][6]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.52   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.24 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.19    5.43 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_clk (net)
                  0.06    0.00    5.43 ^ mem[6][6]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.43   clock reconvergence pessimism
                         -0.30    5.13   library setup time
                                  5.13   data required time
-----------------------------------------------------------------------------
                                  5.13   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  1.61   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.06    0.00    0.73 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.17    0.17    0.91 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.17    0.00    0.91 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    19    0.11    0.19    0.24    1.14 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.19    0.00    1.14 ^ rd_ptr[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.14   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.24 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    5.43 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5_0_clk (net)
                  0.06    0.00    5.43 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.43   clock reconvergence pessimism
                          0.18    5.61   library recovery time
                                  5.61   data required time
-----------------------------------------------------------------------------
                                  5.61   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  4.46   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[6][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.24 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.20    0.43 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    0.43 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.05    0.33    0.76 ^ rd_ptr[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_ptr[2] (net)
                  0.10    0.00    0.76 ^ _215_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.22    0.98 ^ _215_/X (sky130_fd_sc_hd__buf_4)
                                         _067_ (net)
                  0.16    0.00    0.98 ^ _216_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.16    0.26    1.24 ^ _216_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _068_ (net)
                  0.16    0.00    1.24 ^ _224_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.08    0.11    1.35 v _224_/Y (sky130_fd_sc_hd__inv_1)
                                         _154_ (net)
                  0.08    0.00    1.35 v _328_/A (sky130_fd_sc_hd__ha_1)
     4    0.02    0.13    0.39    1.74 v _328_/SUM (sky130_fd_sc_hd__ha_1)
                                         _156_ (net)
                  0.13    0.00    1.74 v _174_/A1 (sky130_fd_sc_hd__a21o_1)
     1    0.01    0.05    0.21    1.95 v _174_/X (sky130_fd_sc_hd__a21o_1)
                                         _047_ (net)
                  0.05    0.00    1.95 v _175_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.02    0.26    0.26    2.21 ^ _175_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _048_ (net)
                  0.26    0.00    2.21 ^ _177_/A (sky130_fd_sc_hd__xor2_4)
     7    0.04    0.32    0.34    2.55 ^ _177_/X (sky130_fd_sc_hd__xor2_4)
                                         _050_ (net)
                  0.32    0.00    2.55 ^ _178_/A (sky130_fd_sc_hd__clkinv_4)
     8    0.04    0.13    0.17    2.71 v _178_/Y (sky130_fd_sc_hd__clkinv_4)
                                         net19 (net)
                  0.13    0.00    2.72 v _191_/A1 (sky130_fd_sc_hd__a21boi_2)
     5    0.02    0.28    0.30    3.01 ^ _191_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _059_ (net)
                  0.28    0.00    3.01 ^ _198_/A (sky130_fd_sc_hd__buf_6)
    10    0.04    0.10    0.20    3.21 ^ _198_/X (sky130_fd_sc_hd__buf_6)
                                         _062_ (net)
                  0.10    0.00    3.21 ^ _202_/B (sky130_fd_sc_hd__and3_4)
     8    0.05    0.17    0.30    3.51 ^ _202_/X (sky130_fd_sc_hd__and3_4)
                                         _013_ (net)
                  0.17    0.00    3.52 ^ mem[6][6]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.52   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.24 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.19    5.43 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_clk (net)
                  0.06    0.00    5.43 ^ mem[6][6]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.43   clock reconvergence pessimism
                         -0.30    5.13   library setup time
                                  5.13   data required time
-----------------------------------------------------------------------------
                                  5.13   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  1.61   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.0261417627334595

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6841

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.03192948177456856

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8717

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[6][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.43 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.43 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.33    0.76 ^ rd_ptr[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.22    0.98 ^ _215_/X (sky130_fd_sc_hd__buf_4)
   0.26    1.24 ^ _216_/X (sky130_fd_sc_hd__clkbuf_4)
   0.11    1.35 v _224_/Y (sky130_fd_sc_hd__inv_1)
   0.39    1.74 v _328_/SUM (sky130_fd_sc_hd__ha_1)
   0.21    1.95 v _174_/X (sky130_fd_sc_hd__a21o_1)
   0.26    2.21 ^ _175_/Y (sky130_fd_sc_hd__a21oi_2)
   0.34    2.55 ^ _177_/X (sky130_fd_sc_hd__xor2_4)
   0.17    2.71 v _178_/Y (sky130_fd_sc_hd__clkinv_4)
   0.30    3.01 ^ _191_/Y (sky130_fd_sc_hd__a21boi_2)
   0.20    3.21 ^ _198_/X (sky130_fd_sc_hd__buf_6)
   0.30    3.51 ^ _202_/X (sky130_fd_sc_hd__and3_4)
   0.00    3.52 ^ mem[6][6]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           3.52   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    5.43 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.43 ^ mem[6][6]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    5.43   clock reconvergence pessimism
  -0.30    5.13   library setup time
           5.13   data required time
---------------------------------------------------------
           5.13   data required time
          -3.52   data arrival time
---------------------------------------------------------
           1.61   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.43 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.43 ^ rd_ptr[4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.37    0.80 ^ rd_ptr[4]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.09    0.89 v _314_/X (sky130_fd_sc_hd__xor2_1)
   0.00    0.89 v rd_ptr[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           0.89   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.43 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.43 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    0.43   clock reconvergence pessimism
  -0.04    0.39   library hold time
           0.39   data required time
---------------------------------------------------------
           0.39   data required time
          -0.89   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.4293

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.4324

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
3.5150

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
1.6139

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
45.914651

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.61e-03   1.55e-04   1.42e-09   1.76e-03  36.3%
Combinational          7.74e-04   1.12e-03   9.53e-10   1.89e-03  39.0%
Clock                  6.67e-04   5.32e-04   2.59e-10   1.20e-03  24.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.05e-03   1.81e-03   2.63e-09   4.86e-03 100.0%
                          62.8%      37.2%       0.0%
