{"Source Block": ["oh/common/hdl/oh_iddr.v@32:44@HdlStmProcess", "   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n\n   always @ (posedge clk)\n     if(ce)\n       q1_reg[DW-1:0] <= #(HOLDHACK) q1_pos[DW-1:0];\n         \n"], "Clone Blocks": [["oh/common/hdl/oh_iddr.v@29:39", "   localparam [152:1] DDR_CLK_EDGE_REG = DDR_CLK_EDGE;\n\n   reg [DW-1:0]     q1_pos;\n   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n"], ["oh/common/hdl/oh_iddr.v@40:52", "\n   always @ (posedge clk)\n     if(ce)\n       q1_reg[DW-1:0] <= #(HOLDHACK) q1_pos[DW-1:0];\n         \n   always @ (negedge clk)\n     if(ce)\n       q2_neg[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n   \n   always @ (posedge clk)\n     if(ce)\n       q2_pos[DW-1:0] <= #(HOLDHACK) q2_neg[DW-1:0];\n\n"], ["oh/common/hdl/oh_oddr.v@25:36", "   reg [DW-1:0]    q1;   \n   reg [DW-1:0]    q2;\n   reg [DW-1:0]    q2_reg;\n   \n   //Generate different logic based on parameters\n   always @ (posedge clk)\n     q1[DW-1:0] <= din1[DW-1:0];\n\n   always @ (posedge clk)\n     q2[DW-1:0] <= din2[DW-1:0];\n  \n   always @ (negedge clk)\n"], ["oh/common/hdl/oh_iddr.v@30:40", "\n   reg [DW-1:0]     q1_pos;\n   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n\n"], ["oh/common/hdl/oh_iddr.v@36:48", "   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n\n   always @ (posedge clk)\n     if(ce)\n       q1_reg[DW-1:0] <= #(HOLDHACK) q1_pos[DW-1:0];\n         \n   always @ (negedge clk)\n     if(ce)\n       q2_neg[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n   \n"], ["oh/common/hdl/oh_iddr.v@44:56", "         \n   always @ (negedge clk)\n     if(ce)\n       q2_neg[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n   \n   always @ (posedge clk)\n     if(ce)\n       q2_pos[DW-1:0] <= #(HOLDHACK) q2_neg[DW-1:0];\n\n   //Select behavior based on parameters\n   assign q1[DW-1:0] = (DDR_CLK_EDGE_REG == \"SAME_EDGE_PIPELINED\") ? q1_reg[DW-1:0] :\n\t\t       (DDR_CLK_EDGE_REG == \"SAME_EDGE\")           ? q1_pos[DW-1:0] :\n\t                                                             'b0;\n"]], "Diff Content": {"Delete": [[39, "       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n"]], "Add": []}}