****************************************
Report : Averaged Power
Design : Main
Version: K-2015.06-SP3-1
Date   : Sun Jun 26 23:08:01 2016
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational              0.0000    0.6745    0.0000    0.6745 (30.70%)  
sequential                 0.0000    1.5224    0.0000    1.5224 (69.30%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  =    2.1969  (100.00%)
  Cell Internal Power  =    0.0000   ( 0.00%)
  Cell Leakage Power   =    0.0000   ( 0.00%)
                         ---------
Total Power            =    2.1969  (100.00%)

1
