Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 18 03:16:02 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                4.99e-03    0.157 1.03e+07    0.172 100.0
  U0_CLK_GATE (CLK_GATE)               1.51e-03 4.67e-03 3.71e+04 6.23e-03   3.6
  U0_ALU (ALU)                            0.000 1.24e-02 4.20e+06 1.66e-02   9.6
    mult_49 (ALU_DW02_mult_0)             0.000    0.000 1.65e+06 1.65e-03   1.0
    add_43 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_46 (ALU_DW01_sub_0)               0.000    0.000 2.48e+05 2.48e-04   0.1
    div_52 (ALU_DW_div_uns_0)             0.000    0.000 1.24e+06 1.24e-03   0.7
  U0_RegFile (RegFile)                 1.93e-03    0.100 3.16e+06    0.105  61.3
  U0_SYS_CTRL (SYS_CTRL)               5.02e-04 2.59e-02 8.78e+05 2.72e-02  15.8
    U0_CTRL_TX (CTRL_TX)                  0.000 2.19e-03 1.69e+05 2.36e-03   1.4
    U0_CTRL_RX (CTRL_RX)               2.32e-04 2.36e-02 7.00e+05 2.46e-02  14.3
  U0_UART (UART)                       4.62e-04 8.50e-04 1.41e+06 2.72e-03   1.6
    U0_UART_RX (UART_RX)               3.93e-04 7.66e-04 7.95e+05 1.95e-03   1.1
      U0_stp_chk (stp_chk)                0.000 1.45e-05 1.68e+04 3.13e-05   0.0
      U0_par_chk (par_chk)                0.000 1.45e-05 1.19e+05 1.34e-04   0.1
      U0_strt_chk (strt_chk)              0.000 1.45e-05 1.66e+04 3.11e-05   0.0
      U0_deserializer (deserializer)      0.000 1.16e-04 1.11e+05 2.27e-04   0.1
      U0_data_sampling (data_sampling) 3.41e-05 9.92e-05 2.47e+05 3.80e-04   0.2
      U0_edge_bit_counter (edge_bit_counter)
                                       1.62e-04 2.63e-04 1.35e+05 5.60e-04   0.3
      U0_uart_fsm (uart_rx_fsm)        1.35e-04 2.40e-04 1.44e+05 5.18e-04   0.3
    U0_UART_TX (UART_TX)               6.45e-05 7.96e-05 6.10e+05 7.54e-04   0.4
      U0_parity_calc (parity_calc)        0.000 2.55e-05 2.49e+05 2.74e-04   0.2
      U0_mux (mux)                     3.56e-06 7.32e-06 3.53e+04 4.61e-05   0.0
      U0_Serializer (Serializer)          0.000 3.11e-05 2.22e+05 2.53e-04   0.1
      U0_fsm (uart_tx_fsm)                0.000 1.13e-05 9.86e+04 1.10e-04   0.1
  U0_ClkDiv (ClkDiv)                   9.48e-06 9.15e-05 2.13e+05 3.14e-04   0.2
  U0_bit_sync (BIT_SYNC)                  0.000 1.46e-03 2.06e+04 1.48e-03   0.9
  U1_uart_sync (DATA_SYNC_1)              0.000 3.40e-05 1.53e+05 1.87e-04   0.1
  U0_ref_sync (DATA_SYNC_0)               0.000 8.75e-03 1.72e+05 8.92e-03   5.2
  U1_RST_SYNC (RST_SYNC_1)             1.30e-05 2.26e-03 2.53e+04 2.30e-03   1.3
  U0_RST_SYNC (RST_SYNC_0)             2.26e-06 7.53e-05 2.30e+04 1.01e-04   0.1
1
