Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'int_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:157]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg8
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.wishbone_bus_if
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.wb_rom
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_debug_if
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.wb_ram
Compiling module xil_defaultlib.wb_conmax_master_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_arb
Compiling module xil_defaultlib.wb_conmax_pri_dec(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_pri_enc(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_msel(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_slave_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_rf(sw=4)
Compiling module xil_defaultlib.wb_conmax_top_default
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
