Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct  6 22:40:05 2021
| Host         : DESKTOP-15GONON running 64-bit major release  (build 9200)
| Command      : report_methodology -file gcd_top_methodology_drc_routed.rpt -pb gcd_top_methodology_drc_routed.pb -rpx gcd_top_methodology_drc_routed.rpx
| Design       : gcd_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 58
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 18         |
| TIMING-20 | Warning  | Non-clocked latch             | 40         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on req relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on C[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on C[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on C[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on C[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on C[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on C[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on C[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on C[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on C[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on C[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on C[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on C[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on C[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on C[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on C[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on C[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch u2/ack_reg cannot be properly analyzed as its control pin u2/ack_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[0] cannot be properly analyzed as its control pin u2/next_reg_a_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[10] cannot be properly analyzed as its control pin u2/next_reg_a_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[11] cannot be properly analyzed as its control pin u2/next_reg_a_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[12] cannot be properly analyzed as its control pin u2/next_reg_a_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[13] cannot be properly analyzed as its control pin u2/next_reg_a_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[14] cannot be properly analyzed as its control pin u2/next_reg_a_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[15] cannot be properly analyzed as its control pin u2/next_reg_a_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[1] cannot be properly analyzed as its control pin u2/next_reg_a_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[2] cannot be properly analyzed as its control pin u2/next_reg_a_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[3] cannot be properly analyzed as its control pin u2/next_reg_a_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[4] cannot be properly analyzed as its control pin u2/next_reg_a_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[5] cannot be properly analyzed as its control pin u2/next_reg_a_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[6] cannot be properly analyzed as its control pin u2/next_reg_a_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[7] cannot be properly analyzed as its control pin u2/next_reg_a_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[8] cannot be properly analyzed as its control pin u2/next_reg_a_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch u2/next_reg_a_reg[9] cannot be properly analyzed as its control pin u2/next_reg_a_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[0] cannot be properly analyzed as its control pin u2/next_reg_b_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[10] cannot be properly analyzed as its control pin u2/next_reg_b_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[11] cannot be properly analyzed as its control pin u2/next_reg_b_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[12] cannot be properly analyzed as its control pin u2/next_reg_b_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[13] cannot be properly analyzed as its control pin u2/next_reg_b_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[14] cannot be properly analyzed as its control pin u2/next_reg_b_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[15] cannot be properly analyzed as its control pin u2/next_reg_b_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[1] cannot be properly analyzed as its control pin u2/next_reg_b_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[2] cannot be properly analyzed as its control pin u2/next_reg_b_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[3] cannot be properly analyzed as its control pin u2/next_reg_b_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[4] cannot be properly analyzed as its control pin u2/next_reg_b_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[5] cannot be properly analyzed as its control pin u2/next_reg_b_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[6] cannot be properly analyzed as its control pin u2/next_reg_b_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[7] cannot be properly analyzed as its control pin u2/next_reg_b_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[8] cannot be properly analyzed as its control pin u2/next_reg_b_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch u2/next_reg_b_reg[9] cannot be properly analyzed as its control pin u2/next_reg_b_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch u2/next_state_reg[0] cannot be properly analyzed as its control pin u2/next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch u2/next_state_reg[1] cannot be properly analyzed as its control pin u2/next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch u2/next_state_reg[2] cannot be properly analyzed as its control pin u2/next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch u2/next_state_reg[3] cannot be properly analyzed as its control pin u2/next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch u2/s_blue_reg cannot be properly analyzed as its control pin u2/s_blue_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch u2/s_green_reg cannot be properly analyzed as its control pin u2/s_green_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch u2/s_red_reg cannot be properly analyzed as its control pin u2/s_red_reg/G is not reached by a timing clock
Related violations: <none>


