--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf Nexys4_Master.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: CLK/mmcm_adv_inst/CLKIN1
  Logical resource: CLK/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: CLK/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: CLK/mmcm_adv_inst/CLKIN1
  Logical resource: CLK/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: CLK/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK/mmcm_adv_inst/CLKIN1
  Logical resource: CLK/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: CLK/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_clkout1 = PERIOD TIMEGRP "CLK_clkout1" TS_sys_clk_pin 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 210 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.892ns.
--------------------------------------------------------------------------------

Paths for end point LEDMODULE/Disp/cnt_19 (SLICE_X84Y81.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDMODULE/Disp/cnt_1 (FF)
  Destination:          LEDMODULE/Disp/cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.797ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.104 - 0.122)
  Source Clock:         clock_100 rising at 0.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LEDMODULE/Disp/cnt_1 to LEDMODULE/Disp/cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y77.BQ      Tcko                  0.393   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt_1
    SLICE_X84Y77.B2      net (fanout=1)        0.487   LEDMODULE/Disp/cnt<1>
    SLICE_X84Y77.COUT    Topcyb                0.499   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt<1>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<11>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<15>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CLK     Tcinck                0.142   LEDMODULE/Disp/cnt<19>
                                                       LEDMODULE/Disp/Mcount_cnt_xor<19>
                                                       LEDMODULE/Disp/cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      1.797ns (1.310ns logic, 0.487ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDMODULE/Disp/cnt_5 (FF)
  Destination:          LEDMODULE/Disp/cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.705ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.104 - 0.122)
  Source Clock:         clock_100 rising at 0.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LEDMODULE/Disp/cnt_5 to LEDMODULE/Disp/cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y78.BQ      Tcko                  0.393   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/cnt_5
    SLICE_X84Y78.B2      net (fanout=1)        0.487   LEDMODULE/Disp/cnt<5>
    SLICE_X84Y78.COUT    Topcyb                0.499   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/cnt<5>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<11>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<15>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CLK     Tcinck                0.142   LEDMODULE/Disp/cnt<19>
                                                       LEDMODULE/Disp/Mcount_cnt_xor<19>
                                                       LEDMODULE/Disp/cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (1.218ns logic, 0.487ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDMODULE/Disp/cnt_2 (FF)
  Destination:          LEDMODULE/Disp/cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.682ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.104 - 0.122)
  Source Clock:         clock_100 rising at 0.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LEDMODULE/Disp/cnt_2 to LEDMODULE/Disp/cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y77.CQ      Tcko                  0.393   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt_2
    SLICE_X84Y77.C2      net (fanout=1)        0.488   LEDMODULE/Disp/cnt<2>
    SLICE_X84Y77.COUT    Topcyc                0.383   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt<2>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<11>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<15>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CLK     Tcinck                0.142   LEDMODULE/Disp/cnt<19>
                                                       LEDMODULE/Disp/Mcount_cnt_xor<19>
                                                       LEDMODULE/Disp/cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      1.682ns (1.194ns logic, 0.488ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Paths for end point LEDMODULE/Disp/cnt_17 (SLICE_X84Y81.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDMODULE/Disp/cnt_1 (FF)
  Destination:          LEDMODULE/Disp/cnt_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.784ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.104 - 0.122)
  Source Clock:         clock_100 rising at 0.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LEDMODULE/Disp/cnt_1 to LEDMODULE/Disp/cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y77.BQ      Tcko                  0.393   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt_1
    SLICE_X84Y77.B2      net (fanout=1)        0.487   LEDMODULE/Disp/cnt<1>
    SLICE_X84Y77.COUT    Topcyb                0.499   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt<1>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<11>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<15>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CLK     Tcinck                0.129   LEDMODULE/Disp/cnt<19>
                                                       LEDMODULE/Disp/Mcount_cnt_xor<19>
                                                       LEDMODULE/Disp/cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (1.297ns logic, 0.487ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDMODULE/Disp/cnt_5 (FF)
  Destination:          LEDMODULE/Disp/cnt_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.692ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.104 - 0.122)
  Source Clock:         clock_100 rising at 0.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LEDMODULE/Disp/cnt_5 to LEDMODULE/Disp/cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y78.BQ      Tcko                  0.393   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/cnt_5
    SLICE_X84Y78.B2      net (fanout=1)        0.487   LEDMODULE/Disp/cnt<5>
    SLICE_X84Y78.COUT    Topcyb                0.499   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/cnt<5>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<11>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<15>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CLK     Tcinck                0.129   LEDMODULE/Disp/cnt<19>
                                                       LEDMODULE/Disp/Mcount_cnt_xor<19>
                                                       LEDMODULE/Disp/cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (1.205ns logic, 0.487ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDMODULE/Disp/cnt_2 (FF)
  Destination:          LEDMODULE/Disp/cnt_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.669ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.104 - 0.122)
  Source Clock:         clock_100 rising at 0.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LEDMODULE/Disp/cnt_2 to LEDMODULE/Disp/cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y77.CQ      Tcko                  0.393   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt_2
    SLICE_X84Y77.C2      net (fanout=1)        0.488   LEDMODULE/Disp/cnt<2>
    SLICE_X84Y77.COUT    Topcyc                0.383   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt<2>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<11>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<15>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CLK     Tcinck                0.129   LEDMODULE/Disp/cnt<19>
                                                       LEDMODULE/Disp/Mcount_cnt_xor<19>
                                                       LEDMODULE/Disp/cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      1.669ns (1.181ns logic, 0.488ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Paths for end point LEDMODULE/Disp/cnt_18 (SLICE_X84Y81.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDMODULE/Disp/cnt_1 (FF)
  Destination:          LEDMODULE/Disp/cnt_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.741ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.104 - 0.122)
  Source Clock:         clock_100 rising at 0.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LEDMODULE/Disp/cnt_1 to LEDMODULE/Disp/cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y77.BQ      Tcko                  0.393   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt_1
    SLICE_X84Y77.B2      net (fanout=1)        0.487   LEDMODULE/Disp/cnt<1>
    SLICE_X84Y77.COUT    Topcyb                0.499   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt<1>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<11>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<15>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CLK     Tcinck                0.086   LEDMODULE/Disp/cnt<19>
                                                       LEDMODULE/Disp/Mcount_cnt_xor<19>
                                                       LEDMODULE/Disp/cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (1.254ns logic, 0.487ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDMODULE/Disp/cnt_5 (FF)
  Destination:          LEDMODULE/Disp/cnt_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.649ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.104 - 0.122)
  Source Clock:         clock_100 rising at 0.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LEDMODULE/Disp/cnt_5 to LEDMODULE/Disp/cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y78.BQ      Tcko                  0.393   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/cnt_5
    SLICE_X84Y78.B2      net (fanout=1)        0.487   LEDMODULE/Disp/cnt<5>
    SLICE_X84Y78.COUT    Topcyb                0.499   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/cnt<5>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<11>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<15>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CLK     Tcinck                0.086   LEDMODULE/Disp/cnt<19>
                                                       LEDMODULE/Disp/Mcount_cnt_xor<19>
                                                       LEDMODULE/Disp/cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (1.162ns logic, 0.487ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDMODULE/Disp/cnt_2 (FF)
  Destination:          LEDMODULE/Disp/cnt_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.626ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.104 - 0.122)
  Source Clock:         clock_100 rising at 0.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LEDMODULE/Disp/cnt_2 to LEDMODULE/Disp/cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y77.CQ      Tcko                  0.393   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt_2
    SLICE_X84Y77.C2      net (fanout=1)        0.488   LEDMODULE/Disp/cnt<2>
    SLICE_X84Y77.COUT    Topcyc                0.383   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt<2>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<3>
    SLICE_X84Y78.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<7>
    SLICE_X84Y79.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<11>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<11>
    SLICE_X84Y80.COUT    Tbyp                  0.092   LEDMODULE/Disp/cnt<15>
                                                       LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CIN     net (fanout=1)        0.000   LEDMODULE/Disp/Mcount_cnt_cy<15>
    SLICE_X84Y81.CLK     Tcinck                0.086   LEDMODULE/Disp/cnt<19>
                                                       LEDMODULE/Disp/Mcount_cnt_xor<19>
                                                       LEDMODULE/Disp/cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (1.138ns logic, 0.488ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_clkout1 = PERIOD TIMEGRP "CLK_clkout1" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LEDMODULE/Disp/cnt_3 (SLICE_X84Y77.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LEDMODULE/Disp/cnt_3 (FF)
  Destination:          LEDMODULE/Disp/cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_100 rising at 10.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LEDMODULE/Disp/cnt_3 to LEDMODULE/Disp/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y77.DQ      Tcko                  0.164   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt_3
    SLICE_X84Y77.D3      net (fanout=1)        0.136   LEDMODULE/Disp/cnt<3>
    SLICE_X84Y77.CLK     Tah         (-Th)     0.025   LEDMODULE/Disp/cnt<3>
                                                       LEDMODULE/Disp/cnt<3>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<3>
                                                       LEDMODULE/Disp/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.139ns logic, 0.136ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point LEDMODULE/Disp/cnt_7 (SLICE_X84Y78.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LEDMODULE/Disp/cnt_7 (FF)
  Destination:          LEDMODULE/Disp/cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_100 rising at 10.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LEDMODULE/Disp/cnt_7 to LEDMODULE/Disp/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y78.DQ      Tcko                  0.164   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/cnt_7
    SLICE_X84Y78.D3      net (fanout=1)        0.136   LEDMODULE/Disp/cnt<7>
    SLICE_X84Y78.CLK     Tah         (-Th)     0.025   LEDMODULE/Disp/cnt<7>
                                                       LEDMODULE/Disp/cnt<7>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<7>
                                                       LEDMODULE/Disp/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.139ns logic, 0.136ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point LEDMODULE/Disp/cnt_11 (SLICE_X84Y79.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LEDMODULE/Disp/cnt_11 (FF)
  Destination:          LEDMODULE/Disp/cnt_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_100 rising at 10.000ns
  Destination Clock:    clock_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LEDMODULE/Disp/cnt_11 to LEDMODULE/Disp/cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y79.DQ      Tcko                  0.164   LEDMODULE/Disp/cnt<11>
                                                       LEDMODULE/Disp/cnt_11
    SLICE_X84Y79.D3      net (fanout=1)        0.136   LEDMODULE/Disp/cnt<11>
    SLICE_X84Y79.CLK     Tah         (-Th)     0.025   LEDMODULE/Disp/cnt<11>
                                                       LEDMODULE/Disp/cnt<11>_rt
                                                       LEDMODULE/Disp/Mcount_cnt_cy<11>
                                                       LEDMODULE/Disp/cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.139ns logic, 0.136ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_clkout1 = PERIOD TIMEGRP "CLK_clkout1" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK/clkout2_buf/I0
  Logical resource: CLK/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK/clkout1
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: LEDMODULE/Disp/cnt<3>/CLK
  Logical resource: LEDMODULE/Disp/cnt_0/CK
  Location pin: SLICE_X84Y77.CLK
  Clock network: clock_100
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: LEDMODULE/Disp/cnt<3>/CLK
  Logical resource: LEDMODULE/Disp/cnt_0/CK
  Location pin: SLICE_X84Y77.CLK
  Clock network: clock_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_clkout0 = PERIOD TIMEGRP "CLK_clkout0" TS_sys_clk_pin 
* 0.251748252         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1086 paths analyzed, 123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.837ns.
--------------------------------------------------------------------------------

Paths for end point SYNC/vid_on (SLICE_X57Y107.SR), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SYNC/column_2 (FF)
  Destination:          SYNC/vid_on (FF)
  Requirement:          39.722ns
  Data Path Delay:      4.702ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.565 - 0.605)
  Source Clock:         clock_25 rising at 0.000ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SYNC/column_2 to SYNC/vid_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y106.CQ     Tcko                  0.393   SYNC/column<3>
                                                       SYNC/column_2
    SLICE_X56Y107.B1     net (fanout=64)       0.772   SYNC/column<2>
    SLICE_X56Y107.B      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv111
    SLICE_X56Y107.A4     net (fanout=2)        0.324   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv11
    SLICE_X56Y107.A      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv12
    SLICE_X51Y108.D2     net (fanout=25)       0.889   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv
    SLICE_X51Y108.D      Tilo                  0.097   SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT35
                                                       SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT431
    SLICE_X51Y108.C5     net (fanout=1)        0.174   SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT35
    SLICE_X51Y108.C      Tilo                  0.097   SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT35
                                                       SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv21
    SLICE_X52Y107.D2     net (fanout=6)        0.731   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv2
    SLICE_X52Y107.D      Tilo                  0.097   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
                                                       SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
    SLICE_X52Y107.C5     net (fanout=1)        0.186   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
    SLICE_X52Y107.C      Tilo                  0.097   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
                                                       SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv2
    SLICE_X57Y107.SR     net (fanout=1)        0.337   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv
    SLICE_X57Y107.CLK    Tsrck                 0.314   SYNC/vid_on
                                                       SYNC/vid_on
    -------------------------------------------------  ---------------------------
    Total                                      4.702ns (1.289ns logic, 3.413ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SYNC/column_1 (FF)
  Destination:          SYNC/vid_on (FF)
  Requirement:          39.722ns
  Data Path Delay:      4.601ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.565 - 0.605)
  Source Clock:         clock_25 rising at 0.000ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SYNC/column_1 to SYNC/vid_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y106.BQ     Tcko                  0.393   SYNC/column<3>
                                                       SYNC/column_1
    SLICE_X56Y107.B2     net (fanout=65)       0.671   SYNC/column<1>
    SLICE_X56Y107.B      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv111
    SLICE_X56Y107.A4     net (fanout=2)        0.324   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv11
    SLICE_X56Y107.A      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv12
    SLICE_X51Y108.D2     net (fanout=25)       0.889   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv
    SLICE_X51Y108.D      Tilo                  0.097   SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT35
                                                       SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT431
    SLICE_X51Y108.C5     net (fanout=1)        0.174   SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT35
    SLICE_X51Y108.C      Tilo                  0.097   SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT35
                                                       SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv21
    SLICE_X52Y107.D2     net (fanout=6)        0.731   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv2
    SLICE_X52Y107.D      Tilo                  0.097   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
                                                       SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
    SLICE_X52Y107.C5     net (fanout=1)        0.186   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
    SLICE_X52Y107.C      Tilo                  0.097   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
                                                       SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv2
    SLICE_X57Y107.SR     net (fanout=1)        0.337   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv
    SLICE_X57Y107.CLK    Tsrck                 0.314   SYNC/vid_on
                                                       SYNC/vid_on
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.289ns logic, 3.312ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SYNC/column_3 (FF)
  Destination:          SYNC/vid_on (FF)
  Requirement:          39.722ns
  Data Path Delay:      4.485ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.565 - 0.605)
  Source Clock:         clock_25 rising at 0.000ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SYNC/column_3 to SYNC/vid_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y106.DQ     Tcko                  0.393   SYNC/column<3>
                                                       SYNC/column_3
    SLICE_X56Y107.B3     net (fanout=50)       0.555   SYNC/column<3>
    SLICE_X56Y107.B      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv111
    SLICE_X56Y107.A4     net (fanout=2)        0.324   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv11
    SLICE_X56Y107.A      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv12
    SLICE_X51Y108.D2     net (fanout=25)       0.889   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv
    SLICE_X51Y108.D      Tilo                  0.097   SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT35
                                                       SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT431
    SLICE_X51Y108.C5     net (fanout=1)        0.174   SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT35
    SLICE_X51Y108.C      Tilo                  0.097   SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT35
                                                       SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv21
    SLICE_X52Y107.D2     net (fanout=6)        0.731   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv2
    SLICE_X52Y107.D      Tilo                  0.097   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
                                                       SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
    SLICE_X52Y107.C5     net (fanout=1)        0.186   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
    SLICE_X52Y107.C      Tilo                  0.097   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1
                                                       SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv2
    SLICE_X57Y107.SR     net (fanout=1)        0.337   SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv
    SLICE_X57Y107.CLK    Tsrck                 0.314   SYNC/vid_on
                                                       SYNC/vid_on
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (1.289ns logic, 3.196ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point SYNC/H (SLICE_X10Y131.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SYNC/column_5 (FF)
  Destination:          SYNC/H (FF)
  Requirement:          39.722ns
  Data Path Delay:      4.125ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (1.021 - 1.106)
  Source Clock:         clock_25 rising at 0.000ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SYNC/column_5 to SYNC/H
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y107.BQ     Tcko                  0.393   SYNC/column<7>
                                                       SYNC/column_5
    SLICE_X33Y118.C1     net (fanout=36)       1.656   SYNC/column<5>
    SLICE_X33Y118.C      Tilo                  0.097   SYNC/PWR_10_o_GND_40_o_AND_1_o2
                                                       SYNC/PWR_10_o_GND_40_o_AND_1_o2
    SLICE_X32Y118.C1     net (fanout=1)        0.597   SYNC/PWR_10_o_GND_40_o_AND_1_o2
    SLICE_X32Y118.C      Tilo                  0.097   SYNC/PWR_10_o_GND_40_o_AND_1_o1
                                                       SYNC/PWR_10_o_GND_40_o_AND_1_o3
    SLICE_X10Y131.SR     net (fanout=1)        0.912   SYNC/PWR_10_o_GND_40_o_AND_1_o
    SLICE_X10Y131.CLK    Tsrck                 0.373   SYNC/H
                                                       SYNC/H
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (0.960ns logic, 3.165ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SYNC/column_4 (FF)
  Destination:          SYNC/H (FF)
  Requirement:          39.722ns
  Data Path Delay:      4.011ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (1.021 - 1.106)
  Source Clock:         clock_25 rising at 0.000ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SYNC/column_4 to SYNC/H
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y107.AQ     Tcko                  0.393   SYNC/column<7>
                                                       SYNC/column_4
    SLICE_X33Y118.C5     net (fanout=41)       1.542   SYNC/column<4>
    SLICE_X33Y118.C      Tilo                  0.097   SYNC/PWR_10_o_GND_40_o_AND_1_o2
                                                       SYNC/PWR_10_o_GND_40_o_AND_1_o2
    SLICE_X32Y118.C1     net (fanout=1)        0.597   SYNC/PWR_10_o_GND_40_o_AND_1_o2
    SLICE_X32Y118.C      Tilo                  0.097   SYNC/PWR_10_o_GND_40_o_AND_1_o1
                                                       SYNC/PWR_10_o_GND_40_o_AND_1_o3
    SLICE_X10Y131.SR     net (fanout=1)        0.912   SYNC/PWR_10_o_GND_40_o_AND_1_o
    SLICE_X10Y131.CLK    Tsrck                 0.373   SYNC/H
                                                       SYNC/H
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (0.960ns logic, 3.051ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SYNC/column_4 (FF)
  Destination:          SYNC/H (FF)
  Requirement:          39.722ns
  Data Path Delay:      3.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (1.021 - 1.106)
  Source Clock:         clock_25 rising at 0.000ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SYNC/column_4 to SYNC/H
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y107.AQ     Tcko                  0.393   SYNC/column<7>
                                                       SYNC/column_4
    SLICE_X32Y118.D3     net (fanout=41)       1.715   SYNC/column<4>
    SLICE_X32Y118.D      Tilo                  0.097   SYNC/PWR_10_o_GND_40_o_AND_1_o1
                                                       SYNC/PWR_10_o_GND_40_o_AND_1_o1
    SLICE_X32Y118.C6     net (fanout=1)        0.256   SYNC/PWR_10_o_GND_40_o_AND_1_o1
    SLICE_X32Y118.C      Tilo                  0.097   SYNC/PWR_10_o_GND_40_o_AND_1_o1
                                                       SYNC/PWR_10_o_GND_40_o_AND_1_o3
    SLICE_X10Y131.SR     net (fanout=1)        0.912   SYNC/PWR_10_o_GND_40_o_AND_1_o
    SLICE_X10Y131.CLK    Tsrck                 0.373   SYNC/H
                                                       SYNC/H
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (0.960ns logic, 2.883ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point SYNC/V (SLICE_X8Y133.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SYNC/column_2 (FF)
  Destination:          SYNC/V (FF)
  Requirement:          39.722ns
  Data Path Delay:      4.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (1.022 - 1.106)
  Source Clock:         clock_25 rising at 0.000ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SYNC/column_2 to SYNC/V
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y106.CQ     Tcko                  0.393   SYNC/column<3>
                                                       SYNC/column_2
    SLICE_X56Y107.B1     net (fanout=64)       0.772   SYNC/column<2>
    SLICE_X56Y107.B      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv111
    SLICE_X56Y107.A4     net (fanout=2)        0.324   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv11
    SLICE_X56Y107.A      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv12
    SLICE_X40Y112.A6     net (fanout=25)       0.769   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv
    SLICE_X40Y112.A      Tilo                  0.097   SYNC/GND_40_o_GND_40_o_AND_2_o
                                                       SYNC/GND_40_o_GND_40_o_AND_2_o
    SLICE_X8Y133.SR      net (fanout=1)        1.138   SYNC/GND_40_o_GND_40_o_AND_2_o
    SLICE_X8Y133.CLK     Tsrck                 0.373   SYNC/V
                                                       SYNC/V
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (1.057ns logic, 3.003ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SYNC/column_1 (FF)
  Destination:          SYNC/V (FF)
  Requirement:          39.722ns
  Data Path Delay:      3.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (1.022 - 1.106)
  Source Clock:         clock_25 rising at 0.000ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SYNC/column_1 to SYNC/V
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y106.BQ     Tcko                  0.393   SYNC/column<3>
                                                       SYNC/column_1
    SLICE_X56Y107.B2     net (fanout=65)       0.671   SYNC/column<1>
    SLICE_X56Y107.B      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv111
    SLICE_X56Y107.A4     net (fanout=2)        0.324   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv11
    SLICE_X56Y107.A      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv12
    SLICE_X40Y112.A6     net (fanout=25)       0.769   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv
    SLICE_X40Y112.A      Tilo                  0.097   SYNC/GND_40_o_GND_40_o_AND_2_o
                                                       SYNC/GND_40_o_GND_40_o_AND_2_o
    SLICE_X8Y133.SR      net (fanout=1)        1.138   SYNC/GND_40_o_GND_40_o_AND_2_o
    SLICE_X8Y133.CLK     Tsrck                 0.373   SYNC/V
                                                       SYNC/V
    -------------------------------------------------  ---------------------------
    Total                                      3.959ns (1.057ns logic, 2.902ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SYNC/column_3 (FF)
  Destination:          SYNC/V (FF)
  Requirement:          39.722ns
  Data Path Delay:      3.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (1.022 - 1.106)
  Source Clock:         clock_25 rising at 0.000ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SYNC/column_3 to SYNC/V
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y106.DQ     Tcko                  0.393   SYNC/column<3>
                                                       SYNC/column_3
    SLICE_X56Y107.B3     net (fanout=50)       0.555   SYNC/column<3>
    SLICE_X56Y107.B      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv111
    SLICE_X56Y107.A4     net (fanout=2)        0.324   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv11
    SLICE_X56Y107.A      Tilo                  0.097   GAME/GND_45_o_GND_45_o_AND_1118_o21
                                                       SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv12
    SLICE_X40Y112.A6     net (fanout=25)       0.769   SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv
    SLICE_X40Y112.A      Tilo                  0.097   SYNC/GND_40_o_GND_40_o_AND_2_o
                                                       SYNC/GND_40_o_GND_40_o_AND_2_o
    SLICE_X8Y133.SR      net (fanout=1)        1.138   SYNC/GND_40_o_GND_40_o_AND_2_o
    SLICE_X8Y133.CLK     Tsrck                 0.373   SYNC/V
                                                       SYNC/V
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (1.057ns logic, 2.786ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_clkout0 = PERIOD TIMEGRP "CLK_clkout0" TS_sys_clk_pin * 0.251748252
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SYNC/vertical_9 (SLICE_X52Y108.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SYNC/vertical_5 (FF)
  Destination:          SYNC/vertical_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.772 - 0.508)
  Source Clock:         clock_25 rising at 39.722ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SYNC/vertical_5 to SYNC/vertical_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y108.DQ     Tcko                  0.164   SYNC/vertical<5>
                                                       SYNC/vertical_5
    SLICE_X52Y108.C5     net (fanout=23)       0.224   SYNC/vertical<5>
    SLICE_X52Y108.CLK    Tah         (-Th)     0.047   SYNC/vertical<9>
                                                       SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT10
                                                       SYNC/vertical_9
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.117ns logic, 0.224ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point SYNC/vertical_0 (SLICE_X53Y108.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SYNC/vertical_3 (FF)
  Destination:          SYNC/vertical_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.772 - 0.508)
  Source Clock:         clock_25 rising at 39.722ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SYNC/vertical_3 to SYNC/vertical_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y108.AQ     Tcko                  0.164   SYNC/vertical<5>
                                                       SYNC/vertical_3
    SLICE_X53Y108.A5     net (fanout=43)       0.252   SYNC/vertical<3>
    SLICE_X53Y108.CLK    Tah         (-Th)     0.046   SYNC/vertical<2>
                                                       SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT11
                                                       SYNC/vertical_0
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.118ns logic, 0.252ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point SYNC/vertical_3 (SLICE_X50Y108.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SYNC/vertical_9 (FF)
  Destination:          SYNC/vertical_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.266ns (0.773 - 0.507)
  Source Clock:         clock_25 rising at 39.722ns
  Destination Clock:    clock_25 rising at 39.722ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SYNC/vertical_9 to SYNC/vertical_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y108.CQ     Tcko                  0.141   SYNC/vertical<9>
                                                       SYNC/vertical_9
    SLICE_X50Y108.A5     net (fanout=26)       0.325   SYNC/vertical<9>
    SLICE_X50Y108.CLK    Tah         (-Th)     0.075   SYNC/vertical<5>
                                                       SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT42
                                                       SYNC/vertical_3
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.066ns logic, 0.325ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_clkout0 = PERIOD TIMEGRP "CLK_clkout0" TS_sys_clk_pin * 0.251748252
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.130ns (period - min period limit)
  Period: 39.722ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK/clkout1_buf/I0
  Logical resource: CLK/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: CLK/clkout0
--------------------------------------------------------------------------------
Slack: 38.722ns (period - (min low pulse limit / (low pulse / period)))
  Period: 39.722ns
  Low pulse: 19.861ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SYNC/column<3>/CLK
  Logical resource: SYNC/column_0/CK
  Location pin: SLICE_X54Y106.CLK
  Clock network: clock_25
--------------------------------------------------------------------------------
Slack: 38.722ns (period - (min high pulse limit / (high pulse / period)))
  Period: 39.722ns
  High pulse: 19.861ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SYNC/column<3>/CLK
  Logical resource: SYNC/column_0/CK
  Location pin: SLICE_X54Y106.CLK
  Clock network: clock_25
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      1.892ns|            0|            0|            0|         1296|
| TS_CLK_clkout1                |     10.000ns|      1.892ns|          N/A|            0|            0|          210|            0|
| TS_CLK_clkout0                |     39.722ns|      4.837ns|          N/A|            0|            0|         1086|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.837|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1296 paths, 0 nets, and 236 connections

Design statistics:
   Minimum period:   4.837ns{1}   (Maximum frequency: 206.740MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 08 10:51:19 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 660 MB



