Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/SOFT/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto c54f9bf9f7ee4a5586b8e9150fbaa064 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:33]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'b' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:34]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:39]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'b' [/home/P33011_1/Lab2/Lab2.srcs/sources_1/new/accelerator.v:40]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
