$date
	Sun Oct 23 10:08:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#189767
b1 !
1"
#189770
b1 &
b1 %
1$
#189771
0"
#189774
1#
#189778
b0 &
b0 %
0#
0$
#1223304
b11 !
1"
#1223306
b11 &
b11 %
1$
#1223307
0"
#1223310
b1010 &
b1010 %
#1223314
b101 &
b101 %
#1223318
b10000 &
b10000 %
#1223322
b1000 &
b1000 %
#1223326
b100 &
b100 %
#1223330
b10 &
b10 %
#1223334
b1 &
1#
b1 %
#1223338
b0 &
b0 %
0#
0$
#2211380
b10111 !
1"
#2211382
b10111 &
b10111 %
1$
#2211383
0"
#2211386
b1000110 &
b1000110 %
#2211390
b100011 &
b100011 %
#2211394
b1101010 &
b1101010 %
#2211398
b110101 &
b110101 %
#2211402
b10100000 &
b10100000 %
#2211406
b1010000 &
b1010000 %
#2211410
b101000 &
b101000 %
#2211414
b10100 &
b10100 %
#2211418
b1010 &
b1010 %
#2211422
b101 &
b101 %
#2211426
b10000 &
b10000 %
#2211430
b1000 &
b1000 %
#2211434
b100 &
b100 %
#2211438
b10 &
b10 %
#2211442
b1 &
b1 %
1#
#2211446
b0 &
0#
b0 %
0$
#4500012
