{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II " "Info: Running Quartus II Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 22:40:14 2016 " "Info: Processing started: Mon Dec 12 22:40:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lap8_pre -c lap8_pre --analyze_file=C:\\Users\\Kareen\\Desktop\\HomeWork\\lab1_electrical\\week8\\half_full_wave_rect.vhd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lap8_pre -c lap8_pre --analyze_file=C:\\Users\\Kareen\\Desktop\\HomeWork\\lab1_electrical\\week8\\half_full_wave_rect.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"intdata\";  expecting \"begin\", or a declaration statement half_full_wave_rect.vhd(21) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(21) near text \"intdata\";  expecting \"begin\", or a declaration statement" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \";\" half_full_wave_rect.vhd(30) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(30) near text \"elsif\";  expecting \";\"" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement half_full_wave_rect.vhd(39) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(39) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement half_full_wave_rect.vhd(42) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(42) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement half_full_wave_rect.vhd(45) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(45) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement half_full_wave_rect.vhd(48) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(48) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement half_full_wave_rect.vhd(51) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(51) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement half_full_wave_rect.vhd(54) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(54) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement half_full_wave_rect.vhd(57) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(57) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement half_full_wave_rect.vhd(60) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(60) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"if\" half_full_wave_rect.vhd(63) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(63) near text \"case\";  expecting \"if\"" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \";\" half_full_wave_rect.vhd(89) " "Error (10500): VHDL syntax error at half_full_wave_rect.vhd(89) near text \"else\";  expecting \";\"" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/half_full_wave_rect.vhd" 89 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 12 s 0 s Quartus II " "Error: Quartus II Analyze Current File was unsuccessful. 12 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Error: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 12 22:40:15 2016 " "Error: Processing ended: Mon Dec 12 22:40:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
