Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Aug 26 23:02:40 2025
| Host         : c011-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file helper_fsm_toplevel_timing_summary_routed.rpt -pb helper_fsm_toplevel_timing_summary_routed.pb -rpx helper_fsm_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : helper_fsm_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    87          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (143)
5. checking no_input_delay (7)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (87)
-------------------------
 There are 87 register/latch pins with no clock driven by root clock pin: clkgen/system_clk_tog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (143)
--------------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.221        0.000                      0                   38        0.280        0.000                      0                   38        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.221        0.000                      0                   38        0.280        0.000                      0                   38        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.380%)  route 2.589ns (78.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.653     7.591    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.715 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.665     8.380    clkgen/system_clk_tog
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[13]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.601    clkgen/system_clk_divider_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.380%)  route 2.589ns (78.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.653     7.591    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.715 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.665     8.380    clkgen/system_clk_tog
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[14]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.601    clkgen/system_clk_divider_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.380%)  route 2.589ns (78.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.653     7.591    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.715 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.665     8.380    clkgen/system_clk_tog
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[15]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.601    clkgen/system_clk_divider_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.380%)  route 2.589ns (78.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.653     7.591    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.715 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.665     8.380    clkgen/system_clk_tog
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[16]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.601    clkgen/system_clk_divider_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.653     7.591    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.715 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.658     8.373    clkgen/system_clk_tog
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.653     7.591    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.715 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.658     8.373    clkgen/system_clk_tog
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.653     7.591    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.715 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.658     8.373    clkgen/system_clk_tog
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.653     7.591    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.715 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.658     8.373    clkgen/system_clk_tog
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.704ns (22.045%)  route 2.490ns (77.955%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.653     7.591    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.715 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.566     8.281    clkgen/system_clk_tog
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.704ns (22.045%)  route 2.490ns (77.955%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.653     7.591    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.715 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.566     8.281    clkgen/system_clk_tog
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.720    clkgen/system_clk_divider_counter_reg_n_0_[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clkgen/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.831    clkgen/data0[7]
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.720    clkgen/system_clk_divider_counter_reg_n_0_[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.864 r  clkgen/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.864    clkgen/data0[8]
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clkgen/system_clk_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_tog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkgen/system_clk_tog_reg/Q
                         net (fo=2, routed)           0.231     1.819    clkgen/I
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  clkgen/system_clk_tog_i_1/O
                         net (fo=1, routed)           0.000     1.864    clkgen/system_clk_tog_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_tog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.960    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_tog_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     1.539    clkgen/system_clk_tog_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[1]/Q
                         net (fo=2, routed)           0.184     1.771    clkgen/system_clk_divider_counter_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  clkgen/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.886    clkgen/data0[1]
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[10]/Q
                         net (fo=2, routed)           0.191     1.778    clkgen/system_clk_divider_counter_reg_n_0_[10]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.888 r  clkgen/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.888    clkgen/data0[10]
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[2]/Q
                         net (fo=2, routed)           0.191     1.778    clkgen/system_clk_divider_counter_reg_n_0_[2]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.888 r  clkgen/plusOp_carry/O[1]
                         net (fo=1, routed)           0.000     1.888    clkgen/data0[2]
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[6]/Q
                         net (fo=2, routed)           0.191     1.778    clkgen/system_clk_divider_counter_reg_n_0_[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.888 r  clkgen/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.888    clkgen/data0[6]
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkgen/system_clk_divider_counter_reg[14]/Q
                         net (fo=2, routed)           0.191     1.779    clkgen/system_clk_divider_counter_reg_n_0_[14]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.889 r  clkgen/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.889    clkgen/data0[14]
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.960    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[14]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clkgen/system_clk_divider_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.744%)  route 0.191ns (43.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen/system_clk_divider_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkgen/system_clk_divider_counter_reg[18]/Q
                         net (fo=2, routed)           0.191     1.779    clkgen/system_clk_divider_counter_reg_n_0_[18]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.889 r  clkgen/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.889    clkgen/data0[18]
    SLICE_X36Y48         FDRE                                         r  clkgen/system_clk_divider_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.960    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen/system_clk_divider_counter_reg[18]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clkgen/system_clk_divider_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen/system_clk_divider_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkgen/system_clk_divider_counter_reg[17]/Q
                         net (fo=2, routed)           0.189     1.777    clkgen/system_clk_divider_counter_reg_n_0_[17]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  clkgen/plusOp_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.892    clkgen/data0[17]
    SLICE_X36Y48         FDRE                                         r  clkgen/system_clk_divider_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.960    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen/system_clk_divider_counter_reg[17]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clkgen/system_clk_divider_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clkgen/system_clk_divider_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clkgen/system_clk_divider_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkgen/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkgen/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkgen/system_clk_divider_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkgen/system_clk_divider_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            put_fruit_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.879ns  (logic 4.132ns (37.979%)  route 6.748ns (62.021%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE                         0.000     0.000 r  uut/FSM_sequential_current_state_reg[2]/C
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut/FSM_sequential_current_state_reg[2]/Q
                         net (fo=8, routed)           1.081     1.599    uut/current_state[2]
    SLICE_X7Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.723 r  uut/put_fruit_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.666     7.390    put_fruit_out_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    10.879 r  put_fruit_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.879    put_fruit_out
    G2                                                                r  put_fruit_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            put_head_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.861ns  (logic 4.383ns (40.357%)  route 6.478ns (59.643%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE                         0.000     0.000 r  uut/FSM_sequential_current_state_reg[1]/C
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.851     1.369    uut/current_state[1]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.154     1.523 r  uut/put_head_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.627     7.150    put_head_out_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.711    10.861 r  put_head_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.861    put_head_out
    J2                                                                r  put_head_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rm_tail_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.292ns  (logic 4.158ns (40.402%)  route 6.134ns (59.598%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE                         0.000     0.000 r  uut/FSM_sequential_current_state_reg[1]/C
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.851     1.369    uut/current_state[1]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.124     1.493 r  uut/rm_tail_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.283     6.776    rm_tail_out_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    10.292 r  rm_tail_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.292    rm_tail_out
    L2                                                                r  rm_tail_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mv_head_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.109ns  (logic 4.147ns (41.024%)  route 5.962ns (58.976%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE                         0.000     0.000 r  uut/FSM_sequential_current_state_reg[1]/C
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.856     1.374    uut/current_state[1]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.124     1.498 r  uut/mv_head_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.106     6.604    mv_head_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    10.109 r  mv_head_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.109    mv_head_out
    J1                                                                r  mv_head_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sw/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.851ns  (logic 0.897ns (31.467%)  route 1.954ns (68.533%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  reset_sw/FSM_sequential_current_state_reg[1]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  reset_sw/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.955     1.433    crash_sw/reset_sig
    SLICE_X3Y18          LUT4 (Prop_lut4_I2_O)        0.295     1.728 f  crash_sw/FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.998     2.727    uut/FSM_sequential_current_state_reg[2]_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     2.851 r  uut/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.851    uut/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  uut/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sw/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/FSM_sequential_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.832ns  (logic 0.897ns (31.678%)  route 1.935ns (68.322%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  reset_sw/FSM_sequential_current_state_reg[1]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  reset_sw/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.955     1.433    crash_sw/reset_sig
    SLICE_X3Y18          LUT4 (Prop_lut4_I2_O)        0.295     1.728 f  crash_sw/FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.979     2.708    uut/FSM_sequential_current_state_reg[2]_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     2.832 r  uut/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.832    uut/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  uut/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crash_sw/timeout_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            crash_sw/FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.793ns  (logic 1.022ns (36.591%)  route 1.771ns (63.409%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE                         0.000     0.000 r  crash_sw/timeout_counter_reg[5]/C
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  crash_sw/timeout_counter_reg[5]/Q
                         net (fo=4, routed)           0.845     1.363    crash_sw/timeout_counter_reg[5]
    SLICE_X6Y19          LUT4 (Prop_lut4_I0_O)        0.150     1.513 r  crash_sw/FSM_sequential_current_state[1]_i_3__2/O
                         net (fo=2, routed)           0.926     2.439    crash_sw/FSM_sequential_current_state[1]_i_3__2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I1_O)        0.354     2.793 r  crash_sw/FSM_sequential_current_state[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.793    crash_sw/FSM_sequential_current_state[1]_i_1__3_n_0
    SLICE_X6Y18          FDRE                                         r  crash_sw/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crash_sw/timeout_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            crash_sw/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.767ns  (logic 0.996ns (35.995%)  route 1.771ns (64.005%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE                         0.000     0.000 r  crash_sw/timeout_counter_reg[5]/C
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  crash_sw/timeout_counter_reg[5]/Q
                         net (fo=4, routed)           0.845     1.363    crash_sw/timeout_counter_reg[5]
    SLICE_X6Y19          LUT4 (Prop_lut4_I0_O)        0.150     1.513 r  crash_sw/FSM_sequential_current_state[1]_i_3__2/O
                         net (fo=2, routed)           0.926     2.439    crash_sw/FSM_sequential_current_state[1]_i_3__2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I2_O)        0.328     2.767 r  crash_sw/FSM_sequential_current_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     2.767    crash_sw/FSM_sequential_current_state[0]_i_1__3_n_0
    SLICE_X6Y18          FDRE                                         r  crash_sw/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eaten_switch
                            (input port)
  Destination:            eaten_sw/synchronizer_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.754ns  (logic 1.466ns (53.237%)  route 1.288ns (46.763%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  eaten_switch (IN)
                         net (fo=0)                   0.000     0.000    eaten_switch
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  eaten_switch_IBUF_inst/O
                         net (fo=1, routed)           1.288     2.754    eaten_sw/D[0]
    SLICE_X4Y15          FDRE                                         r  eaten_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.742ns  (logic 0.996ns (36.325%)  route 1.746ns (63.675%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE                         0.000     0.000 r  uut/FSM_sequential_current_state_reg[2]/C
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut/FSM_sequential_current_state_reg[2]/Q
                         net (fo=8, routed)           1.081     1.599    uut/current_state[2]
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.152     1.751 r  uut/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.665     2.416    uut/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.326     2.742 r  uut/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.742    uut/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  uut/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 move_sw/synchronizer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            move_sw/synchronizer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  move_sw/synchronizer_reg[1]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  move_sw/synchronizer_reg[1]/Q
                         net (fo=1, routed)           0.125     0.266    move_sw/synchronizer__0[1]
    SLICE_X0Y20          FDRE                                         r  move_sw/synchronizer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 update_sw/timeout_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            update_sw/timeout_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  update_sw/timeout_counter_reg[5]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  update_sw/timeout_counter_reg[5]/Q
                         net (fo=4, routed)           0.093     0.234    update_sw/timeout_counter_reg[5]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.279 r  update_sw/timeout_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.279    update_sw/plusOp[6]
    SLICE_X0Y18          FDRE                                         r  update_sw/timeout_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 grow_sw/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grow_sw/timeout_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.946%)  route 0.105ns (36.054%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  grow_sw/timeout_counter_reg[3]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  grow_sw/timeout_counter_reg[3]/Q
                         net (fo=6, routed)           0.105     0.246    grow_sw/timeout_counter_reg[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.291 r  grow_sw/timeout_counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000     0.291    grow_sw/plusOp__3[5]
    SLICE_X0Y19          FDRE                                         r  grow_sw/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eaten_sw/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eaten_sw/timeout_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE                         0.000     0.000 r  eaten_sw/timeout_counter_reg[3]/C
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  eaten_sw/timeout_counter_reg[3]/Q
                         net (fo=6, routed)           0.082     0.246    eaten_sw/timeout_counter_reg[3]
    SLICE_X7Y21          LUT6 (Prop_lut6_I0_O)        0.045     0.291 r  eaten_sw/timeout_counter[5]_i_1__4/O
                         net (fo=1, routed)           0.000     0.291    eaten_sw/plusOp__4[5]
    SLICE_X7Y21          FDRE                                         r  eaten_sw/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 grow_sw/timeout_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grow_sw/timeout_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.395%)  route 0.107ns (36.605%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  grow_sw/timeout_counter_reg[2]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  grow_sw/timeout_counter_reg[2]/Q
                         net (fo=7, routed)           0.107     0.248    grow_sw/timeout_counter_reg[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.293 r  grow_sw/timeout_counter[6]_i_1__3/O
                         net (fo=1, routed)           0.000     0.293    grow_sw/plusOp__3[6]
    SLICE_X0Y19          FDRE                                         r  grow_sw/timeout_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eaten_sw/timeout_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eaten_sw/timeout_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE                         0.000     0.000 r  eaten_sw/timeout_counter_reg[1]/C
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eaten_sw/timeout_counter_reg[1]/Q
                         net (fo=8, routed)           0.120     0.261    eaten_sw/timeout_counter_reg[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.045     0.306 r  eaten_sw/timeout_counter[2]_i_1__4/O
                         net (fo=1, routed)           0.000     0.306    eaten_sw/timeout_counter[2]_i_1__4_n_0
    SLICE_X6Y21          FDRE                                         r  eaten_sw/timeout_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eaten_sw/timeout_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eaten_sw/timeout_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE                         0.000     0.000 r  eaten_sw/timeout_counter_reg[7]/C
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eaten_sw/timeout_counter_reg[7]/Q
                         net (fo=2, routed)           0.123     0.264    eaten_sw/timeout_counter_reg[7]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.045     0.309 r  eaten_sw/timeout_counter[7]_i_2__4/O
                         net (fo=1, routed)           0.000     0.309    eaten_sw/plusOp__4[7]
    SLICE_X7Y22          FDRE                                         r  eaten_sw/timeout_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eaten_sw/timeout_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eaten_sw/timeout_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE                         0.000     0.000 r  eaten_sw/timeout_counter_reg[1]/C
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eaten_sw/timeout_counter_reg[1]/Q
                         net (fo=8, routed)           0.124     0.265    eaten_sw/timeout_counter_reg[1]
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.045     0.310 r  eaten_sw/timeout_counter[3]_i_1__4/O
                         net (fo=1, routed)           0.000     0.310    eaten_sw/plusOp__4[3]
    SLICE_X6Y21          FDRE                                         r  eaten_sw/timeout_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eaten_sw/timeout_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eaten_sw/timeout_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE                         0.000     0.000 r  eaten_sw/timeout_counter_reg[1]/C
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eaten_sw/timeout_counter_reg[1]/Q
                         net (fo=8, routed)           0.124     0.265    eaten_sw/timeout_counter_reg[1]
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.048     0.313 r  eaten_sw/timeout_counter[4]_i_1__4/O
                         net (fo=1, routed)           0.000     0.313    eaten_sw/plusOp__4[4]
    SLICE_X6Y21          FDRE                                         r  eaten_sw/timeout_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sw/timeout_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_sw/timeout_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.209ns (66.205%)  route 0.107ns (33.795%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  reset_sw/timeout_counter_reg[2]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reset_sw/timeout_counter_reg[2]/Q
                         net (fo=7, routed)           0.107     0.271    reset_sw/timeout_counter_reg[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.045     0.316 r  reset_sw/timeout_counter[5]_i_1__5/O
                         net (fo=1, routed)           0.000     0.316    reset_sw/plusOp__5[5]
    SLICE_X3Y17          FDRE                                         r  reset_sw/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/system_clk_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.705ns  (logic 4.057ns (52.649%)  route 3.648ns (47.351%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_tog_reg/Q
                         net (fo=2, routed)           0.719     6.262    clkgen/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.358 r  clkgen/Slow_clock_buffer/O
                         net (fo=88, routed)          2.930     9.288    clk_out_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505    12.792 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.792    clk_out
    H1                                                                r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/system_clk_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.373ns (57.201%)  route 1.027ns (42.799%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkgen/system_clk_tog_reg/Q
                         net (fo=2, routed)           0.279     1.867    clkgen/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.893 r  clkgen/Slow_clock_buffer/O
                         net (fo=88, routed)          0.748     2.641    clk_out_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.847 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.847    clk_out
    H1                                                                r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





