ADAU145X Assembler, Analog Devices Inc.
Version: 3.12.4,1050  (built 3/17/2016)

##### Compile Started: Tuesday, May 31, 2016 1:32:36 PM #####
ADAU145X Assembler, Analog Devices Inc.
Version: 3.12.4,1050  (built 3/17/2016)

##### Compile Started: Tuesday, May 31, 2016 1:32:36 PM #####
##### Compile succeeded:  0 errors, 0 warnings #####

##### Summary #####
DM0 RAM used:     00103    (of 20480)
DM1 RAM used:     00322    (of 20480)
PM  RAM used:     00000    (of 8192)
Program Length:   00323    289 instructions (32bit: 255  64bit: 34)
Total PM used:    00323    (of 8192)

--------------------------------------------------------------------------------------
STREAM                        Inst      Inst      DM0     DM1     PM
Instance                      (cycles)  (size)    
--------------------------------------------------------------------------------------
STACK                          -         -        16      0       0       
PitchTrans1                   60        62        9       302     0
FRAMEWORK                     52        33        11      0       0
Router4                       25        33        7       6       0
Tone4                         18        18        10      1       0
Tone1                         18        18        10      1       0
Tone2                         18        18        10      1       0
Tone3                         18        18        10      1       0
Router1                       13        16        4       1       0
Router2                       13        16        4       1       0
Router3                       13        16        4       1       0
Mute1                         8         11        3       1       0
Mute2                         4         4         1       1       0
Input2                        2         2         0       1       0
Output1_5                     2         2         0       0       0
Output1_6                     2         2         0       0       0
Output1_4                     2         2         0       0       0
Output1                       2         2         0       0       0
Output1_8                     2         2         0       0       0
Output1_3                     2         2         0       0       0
Output1_2                     2         2         0       0       0
Output1_7                     2         2         0       0       0
--------------------------------------------------------------------------------------
Total                         278       281       99      318     0
--------------------------------------------------------------------------------------
(% Fs=48.0kHz)                5%        4%        1%      2%      0%

##### DM0 Allocation Summary #####
ModuloMemoryRegions:    Addr:   Modulo: Length:
_STACK_MODULO_          0x0     0       16


Address:  Module:                 Param:
0x0        __STACK__                __STACK__ [16] =0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000
0x10                                MP1_DM1 [4] =0x00000000,0x00000000,0x0000013C,0x00000000
0x14       __SafeLoad_Module__      data_SafeLoad [5] =0x00000000,0x00000000,0x00000000,0x00000000,0x00000000
0x19       __SafeLoad_Module__      address_SafeLoad =0x00000000
0x1A       __SafeLoad_Module__      num_SafeLoad =0x00000000
0x1B       SinePhaseGainAlgS3001    gain_0 =0x00000000
0x1C       SinePhaseGainAlgS3001    index_fp_hi_0 =0x00000000
0x1D       SinePhaseGainAlgS3001    index_fp_lo_0 =0x00000000
0x1E       SinePhaseGainAlgS3001    mask [2] =0x000007FF,0xFFFFFFFF
0x20       SinePhaseGainAlgS3001    inc [2] =0x00000000,0x00000000
0x22       SinePhaseGainAlgS3001    sinTable [3] =0x0000C000,0x0000C000,0x00000800
0x25       SinePhaseGainAlgS3002    gain_0 =0x00000000
0x26       SinePhaseGainAlgS3002    index_fp_hi_0 =0x00000000
0x27       SinePhaseGainAlgS3002    index_fp_lo_0 =0x00000000
0x28       SinePhaseGainAlgS3002    mask [2] =0x000007FF,0xFFFFFFFF
0x2A       SinePhaseGainAlgS3002    inc [2] =0x00000000,0x00000000
0x2C       SinePhaseGainAlgS3002    sinTable [3] =0x0000C000,0x0000C000,0x00000800
0x2F       SinePhaseGainAlgS3003    gain_0 =0x00000000
0x30       SinePhaseGainAlgS3003    index_fp_hi_0 =0x00000000
0x31       SinePhaseGainAlgS3003    index_fp_lo_0 =0x00000000
0x32       SinePhaseGainAlgS3003    mask [2] =0x000007FF,0xFFFFFFFF
0x34       SinePhaseGainAlgS3003    inc [2] =0x00000000,0x00000000
0x36       SinePhaseGainAlgS3003    sinTable [3] =0x0000C000,0x0000C000,0x00000800
0x39       SinePhaseGainAlgS3004    gain_0 =0x00000000
0x3A       SinePhaseGainAlgS3004    index_fp_hi_0 =0x00000000
0x3B       SinePhaseGainAlgS3004    index_fp_lo_0 =0x00000000
0x3C       SinePhaseGainAlgS3004    mask [2] =0x000007FF,0xFFFFFFFF
0x3E       SinePhaseGainAlgS3004    inc [2] =0x00000000,0x00000000
0x40       SinePhaseGainAlgS3004    sinTable [3] =0x0000C000,0x0000C000,0x00000800
0x43       SimpleRouterNoSlewS300Alg2 OutputGain_0 =0x00000000
0x44       SimpleRouterNoSlewS300Alg2 InputSelect_0 =0x00000000
0x45       SimpleRouterNoSlewS300Alg2 InputCopy [2] =0x00000000,0x00000000
0x47       SimpleRouterNoSlewS300Alg3 OutputGain_0 =0x00000000
0x48       SimpleRouterNoSlewS300Alg3 InputSelect_0 =0x00000000
0x49       SimpleRouterNoSlewS300Alg3 InputCopy [2] =0x00000000,0x00000000
0x4B       SimpleRouterNoSlewS300Alg1 OutputGain_0 =0x00000000
0x4C       SimpleRouterNoSlewS300Alg1 InputSelect_0 =0x00000000
0x4D       SimpleRouterNoSlewS300Alg1 InputCopy [2] =0x00000000,0x00000000
0x4F       MuteHWSlewAlgADAU145X1   gain =0x00000000
0x50       MuteHWSlewAlgADAU145X1   slew_mode =0x00000000
0x51       MuteHWSlewAlgADAU145X1   mute =0x00000000
0x52       AudioSignalRouterS300Alg1 InputGain_0 =0x00000000
0x53       AudioSignalRouterS300Alg1 InputGain_1 =0x00000000
0x54       AudioSignalRouterS300Alg1 OutputGain_0 =0x00000000
0x55       AudioSignalRouterS300Alg1 CrossGain_0_0 =0x00000000
0x56       AudioSignalRouterS300Alg1 CrossGain_0_1 =0x00000000
0x57       AudioSignalRouterS300Alg1 alpha =0x00000000
0x58       AudioSignalRouterS300Alg1 om_alpha =0x00000000
0x59       PitchShiftsADAU145XAlg1  freq =0x00000000
0x5A       PitchShiftsADAU145XAlg1  scalingfactor =0x00000000
0x5B       MuteNoSlewADAU145XAlg1   mute =0x00000000
0x5C       PitchShiftsADAU145XAlg1  index [2] =0x00000000,0x00000000
0x5E       PitchShiftsADAU145XAlg1  sinTable [3] =0x0000C000,0x0000C000,0x00000800
0x61       PitchShiftsADAU145XAlg1  sawtooths [2] =0x00000000,0x00000000
0x63       __DM0_PADDING__          __DM0_PADDING__ [4] =0x00000000,0x00000000,0x00000000,0x00000000


##### DM1 Allocation Summary #####
ModuloMemoryRegions:    Addr:   Modulo: Length:
_DEFAULT_MODULO_0       0x0     1       316


Address:  Module:                 Param:
0x0                                 Link2/Link2_SHIFTREG20 =0x00000000
0x1                                 Link3/Link3_SHIFTREG21 =0x00000000
0x2                                 Link4/Link4_SHIFTREG25 =0x00000000
0x3                                 Link5/Link5_SHIFTREG26 =0x00000000
0x4                                 Link10/Link10_SHIFTREG29 =0x00000000
0x5                                 Link1/Link1_SHIFTREG32 =0x00000000
0x6                                 Link0/Link0_SHIFTREG33 =0x00000000
0x7                                 Link6/Link6_SHIFTREG36 =0x00000000
0x8                                 Link9/Link9_SHIFTREG39 =0x00000000
0x9                                 Link8/Link8_SHIFTREG40 =0x00000000
0xA                                 Link7/Link7_SHIFTREG44 =0x00000000
0xB                                 Link11/Link11_SHIFTREG48/Link11_SHIFTREG49/Link11_SHIFTREG50/Link11_SHIFTREG51/Link11_SHIFTREG52/Link11_SHIFTREG53/Link11_SHIFTREG54/Link11_SHIFTREG55 =0x00000000
0xC        PitchShiftsADAU145XAlg1  buffer [300] =0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000
0x138      PitchShiftsADAU145XAlg1  buffer_end =0x00000000
0x13C      AudioSignalRouterS300Alg1 CurrInputGain_0 =0x00000000
0x13D      AudioSignalRouterS300Alg1 CurrInputGain_1 =0x00000000
0x13E      AudioSignalRouterS300Alg1 CurrOutputGain_0 =0x00000000
0x13F      AudioSignalRouterS300Alg1 CurrCrossGain_0_0 =0x00000000
0x140      AudioSignalRouterS300Alg1 CurrCrossGain_0_1 =0x00000000
0x141      __DM1_PADDING__          __DM1_PADDING__ [4] =0x00000000,0x00000000,0x00000000,0x00000000


