[
{"recid":0,"Severity":"Error","Status":"uninspected","Check":"assign_width_overflow","Alias":"","Message":"Width of assignment RHS is greater than width of LHS.  LHS Expression tx_data, LHS Width 8, RHS Width 32, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 133.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"3","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","ID":"b43cc8f8","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:133","argList":"2=8!@!3=32!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"1=0","argInstanceList":"","argLineList":"6=133","rtlId":"e95ef272_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":1,"Severity":"Warning","Status":"uninspected","Check":"bus_bits_not_read","Alias":"","Message":"Bus has one or more bits that are not read. Bus unread bits CTRL_REG[31:4], Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 36.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"","ID":"5ecbd5a3","IsNew":"0","instanceList":"","signalList":"1","fileLineList":"0:36","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"7=1","argInstanceList":"","argLineList":"6=36","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":2,"Severity":"Warning","Status":"uninspected","Check":"bus_bits_not_read","Alias":"","Message":"Bus has one or more bits that are not read. Bus unread bits STATS_REG[31:5], Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 37.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"","ID":"d4f7c363","IsNew":"0","instanceList":"","signalList":"2","fileLineList":"0:37","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"7=2","argInstanceList":"","argLineList":"6=37","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":3,"Severity":"Warning","Status":"uninspected","Check":"bus_bits_not_read","Alias":"","Message":"Bus has one or more bits that are not read. Bus unread bits RX_DATA[31:8], Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 39.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"","ID":"3ffedc4a","IsNew":"0","instanceList":"","signalList":"3","fileLineList":"0:39","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"7=3","argInstanceList":"","argLineList":"6=39","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":4,"Severity":"Warning","Status":"uninspected","Check":"bus_bits_not_read","Alias":"","Message":"Bus has one or more bits that are not read. Bus unread bits BAUDIV[31:16], Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 40.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"","ID":"9cc896bb","IsNew":"0","instanceList":"","signalList":"4","fileLineList":"0:40","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"7=4","argInstanceList":"","argLineList":"6=40","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":5,"Severity":"Warning","Status":"uninspected","Check":"bus_bits_not_read","Alias":"","Message":"Bus has one or more bits that are not read. Bus unread bits {rx_register[0], rx_register[9]}, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 24.","Module":"UART_RECIVER","Category":"Rtl Design Style","UniqueModuleName":"UART_RECIVER_1373587799","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"","ID":"3eb68d3d","IsNew":"0","instanceList":"","signalList":"5","fileLineList":"1:24","argList":"4=UART_RECIVER","argFileList":"5=1","argSignalList":"7=5","argInstanceList":"","argLineList":"6=24","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":6,"Severity":"Error","Status":"uninspected","Check":"empty_block","Alias":"","Message":"Block has no statement. Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 68.","Module":"UART_RECIVER","Category":"Rtl Design Style","UniqueModuleName":"UART_RECIVER_1373587799","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"","ID":"5ad97b86","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:68","argList":"4=UART_RECIVER","argFileList":"5=1","argSignalList":"","argInstanceList":"","argLineList":"6=68","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":7,"Severity":"Info","Status":"uninspected","Check":"unloaded_input_port","Alias":"","Message":"Module input drives no logic. Port RX, Module UART_APB_TOP, File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 4.","Module":"UART_APB_TOP","Category":"Connectivity","UniqueModuleName":"UART_APB_TOP","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"c0d3a7b2","IsNew":"0","instanceList":"","signalList":"6","fileLineList":"2:4","argList":"4=UART_APB_TOP","argFileList":"5=2","argSignalList":"8=6","argInstanceList":"","argLineList":"6=4","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":8,"Severity":"Info","Status":"uninspected","Check":"if_else_if_can_be_case","Alias":"","Message":"'Long if, else if, else chain is modeled better with case statement.  Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 72 .","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.8.1.2, 2.8.6.1","ID":"483d739c","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:72","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"","argInstanceList":"","argLineList":"6=72","rtlId":"f8d25718_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":9,"Severity":"Info","Status":"uninspected","Check":"reserved_keyword","Alias":"","Message":"Name of the design element matches a reserved keyword. Name SETUP, Reason SDF or EDIF keyword, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 6.","Module":"APB_SLAVE","Category":"Nomenclature Style","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.1.3","ID":"98de7012","IsNew":"0","instanceList":"","signalList":"7","fileLineList":"0:6","argList":"10=SDF or EDIF keyword!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"9=7","argInstanceList":"","argLineList":"6=6","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":10,"Severity":"Info","Status":"uninspected","Check":"reserved_keyword","Alias":"","Message":"Name of the design element matches a reserved keyword. Name ACCESS, Reason VHDL keyword, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 7.","Module":"APB_SLAVE","Category":"Nomenclature Style","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.1.3","ID":"cc58b22f","IsNew":"0","instanceList":"","signalList":"8","fileLineList":"0:7","argList":"10=VHDL keyword!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"9=8","argInstanceList":"","argLineList":"6=7","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":11,"Severity":"Info","Status":"uninspected","Check":"reserved_keyword","Alias":"","Message":"Name of the design element matches a reserved keyword. Name out, Reason VHDL keyword, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 19.","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"UART_RECIVER_1373587799","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.1.3","ID":"1d4fa67a","IsNew":"0","instanceList":"","signalList":"9","fileLineList":"1:19","argList":"10=VHDL keyword!@!4=UART_RECIVER","argFileList":"5=1","argSignalList":"9=9","argInstanceList":"","argLineList":"6=19","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":12,"Severity":"Info","Status":"uninspected","Check":"reserved_keyword","Alias":"","Message":"Name of the design element matches a reserved keyword. Name FINAL, Reason Case variant of verilog keyword, Module baudrate, File E:/Projects/Verilog/Projects/APB_UART/baudrate.v, Line 5.","Module":"baudrate","Category":"Nomenclature Style","UniqueModuleName":"baudrate_321801903","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.1.3","ID":"183e4b1","IsNew":"0","instanceList":"","signalList":"10","fileLineList":"3:5","argList":"10=Case variant of verilog keyword!@!4=baudrate","argFileList":"5=3","argSignalList":"9=10","argInstanceList":"","argLineList":"6=5","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":13,"Severity":"Error","Status":"uninspected","Check":"multi_driven_signal","Alias":"","Message":"Net has multiple drivers. Signal STATS_REG, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 54.","Module":"APB_SLAVE","Category":"Simulation","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Simulation","STARC Reference":"2.5.1.5","ID":"6f2807f2","IsNew":"0","instanceList":"","signalList":"11","fileLineList":"0:54","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"11=11","argInstanceList":"","argLineList":"6=54","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":14,"Severity":"Error","Status":"uninspected","Check":"multi_driven_signal","Alias":"","Message":"Net has multiple drivers. Signal RX_DATA, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 56.","Module":"APB_SLAVE","Category":"Simulation","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Simulation","STARC Reference":"2.5.1.5","ID":"d05c9ea7","IsNew":"0","instanceList":"","signalList":"12","fileLineList":"0:56","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"11=12","argInstanceList":"","argLineList":"6=56","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":15,"Severity":"Warning","Status":"uninspected","Check":"always_has_inconsistent_async_control","Alias":"","Message":"Always block has assignment(s) with inconsistent asynchronous control signal. Always block: Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 51, First inconsistent pair: Asynchronous flop CTRL_REG, Line 53, Synchronous flop PRDATA, Line 73.","Module":"APB_SLAVE","Category":"Reset","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"2","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"2.3.6.1","ID":"607accef","IsNew":"0","instanceList":"","signalList":"13,14","fileLineList":"0:51,0:53,0:73","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"12=13!@!14=14","argInstanceList":"","argLineList":"6=51!@!13=53!@!15=73","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":16,"Severity":"Warning","Status":"uninspected","Check":"always_has_inconsistent_async_control","Alias":"","Message":"Always block has assignment(s) with inconsistent asynchronous control signal. Always block: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 52, First inconsistent pair: Asynchronous flop countdone, Line 54, Synchronous flop tx_data, Line 88.","Module":"UART_TRANSMITTER","Category":"Reset","UniqueModuleName":"UART_TRANSMITTER_2054846629","State":"open","priority":"2","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"2.3.6.1","ID":"5caaa68b","IsNew":"0","instanceList":"","signalList":"15,0","fileLineList":"4:52,4:54,4:88","argList":"4=UART_TRANSMITTER","argFileList":"5=4","argSignalList":"12=15!@!14=0","argInstanceList":"","argLineList":"6=52!@!13=54!@!15=88","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":17,"Severity":"Info","Status":"uninspected","Check":"fsm_without_one_hot_encoding","Alias":"","Message":"FSM encoding is not one-hot. Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 96.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.11.4.1","ID":"58f95f42","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:96","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"","argInstanceList":"","argLineList":"6=96","rtlId":"7389c170_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":18,"Severity":"Info","Status":"uninspected","Check":"fsm_without_one_hot_encoding","Alias":"","Message":"FSM encoding is not one-hot. Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 107.","Module":"UART_RECIVER","Category":"Rtl Design Style","UniqueModuleName":"UART_RECIVER_1373587799","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.11.4.1","ID":"32aeb13c","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:107","argList":"4=UART_RECIVER","argFileList":"5=1","argSignalList":"","argInstanceList":"","argLineList":"6=107","rtlId":"f13b00c1_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":19,"Severity":"Info","Status":"uninspected","Check":"fsm_without_one_hot_encoding","Alias":"","Message":"FSM encoding is not one-hot. Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 120.","Module":"UART_TRANSMITTER","Category":"Rtl Design Style","UniqueModuleName":"UART_TRANSMITTER_2054846629","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.11.4.1","ID":"aa1ede8d","IsNew":"0","instanceList":"","signalList":"","fileLineList":"4:120","argList":"4=UART_TRANSMITTER","argFileList":"5=4","argSignalList":"","argInstanceList":"","argLineList":"6=120","rtlId":"f13b00c1_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":20,"Severity":"Warning","Status":"uninspected","Check":"always_signal_assign_large","Alias":"","Message":"Always block has more signal assignments than the specified limit. Total count 6, Specified limit 5, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 51.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_1327688177","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.6.1.3","ID":"fc8f3383","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:51","argList":"16=6!@!17=5!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"","argInstanceList":"","argLineList":"6=51","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":21,"Severity":"Warning","Status":"uninspected","Check":"always_signal_assign_large","Alias":"","Message":"Always block has more signal assignments than the specified limit. Total count 6, Specified limit 5, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 50.","Module":"UART_RECIVER","Category":"Rtl Design Style","UniqueModuleName":"UART_RECIVER_1373587799","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.6.1.3","ID":"f749d4d6","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:50","argList":"16=6!@!17=5!@!4=UART_RECIVER","argFileList":"5=1","argSignalList":"","argInstanceList":"","argLineList":"6=50","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":22,"Severity":"Warning","Status":"uninspected","Check":"always_signal_assign_large","Alias":"","Message":"Always block has more signal assignments than the specified limit. Total count 7, Specified limit 5, Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 52.","Module":"UART_TRANSMITTER","Category":"Rtl Design Style","UniqueModuleName":"UART_TRANSMITTER_2054846629","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.6.1.3","ID":"371d5457","IsNew":"0","instanceList":"","signalList":"","fileLineList":"4:52","argList":"16=7!@!17=5!@!4=UART_TRANSMITTER","argFileList":"5=4","argSignalList":"","argInstanceList":"","argLineList":"6=52","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":23,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter IDLE, Total count 3, First module: Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 5, Second module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 5","Module":"APB_SLAVE","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"221806de","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:5,1:5","argList":"18=IDLE!@!16=3!@!19=APB_SLAVE!@!21=UART_RECIVER","argFileList":"20=0!@!22=1","argSignalList":"","argInstanceList":"","argLineList":"13=5!@!15=5","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":24,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter width, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 3, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 3","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"de49279a","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:3,4:3","argList":"18=width!@!16=2!@!19=UART_RECIVER!@!21=UART_TRANSMITTER","argFileList":"20=1!@!22=4","argSignalList":"","argInstanceList":"","argLineList":"13=3!@!15=3","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":25,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter width2, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 4, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 4","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"16d66041","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:4,4:4","argList":"18=width2!@!16=2!@!19=UART_RECIVER!@!21=UART_TRANSMITTER","argFileList":"20=1!@!22=4","argSignalList":"","argInstanceList":"","argLineList":"13=4!@!15=4","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":26,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter START, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 6, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 6","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"6bfeba3d","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:6,4:6","argList":"18=START!@!16=2!@!19=UART_RECIVER!@!21=UART_TRANSMITTER","argFileList":"20=1!@!22=4","argSignalList":"","argInstanceList":"","argLineList":"13=6!@!15=6","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":27,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter DATA, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 7, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 7","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"8ff590e5","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:7,4:7","argList":"18=DATA!@!16=2!@!19=UART_RECIVER!@!21=UART_TRANSMITTER","argFileList":"20=1!@!22=4","argSignalList":"","argInstanceList":"","argLineList":"13=7!@!15=7","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":28,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter DONE, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 8, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 8","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"f79dce75","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:8,4:8","argList":"18=DONE!@!16=2!@!19=UART_RECIVER!@!21=UART_TRANSMITTER","argFileList":"20=1!@!22=4","argSignalList":"","argInstanceList":"","argLineList":"13=8!@!15=8","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":29,"Severity":"Info","Status":"uninspected","Check":"comment_not_in_english","Alias":"","Message":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 27.","Module":"none","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"3.5.6.4, 3.5.6.6","ID":"91dd897c","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:27","argList":"","argFileList":"5=2","argSignalList":"","argInstanceList":"","argLineList":"6=27","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":"91dd897c_1@5:2:6:81!91dd897c_2@5:2:6:93"},
{"recid":30,"Severity":"Info","Status":"uninspected","Check":"comment_not_in_english","Alias":"","Message":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 81.","Module":"none","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"3.5.6.4, 3.5.6.6","ID":"91dd897c_1","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:81","argList":"","argFileList":"5=2","argSignalList":"","argInstanceList":"","argLineList":"6=81","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""},
{"recid":31,"Severity":"Info","Status":"uninspected","Check":"comment_not_in_english","Alias":"","Message":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 93.","Module":"none","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"3.5.6.4, 3.5.6.6","ID":"91dd897c_2","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:93","argList":"","argFileList":"5=2","argSignalList":"","argInstanceList":"","argLineList":"6=93","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""}]
